
//
// Generated by Fabric Compiler (version 2022.1<build 99559>) at Sat Oct 26 11:30:46 2024
//
module ad_da_hdmi_top
(
    iic_tx_sda,
    ad_clk,
    da_clk,
    da_data_out,
    iic_tx_scl,
    led_int,
    rstn_out,
    vout_clk,
    vout_data,
    vout_de,
    vout_hs,
    vout_vs,
    ad_data_in,
    clk_50M,
    rst_n
);

    input [7:0] ad_data_in;
(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="P20", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE", PAP_PORT_BUF_UNIT_TYPE="GTP_INBUF" *)    input clk_50M;
(* PAP_IO_DIRECTION="INPUT", PAP_IO_LOC="K18", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_NONE="TRUE", PAP_PORT_BUF_UNIT_TYPE="GTP_INBUF" *)    input rst_n;
    output [7:0] da_data_out;
    output [23:0] vout_data;
(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="Y10", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUF" *)    output ad_clk;
(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="W10", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUF" *)    output da_clk;
(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="P17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUF" *)    output iic_tx_scl;
(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="B2", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUF" *)    output led_int;
(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="R17", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUF" *)    output rstn_out;
(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="M22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUF" *)    output vout_clk;
(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="Y22", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUF" *)    output vout_de;
(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="Y21", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUF" *)    output vout_hs;
(* PAP_IO_DIRECTION="OUTPUT", PAP_IO_LOC="W20", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW", PAP_PORT_BUF_UNIT_TYPE="GTP_OUTBUF" *)    output vout_vs;
(* PAP_IO_DIRECTION="INOUT", PAP_IO_LOC="P18", PAP_IO_VCCIO="3.3", PAP_IO_STANDARD="LVCMOS33", PAP_IO_DRIVE="8", PAP_IO_NONE="TRUE", PAP_IO_SLEW="SLOW", PAP_PORT_BUF_UNIT_TYPE="GTP_IOBUF" *)    inout iic_tx_sda;

    wire \CLMA_174_32/ntCLKR ;
    wire \CLMA_174_32/ntRSCO ;
    wire \CLMA_174_32/ntY0 ;
    wire \CLMA_190_104/ntRSCO ;
    wire \CLMA_190_104/ntY0 ;
    wire \CLMA_190_104/ntY1 ;
    wire \CLMA_190_104/ntY2 ;
    wire \CLMA_194_96/ntY0 ;
    wire \CLMA_194_100/ntY0 ;
    wire \CLMA_194_100/ntY1 ;
    wire \CLMA_194_101/ntRSCO ;
    wire \CLMA_194_101/ntY0 ;
    wire \CLMA_194_101/ntY1 ;
    wire \CLMA_194_101/ntY2 ;
    wire \CLMA_194_101/ntY3 ;
    wire \CLMA_194_104/ntDP0 ;
    wire \CLMA_194_104/ntDP1 ;
    wire \CLMA_194_104/ntL5B ;
    wire \CLMA_194_104/ntL5D ;
    wire \CLMA_194_104/ntY0 ;
    wire \CLMA_194_104/ntY1 ;
    wire \CLMA_194_104/ntY2 ;
    wire \CLMA_194_105/ntDP0 ;
    wire \CLMA_194_105/ntDP1 ;
    wire \CLMA_194_105/ntL5B ;
    wire \CLMA_194_105/ntY0 ;
    wire \CLMA_194_105/ntY2 ;
    wire \CLMA_194_105/ntY3 ;
    wire \CLMA_194_108/ntRSCO ;
    wire \CLMA_194_108/ntY0 ;
    wire \CLMA_194_109/ntY0 ;
    wire \CLMA_194_109/ntY1 ;
    wire \CLMA_194_109/ntY2 ;
    wire \CLMA_194_109/ntY3 ;
    wire \CLMA_194_113/ntY0 ;
    wire \CLMA_194_113/ntY1 ;
    wire \CLMA_194_113/ntY2 ;
    wire \CLMA_194_113/ntY3 ;
    wire \CLMA_198_100/ntY0 ;
    wire \CLMA_198_100/ntY1 ;
    wire \CLMA_198_100/ntY2 ;
    wire \CLMA_198_100/ntY3 ;
    wire \CLMA_198_104/ntY0 ;
    wire \CLMA_198_104/ntY2 ;
    wire \CLMA_198_112/ntY0 ;
    wire \CLMA_198_112/ntY1 ;
    wire \CLMA_198_112/ntY2 ;
    wire \CLMA_198_112/ntY3 ;
    wire \CLMA_198_116/ntY0 ;
    wire \CLMA_198_116/ntY1 ;
    wire \CLMA_198_116/ntY2 ;
    wire \CLMA_198_116/ntY3 ;
    wire \CLMA_202_100/ntY0 ;
    wire \CLMA_202_104/ntY0 ;
    wire \CLMA_202_104/ntY2 ;
    wire \CLMA_202_104/ntY3 ;
    wire \CLMA_202_108/ntY0 ;
    wire \CLMA_202_108/ntY1 ;
    wire \CLMA_202_108/ntY2 ;
    wire \CLMA_202_108/ntY3 ;
    wire \CLMA_202_112/ntDP0 ;
    wire \CLMA_202_112/ntDP1 ;
    wire \CLMA_202_112/ntL5B ;
    wire \CLMA_202_112/ntL5D ;
    wire \CLMA_202_112/ntY0 ;
    wire \CLMA_202_112/ntY1 ;
    wire \CLMA_202_112/ntY2 ;
    wire \CLMA_202_116/ntY0 ;
    wire \CLMA_202_116/ntY1 ;
    wire \CLMA_202_116/ntY2 ;
    wire \CLMA_202_116/ntY3 ;
    wire \CLMA_202_124/ntY0 ;
    wire \CLMA_202_124/ntY1 ;
    wire \CLMA_202_128/ntY1 ;
    wire \CLMA_202_128/ntY2 ;
    wire \CLMA_202_128/ntY3 ;
    wire \CLMA_210_92/ntY0 ;
    wire \CLMA_210_92/ntY1 ;
    wire \CLMA_210_92/ntY2 ;
    wire \CLMA_210_92/ntY3 ;
    wire \CLMA_210_96/ntY0 ;
    wire \CLMA_210_96/ntY1 ;
    wire \CLMA_210_96/ntY2 ;
    wire \CLMA_210_96/ntY3 ;
    wire \CLMA_210_97/ntY0 ;
    wire \CLMA_210_97/ntY1 ;
    wire \CLMA_210_97/ntY2 ;
    wire \CLMA_210_97/ntY3 ;
    wire \CLMA_210_101/ntY0 ;
    wire \CLMA_210_104/ntY0 ;
    wire \CLMA_210_104/ntY1 ;
    wire \CLMA_210_104/ntY2 ;
    wire \CLMA_210_104/ntY3 ;
    wire \CLMA_210_108/ntY0 ;
    wire \CLMA_210_108/ntY1 ;
    wire \CLMA_210_108/ntY2 ;
    wire \CLMA_210_108/ntY3 ;
    wire \CLMA_210_112/ntY0 ;
    wire \CLMA_210_113/ntY0 ;
    wire \CLMA_210_113/ntY3 ;
    wire \CLMA_210_116/ntY0 ;
    wire \CLMA_210_116/ntY1 ;
    wire \CLMA_210_116/ntY2 ;
    wire \CLMA_210_116/ntY3 ;
    wire \CLMA_210_117/ntY1 ;
    wire \CLMA_210_117/ntY2 ;
    wire \CLMA_210_120/ntY0 ;
    wire \CLMA_210_120/ntY1 ;
    wire \CLMA_210_120/ntY2 ;
    wire \CLMA_210_120/ntY3 ;
    wire \CLMA_210_121/ntY1 ;
    wire \CLMA_210_121/ntY2 ;
    wire \CLMA_210_124/ntDP0 ;
    wire \CLMA_210_124/ntDP1 ;
    wire \CLMA_210_124/ntL5B ;
    wire \CLMA_210_124/ntL5D ;
    wire \CLMA_210_124/ntY0 ;
    wire \CLMA_210_124/ntY1 ;
    wire \CLMA_210_124/ntY2 ;
    wire \CLMA_210_125/ntDP0 ;
    wire \CLMA_210_125/ntDP1 ;
    wire \CLMA_210_125/ntL5B ;
    wire \CLMA_210_125/ntY0 ;
    wire \CLMA_210_125/ntY2 ;
    wire \CLMA_210_125/ntY3 ;
    wire \CLMA_210_128/ntY0 ;
    wire \CLMA_210_128/ntY1 ;
    wire \CLMA_210_128/ntY2 ;
    wire \CLMA_210_128/ntY3 ;
    wire \CLMA_210_129/ntY0 ;
    wire \CLMA_210_129/ntY1 ;
    wire \CLMA_210_132/ntY0 ;
    wire \CLMA_210_132/ntY1 ;
    wire \CLMA_210_132/ntY2 ;
    wire \CLMA_210_132/ntY3 ;
    wire \CLMA_210_137/ntRSCO ;
    wire \CLMA_210_137/ntY0 ;
    wire \CLMA_210_137/ntY1 ;
    wire \CLMA_210_137/ntY2 ;
    wire \CLMA_210_137/ntY3 ;
    wire \CLMA_210_140/ntRSCO ;
    wire \CLMA_210_140/ntY0 ;
    wire \CLMA_210_140/ntY1 ;
    wire \CLMA_210_140/ntY2 ;
    wire \CLMA_214_92/ntY0 ;
    wire \CLMA_214_92/ntY1 ;
    wire \CLMA_214_92/ntY2 ;
    wire \CLMA_214_92/ntY3 ;
    wire \CLMA_214_96/ntY0 ;
    wire \CLMA_214_96/ntY1 ;
    wire \CLMA_214_96/ntY2 ;
    wire \CLMA_214_96/ntY3 ;
    wire \CLMA_214_100/ntY0 ;
    wire \CLMA_214_100/ntY1 ;
    wire \CLMA_214_100/ntY2 ;
    wire \CLMA_214_100/ntY3 ;
    wire \CLMA_214_108/ntY2 ;
    wire \CLMA_214_108/ntY3 ;
    wire \CLMA_214_112/ntY0 ;
    wire \CLMA_214_112/ntY2 ;
    wire \CLMA_214_112/ntY3 ;
    wire \CLMA_214_120/ntY0 ;
    wire \CLMA_214_120/ntY1 ;
    wire \CLMA_214_120/ntY2 ;
    wire \CLMA_214_120/ntY3 ;
    wire \CLMA_214_124/ntY0 ;
    wire \CLMA_214_124/ntY1 ;
    wire \CLMA_214_124/ntY2 ;
    wire \CLMA_214_124/ntY3 ;
    wire \CLMA_214_128/ntY2 ;
    wire \CLMA_214_136/ntRSCO ;
    wire \CLMA_214_136/ntY0 ;
    wire \CLMA_214_136/ntY1 ;
    wire \CLMA_214_136/ntY2 ;
    wire \CLMA_214_136/ntY3 ;
    wire \CLMA_218_92/ntY0 ;
    wire \CLMA_218_92/ntY1 ;
    wire \CLMA_218_92/ntY2 ;
    wire \CLMA_218_92/ntY3 ;
    wire \CLMA_218_96/ntY0 ;
    wire \CLMA_218_96/ntY1 ;
    wire \CLMA_218_96/ntY2 ;
    wire \CLMA_218_96/ntY3 ;
    wire \CLMA_218_104/ntY0 ;
    wire \CLMA_218_104/ntY1 ;
    wire \CLMA_218_104/ntY2 ;
    wire \CLMA_218_108/ntY0 ;
    wire \CLMA_218_108/ntY1 ;
    wire \CLMA_218_108/ntY2 ;
    wire \CLMA_218_108/ntY3 ;
    wire \CLMA_218_112/ntY1 ;
    wire \CLMA_218_116/ntY0 ;
    wire \CLMA_218_116/ntY1 ;
    wire \CLMA_218_116/ntY2 ;
    wire \CLMA_218_116/ntY3 ;
    wire \CLMA_218_120/ntDP0 ;
    wire \CLMA_218_120/ntDP1 ;
    wire \CLMA_218_120/ntL5B ;
    wire \CLMA_218_120/ntL5D ;
    wire \CLMA_218_120/ntY0 ;
    wire \CLMA_218_120/ntY1 ;
    wire \CLMA_218_120/ntY2 ;
    wire \CLMA_218_124/ntY0 ;
    wire \CLMA_218_128/ntY0 ;
    wire \CLMA_218_136/ntRSCO ;
    wire \CLMA_218_136/ntY0 ;
    wire \CLMA_218_136/ntY1 ;
    wire \CLMA_218_136/ntY2 ;
    wire \CLMA_218_136/ntY3 ;
    wire \CLMA_222_96/ntRSCO ;
    wire \CLMA_222_96/ntY0 ;
    wire \CLMA_222_96/ntY1 ;
    wire \CLMA_222_96/ntY2 ;
    wire \CLMA_222_96/ntY3 ;
    wire \CLMA_222_100/ntDP0 ;
    wire \CLMA_222_100/ntDP1 ;
    wire \CLMA_222_100/ntL5B ;
    wire \CLMA_222_100/ntL5D ;
    wire \CLMA_222_100/ntY0 ;
    wire \CLMA_222_100/ntY1 ;
    wire \CLMA_222_100/ntY2 ;
    wire \CLMA_222_104/ntRSCO ;
    wire \CLMA_222_104/ntY0 ;
    wire \CLMA_222_108/ntCYA ;
    wire \CLMA_222_108/ntCYB ;
    wire \CLMA_222_108/ntCYC ;
    wire \CLMA_222_108/ntY0 ;
    wire \CLMA_222_108/ntY1 ;
    wire \CLMA_222_108/ntY2 ;
    wire \CLMA_222_108/ntY3 ;
    wire \CLMA_222_112/ntCYA ;
    wire \CLMA_222_112/ntCYB ;
    wire \CLMA_222_112/ntCYC ;
    wire \CLMA_222_112/ntY0 ;
    wire \CLMA_222_112/ntY1 ;
    wire \CLMA_222_112/ntY2 ;
    wire \CLMA_222_112/ntY3 ;
    wire \CLMA_222_116/ntY0 ;
    wire \CLMA_222_120/ntY2 ;
    wire \CLMA_222_120/ntY3 ;
    wire \CLMA_222_124/ntY0 ;
    wire \CLMA_222_124/ntY1 ;
    wire \CLMA_222_124/ntY2 ;
    wire \CLMA_222_124/ntY3 ;
    wire \CLMA_222_128/ntY0 ;
    wire \CLMA_222_128/ntY1 ;
    wire \CLMA_222_128/ntY2 ;
    wire \CLMA_222_128/ntY3 ;
    wire \CLMA_222_132/ntY2 ;
    wire \CLMA_222_132/ntY3 ;
    wire \CLMA_222_152/ntCYA ;
    wire \CLMA_222_152/ntCYB ;
    wire \CLMA_222_152/ntCYC ;
    wire \CLMA_222_152/ntRS ;
    wire \CLMA_222_152/ntY0 ;
    wire \CLMA_222_152/ntY1 ;
    wire \CLMA_222_152/ntY2 ;
    wire \CLMA_222_152/ntY3 ;
    wire \CLMA_222_156/ntCYA ;
    wire \CLMA_222_156/ntCYB ;
    wire \CLMA_222_156/ntCYC ;
    wire \CLMA_222_156/ntY0 ;
    wire \CLMA_222_156/ntY1 ;
    wire \CLMA_222_156/ntY2 ;
    wire \CLMA_222_156/ntY3 ;
    wire \CLMA_222_160/ntCYA ;
    wire \CLMA_222_160/ntCYB ;
    wire \CLMA_222_160/ntCYC ;
    wire \CLMA_222_160/ntY0 ;
    wire \CLMA_222_160/ntY1 ;
    wire \CLMA_222_160/ntY2 ;
    wire \CLMA_222_160/ntY3 ;
    wire \CLMA_222_164/ntCYA ;
    wire \CLMA_222_164/ntCYB ;
    wire \CLMA_222_164/ntCYC ;
    wire \CLMA_222_164/ntY0 ;
    wire \CLMA_222_164/ntY1 ;
    wire \CLMA_222_164/ntY2 ;
    wire \CLMA_222_164/ntY3 ;
    wire \CLMA_222_168/ntCYA ;
    wire \CLMA_222_168/ntCYB ;
    wire \CLMA_222_168/ntCYC ;
    wire \CLMA_222_168/ntY0 ;
    wire \CLMA_222_168/ntY1 ;
    wire \CLMA_222_168/ntY2 ;
    wire \CLMA_222_168/ntY3 ;
    wire \CLMA_222_172/ntY0 ;
    wire \CLMA_226_88/ntY0 ;
    wire \CLMA_226_88/ntY1 ;
    wire \CLMA_226_88/ntY2 ;
    wire \CLMA_226_88/ntY3 ;
    wire \CLMA_226_92/ntY0 ;
    wire \CLMA_226_92/ntY1 ;
    wire \CLMA_226_92/ntY2 ;
    wire \CLMA_226_92/ntY3 ;
    wire \CLMA_226_96/ntY0 ;
    wire \CLMA_226_96/ntY1 ;
    wire \CLMA_226_96/ntY2 ;
    wire \CLMA_226_96/ntY3 ;
    wire \CLMA_226_104/ntY0 ;
    wire \CLMA_226_104/ntY1 ;
    wire \CLMA_226_104/ntY2 ;
    wire \CLMA_226_104/ntY3 ;
    wire \CLMA_226_108/ntY0 ;
    wire \CLMA_226_108/ntY1 ;
    wire \CLMA_226_108/ntY2 ;
    wire \CLMA_226_108/ntY3 ;
    wire \CLMA_226_112/ntY0 ;
    wire \CLMA_226_112/ntY1 ;
    wire \CLMA_226_112/ntY2 ;
    wire \CLMA_226_112/ntY3 ;
    wire \CLMA_226_116/ntY0 ;
    wire \CLMA_226_116/ntY1 ;
    wire \CLMA_226_116/ntY2 ;
    wire \CLMA_226_116/ntY3 ;
    wire \CLMA_226_120/ntY0 ;
    wire \CLMA_226_120/ntY1 ;
    wire \CLMA_226_124/ntY1 ;
    wire \CLMA_226_124/ntY2 ;
    wire \CLMA_226_132/ntRSCO ;
    wire \CLMA_226_132/ntY0 ;
    wire \CLMA_226_132/ntY1 ;
    wire \CLMA_226_132/ntY2 ;
    wire \CLMA_226_132/ntY3 ;
    wire \CLMA_226_140/ntRSCO ;
    wire \CLMA_226_140/ntY0 ;
    wire \CLMA_226_140/ntY1 ;
    wire \CLMA_226_140/ntY2 ;
    wire \CLMA_226_140/ntY3 ;
    wire \CLMA_226_152/ntRSCO ;
    wire \CLMA_226_152/ntY0 ;
    wire \CLMA_226_152/ntY1 ;
    wire \CLMA_226_152/ntY2 ;
    wire \CLMA_226_160/ntRSCO ;
    wire \CLMA_230_81/ntY1 ;
    wire \CLMA_230_81/ntY2 ;
    wire \CLMA_230_81/ntY3 ;
    wire \CLMA_230_84/ntRSCO ;
    wire \CLMA_230_84/ntY0 ;
    wire \CLMA_230_84/ntY1 ;
    wire \CLMA_230_84/ntY2 ;
    wire \CLMA_230_84/ntY3 ;
    wire \CLMA_230_85/ntY0 ;
    wire \CLMA_230_85/ntY1 ;
    wire \CLMA_230_85/ntY2 ;
    wire \CLMA_230_85/ntY3 ;
    wire \CLMA_230_92/ntRSCO ;
    wire \CLMA_230_92/ntY0 ;
    wire \CLMA_230_92/ntY1 ;
    wire \CLMA_230_92/ntY2 ;
    wire \CLMA_230_92/ntY3 ;
    wire \CLMA_230_93/ntY0 ;
    wire \CLMA_230_93/ntY1 ;
    wire \CLMA_230_93/ntY2 ;
    wire \CLMA_230_93/ntY3 ;
    wire \CLMA_230_97/ntY0 ;
    wire \CLMA_230_97/ntY1 ;
    wire \CLMA_230_97/ntY3 ;
    wire \CLMA_230_100/ntY2 ;
    wire \CLMA_230_100/ntY3 ;
    wire \CLMA_230_104/ntY0 ;
    wire \CLMA_230_104/ntY1 ;
    wire \CLMA_230_104/ntY2 ;
    wire \CLMA_230_104/ntY3 ;
    wire \CLMA_230_105/ntRS ;
    wire \CLMA_230_105/ntY0 ;
    wire \CLMA_230_108/ntY1 ;
    wire \CLMA_230_109/ntCYA ;
    wire \CLMA_230_109/ntCYB ;
    wire \CLMA_230_109/ntCYC ;
    wire \CLMA_230_109/ntY0 ;
    wire \CLMA_230_109/ntY1 ;
    wire \CLMA_230_109/ntY2 ;
    wire \CLMA_230_109/ntY3 ;
    wire \CLMA_230_112/ntRSCO ;
    wire \CLMA_230_112/ntY0 ;
    wire \CLMA_230_112/ntY1 ;
    wire \CLMA_230_112/ntY2 ;
    wire \CLMA_230_112/ntY3 ;
    wire \CLMA_230_113/ntCYA ;
    wire \CLMA_230_113/ntCYB ;
    wire \CLMA_230_113/ntCYC ;
    wire \CLMA_230_113/ntY0 ;
    wire \CLMA_230_113/ntY1 ;
    wire \CLMA_230_113/ntY2 ;
    wire \CLMA_230_113/ntY3 ;
    wire \CLMA_230_116/ntCYA ;
    wire \CLMA_230_116/ntCYB ;
    wire \CLMA_230_116/ntCYC ;
    wire \CLMA_230_117/ntY0 ;
    wire \CLMA_230_120/ntCYA ;
    wire \CLMA_230_120/ntCYB ;
    wire \CLMA_230_120/ntCYC ;
    wire \CLMA_230_121/ntY0 ;
    wire \CLMA_230_121/ntY1 ;
    wire \CLMA_230_121/ntY2 ;
    wire \CLMA_230_121/ntY3 ;
    wire \CLMA_230_124/ntRSCO ;
    wire \CLMA_230_124/ntY0 ;
    wire \CLMA_230_124/ntY1 ;
    wire \CLMA_230_124/ntY2 ;
    wire \CLMA_230_124/ntY3 ;
    wire \CLMA_230_125/ntY0 ;
    wire \CLMA_230_125/ntY1 ;
    wire \CLMA_230_129/ntY0 ;
    wire \CLMA_230_129/ntY1 ;
    wire \CLMA_230_129/ntY2 ;
    wire \CLMA_230_129/ntY3 ;
    wire \CLMA_230_133/ntY0 ;
    wire \CLMA_230_133/ntY1 ;
    wire \CLMA_230_133/ntY2 ;
    wire \CLMA_230_133/ntY3 ;
    wire \CLMA_230_137/ntY0 ;
    wire \CLMA_230_140/ntY0 ;
    wire \CLMA_230_140/ntY1 ;
    wire \CLMA_230_140/ntY2 ;
    wire \CLMA_230_140/ntY3 ;
    wire \CLMA_230_141/ntY0 ;
    wire \CLMA_230_141/ntY1 ;
    wire \CLMA_230_141/ntY2 ;
    wire \CLMA_230_141/ntY3 ;
    wire \CLMA_230_144/ntY0 ;
    wire \CLMA_230_144/ntY1 ;
    wire \CLMA_230_144/ntY2 ;
    wire \CLMA_230_144/ntY3 ;
    wire \CLMA_230_145/ntY0 ;
    wire \CLMA_230_145/ntY1 ;
    wire \CLMA_230_145/ntY2 ;
    wire \CLMA_230_145/ntY3 ;
    wire \CLMA_230_148/ntY0 ;
    wire \CLMA_230_148/ntY1 ;
    wire \CLMA_230_152/ntRSCO ;
    wire \CLMA_230_152/ntY0 ;
    wire \CLMA_230_152/ntY1 ;
    wire \CLMA_230_152/ntY2 ;
    wire \CLMA_230_152/ntY3 ;
    wire \CLMA_230_153/ntY0 ;
    wire \CLMA_230_153/ntY1 ;
    wire \CLMA_230_153/ntY2 ;
    wire \CLMA_230_153/ntY3 ;
    wire \CLMA_230_156/ntY0 ;
    wire \CLMA_230_156/ntY1 ;
    wire \CLMA_230_157/ntCE ;
    wire \CLMA_230_157/ntCYA ;
    wire \CLMA_230_157/ntCYB ;
    wire \CLMA_230_157/ntCYC ;
    wire \CLMA_230_157/ntY1 ;
    wire \CLMA_230_157/ntY2 ;
    wire \CLMA_230_157/ntY3 ;
    wire \CLMA_230_160/ntY0 ;
    wire \CLMA_230_161/ntCYA ;
    wire \CLMA_230_161/ntY0 ;
    wire \CLMA_230_161/ntY1 ;
    wire \CLMA_230_165/ntY0 ;
    wire \CLMA_242_80/ntY0 ;
    wire \CLMA_242_84/ntY0 ;
    wire \CLMA_242_84/ntY1 ;
    wire \CLMA_242_84/ntY2 ;
    wire \CLMA_242_84/ntY3 ;
    wire \CLMA_242_88/ntY0 ;
    wire \CLMA_242_88/ntY1 ;
    wire \CLMA_242_88/ntY2 ;
    wire \CLMA_242_88/ntY3 ;
    wire \CLMA_242_92/ntY0 ;
    wire \CLMA_242_92/ntY1 ;
    wire \CLMA_242_92/ntY2 ;
    wire \CLMA_242_92/ntY3 ;
    wire \CLMA_242_96/ntY0 ;
    wire \CLMA_242_96/ntY1 ;
    wire \CLMA_242_96/ntY2 ;
    wire \CLMA_242_96/ntY3 ;
    wire \CLMA_242_100/ntY0 ;
    wire \CLMA_242_100/ntY1 ;
    wire \CLMA_242_100/ntY2 ;
    wire \CLMA_242_100/ntY3 ;
    wire \CLMA_242_104/ntCE ;
    wire \CLMA_242_104/ntCYA ;
    wire \CLMA_242_104/ntCYB ;
    wire \CLMA_242_104/ntCYC ;
    wire \CLMA_242_104/ntY0 ;
    wire \CLMA_242_104/ntY1 ;
    wire \CLMA_242_104/ntY2 ;
    wire \CLMA_242_104/ntY3 ;
    wire \CLMA_242_108/ntCYA ;
    wire \CLMA_242_108/ntCYB ;
    wire \CLMA_242_108/ntY0 ;
    wire \CLMA_242_108/ntY1 ;
    wire \CLMA_242_108/ntY2 ;
    wire \CLMA_242_116/ntCE ;
    wire \CLMA_242_116/ntRSCO ;
    wire \CLMA_242_116/ntY0 ;
    wire \CLMA_242_116/ntY1 ;
    wire \CLMA_242_132/ntY0 ;
    wire \CLMA_242_132/ntY1 ;
    wire \CLMA_242_132/ntY2 ;
    wire \CLMA_242_132/ntY3 ;
    wire \CLMA_242_136/ntY0 ;
    wire \CLMA_242_136/ntY1 ;
    wire \CLMA_242_136/ntY2 ;
    wire \CLMA_242_136/ntY3 ;
    wire \CLMA_242_140/ntY0 ;
    wire \CLMA_242_148/ntY0 ;
    wire \CLMA_242_148/ntY1 ;
    wire \CLMA_242_148/ntY2 ;
    wire \CLMA_242_148/ntY3 ;
    wire \CLMA_242_152/ntRSCO ;
    wire \CLMA_242_156/ntCE ;
    wire \CLMA_242_156/ntY0 ;
    wire \CLMA_242_156/ntY1 ;
    wire \CLMA_242_156/ntY2 ;
    wire \CLMA_242_160/ntY0 ;
    wire \CLMA_242_164/ntY0 ;
    wire \CLMA_242_164/ntY1 ;
    wire \CLMA_242_164/ntY2 ;
    wire \CLMA_242_164/ntY3 ;
    wire \CLMA_246_88/ntCLKR ;
    wire \CLMA_246_88/ntY0 ;
    wire \CLMA_246_88/ntY1 ;
    wire \CLMA_246_92/ntCLKR ;
    wire \CLMA_246_92/ntY0 ;
    wire \CLMA_246_92/ntY1 ;
    wire \CLMA_246_92/ntY2 ;
    wire \CLMA_246_92/ntY3 ;
    wire \CLMA_246_96/ntRSCO ;
    wire \CLMA_246_96/ntY0 ;
    wire \CLMA_246_100/ntRSCO ;
    wire \CLMA_246_104/ntRSCO ;
    wire \CLMA_246_104/ntY0 ;
    wire \CLMA_246_108/ntRSCO ;
    wire \CLMA_246_112/ntRSCO ;
    wire \CLMA_246_112/ntY0 ;
    wire \CLMA_246_112/ntY1 ;
    wire \CLMA_246_116/ntRSCO ;
    wire \CLMA_246_116/ntY0 ;
    wire \CLMA_246_116/ntY1 ;
    wire \CLMA_246_116/ntY2 ;
    wire \CLMA_246_116/ntY3 ;
    wire \CLMA_246_120/ntCE ;
    wire \CLMA_246_120/ntRSCO ;
    wire \CLMA_246_120/ntY1 ;
    wire \CLMA_246_120/ntY2 ;
    wire \CLMA_246_120/ntY3 ;
    wire \CLMA_246_124/ntRSCO ;
    wire \CLMA_246_124/ntY1 ;
    wire \CLMA_246_124/ntY2 ;
    wire \CLMA_246_136/ntRSCO ;
    wire \CLMA_246_136/ntY0 ;
    wire \CLMA_246_136/ntY1 ;
    wire \CLMA_246_136/ntY2 ;
    wire \CLMA_246_136/ntY3 ;
    wire \CLMA_246_144/ntRSCO ;
    wire \CLMA_246_144/ntY1 ;
    wire \CLMA_246_148/ntCE ;
    wire \CLMA_246_148/ntRSCO ;
    wire \CLMA_246_152/ntY2 ;
    wire \CLMA_246_156/ntY0 ;
    wire \CLMA_246_160/ntY3 ;
    wire \CLMA_250_88/ntRSCO ;
    wire \CLMA_250_88/ntY0 ;
    wire \CLMA_250_92/ntY0 ;
    wire \CLMA_250_92/ntY1 ;
    wire \CLMA_250_92/ntY2 ;
    wire \CLMA_250_92/ntY3 ;
    wire \CLMA_250_96/ntCE ;
    wire \CLMA_250_96/ntRSCO ;
    wire \CLMA_250_96/ntY0 ;
    wire \CLMA_250_96/ntY1 ;
    wire \CLMA_250_96/ntY3 ;
    wire \CLMA_250_97/ntY0 ;
    wire \CLMA_250_97/ntY1 ;
    wire \CLMA_250_100/ntY0 ;
    wire \CLMA_250_100/ntY3 ;
    wire \CLMA_250_101/ntCE ;
    wire \CLMA_250_101/ntY0 ;
    wire \CLMA_250_101/ntY1 ;
    wire \CLMA_250_105/ntY0 ;
    wire \CLMA_250_105/ntY1 ;
    wire \CLMA_250_105/ntY2 ;
    wire \CLMA_250_108/ntCE ;
    wire \CLMA_250_108/ntY0 ;
    wire \CLMA_250_108/ntY1 ;
    wire \CLMA_250_109/ntCE ;
    wire \CLMA_250_109/ntY0 ;
    wire \CLMA_250_109/ntY2 ;
    wire \CLMA_250_112/ntRSCO ;
    wire \CLMA_250_112/ntY0 ;
    wire \CLMA_250_112/ntY1 ;
    wire \CLMA_250_112/ntY2 ;
    wire \CLMA_250_112/ntY3 ;
    wire \CLMA_250_113/ntY0 ;
    wire \CLMA_250_113/ntY1 ;
    wire \CLMA_250_113/ntY2 ;
    wire \CLMA_250_113/ntY3 ;
    wire \CLMA_250_116/ntRSCO ;
    wire \CLMA_250_116/ntY0 ;
    wire \CLMA_250_116/ntY1 ;
    wire \CLMA_250_117/ntY0 ;
    wire \CLMA_250_117/ntY1 ;
    wire \CLMA_250_117/ntY2 ;
    wire \CLMA_250_117/ntY3 ;
    wire \CLMA_250_120/ntCE ;
    wire \CLMA_250_120/ntCYA ;
    wire \CLMA_250_120/ntCYB ;
    wire \CLMA_250_120/ntCYC ;
    wire \CLMA_250_120/ntY0 ;
    wire \CLMA_250_120/ntY1 ;
    wire \CLMA_250_120/ntY2 ;
    wire \CLMA_250_120/ntY3 ;
    wire \CLMA_250_121/ntY0 ;
    wire \CLMA_250_121/ntY1 ;
    wire \CLMA_250_121/ntY2 ;
    wire \CLMA_250_121/ntY3 ;
    wire \CLMA_250_124/ntCYA ;
    wire \CLMA_250_124/ntCYB ;
    wire \CLMA_250_124/ntCYC ;
    wire \CLMA_250_124/ntY0 ;
    wire \CLMA_250_124/ntY1 ;
    wire \CLMA_250_124/ntY2 ;
    wire \CLMA_250_124/ntY3 ;
    wire \CLMA_250_125/ntCE ;
    wire \CLMA_250_125/ntCYA ;
    wire \CLMA_250_125/ntCYB ;
    wire \CLMA_250_125/ntCYC ;
    wire \CLMA_250_125/ntY1 ;
    wire \CLMA_250_125/ntY2 ;
    wire \CLMA_250_125/ntY3 ;
    wire \CLMA_250_129/ntCYA ;
    wire \CLMA_250_129/ntCYB ;
    wire \CLMA_250_129/ntCYC ;
    wire \CLMA_250_129/ntY0 ;
    wire \CLMA_250_129/ntY1 ;
    wire \CLMA_250_129/ntY2 ;
    wire \CLMA_250_129/ntY3 ;
    wire \CLMA_250_133/ntCYA ;
    wire \CLMA_250_133/ntCYB ;
    wire \CLMA_250_133/ntCYC ;
    wire \CLMA_250_133/ntY0 ;
    wire \CLMA_250_133/ntY1 ;
    wire \CLMA_250_133/ntY2 ;
    wire \CLMA_250_133/ntY3 ;
    wire \CLMA_250_149/ntY0 ;
    wire \CLMA_250_152/ntRSCO ;
    wire \CLMA_250_152/ntY0 ;
    wire \CLMA_250_152/ntY3 ;
    wire \CLMA_250_160/ntRSCO ;
    wire \CLMA_250_160/ntY0 ;
    wire \CLMA_250_160/ntY1 ;
    wire \CLMA_250_160/ntY2 ;
    wire \CLMA_250_160/ntY3 ;
    wire \CLMA_254_100/ntY0 ;
    wire \CLMA_254_104/ntY0 ;
    wire \CLMA_254_104/ntY1 ;
    wire \CLMA_254_104/ntY3 ;
    wire \CLMA_254_108/ntY0 ;
    wire \CLMA_254_108/ntY1 ;
    wire \CLMA_254_108/ntY3 ;
    wire \CLMA_254_112/ntY0 ;
    wire \CLMA_254_116/ntY0 ;
    wire \CLMA_254_116/ntY2 ;
    wire \CLMA_254_116/ntY3 ;
    wire \CLMA_254_120/ntY0 ;
    wire \CLMA_254_120/ntY1 ;
    wire \CLMA_254_124/ntRSCO ;
    wire \CLMA_254_124/ntY0 ;
    wire \CLMA_254_132/ntY0 ;
    wire \CLMA_254_152/ntY0 ;
    wire \CLMA_262_96/ntRSCO ;
    wire \CLMA_262_96/ntY1 ;
    wire \CLMA_262_100/ntCYA ;
    wire \CLMA_262_100/ntCYB ;
    wire \CLMA_262_100/ntCYC ;
    wire \CLMA_262_104/ntCYA ;
    wire \CLMA_262_104/ntCYB ;
    wire \CLMA_262_104/ntCYC ;
    wire \CLMA_262_112/ntY0 ;
    wire \CLMA_262_112/ntY1 ;
    wire \CLMA_262_116/ntY1 ;
    wire \CLMA_262_116/ntY2 ;
    wire \CLMA_262_120/ntY3 ;
    wire \CLMA_262_124/ntCE ;
    wire \CLMA_262_124/ntY0 ;
    wire \CLMA_262_124/ntY1 ;
    wire \CLMA_262_124/ntY2 ;
    wire \CLMA_262_124/ntY3 ;
    wire \CLMA_262_132/ntRS ;
    wire \CLMA_262_132/ntY0 ;
    wire \CLMA_262_132/ntY1 ;
    wire \CLMA_266_108/ntCYA ;
    wire \CLMA_266_108/ntCYB ;
    wire \CLMA_266_108/ntCYC ;
    wire \CLMA_266_108/ntY1 ;
    wire \CLMA_266_108/ntY2 ;
    wire \CLMA_266_112/ntCYA ;
    wire \CLMA_266_112/ntCYB ;
    wire \CLMA_266_112/ntCYC ;
    wire \CLMA_266_112/ntY0 ;
    wire \CLMA_266_112/ntY1 ;
    wire \CLMA_266_116/ntCYA ;
    wire \CLMA_266_116/ntCYB ;
    wire \CLMA_266_116/ntCYC ;
    wire \CLMA_266_116/ntY1 ;
    wire \CLMA_266_116/ntY2 ;
    wire \CLMA_266_116/ntY3 ;
    wire \CLMA_266_120/ntCYA ;
    wire \CLMA_266_120/ntCYB ;
    wire \CLMA_266_120/ntCYC ;
    wire \CLMA_266_120/ntY0 ;
    wire \CLMA_266_124/ntCYA ;
    wire \CLMA_266_124/ntCYB ;
    wire \CLMA_266_124/ntCYC ;
    wire \CLMA_266_124/ntY0 ;
    wire \CLMA_266_124/ntY1 ;
    wire \CLMA_266_124/ntY2 ;
    wire \CLMA_266_124/ntY3 ;
    wire \CLMA_266_128/ntCYA ;
    wire \CLMA_266_128/ntCYB ;
    wire \CLMA_266_128/ntCYC ;
    wire \CLMA_266_128/ntY0 ;
    wire \CLMA_266_128/ntY1 ;
    wire \CLMA_266_128/ntY2 ;
    wire \CLMA_266_128/ntY3 ;
    wire \CLMA_270_128/ntRSCO ;
    wire \CLMA_270_128/ntY0 ;
    wire \CLMA_270_136/ntY1 ;
    wire \CLMA_274_120/ntY0 ;
    wire \CLMA_274_124/ntY0 ;
    wire \CLMA_274_128/ntRSCO ;
    wire \CLMA_274_128/ntY0 ;
    wire \CLMA_282_120/ntCYA ;
    wire \CLMA_282_120/ntCYB ;
    wire \CLMA_282_120/ntCYC ;
    wire \CLMA_282_120/ntY0 ;
    wire \CLMA_282_120/ntY2 ;
    wire \CLMA_282_120/ntY3 ;
    wire \CLMA_282_124/ntCYA ;
    wire \CLMA_282_124/ntCYB ;
    wire \CLMA_282_124/ntCYC ;
    wire \CLMA_282_124/ntY2 ;
    wire \CLMA_282_124/ntY3 ;
    wire \CLMA_282_128/ntCYA ;
    wire \CLMA_282_128/ntY0 ;
    wire \CLMA_286_120/ntY0 ;
    wire \CLMA_286_120/ntY2 ;
    wire \CLMS_174_33/FF3/_N3 ;
    wire \CLMS_174_33/ntCYA ;
    wire \CLMS_174_33/ntCYB ;
    wire \CLMS_174_33/ntCYC ;
    wire \CLMS_174_33/ntY0 ;
    wire \CLMS_174_33/ntY1 ;
    wire \CLMS_174_33/ntY2 ;
    wire \CLMS_174_33/ntY3 ;
    wire \CLMS_174_37/FF3/_N3 ;
    wire \CLMS_174_37/ntCYA ;
    wire \CLMS_174_37/ntCYB ;
    wire \CLMS_174_37/ntCYC ;
    wire \CLMS_174_37/ntY0 ;
    wire \CLMS_174_37/ntY1 ;
    wire \CLMS_174_37/ntY2 ;
    wire \CLMS_174_37/ntY3 ;
    wire \CLMS_174_41/FF3/_N3 ;
    wire \CLMS_174_41/ntY0 ;
    wire \CLMS_190_105/ntY0 ;
    wire \CLMS_190_105/ntY1 ;
    wire \CLMS_190_105/ntY3 ;
    wire \CLMS_198_101/ntY0 ;
    wire \CLMS_198_101/ntY1 ;
    wire \CLMS_198_101/ntY2 ;
    wire \CLMS_198_101/ntY3 ;
    wire \CLMS_198_105/ntY0 ;
    wire \CLMS_198_105/ntY1 ;
    wire \CLMS_198_109/ntY2 ;
    wire \CLMS_198_109/ntY3 ;
    wire \CLMS_198_113/ntY0 ;
    wire \CLMS_198_113/ntY3 ;
    wire \CLMS_198_117/ntY0 ;
    wire \CLMS_198_117/ntY1 ;
    wire \CLMS_198_117/ntY2 ;
    wire \CLMS_198_117/ntY3 ;
    wire \CLMS_198_121/ntY0 ;
    wire \CLMS_202_93/ntY0 ;
    wire \CLMS_202_93/ntY1 ;
    wire \CLMS_202_101/ntY0 ;
    wire \CLMS_202_101/ntY1 ;
    wire \CLMS_202_101/ntY2 ;
    wire \CLMS_202_101/ntY3 ;
    wire \CLMS_202_105/ntY0 ;
    wire \CLMS_202_105/ntY3 ;
    wire \CLMS_202_109/ntY0 ;
    wire \CLMS_202_109/ntY1 ;
    wire \CLMS_202_109/ntY2 ;
    wire \CLMS_202_109/ntY3 ;
    wire \CLMS_202_113/ntDP0 ;
    wire \CLMS_202_113/ntDP1 ;
    wire \CLMS_202_113/ntL5B ;
    wire \CLMS_202_113/ntY0 ;
    wire \CLMS_202_113/ntY2 ;
    wire \CLMS_202_113/ntY3 ;
    wire \CLMS_202_117/ntY1 ;
    wire \CLMS_202_121/ntY0 ;
    wire \CLMS_202_121/ntY2 ;
    wire \CLMS_202_121/ntY3 ;
    wire \CLMS_202_125/ntY0 ;
    wire \CLMS_202_125/ntY1 ;
    wire \CLMS_202_125/ntY2 ;
    wire \CLMS_202_125/ntY3 ;
    wire \CLMS_202_129/ntY0 ;
    wire \CLMS_202_129/ntY1 ;
    wire \CLMS_202_129/ntY2 ;
    wire \CLMS_202_129/ntY3 ;
    wire \CLMS_214_93/ntY0 ;
    wire \CLMS_214_93/ntY1 ;
    wire \CLMS_214_93/ntY2 ;
    wire \CLMS_214_93/ntY3 ;
    wire \CLMS_214_97/ntY0 ;
    wire \CLMS_214_97/ntY1 ;
    wire \CLMS_214_97/ntY2 ;
    wire \CLMS_214_97/ntY3 ;
    wire \CLMS_214_101/ntY0 ;
    wire \CLMS_214_101/ntY1 ;
    wire \CLMS_214_101/ntY2 ;
    wire \CLMS_214_101/ntY3 ;
    wire \CLMS_214_105/ntY0 ;
    wire \CLMS_214_105/ntY1 ;
    wire \CLMS_214_105/ntY2 ;
    wire \CLMS_214_105/ntY3 ;
    wire \CLMS_214_109/ntY0 ;
    wire \CLMS_214_109/ntY1 ;
    wire \CLMS_214_113/ntY3 ;
    wire \CLMS_214_117/ntY0 ;
    wire \CLMS_214_117/ntY1 ;
    wire \CLMS_214_117/ntY2 ;
    wire \CLMS_214_117/ntY3 ;
    wire \CLMS_214_121/ntY0 ;
    wire \CLMS_214_121/ntY2 ;
    wire \CLMS_214_125/ntY0 ;
    wire \CLMS_214_125/ntY1 ;
    wire \CLMS_214_125/ntY2 ;
    wire \CLMS_214_125/ntY3 ;
    wire \CLMS_214_129/ntY0 ;
    wire \CLMS_214_129/ntY1 ;
    wire \CLMS_214_129/ntY2 ;
    wire \CLMS_214_133/ntY1 ;
    wire \CLMS_214_133/ntY2 ;
    wire \CLMS_214_137/ntY0 ;
    wire \CLMS_214_137/ntY1 ;
    wire \CLMS_214_137/ntY2 ;
    wire \CLMS_214_137/ntY3 ;
    wire \CLMS_218_89/ntRSCO ;
    wire \CLMS_218_89/ntY0 ;
    wire \CLMS_218_89/ntY1 ;
    wire \CLMS_218_97/ntRSCO ;
    wire \CLMS_218_97/ntY0 ;
    wire \CLMS_218_97/ntY1 ;
    wire \CLMS_218_97/ntY2 ;
    wire \CLMS_218_97/ntY3 ;
    wire [4:0] \CLMS_218_105/FYD/ntWA ;
    wire \CLMS_218_105/ntRSCO ;
    wire \CLMS_218_105/ntY0 ;
    wire \CLMS_218_109/ntY0 ;
    wire \CLMS_218_109/ntY1 ;
    wire \CLMS_218_109/ntY2 ;
    wire \CLMS_218_113/ntY2 ;
    wire \CLMS_218_117/ntY0 ;
    wire \CLMS_218_117/ntY1 ;
    wire \CLMS_218_117/ntY2 ;
    wire \CLMS_218_117/ntY3 ;
    wire \CLMS_218_121/ntDP0 ;
    wire \CLMS_218_121/ntDP1 ;
    wire \CLMS_218_121/ntL5B ;
    wire \CLMS_218_121/ntY0 ;
    wire \CLMS_218_121/ntY2 ;
    wire \CLMS_218_121/ntY3 ;
    wire \CLMS_218_125/ntY0 ;
    wire \CLMS_218_125/ntY1 ;
    wire \CLMS_218_125/ntY2 ;
    wire \CLMS_218_125/ntY3 ;
    wire \CLMS_218_133/ntY0 ;
    wire \CLMS_218_133/ntY2 ;
    wire \CLMS_218_137/ntY0 ;
    wire \CLMS_218_137/ntY1 ;
    wire \CLMS_218_137/ntY2 ;
    wire \CLMS_218_137/ntY3 ;
    wire \CLMS_218_161/ntY0 ;
    wire \CLMS_222_93/ntY0 ;
    wire \CLMS_222_93/ntY1 ;
    wire \CLMS_222_93/ntY2 ;
    wire \CLMS_222_93/ntY3 ;
    wire [4:0] \CLMS_222_97/FYD/ntWA ;
    wire \CLMS_222_97/ntY0 ;
    wire \CLMS_222_97/ntY1 ;
    wire \CLMS_222_97/ntY2 ;
    wire \CLMS_222_97/ntY3 ;
    wire \CLMS_222_101/ntDP0 ;
    wire \CLMS_222_101/ntDP1 ;
    wire \CLMS_222_101/ntL5B ;
    wire \CLMS_222_101/ntY0 ;
    wire \CLMS_222_101/ntY2 ;
    wire \CLMS_222_101/ntY3 ;
    wire \CLMS_222_105/ntY0 ;
    wire \CLMS_222_105/ntY1 ;
    wire \CLMS_222_105/ntY2 ;
    wire \CLMS_222_105/ntY3 ;
    wire \CLMS_222_109/ntY0 ;
    wire \CLMS_222_109/ntY2 ;
    wire \CLMS_222_113/ntY0 ;
    wire \CLMS_222_113/ntY1 ;
    wire \CLMS_222_113/ntY2 ;
    wire \CLMS_222_113/ntY3 ;
    wire \CLMS_222_117/ntY0 ;
    wire \CLMS_222_117/ntY1 ;
    wire \CLMS_222_117/ntY2 ;
    wire \CLMS_222_117/ntY3 ;
    wire \CLMS_222_121/ntY0 ;
    wire \CLMS_222_121/ntY1 ;
    wire \CLMS_222_121/ntY2 ;
    wire \CLMS_222_121/ntY3 ;
    wire \CLMS_222_125/ntY0 ;
    wire \CLMS_222_125/ntY1 ;
    wire \CLMS_222_125/ntY2 ;
    wire \CLMS_222_125/ntY3 ;
    wire \CLMS_222_129/ntY0 ;
    wire \CLMS_222_129/ntY1 ;
    wire \CLMS_222_129/ntY2 ;
    wire \CLMS_222_129/ntY3 ;
    wire \CLMS_222_133/ntY0 ;
    wire \CLMS_222_137/ntY0 ;
    wire \CLMS_222_137/ntY1 ;
    wire \CLMS_222_137/ntY2 ;
    wire \CLMS_222_137/ntY3 ;
    wire \CLMS_222_141/ntY0 ;
    wire \CLMS_222_141/ntY1 ;
    wire \CLMS_222_141/ntY2 ;
    wire \CLMS_222_141/ntY3 ;
    wire \CLMS_222_145/ntY0 ;
    wire \CLMS_222_145/ntY1 ;
    wire [4:0] \CLMS_222_153/FYD/ntWA ;
    wire \CLMS_222_153/ntY1 ;
    wire \CLMS_222_153/ntY2 ;
    wire \CLMS_222_157/ntY0 ;
    wire \CLMS_226_85/ntY0 ;
    wire \CLMS_226_89/ntY0 ;
    wire \CLMS_226_89/ntY1 ;
    wire \CLMS_226_89/ntY2 ;
    wire \CLMS_226_89/ntY3 ;
    wire \CLMS_226_93/ntY0 ;
    wire \CLMS_226_93/ntY1 ;
    wire \CLMS_226_93/ntY2 ;
    wire \CLMS_226_93/ntY3 ;
    wire \CLMS_226_97/ntY0 ;
    wire \CLMS_226_101/ntY1 ;
    wire \CLMS_226_101/ntY2 ;
    wire \CLMS_226_101/ntY3 ;
    wire \CLMS_226_105/ntY0 ;
    wire \CLMS_226_105/ntY1 ;
    wire \CLMS_226_109/ntY0 ;
    wire \CLMS_226_109/ntY1 ;
    wire \CLMS_226_109/ntY2 ;
    wire \CLMS_226_109/ntY3 ;
    wire \CLMS_226_113/ntY0 ;
    wire \CLMS_226_117/ntY2 ;
    wire \CLMS_226_121/ntDP0 ;
    wire \CLMS_226_121/ntDP1 ;
    wire \CLMS_226_121/ntL5B ;
    wire \CLMS_226_121/ntY0 ;
    wire \CLMS_226_121/ntY2 ;
    wire \CLMS_226_121/ntY3 ;
    wire \CLMS_226_125/ntY0 ;
    wire \CLMS_226_125/ntY1 ;
    wire \CLMS_226_125/ntY2 ;
    wire \CLMS_226_125/ntY3 ;
    wire \CLMS_226_129/ntY0 ;
    wire \CLMS_226_129/ntY3 ;
    wire \CLMS_226_133/ntY0 ;
    wire \CLMS_226_133/ntY1 ;
    wire \CLMS_226_133/ntY2 ;
    wire \CLMS_226_133/ntY3 ;
    wire \CLMS_226_137/ntY0 ;
    wire \CLMS_226_137/ntY1 ;
    wire \CLMS_226_137/ntY2 ;
    wire \CLMS_226_137/ntY3 ;
    wire \CLMS_226_141/ntY0 ;
    wire \CLMS_226_141/ntY1 ;
    wire \CLMS_226_141/ntY2 ;
    wire \CLMS_226_141/ntY3 ;
    wire \CLMS_226_145/ntY0 ;
    wire \CLMS_226_145/ntY1 ;
    wire \CLMS_226_145/ntY2 ;
    wire \CLMS_226_145/ntY3 ;
    wire \CLMS_226_149/ntY0 ;
    wire \CLMS_226_153/ntY0 ;
    wire \CLMS_226_153/ntY1 ;
    wire \CLMS_226_153/ntY2 ;
    wire \CLMS_226_153/ntY3 ;
    wire [4:0] \CLMS_226_157/FYD/ntWA ;
    wire \CLMS_226_157/ntY0 ;
    wire \CLMS_226_157/ntY1 ;
    wire \CLMS_226_161/ntY0 ;
    wire \CLMS_226_161/ntY2 ;
    wire \CLMS_242_89/ntRSCO ;
    wire \CLMS_242_89/ntY0 ;
    wire \CLMS_242_89/ntY1 ;
    wire \CLMS_242_89/ntY2 ;
    wire \CLMS_242_89/ntY3 ;
    wire [4:0] \CLMS_242_93/FYD/ntWA ;
    wire \CLMS_242_93/ntY0 ;
    wire \CLMS_242_93/ntY1 ;
    wire \CLMS_242_93/ntY2 ;
    wire \CLMS_242_93/ntY3 ;
    wire \CLMS_242_97/ntRSCO ;
    wire \CLMS_242_97/ntY0 ;
    wire \CLMS_242_97/ntY1 ;
    wire \CLMS_242_97/ntY2 ;
    wire \CLMS_242_97/ntY3 ;
    wire \CLMS_242_105/ntRSCO ;
    wire \CLMS_242_109/ntRSCO ;
    wire \CLMS_242_109/ntY0 ;
    wire \CLMS_242_113/ntRSCO ;
    wire \CLMS_242_113/ntY0 ;
    wire \CLMS_242_117/ntRSCO ;
    wire \CLMS_242_117/ntY0 ;
    wire \CLMS_242_117/ntY1 ;
    wire \CLMS_242_117/ntY2 ;
    wire \CLMS_242_117/ntY3 ;
    wire \CLMS_242_121/ntCYA ;
    wire \CLMS_242_121/ntCYB ;
    wire \CLMS_242_121/ntCYC ;
    wire \CLMS_242_121/ntRSCO ;
    wire \CLMS_242_125/ntCYA ;
    wire \CLMS_242_125/ntCYB ;
    wire \CLMS_242_133/ntY0 ;
    wire \CLMS_242_133/ntY1 ;
    wire \CLMS_242_133/ntY2 ;
    wire \CLMS_242_133/ntY3 ;
    wire \CLMS_242_137/ntY0 ;
    wire \CLMS_242_137/ntY1 ;
    wire \CLMS_242_137/ntY2 ;
    wire \CLMS_242_137/ntY3 ;
    wire \CLMS_242_141/ntY0 ;
    wire \CLMS_242_141/ntY1 ;
    wire \CLMS_242_141/ntY2 ;
    wire \CLMS_242_141/ntY3 ;
    wire \CLMS_242_145/ntY0 ;
    wire \CLMS_242_145/ntY1 ;
    wire \CLMS_242_145/ntY2 ;
    wire \CLMS_242_145/ntY3 ;
    wire [4:0] \CLMS_242_149/FYD/ntWA ;
    wire \CLMS_242_157/ntY0 ;
    wire [4:0] \CLMS_242_161/FYD/ntWA ;
    wire \CLMS_242_161/ntY0 ;
    wire \CLMS_242_161/ntY1 ;
    wire \CLMS_242_161/ntY2 ;
    wire \CLMS_246_89/ntY0 ;
    wire \CLMS_246_97/ntRSCO ;
    wire \CLMS_246_97/ntY0 ;
    wire \CLMS_246_97/ntY2 ;
    wire \CLMS_246_97/ntY3 ;
    wire \CLMS_246_101/ntRSCO ;
    wire \CLMS_246_101/ntY0 ;
    wire \CLMS_246_101/ntY1 ;
    wire \CLMS_246_101/ntY2 ;
    wire \CLMS_246_105/ntRSCO ;
    wire \CLMS_246_109/ntRSCO ;
    wire \CLMS_246_109/ntY3 ;
    wire \CLMS_246_113/ntRSCO ;
    wire \CLMS_246_113/ntY0 ;
    wire \CLMS_246_117/ntRSCO ;
    wire [4:0] \CLMS_246_121/FYD/ntWA ;
    wire \CLMS_246_121/ntRSCO ;
    wire \CLMS_246_121/ntY0 ;
    wire \CLMS_246_121/ntY1 ;
    wire \CLMS_246_121/ntY2 ;
    wire \CLMS_246_129/ntCYA ;
    wire \CLMS_246_129/ntCYB ;
    wire \CLMS_246_129/ntCYC ;
    wire \CLMS_246_129/ntRSCO ;
    wire \CLMS_246_133/ntCYA ;
    wire \CLMS_246_133/ntCYB ;
    wire \CLMS_246_133/ntRS ;
    wire [4:0] \CLMS_246_145/FYD/ntWA ;
    wire \CLMS_246_145/ntY0 ;
    wire \CLMS_246_145/ntY1 ;
    wire \CLMS_246_145/ntY2 ;
    wire \CLMS_246_145/ntY3 ;
    wire \CLMS_246_149/ntY0 ;
    wire \CLMS_246_149/ntY1 ;
    wire \CLMS_246_149/ntY3 ;
    wire [4:0] \CLMS_246_153/FYD/ntWA ;
    wire \CLMS_246_153/ntRS ;
    wire \CLMS_246_153/ntY0 ;
    wire \CLMS_246_153/ntY1 ;
    wire \CLMS_246_153/ntY2 ;
    wire [4:0] \CLMS_246_161/FYD/ntWA ;
    wire \CLMS_246_161/ntCYA ;
    wire \CLMS_246_161/ntY2 ;
    wire \CLMS_254_97/ntY0 ;
    wire [4:0] \CLMS_254_101/FYD/ntWA ;
    wire \CLMS_254_101/ntY0 ;
    wire \CLMS_254_101/ntY1 ;
    wire \CLMS_254_101/ntY2 ;
    wire \CLMS_254_101/ntY3 ;
    wire \CLMS_254_105/ntY0 ;
    wire \CLMS_254_105/ntY2 ;
    wire \CLMS_254_105/ntY3 ;
    wire \CLMS_254_109/ntY0 ;
    wire \CLMS_254_109/ntY1 ;
    wire \CLMS_254_113/ntY2 ;
    wire \CLMS_254_113/ntY3 ;
    wire \CLMS_254_117/ntCYA ;
    wire \CLMS_254_117/ntCYB ;
    wire \CLMS_254_117/ntCYC ;
    wire \CLMS_254_121/ntCYA ;
    wire \CLMS_254_121/ntCYB ;
    wire \CLMS_254_121/ntCYC ;
    wire \CLMS_254_125/ntRSCO ;
    wire \CLMS_254_125/ntY0 ;
    wire \CLMS_254_129/ntY0 ;
    wire \CLMS_254_133/ntCYA ;
    wire \CLMS_254_133/ntCYB ;
    wire \CLMS_254_133/ntCYC ;
    wire \CLMS_254_133/ntY0 ;
    wire \CLMS_254_133/ntY1 ;
    wire \CLMS_254_133/ntY2 ;
    wire \CLMS_254_133/ntY3 ;
    wire \CLMS_254_137/ntCYA ;
    wire \CLMS_254_137/ntCYB ;
    wire \CLMS_254_137/ntCYC ;
    wire \CLMS_254_137/ntY0 ;
    wire \CLMS_254_137/ntY1 ;
    wire \CLMS_254_137/ntY2 ;
    wire \CLMS_254_137/ntY3 ;
    wire \CLMS_254_141/ntCYA ;
    wire \CLMS_254_141/ntCYB ;
    wire \CLMS_254_141/ntY0 ;
    wire \CLMS_254_141/ntY1 ;
    wire \CLMS_254_141/ntY2 ;
    wire \CLMS_254_149/ntRSCO ;
    wire \CLMS_254_149/ntY0 ;
    wire \CLMS_254_153/ntRS ;
    wire \CLMS_254_153/ntY0 ;
    wire \CLMS_254_153/ntY1 ;
    wire \CLMS_254_153/ntY2 ;
    wire \CLMS_254_153/ntY3 ;
    wire \CLMS_262_101/ntY0 ;
    wire \CLMS_262_105/ntY3 ;
    wire [4:0] \CLMS_262_109/FYD/ntWA ;
    wire \CLMS_262_109/ntCYA ;
    wire \CLMS_262_109/ntCYB ;
    wire \CLMS_262_109/ntCYC ;
    wire \CLMS_262_109/ntY1 ;
    wire \CLMS_262_109/ntY2 ;
    wire \CLMS_262_109/ntY3 ;
    wire \CLMS_262_113/ntCYA ;
    wire \CLMS_262_113/ntCYB ;
    wire \CLMS_262_113/ntCYC ;
    wire \CLMS_262_113/ntY0 ;
    wire \CLMS_262_113/ntY1 ;
    wire \CLMS_262_113/ntY2 ;
    wire \CLMS_262_113/ntY3 ;
    wire \CLMS_262_117/ntY0 ;
    wire \CLMS_262_121/ntY0 ;
    wire \CLMS_262_121/ntY1 ;
    wire \CLMS_262_125/ntY0 ;
    wire \CLMS_262_125/ntY1 ;
    wire \CLMS_262_129/ntY0 ;
    wire \CLMS_262_129/ntY1 ;
    wire \CLMS_262_129/ntY3 ;
    wire \CLMS_262_133/ntY0 ;
    wire \CLMS_262_133/ntY1 ;
    wire \CLMS_262_133/ntY3 ;
    wire [4:0] \CLMS_266_113/FYD/ntWA ;
    wire \CLMS_266_113/ntY0 ;
    wire \CLMS_266_117/ntY0 ;
    wire \CLMS_266_117/ntY1 ;
    wire \CLMS_266_117/ntY2 ;
    wire \CLMS_266_117/ntY3 ;
    wire \CLMS_266_129/ntCYA ;
    wire \CLMS_266_129/ntCYB ;
    wire \CLMS_266_129/ntCYC ;
    wire \CLMS_266_129/ntY0 ;
    wire \CLMS_266_129/ntY1 ;
    wire \CLMS_266_129/ntY2 ;
    wire \CLMS_266_129/ntY3 ;
    wire \CLMS_266_133/ntCYA ;
    wire \CLMS_266_133/ntCYB ;
    wire \CLMS_266_133/ntCYC ;
    wire \CLMS_266_133/ntY0 ;
    wire \CLMS_266_133/ntY1 ;
    wire \CLMS_266_133/ntY2 ;
    wire \CLMS_266_133/ntY3 ;
    wire \CLMS_266_137/ntCYA ;
    wire \CLMS_266_137/ntCYB ;
    wire \CLMS_266_137/ntY0 ;
    wire \CLMS_266_137/ntY1 ;
    wire \CLMS_266_137/ntY2 ;
    wire \CLMS_270_89/ntCYA ;
    wire \CLMS_270_89/ntCYB ;
    wire \CLMS_270_89/ntCYC ;
    wire \CLMS_270_89/ntY0 ;
    wire \CLMS_270_89/ntY1 ;
    wire \CLMS_270_89/ntY2 ;
    wire \CLMS_270_89/ntY3 ;
    wire \CLMS_270_93/ntY0 ;
    wire \CLMS_270_93/ntY1 ;
    wire \CLMS_270_129/ntRS ;
    wire \CLMS_270_129/ntY0 ;
    wire \CLMS_270_129/ntY1 ;
    wire \CLMS_270_129/ntY2 ;
    wire [4:0] \CLMS_270_133/FYD/ntWA ;
    wire \CLMS_270_133/ntCYA ;
    wire \CLMS_270_133/ntCYB ;
    wire \CLMS_270_133/ntCYC ;
    wire \CLMS_270_133/ntY1 ;
    wire \CLMS_270_133/ntY2 ;
    wire \CLMS_270_133/ntY3 ;
    wire \CLMS_270_137/ntCYA ;
    wire \CLMS_270_137/ntCYB ;
    wire \CLMS_270_137/ntCYC ;
    wire \CLMS_270_137/ntY0 ;
    wire \CLMS_270_137/ntY1 ;
    wire \CLMS_270_137/ntY2 ;
    wire \CLMS_270_137/ntY3 ;
    wire \CLMS_270_141/ntCYA ;
    wire \CLMS_270_141/ntCYB ;
    wire \CLMS_270_141/ntCYC ;
    wire \CLMS_270_141/ntY0 ;
    wire \CLMS_270_141/ntY1 ;
    wire \CLMS_270_141/ntY2 ;
    wire \CLMS_270_141/ntY3 ;
    wire [4:0] \CLMS_274_121/FYD/ntWA ;
    wire \CLMS_274_121/ntRS ;
    wire \CLMS_274_121/ntY0 ;
    wire \CLMS_274_121/ntY3 ;
    wire \CLMS_274_125/ntY0 ;
    wire \CLMS_274_125/ntY1 ;
    wire \CLMS_274_129/ntRS ;
    wire \CLMS_274_129/ntY0 ;
    wire \CLMS_274_133/ntCYA ;
    wire \CLMS_274_133/ntCYB ;
    wire \CLMS_274_133/ntCYC ;
    wire \CLMS_274_133/ntY0 ;
    wire \CLMS_274_133/ntY1 ;
    wire \CLMS_274_133/ntY2 ;
    wire \CLMS_274_133/ntY3 ;
    wire \CLMS_274_137/ntCYA ;
    wire \CLMS_274_137/ntY0 ;
    wire \CLMS_274_137/ntY1 ;
    wire \CLMS_282_117/ntCYA ;
    wire \CLMS_282_117/ntCYB ;
    wire \CLMS_282_117/ntCYC ;
    wire \CLMS_282_117/ntRS ;
    wire \CLMS_282_117/ntY0 ;
    wire \CLMS_282_117/ntY1 ;
    wire \CLMS_282_117/ntY2 ;
    wire \CLMS_282_117/ntY3 ;
    wire \CLMS_282_121/ntCYA ;
    wire \CLMS_282_121/ntCYB ;
    wire \CLMS_282_121/ntCYC ;
    wire \CLMS_282_121/ntY0 ;
    wire \CLMS_282_121/ntY1 ;
    wire \CLMS_282_121/ntY2 ;
    wire \CLMS_282_121/ntY3 ;
    wire \CLMS_282_125/ntCYA ;
    wire \CLMS_282_125/ntCYB ;
    wire \CLMS_282_125/ntY0 ;
    wire \CLMS_282_125/ntY1 ;
    wire \CLMS_282_125/ntY2 ;
    wire \CLMS_282_125/ntY3 ;
    wire \DRM_178_24/ntRSTA_0 ;
    wire \DRM_178_24/ntRSTB_0 ;
    wire \DRM_234_108/ntRSTA_0 ;
    wire \DRM_234_108/ntRSTB_0 ;
    wire L7OUT0;
    wire L7OUT1;
    wire L7OUT2;
    wire L7OUT3;
    wire L7OUT4;
    wire _N0;
    wire _N1;
    wire _N2;
    wire _N178;
    wire _N3521_1;
    wire _N3799;
    wire \a_sin_wave/_N908 ;
    wire \a_sin_wave/_N912 ;
    wire [10:0] \a_sin_wave/rom_addr ;
    wire \ad_clk_obuf/ntO ;
    wire [7:0] ad_data_in;
    wire \ad_data_in_ibuf[0]/ntD ;
    wire \ad_data_in_ibuf[1]/ntD ;
    wire \ad_data_in_ibuf[2]/ntD ;
    wire \ad_data_in_ibuf[3]/ntD ;
    wire \ad_data_in_ibuf[4]/ntD ;
    wire \ad_data_in_ibuf[5]/ntD ;
    wire \ad_data_in_ibuf[6]/ntD ;
    wire \ad_data_in_ibuf[7]/ntD ;
    wire \clk_50M_ibuf/ntD ;
    wire \da_clk_obuf/ntO ;
    wire [7:0] da_data_out;
    wire \da_data_out_obuf[0]/ntO ;
    wire \da_data_out_obuf[1]/ntO ;
    wire \da_data_out_obuf[2]/ntO ;
    wire \da_data_out_obuf[3]/ntO ;
    wire \da_data_out_obuf[4]/ntO ;
    wire \da_data_out_obuf[5]/ntO ;
    wire \da_data_out_obuf[6]/ntO ;
    wire \da_data_out_obuf[7]/ntO ;
    wire [23:0] grid_data_out;
    wire grid_de_out;
    wire \grid_display_1/N78 ;
    wire \grid_display_1/N123 ;
    wire \grid_display_1/N133 ;
    wire \grid_display_1/N150 ;
    wire \grid_display_1/_N142 ;
    wire \grid_display_1/_N192 ;
    wire \grid_display_1/_N284 ;
    wire \grid_display_1/_N308 ;
    wire \grid_display_1/_N918 ;
    wire \grid_display_1/_N2884 ;
    wire \grid_display_1/_N2887 ;
    wire \grid_display_1/_N2888 ;
    wire \grid_display_1/_N3165 ;
    wire \grid_display_1/_N3168 ;
    wire \grid_display_1/_N3174 ;
    wire \grid_display_1/_N3184 ;
    wire \grid_display_1/_N3521_6 ;
    wire \grid_display_1/_N3534_4 ;
    wire \grid_display_1/_N3806 ;
    wire \grid_display_1/_N3820 ;
    wire \grid_display_1/_N3824 ;
    wire \grid_display_1/_N3825 ;
    wire \grid_display_1/_N3841 ;
    wire \grid_display_1/_N3914 ;
    wire [3:0] \grid_display_1/grid_x ;
    wire [6:0] \grid_display_1/grid_y ;
    wire [11:0] \grid_display_1/pos_x ;
    wire [11:0] \grid_display_1/pos_y ;
    wire \grid_display_1/region_active ;
    wire \grid_display_1/timing_gen_xy_m0/_N791 ;
    wire \grid_display_1/timing_gen_xy_m0/_N795 ;
    wire \grid_display_1/timing_gen_xy_m0/_N925 ;
    wire \grid_display_1/timing_gen_xy_m0/_N929 ;
    wire \grid_display_1/timing_gen_xy_m0/de_d0 ;
    wire \grid_display_1/timing_gen_xy_m0/hs_d0 ;
    wire \grid_display_1/timing_gen_xy_m0/vs_d0 ;
    wire grid_hs_out;
    wire grid_vs_out;
    wire \hdmi_color.ms72xx_ctl.iic_tx_sda_tri/ntI ;
    wire \hdmi_color.ms72xx_ctl.iic_tx_sda_tri/ntO ;
    wire \hdmi_color.ms72xx_ctl.iic_tx_sda_tri/ntT ;
    wire \hdmi_color/_N804 ;
    wire \hdmi_color/_N3564 ;
    wire \hdmi_color/cfg_clk ;
    wire \hdmi_color/de ;
    wire \hdmi_color/hs ;
    wire \hdmi_color/locked ;
    wire [15:0] \hdmi_color/ms72xx_ctl/addr_tx ;
    wire \hdmi_color/ms72xx_ctl/busy_tx ;
    wire \hdmi_color/ms72xx_ctl/byte_over_tx ;
    wire [7:0] \hdmi_color/ms72xx_ctl/data_in_tx ;
    wire [7:0] \hdmi_color/ms72xx_ctl/data_out_tx ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/N72 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/N80 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/N493 ;
    wire [6:0] \hdmi_color/ms72xx_ctl/iic_dri_tx/N519 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N4 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N9 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N995 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N996 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N997 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N1009 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N1012 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N1021 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N1023 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N1259 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N1263 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N1268 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N2932 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N2936 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N2957 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N3111 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N3114 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N3151 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N3546 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N3628 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N3654 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/_N3671 ;
    wire [20:0] \hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/half_cycle ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_1d ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_2d ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_3d ;
    wire [7:0] \hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data ;
    wire [7:0] \hdmi_color/ms72xx_ctl/iic_dri_tx/send_data ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/start_en ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/start_h ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/state_0 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/state_1 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/state_2 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/state_3 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/state_4 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/state_5 ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/state_6 ;
    wire [2:0] \hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit ;
    wire [3:0] \hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte ;
    wire [3:0] \hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte_max ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/trans_en ;
    wire [26:0] \hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/w_r_1d ;
    wire \hdmi_color/ms72xx_ctl/iic_dri_tx/w_r_2d ;
    wire \hdmi_color/ms72xx_ctl/iic_trig_tx ;
    wire \hdmi_color/ms72xx_ctl/ms7200_ctl/N1918 ;
    wire \hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ;
    wire [4:0] \hdmi_color/ms72xx_ctl/ms7210_ctl/N62 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/N382 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/N390 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/N405 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/N556 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/N586 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/N589 ;
    wire [3:0] \hdmi_color/ms72xx_ctl/ms7210_ctl/N612 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N946 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N950 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N954 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N958 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N962 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N967 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N2391 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N3009 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N3033 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N3035 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N3052 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N3128 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N3584 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N3586 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N3601 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N3606 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N3610 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N3614 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N3615 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/_N3623 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/busy_falling ;
    wire [23:0] \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic ;
    wire [5:0] \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index ;
    wire [21:0] \hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt ;
    wire [4:0] \hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ;
    wire \hdmi_color/ms72xx_ctl/ms7210_ctl/state_5 ;
    wire \hdmi_color/ms72xx_ctl/rstn ;
    wire \hdmi_color/ms72xx_ctl/rstn_temp1 ;
    wire \hdmi_color/ms72xx_ctl/rstn_temp2 ;
    wire \hdmi_color/ms72xx_ctl/sda_tx_out ;
    wire \hdmi_color/ms72xx_ctl/w_r_tx ;
    wire [15:0] \hdmi_color/rstn_1ms ;
    wire \hdmi_color/sync_vg/N108 ;
    wire [11:0] \hdmi_color/sync_vg/N116 ;
    wire \hdmi_color/sync_vg/_N526 ;
    wire \hdmi_color/sync_vg/_N534 ;
    wire \hdmi_color/sync_vg/_N550 ;
    wire \hdmi_color/sync_vg/_N572 ;
    wire \hdmi_color/sync_vg/_N847 ;
    wire \hdmi_color/sync_vg/_N851 ;
    wire \hdmi_color/sync_vg/_N859 ;
    wire \hdmi_color/sync_vg/_N863 ;
    wire \hdmi_color/sync_vg/_N3125 ;
    wire \hdmi_color/sync_vg/_N3170 ;
    wire \hdmi_color/sync_vg/_N3171 ;
    wire \hdmi_color/sync_vg/_N3178 ;
    wire \hdmi_color/sync_vg/_N3179 ;
    wire \hdmi_color/sync_vg/_N3675 ;
    wire \hdmi_color/sync_vg/_N3681 ;
    wire \hdmi_color/sync_vg/_N3682 ;
    wire \hdmi_color/sync_vg/_N3697 ;
    wire \hdmi_color/sync_vg/_N3705 ;
    wire [11:0] \hdmi_color/sync_vg/h_count ;
    wire [11:0] \hdmi_color/sync_vg/v_count ;
    wire \hdmi_color/vs ;
    wire hdmi_hs_out;
    wire [7:0] hdmi_r_out;
    wire hdmi_vs_out;
    wire \iic_tx_scl_obuf/ntO ;
    wire \led_int_obuf/ntO ;
    wire ntR0;
    wire ntR1;
    wire ntR2;
    wire ntR3;
    wire ntR4;
    wire ntR5;
    wire ntR6;
    wire ntR7;
    wire ntR8;
    wire ntR9;
    wire ntR10;
    wire ntR11;
    wire ntR12;
    wire ntR13;
    wire ntR14;
    wire ntR15;
    wire ntR16;
    wire ntR17;
    wire ntR18;
    wire ntR19;
    wire ntR20;
    wire ntR21;
    wire ntR22;
    wire ntR23;
    wire ntR24;
    wire ntR25;
    wire ntR26;
    wire ntR27;
    wire ntR28;
    wire ntR29;
    wire ntR30;
    wire ntR31;
    wire ntR32;
    wire ntR33;
    wire ntR34;
    wire ntR35;
    wire ntR36;
    wire ntR37;
    wire ntR38;
    wire ntR39;
    wire ntR40;
    wire ntR41;
    wire ntR42;
    wire ntR43;
    wire ntR44;
    wire ntR45;
    wire ntR46;
    wire ntR47;
    wire ntR48;
    wire ntR49;
    wire ntR50;
    wire ntR51;
    wire ntR52;
    wire ntR53;
    wire ntR54;
    wire ntR55;
    wire ntR56;
    wire ntR57;
    wire ntR58;
    wire ntR59;
    wire ntR60;
    wire ntR61;
    wire ntR62;
    wire ntR63;
    wire ntR64;
    wire ntR65;
    wire ntR66;
    wire ntR67;
    wire ntR68;
    wire ntR69;
    wire ntR70;
    wire ntR71;
    wire ntR72;
    wire ntR73;
    wire ntR74;
    wire ntR75;
    wire ntR76;
    wire ntR77;
    wire ntR78;
    wire ntR79;
    wire ntR80;
    wire ntR81;
    wire ntR82;
    wire ntR83;
    wire ntR84;
    wire ntR85;
    wire ntR86;
    wire ntR87;
    wire ntR88;
    wire ntR89;
    wire ntR90;
    wire ntR91;
    wire ntR92;
    wire ntR93;
    wire ntR94;
    wire ntR95;
    wire ntR96;
    wire ntR97;
    wire ntR98;
    wire ntR99;
    wire ntR100;
    wire ntR101;
    wire ntR102;
    wire ntR103;
    wire ntR104;
    wire ntR105;
    wire ntR106;
    wire ntR107;
    wire ntR108;
    wire ntR109;
    wire ntR110;
    wire ntR111;
    wire ntR112;
    wire ntR113;
    wire ntR114;
    wire ntR115;
    wire ntR116;
    wire ntR117;
    wire ntR118;
    wire ntR119;
    wire ntR120;
    wire ntR121;
    wire ntR122;
    wire ntR123;
    wire ntR124;
    wire ntR125;
    wire ntR126;
    wire ntR127;
    wire ntR128;
    wire ntR129;
    wire ntR130;
    wire ntR131;
    wire ntR132;
    wire ntR133;
    wire ntR134;
    wire ntR135;
    wire ntR136;
    wire ntR137;
    wire ntR138;
    wire ntR139;
    wire ntR140;
    wire ntR141;
    wire ntR142;
    wire ntR143;
    wire ntR144;
    wire ntR145;
    wire ntR146;
    wire ntR147;
    wire ntR148;
    wire ntR149;
    wire ntR150;
    wire ntR151;
    wire ntR152;
    wire ntR153;
    wire ntR154;
    wire ntR155;
    wire ntR156;
    wire ntR157;
    wire ntR158;
    wire ntR159;
    wire ntR160;
    wire ntR161;
    wire ntR162;
    wire ntR163;
    wire ntR164;
    wire ntR165;
    wire ntR166;
    wire ntR167;
    wire ntR168;
    wire ntR169;
    wire ntR170;
    wire ntR171;
    wire ntR172;
    wire ntR173;
    wire ntR174;
    wire ntR175;
    wire ntR176;
    wire ntR177;
    wire ntR178;
    wire ntR179;
    wire ntR180;
    wire ntR181;
    wire ntR182;
    wire ntR183;
    wire ntR184;
    wire ntR185;
    wire ntR186;
    wire ntR187;
    wire ntR188;
    wire ntR189;
    wire ntR190;
    wire ntR191;
    wire ntR192;
    wire ntR193;
    wire ntR194;
    wire ntR195;
    wire ntR196;
    wire ntR197;
    wire ntR198;
    wire ntR199;
    wire ntR200;
    wire ntR201;
    wire ntR202;
    wire ntR203;
    wire ntR204;
    wire ntR205;
    wire ntR206;
    wire ntR207;
    wire ntR208;
    wire ntR209;
    wire ntR210;
    wire ntR211;
    wire ntR212;
    wire ntR213;
    wire ntR214;
    wire ntR215;
    wire ntR216;
    wire ntR217;
    wire ntR218;
    wire ntR219;
    wire ntR220;
    wire ntR221;
    wire ntR222;
    wire ntR223;
    wire ntR224;
    wire ntR225;
    wire ntR226;
    wire ntR227;
    wire ntR228;
    wire ntR229;
    wire ntR230;
    wire ntR231;
    wire ntR232;
    wire ntR233;
    wire ntR234;
    wire ntR235;
    wire ntR236;
    wire ntR237;
    wire ntR238;
    wire ntR278;
    wire ntR381;
    wire ntR382;
    wire ntR383;
    wire ntR384;
    wire ntR385;
    wire nt_ad_clk;
    wire [7:0] nt_ad_data_in;
    wire nt_da_clk;
    wire [7:0] nt_da_data_out;
    wire nt_iic_tx_scl;
    wire nt_led_int;
    wire nt_rst_n;
    wire nt_rstn_out;
    wire nt_vout_clk;
    wire [23:0] nt_vout_data;
    wire nt_vout_de;
    wire nt_vout_hs;
    wire nt_vout_vs;
    wire ntclkbufg_0;
    wire ntclkbufg_1;
    wire ntclkbufg_2;
    wire ntclkbufg_3;
    wire ntclkbufg_4;
    wire ntclkbufg_5;
    wire \rst_n_ibuf/ntD ;
    wire \rstn_out_obuf/ntO ;
    wire \u_CORES/capt_o ;
    wire [15:0] \u_CORES/conf_sel ;
    wire \u_CORES/conf_tdi ;
    wire \u_CORES/drck_o ;
    wire [15:0] \u_CORES/hub_tdo ;
    wire [4:0] \u_CORES/id_o ;
    wire \u_CORES/sel1_wire ;
    wire \u_CORES/shift_d ;
    wire \u_CORES/shift_wire ;
    wire \u_CORES/tdo1_wire ;
    wire [57:0] \u_CORES/u_debug_core_0/DATA_ff[0] ;
    wire [57:0] \u_CORES/u_debug_core_0/TRIG0_ff[0] ;
    wire [57:0] \u_CORES/u_debug_core_0/TRIG0_ff[1] ;
    wire \u_CORES/u_debug_core_0/_N2434 ;
    wire [4:0] \u_CORES/u_debug_core_0/conf_id_o ;
    wire [19:0] \u_CORES/u_debug_core_0/conf_rdata ;
    wire [19:0] \u_CORES/u_debug_core_0/conf_rden ;
    wire [4:0] \u_CORES/u_debug_core_0/conf_reg_rbo ;
    wire \u_CORES/u_debug_core_0/conf_rst ;
    wire [22:0] \u_CORES/u_debug_core_0/conf_sel_int ;
    wire \u_CORES/u_debug_core_0/conf_sel_o ;
    wire \u_CORES/u_debug_core_0/conf_tdi ;
    wire [57:0] \u_CORES/u_debug_core_0/data_pipe[0] ;
    wire [57:0] \u_CORES/u_debug_core_0/data_pipe[1] ;
    wire [57:0] \u_CORES/u_debug_core_0/data_pipe[2] ;
    wire [57:0] \u_CORES/u_debug_core_0/data_pipe[3] ;
    wire [57:0] \u_CORES/u_debug_core_0/data_pipe[4] ;
    wire \u_CORES/u_debug_core_0/data_start ;
    wire \u_CORES/u_debug_core_0/data_start_d1 ;
    wire \u_CORES/u_debug_core_0/operation_ind ;
    wire [8:0] \u_CORES/u_debug_core_0/ram_radr ;
    wire [58:0] \u_CORES/u_debug_core_0/ram_rdat ;
    wire [8:0] \u_CORES/u_debug_core_0/ram_wadr ;
    wire \u_CORES/u_debug_core_0/ram_wdat0 ;
    wire \u_CORES/u_debug_core_0/ram_wren ;
    wire \u_CORES/u_debug_core_0/resetn ;
    wire [1:0] \u_CORES/u_debug_core_0/rst_trig ;
    wire \u_CORES/u_debug_core_0/rstn_i_d1 ;
    wire \u_CORES/u_debug_core_0/start ;
    wire \u_CORES/u_debug_core_0/start_d1 ;
    wire \u_CORES/u_debug_core_0/start_d2 ;
    wire \u_CORES/u_debug_core_0/start_d3 ;
    wire [9:0] \u_CORES/u_debug_core_0/status ;
    wire [57:0] \u_CORES/u_debug_core_0/trig0_d1 ;
    wire [57:0] \u_CORES/u_debug_core_0/trig0_d2 ;
    wire \u_CORES/u_debug_core_0/trigger ;
    wire [174:0] \u_CORES/u_debug_core_0/u0_trig_unit/N3555 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/_N3089 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/_N3090 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/_N3095 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/_N3099 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/_N3103 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/_N3110 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/_N3114 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/_N3118 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/_N3125 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/_N3129 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/_N3133 ;
    wire [174:0] \u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf ;
    wire [255:0] \u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend ;
    wire [15:0] \u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all ;
    wire [57:0] \u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N35 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N598 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N629 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N645 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N675 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N707 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N738 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N740 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3240 ;
    wire \u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3244 ;
    wire [7:0] \u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/N208 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/N226_inv ;
    wire [8:0] \u_CORES/u_debug_core_0/u_Storage_Condition/N242_1.co ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/N243 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/N248 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/N304 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/N316 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/N359_inv_1 ;
    wire [8:0] \u_CORES/u_debug_core_0/u_Storage_Condition/N414 ;
    wire [8:0] \u_CORES/u_debug_core_0/u_Storage_Condition/N416 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/_N43 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/_N68 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/_N72 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/_N78 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/_N89 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/_N90 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/_N3060 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/_N3061 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/_N3074 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/_N3076 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/_N3078 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/_N3079 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/_N3081 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/_N3178 ;
    wire [8:0] \u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa ;
    wire [8:0] \u_CORES/u_debug_core_0/u_Storage_Condition/address_win ;
    wire [13:0] \u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg ;
    wire [9:0] \u_CORES/u_debug_core_0/u_Storage_Condition/counter_win ;
    wire [9:0] \u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p ;
    wire [8:0] \u_CORES/u_debug_core_0/u_Storage_Condition/position_p ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N767 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N768 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N775 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N2973_2 ;
    wire \u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N3228 ;
    wire [3:0] \u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt ;
    wire [2:0] \u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg ;
    wire \u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/_N777 ;
    wire [1:0] \u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt ;
    wire \u_CORES/u_debug_core_0/u_hub_data_decode/N110 ;
    wire [19:0] \u_CORES/u_debug_core_0/u_hub_data_decode/N216 ;
    wire \u_CORES/u_debug_core_0/u_hub_data_decode/N255 ;
    wire \u_CORES/u_debug_core_0/u_hub_data_decode/N257 ;
    wire \u_CORES/u_debug_core_0/u_hub_data_decode/N258 ;
    wire \u_CORES/u_debug_core_0/u_hub_data_decode/N1210 ;
    wire \u_CORES/u_debug_core_0/u_hub_data_decode/_N2085 ;
    wire \u_CORES/u_debug_core_0/u_hub_data_decode/_N2387 ;
    wire \u_CORES/u_debug_core_0/u_hub_data_decode/_N2403 ;
    wire \u_CORES/u_debug_core_0/u_hub_data_decode/_N2404 ;
    wire \u_CORES/u_debug_core_0/u_hub_data_decode/_N2405 ;
    wire \u_CORES/u_debug_core_0/u_hub_data_decode/_N2412 ;
    wire \u_CORES/u_debug_core_0/u_hub_data_decode/_N2421 ;
    wire \u_CORES/u_debug_core_0/u_hub_data_decode/_N3220 ;
    wire [4:0] \u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 ;
    wire [4:0] \u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini ;
    wire \u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1 ;
    wire \u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_rb ;
    wire [9:0] \u_CORES/u_debug_core_0/u_rd_addr_gen/N66 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/N143 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/N501 ;
    wire [8:0] \u_CORES/u_debug_core_0/u_rd_addr_gen/N512 ;
    wire [7:0] \u_CORES/u_debug_core_0/u_rd_addr_gen/N514 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N52 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N60 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N94 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N95 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N157 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N159 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N1948 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N1975 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N1988 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N1993 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N1994 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N1995 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2000 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2024 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2039 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2128 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2132 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2141 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2151 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2160 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2175 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2185 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2221 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2229 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2257 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2263 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2284 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2398 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2399 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2400 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2406 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2413 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2414 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2415 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2416 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2417 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2428 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2430 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2431 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N2977_2 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3023 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3035 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3037 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3041 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3046 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3050 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3051 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3052 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3156 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3157 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3158 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3160 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3162 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3191 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3192 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3194 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3195 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3197 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3198 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3199 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3201 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3202 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3203 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3207 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3209 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/_N3211 ;
    wire [7:0] \u_CORES/u_debug_core_0/u_rd_addr_gen/counter ;
    wire [81:0] \u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2 ;
    wire [9:0] \u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff ;
    wire [1:0] \u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2 ;
    wire \u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_ram ;
    wire \u_CORES/u_jtag_hub/_N237_4 ;
    wire \u_CORES/u_jtag_hub/data_ctrl ;
    wire \u_CORES/u_jtag_hub/shift ;
    wire [8:0] \u_CORES/u_jtag_hub/shift_data ;
    wire \u_CORES/update_wire ;
    wire \vout_clk_obuf/ntO ;
    wire [23:0] vout_data;
    wire \vout_data_obuf[0]/ntO ;
    wire \vout_data_obuf[1]/ntO ;
    wire \vout_data_obuf[2]/ntO ;
    wire \vout_data_obuf[3]/ntO ;
    wire \vout_data_obuf[4]/ntO ;
    wire \vout_data_obuf[5]/ntO ;
    wire \vout_data_obuf[6]/ntO ;
    wire \vout_data_obuf[7]/ntO ;
    wire \vout_data_obuf[8]/ntO ;
    wire \vout_data_obuf[9]/ntO ;
    wire \vout_data_obuf[10]/ntO ;
    wire \vout_data_obuf[11]/ntO ;
    wire \vout_data_obuf[12]/ntO ;
    wire \vout_data_obuf[13]/ntO ;
    wire \vout_data_obuf[14]/ntO ;
    wire \vout_data_obuf[15]/ntO ;
    wire \vout_data_obuf[16]/ntO ;
    wire \vout_data_obuf[17]/ntO ;
    wire \vout_data_obuf[18]/ntO ;
    wire \vout_data_obuf[19]/ntO ;
    wire \vout_data_obuf[20]/ntO ;
    wire \vout_data_obuf[21]/ntO ;
    wire \vout_data_obuf[22]/ntO ;
    wire \vout_data_obuf[23]/ntO ;
    wire \vout_de_obuf/ntO ;
    wire \vout_hs_obuf/ntO ;
    wire \vout_vs_obuf/ntO ;
    wire [31:0] \wav_display_1/N46 ;
    wire [7:0] \wav_display_1/N46_1.co ;
    wire \wav_display_1/N80 ;
    wire [31:0] \wav_display_1/N88 ;
    wire [1:0] \wav_display_1/N192 ;
    wire \wav_display_1/_N690 ;
    wire \wav_display_1/_N704 ;
    wire \wav_display_1/_N710 ;
    wire \wav_display_1/_N734 ;
    wire \wav_display_1/_N744 ;
    wire \wav_display_1/_N827 ;
    wire \wav_display_1/_N831 ;
    wire \wav_display_1/_N837 ;
    wire \wav_display_1/_N841 ;
    wire \wav_display_1/_N882 ;
    wire \wav_display_1/_N886 ;
    wire \wav_display_1/_N890 ;
    wire \wav_display_1/_N894 ;
    wire \wav_display_1/_N898 ;
    wire \wav_display_1/_N902 ;
    wire \wav_display_1/_N3712 ;
    wire \wav_display_1/_N3713 ;
    wire \wav_display_1/_N3720 ;
    wire \wav_display_1/_N3724 ;
    wire \wav_display_1/_N3725 ;
    wire \wav_display_1/_N3732 ;
    wire \wav_display_1/_N3733 ;
    wire \wav_display_1/_N3736 ;
    wire \wav_display_1/_N3738 ;
    wire \wav_display_1/_N3750 ;
    wire \wav_display_1/_N3752 ;
    wire \wav_display_1/_N3754 ;
    wire \wav_display_1/_N3766 ;
    wire \wav_display_1/_N3768 ;
    wire \wav_display_1/_N3773 ;
    wire \wav_display_1/_N3775 ;
    wire \wav_display_1/_N3778 ;
    wire \wav_display_1/_N3780 ;
    wire \wav_display_1/_N3915 ;
    wire [23:0] \wav_display_1/pos_data ;
    wire [11:0] \wav_display_1/pos_x ;
    wire [11:0] \wav_display_1/pos_y ;
    wire [7:0] \wav_display_1/q ;
    wire [9:0] \wav_display_1/ref_rd_addr ;
    wire \wav_display_1/region_active ;
    wire [10:0] \wav_display_1/sample_cnt ;
    wire \wav_display_1/state_0 ;
    wire \wav_display_1/timing_gen_xy_m0/_N869 ;
    wire \wav_display_1/timing_gen_xy_m0/_N873 ;
    wire \wav_display_1/timing_gen_xy_m0/_N974 ;
    wire \wav_display_1/timing_gen_xy_m0/_N978 ;
    wire \wav_display_1/timing_gen_xy_m0/de_d0 ;
    wire \wav_display_1/timing_gen_xy_m0/hs_d0 ;
    wire [23:0] \wav_display_1/timing_gen_xy_m0/i_data_d0 ;
    wire \wav_display_1/timing_gen_xy_m0/vs_d0 ;
    wire [31:0] \wav_display_1/wait_cnt ;
    wire \wav_display_1/wren ;
    wire \DRM_234_128/V_DRM18K_DOA[8]_floating ;
    wire \DRM_234_128/V_DRM18K_DOA[17]_floating ;
    wire \DRM_234_128/V_DRM18K_DOB[8]_floating ;
    wire \DRM_234_128/V_DRM18K_DOB[12]_floating ;
    wire \DRM_234_128/V_DRM18K_DOB[13]_floating ;
    wire \DRM_234_128/V_DRM18K_DOB[14]_floating ;
    wire \DRM_234_128/V_DRM18K_DOB[15]_floating ;
    wire \DRM_234_128/V_DRM18K_DOB[16]_floating ;
    wire \DRM_234_128/V_DRM18K_DOB[17]_floating ;
    wire \DRM_234_88/V_DRM18K_DOA[8]_floating ;
    wire \DRM_234_88/V_DRM18K_DOA[17]_floating ;
    wire \DRM_234_88/V_DRM18K_DOB[8]_floating ;
    wire \DRM_234_88/V_DRM18K_DOB[17]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[0]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[1]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[2]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[3]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[4]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[5]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[6]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[7]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[8]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[9]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[10]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[11]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[12]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[13]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[14]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[15]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[16]_floating ;
    wire \DRM_234_108/V_DRM18K_DOA[17]_floating ;
    wire \DRM_234_108/V_DRM18K_DOB[8]_floating ;
    wire \DRM_234_108/V_DRM18K_DOB[9]_floating ;
    wire \DRM_234_108/V_DRM18K_DOB[10]_floating ;
    wire \DRM_234_108/V_DRM18K_DOB[11]_floating ;
    wire \DRM_234_108/V_DRM18K_DOB[12]_floating ;
    wire \DRM_234_108/V_DRM18K_DOB[13]_floating ;
    wire \DRM_234_108/V_DRM18K_DOB[14]_floating ;
    wire \DRM_234_108/V_DRM18K_DOB[15]_floating ;
    wire \DRM_234_108/V_DRM18K_DOB[16]_floating ;
    wire \DRM_234_108/V_DRM18K_DOB[17]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOA[8]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOA[17]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOB[4]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOB[5]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOB[6]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOB[7]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOB[8]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOB[9]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOB[10]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOB[11]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOB[12]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOB[13]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOB[14]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOB[15]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOB[16]_floating ;
    wire \DRM_234_148/V_DRM9K_0_DOB[17]_floating ;
    wire \DRM_178_24/V_DRM18K_DOA[8]_floating ;
    wire \DRM_178_24/V_DRM18K_DOA[9]_floating ;
    wire \DRM_178_24/V_DRM18K_DOA[10]_floating ;
    wire \DRM_178_24/V_DRM18K_DOA[11]_floating ;
    wire \DRM_178_24/V_DRM18K_DOA[12]_floating ;
    wire \DRM_178_24/V_DRM18K_DOA[13]_floating ;
    wire \DRM_178_24/V_DRM18K_DOA[14]_floating ;
    wire \DRM_178_24/V_DRM18K_DOA[15]_floating ;
    wire \DRM_178_24/V_DRM18K_DOA[16]_floating ;
    wire \DRM_178_24/V_DRM18K_DOA[17]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[0]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[1]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[2]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[3]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[4]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[5]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[6]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[7]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[8]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[9]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[10]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[11]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[12]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[13]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[14]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[15]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[16]_floating ;
    wire \DRM_178_24/V_DRM18K_DOB[17]_floating ;

    V_INV \CLMA_174_32/CLKPOLMUX/V_INV  (
            .Z (\CLMA_174_32/ntCLKR ),
            .I (ntclkbufg_5));
	// ../source/ad9708_sin_wave.v:16

    V_FFASYN /* a_sin_wave/rom_addr[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_174_32/FF0/FF  (
            .Q (\a_sin_wave/rom_addr [0] ),
            .CE (1'b1),
            .CK (\CLMA_174_32/ntCLKR ),
            .D (\CLMA_174_32/ntY0 ),
            .SR (\CLMA_174_32/ntRSCO ));
	// ../source/ad9708_sin_wave.v:16

    V_LUT5 /* a_sin_wave/rom_addr[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00110011001100110011001100110011))
        \CLMA_174_32/FYA/FY  (
            .Y (\CLMA_174_32/ntY0 ),
            .I0 (1'b0),
            .I1 (\a_sin_wave/rom_addr [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = ~I1 ;
	// ../source/ad9708_sin_wave.v:16

    V_INV \CLMA_174_32/LRSPOLMUX/V_INV  (
            .Z (\CLMA_174_32/ntRSCO ),
            .I (nt_rst_n));
	// ../source/ad9708_sin_wave.v:16

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_190_104/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [19] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_190_104/ntY0 ),
            .SR (\CLMA_190_104/ntRSCO ));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_190_104/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [17] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_190_104/ntY1 ),
            .SR (\CLMA_190_104/ntRSCO ));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[16]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_190_104/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_190_104/ntY2 ),
            .SR (\CLMA_190_104/ntRSCO ));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][17]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_190_104/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [17] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [17] ),
            .SR (\CLMA_190_104/ntRSCO ));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[19]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10010100110000110110001000110011))
        \CLMA_190_104/FYA/FY  (
            .Y (\CLMA_190_104/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [19] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [114] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [115] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [116] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [19] ));
	// LUT = (~I1&~I3&~I4)|(~I0&I1&I2&I3&~I4)|(I0&~I1&~I4)|(I1&I2&~I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I4)|(~I1&~I2&~I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[17]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10010110101001010010010001010101))
        \CLMA_190_104/FYB/FYC  (
            .Y (\CLMA_190_104/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [120] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [17] ),
            .I2 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [17] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [122] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [121] ));
	// LUT = (~I0&~I3&~I4)|(I0&~I1&I2&I3&~I4)|(I0&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I4)|(~I0&~I2&~I3)|(~I0&I1&~I2) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[16]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10010010101001010010110000001111))
        \CLMA_190_104/FYC/FY  (
            .Y (\CLMA_190_104/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [124] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [16] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [123] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [125] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [16] ));
	// LUT = (~I2&~I3&~I4)|(I0&~I1&I2&I3&~I4)|(I1&~I2&~I4)|(I0&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I4)|(~I0&~I2&~I3) ;
	// ../source/sync_vg.v:652

    V_INV \CLMA_190_104/LRSPOLMUX/V_INV  (
            .Z (\CLMA_190_104/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_96/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_194_96/ntY0 ),
            .SR (ntR192));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][18]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_96/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[5]),
            .SR (ntR192));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[18]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_96/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [18] ),
            .SR (ntR192));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][18]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_96/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [18] ),
            .SR (ntR192));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[18]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10100101000101010110100110010001))
        \CLMA_194_96/FYA/FY  (
            .Y (\CLMA_194_96/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [117] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [119] ),
            .I2 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [18] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [118] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [18] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(I0&I2&I3&I4)|(~I0&~I2&I4)|(~I0&~I1&~I3)|(I0&~I1&I2&I3)|(~I0&~I1&~I2) ;
	// ../source/sync_vg.v:652

    V_INV \CLMA_194_96/LRSPOLMUX/V_INV  (
            .Z (ntR192),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[117]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_100/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [117] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_194_100/ntY0 ),
            .SR (ntR192));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[114]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_100/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [114] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_194_100/ntY1 ),
            .SR (ntR192));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[117]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_194_100/FYA/FY  (
            .Y (\CLMA_194_100/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [118] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[114]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001111000011110000))
        \CLMA_194_100/FYB/FYC  (
            .Y (\CLMA_194_100/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [115] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I2&~I4 ;
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[86]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_101/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [86] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_194_101/ntY0 ),
            .SR (\CLMA_194_101/ntRSCO ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[90]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_101/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [90] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_194_101/ntY1 ),
            .SR (\CLMA_194_101/ntRSCO ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_101/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [84] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_194_101/ntY2 ),
            .SR (\CLMA_194_101/ntRSCO ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_101/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [85] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_194_101/ntY3 ),
            .SR (\CLMA_194_101/ntRSCO ));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[86]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01000100010001000100010001000100))
        \CLMA_194_101/FYA/FY  (
            .Y (\CLMA_194_101/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [87] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = ~I0&I1 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[90]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_194_101/FYB/FYC  (
            .Y (\CLMA_194_101/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [91] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[84]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_194_101/FYC/FY  (
            .Y (\CLMA_194_101/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [85] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[85]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_194_101/FYD/FYC  (
            .Y (\CLMA_194_101/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [86] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_INV \CLMA_194_101/LRSPOLMUX/V_INV  (
            .Z (\CLMA_194_101/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:510

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_32_muxf8/FYA/V_FY */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_194_104/FYA/V_FY  (
            .Z (\CLMA_194_104/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [88] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [92] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [84] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [80] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_32_muxf8/FYB/V_FYC */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_194_104/FYB/V_FYC  (
            .Z (\CLMA_194_104/ntL5B ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [90] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [94] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [86] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [82] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_32_muxf8/FYC/V_FY */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMA_194_104/FYC/V_FY  (
            .Z (\CLMA_194_104/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [89] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [85] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [93] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [81] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_32_muxf8/FYD/V_FYC */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_194_104/FYD/V_FYC  (
            .Z (\CLMA_194_104/ntL5D ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [91] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [95] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [87] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [83] ));

    V_MUX2 \CLMA_194_104/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_194_104/ntDP0 ),
            .I0 (\CLMA_194_104/ntY0 ),
            .I1 (\CLMA_194_104/ntL5B ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMA_194_104/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_194_104/ntDP1 ),
            .I0 (\CLMA_194_104/ntY2 ),
            .I1 (\CLMA_194_104/ntL5D ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMA_194_104/L7MUX/LUTMUX2  (
            .Z (\CLMA_194_104/ntY1 ),
            .I0 (\CLMA_194_104/ntDP0 ),
            .I1 (\CLMA_194_104/ntDP1 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ));

    V_MUX2 \CLMA_194_104/L8MUX/LUTMUX2  (
            .Z (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N598 ),
            .I0 (\CLMA_194_104/ntY1 ),
            .I1 (L7OUT0),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_16_muxf7/FYA/V_FY */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_194_105/FYA/V_FY  (
            .Z (\CLMA_194_105/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [120] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [124] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [116] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [112] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_16_muxf7/FYB/V_FYC */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMA_194_105/FYB/V_FYC  (
            .Z (\CLMA_194_105/ntL5B ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [122] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [118] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [126] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [114] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_16_muxf7/FYC/V_FY */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_194_105/FYC/V_FY  (
            .Z (\CLMA_194_105/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [121] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [125] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [117] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [113] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_16_muxf7/FYD/V_FYC */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_194_105/FYD/V_FYC  (
            .Z (\CLMA_194_105/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [123] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [127] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [119] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [115] ));

    V_MUX2 \CLMA_194_105/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_194_105/ntDP0 ),
            .I0 (\CLMA_194_105/ntY0 ),
            .I1 (\CLMA_194_105/ntL5B ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMA_194_105/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_194_105/ntDP1 ),
            .I0 (\CLMA_194_105/ntY2 ),
            .I1 (\CLMA_194_105/ntY3 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMA_194_105/L7MUX/LUTMUX2  (
            .Z (L7OUT0),
            .I0 (\CLMA_194_105/ntDP0 ),
            .I1 (\CLMA_194_105/ntDP1 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ));

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[29]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_108/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [29] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_194_108/ntY0 ),
            .SR (\CLMA_194_108/ntRSCO ));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[29]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_108/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [29] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [29] ),
            .SR (\CLMA_194_108/ntRSCO ));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][29]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_108/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [29] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [29] ),
            .SR (\CLMA_194_108/ntRSCO ));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][19]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_108/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [19] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[6]),
            .SR (\CLMA_194_108/ntRSCO ));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[30]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_108/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [30] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [30] ),
            .SR (\CLMA_194_108/ntRSCO ));
	// ../source/sync_vg.v:604

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[29]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11000011000100110110100110010001))
        \CLMA_194_108/FYA/FY  (
            .Y (\CLMA_194_108/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [86] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [84] ),
            .I2 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [29] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [85] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [29] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(I1&I2&I3&I4)|(~I1&~I2&I4)|(~I0&~I1&~I3)|(~I0&I1&I2&I3)|(~I0&~I1&~I2) ;
	// ../source/sync_vg.v:652

    V_INV \CLMA_194_108/LRSPOLMUX/V_INV  (
            .Z (\CLMA_194_108/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[120]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_109/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [120] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_194_109/ntY0 ),
            .SR (ntR189));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[119]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_109/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [119] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_194_109/ntY1 ),
            .SR (ntR189));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_109/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [121] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_194_109/ntY2 ),
            .SR (ntR189));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[122]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_109/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [122] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_194_109/ntY3 ),
            .SR (ntR189));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[120]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_194_109/FYA/FY  (
            .Y (\CLMA_194_109/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [121] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[119]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_194_109/FYB/FYC  (
            .Y (\CLMA_194_109/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [120] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[121]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_194_109/FYC/FY  (
            .Y (\CLMA_194_109/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [122] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[122]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_194_109/FYD/FYC  (
            .Y (\CLMA_194_109/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [123] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_INV \CLMA_194_109/LRSPOLMUX/V_INV  (
            .Z (ntR189),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:510

    V_BUF \CLMA_194_109/ntCE  (
            .Z (ntR218),
            .I (\CLMS_222_97/FYD/ntWA [4] ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[82]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_113/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [82] ),
            .CE (ntR218),
            .CK (ntclkbufg_1),
            .D (\CLMA_194_113/ntY0 ),
            .SR (ntR189));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[81]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_113/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [81] ),
            .CE (ntR218),
            .CK (ntclkbufg_1),
            .D (\CLMA_194_113/ntY1 ),
            .SR (ntR189));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[116]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_113/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [116] ),
            .CE (ntR218),
            .CK (ntclkbufg_1),
            .D (\CLMA_194_113/ntY2 ),
            .SR (ntR189));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[115]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_194_113/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [115] ),
            .CE (ntR218),
            .CK (ntclkbufg_1),
            .D (\CLMA_194_113/ntY3 ),
            .SR (ntR189));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[82]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_194_113/FYA/FY  (
            .Y (\CLMA_194_113/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [83] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[81]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_194_113/FYB/FYC  (
            .Y (\CLMA_194_113/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [82] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[116]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_194_113/FYC/FY  (
            .Y (\CLMA_194_113/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [117] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[115]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_194_113/FYD/FYC  (
            .Y (\CLMA_194_113/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [116] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[93]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_100/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [93] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_198_100/ntY0 ),
            .SR (ntR154));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[92]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_100/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [92] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_198_100/ntY1 ),
            .SR (ntR154));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[125]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_100/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [125] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_198_100/ntY2 ),
            .SR (ntR154));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[118]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_100/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [118] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_198_100/ntY3 ),
            .SR (ntR154));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[93]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_198_100/FYA/FY  (
            .Y (\CLMA_198_100/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [94] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[92]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_198_100/FYB/FYC  (
            .Y (\CLMA_198_100/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [93] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[125]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_198_100/FYC/FY  (
            .Y (\CLMA_198_100/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [126] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[118]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_198_100/FYD/FYC  (
            .Y (\CLMA_198_100/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [119] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_INV \CLMA_198_100/LRSPOLMUX/V_INV  (
            .Z (ntR154),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[27]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_104/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [27] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_198_104/ntY0 ),
            .SR (ntR154));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][27]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_104/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [27] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [27] ),
            .SR (ntR154));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[30]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_104/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [30] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_198_104/ntY2 ),
            .SR (ntR154));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][30]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_104/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [30] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [30] ),
            .SR (ntR154));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[27]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11000011000100110110100110010001))
        \CLMA_198_104/FYA/FY  (
            .Y (\CLMA_198_104/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [92] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [90] ),
            .I2 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [27] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [91] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [27] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(I1&I2&I3&I4)|(~I1&~I2&I4)|(~I0&~I1&~I3)|(~I0&I1&I2&I3)|(~I0&~I1&~I2) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[30]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10010001100101010110100010010101))
        \CLMA_198_104/FYC/FY  (
            .Y (\CLMA_198_104/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [81] ),
            .I1 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [30] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [82] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [83] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [30] ));
	// LUT = (I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(I0&I1&I2&I4)|(~I0&~I1&I4)|(~I0&~I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[111]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_112/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [111] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_198_112/ntY0 ),
            .SR (ntR188));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_112/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [77] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_198_112/ntY1 ),
            .SR (ntR188));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[79]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_112/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [79] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_198_112/ntY2 ),
            .SR (ntR188));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[71]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_112/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [71] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_198_112/ntY3 ),
            .SR (ntR188));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[111]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_198_112/FYA/FY  (
            .Y (\CLMA_198_112/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [112] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[77]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_198_112/FYB/FYC  (
            .Y (\CLMA_198_112/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [78] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[79]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_198_112/FYC/FY  (
            .Y (\CLMA_198_112/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [80] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[71]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_198_112/FYD/FYC  (
            .Y (\CLMA_198_112/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [72] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_INV \CLMA_198_112/LRSPOLMUX/V_INV  (
            .Z (ntR188),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:510

    V_BUF \CLMA_198_112/ntCE  (
            .Z (ntR217),
            .I (\CLMS_222_97/FYD/ntWA [4] ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[76]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_116/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [76] ),
            .CE (ntR217),
            .CK (ntclkbufg_1),
            .D (\CLMA_198_116/ntY0 ),
            .SR (ntR188));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_116/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [113] ),
            .CE (ntR217),
            .CK (ntclkbufg_1),
            .D (\CLMA_198_116/ntY1 ),
            .SR (ntR188));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[112]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_116/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [112] ),
            .CE (ntR217),
            .CK (ntclkbufg_1),
            .D (\CLMA_198_116/ntY2 ),
            .SR (ntR188));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[80]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_198_116/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [80] ),
            .CE (ntR217),
            .CK (ntclkbufg_1),
            .D (\CLMA_198_116/ntY3 ),
            .SR (ntR188));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[76]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_198_116/FYA/FY  (
            .Y (\CLMA_198_116/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [77] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[113]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_198_116/FYB/FYC  (
            .Y (\CLMA_198_116/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [114] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[112]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_198_116/FYC/FY  (
            .Y (\CLMA_198_116/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [113] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[80]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_198_116/FYD/FYC  (
            .Y (\CLMA_198_116/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [81] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][15]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_96/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [15] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[2]),
            .SR (ntR124));
	// ../source/iic_dri.v:4168

    V_INV \CLMA_202_96/LRSPOLMUX/V_INV  (
            .Z (ntR124),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_100/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [25] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_202_100/ntY0 ),
            .SR (ntR124));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][28]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_100/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [28] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [7] ),
            .SR (ntR124));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][27]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_100/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [27] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [6] ),
            .SR (ntR124));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][25]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_100/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [25] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [25] ),
            .SR (ntR124));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][15]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_100/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [15] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [15] ),
            .SR (ntR124));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[25]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11010010001001010010110100001101))
        \CLMA_202_100/FYA/FY  (
            .Y (\CLMA_202_100/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [98] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [25] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [96] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [97] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [25] ));
	// LUT = (I0&~I1&I2&I3&~I4)|(I1&~I2&~I4)|(~I0&~I2&~I4)|(I0&~I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(I1&I2&I3&I4)|(~I0&I2&I3&I4)|(~I0&~I2&~I3) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMA_202_100/ntRSCO  (
            .Z (ntR123),
            .I (ntR124));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[87]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_104/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [87] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_202_104/ntY0 ),
            .SR (ntR123));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[91]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_104/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [91] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_202_104/ntY2 ),
            .SR (ntR123));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[89]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_104/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [89] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_202_104/ntY3 ),
            .SR (ntR123));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[87]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_202_104/FYA/FY  (
            .Y (\CLMA_202_104/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [88] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/N2681_12/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMA_202_104/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u0_trig_unit/_N3118 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [27] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [29] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [28] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [26] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [25] ));
	// LUT = I0&I1&I2&I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[91]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_202_104/FYC/FY  (
            .Y (\CLMA_202_104/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [92] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[89]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_202_104/FYD/FYC  (
            .Y (\CLMA_202_104/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [90] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMA_202_104/ntCE  (
            .Z (ntR216),
            .I (\CLMS_222_97/FYD/ntWA [4] ));
	// ../source/sync_vg.v:510

    V_BUF \CLMA_202_104/ntRSCO  (
            .Z (ntR122),
            .I (ntR123));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[78]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_108/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [78] ),
            .CE (ntR216),
            .CK (ntclkbufg_1),
            .D (\CLMA_202_108/ntY0 ),
            .SR (ntR122));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[70]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_108/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [70] ),
            .CE (ntR216),
            .CK (ntclkbufg_1),
            .D (\CLMA_202_108/ntY1 ),
            .SR (ntR122));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[109]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_108/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [109] ),
            .CE (ntR216),
            .CK (ntclkbufg_1),
            .D (\CLMA_202_108/ntY2 ),
            .SR (ntR122));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[110]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_108/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [110] ),
            .CE (ntR216),
            .CK (ntclkbufg_1),
            .D (\CLMA_202_108/ntY3 ),
            .SR (ntR122));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[78]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_202_108/FYA/FY  (
            .Y (\CLMA_202_108/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [79] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[70]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_202_108/FYB/FYC  (
            .Y (\CLMA_202_108/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [71] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[109]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_202_108/FYC/FY  (
            .Y (\CLMA_202_108/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [110] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[110]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_202_108/FYD/FYC  (
            .Y (\CLMA_202_108/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [111] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_63_muxf8/FYA/V_FY */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_202_112/FYA/V_FY  (
            .Z (\CLMA_202_112/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [72] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [76] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [68] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [64] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_63_muxf8/FYB/V_FYC */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMA_202_112/FYB/V_FYC  (
            .Z (\CLMA_202_112/ntL5B ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [74] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [70] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [78] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [66] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_63_muxf8/FYC/V_FY */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_202_112/FYC/V_FY  (
            .Z (\CLMA_202_112/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [73] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [77] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [69] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [65] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_63_muxf8/FYD/V_FYC */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_202_112/FYD/V_FYC  (
            .Z (\CLMA_202_112/ntL5D ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [75] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [79] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [71] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [67] ));

    V_MUX2 \CLMA_202_112/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_202_112/ntDP0 ),
            .I0 (\CLMA_202_112/ntY0 ),
            .I1 (\CLMA_202_112/ntL5B ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMA_202_112/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_202_112/ntDP1 ),
            .I0 (\CLMA_202_112/ntY2 ),
            .I1 (\CLMA_202_112/ntL5D ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMA_202_112/L7MUX/LUTMUX2  (
            .Z (\CLMA_202_112/ntY1 ),
            .I0 (\CLMA_202_112/ntDP0 ),
            .I1 (\CLMA_202_112/ntDP1 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ));

    V_MUX2 \CLMA_202_112/L8MUX/LUTMUX2  (
            .Z (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N629 ),
            .I0 (\CLMA_202_112/ntY1 ),
            .I1 (L7OUT1),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5] ));

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[104]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_116/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [104] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_202_116/ntY0 ),
            .SR (ntR139));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_116/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [65] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_202_116/ntY1 ),
            .SR (ntR139));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[106]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_116/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [106] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_202_116/ntY2 ),
            .SR (ntR139));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[69]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_116/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [69] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_202_116/ntY3 ),
            .SR (ntR139));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[104]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_202_116/FYA/FY  (
            .Y (\CLMA_202_116/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [105] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[65]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_202_116/FYB/FYC  (
            .Y (\CLMA_202_116/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [66] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[106]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00001111000011110000000000000000))
        \CLMA_202_116/FYC/FY  (
            .Y (\CLMA_202_116/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/conf_rst ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [107] ));
	// LUT = ~I2&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[69]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_202_116/FYD/FYC  (
            .Y (\CLMA_202_116/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [70] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_INV \CLMA_202_116/LRSPOLMUX/V_INV  (
            .Z (ntR139),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][34]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_120/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [34] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [34] ),
            .SR (ntR139));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][33]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_120/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [33] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [33] ),
            .SR (ntR139));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[32]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_120/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [32] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [32] ),
            .SR (ntR139));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[33]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_120/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [33] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [33] ),
            .SR (ntR139));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[54]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_120/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [54] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [54] ),
            .SR (ntR139));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][54]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_120/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [54] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[4]),
            .SR (ntR139));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/N2683_4/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10001000000000000000000000000000))
        \CLMA_202_120/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u0_trig_unit/_N3095 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [35] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [33] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [34] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [32] ));
	// LUT = I0&I1&I3&I4 ;

    V_BUF \CLMA_202_120/ntRSCO  (
            .Z (ntR138),
            .I (ntR139));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[107]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_124/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [107] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_202_124/ntY0 ),
            .SR (ntR138));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[105]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_124/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [105] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_202_124/ntY1 ),
            .SR (ntR138));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[107]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_202_124/FYA/FY  (
            .Y (\CLMA_202_124/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [108] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[105]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001111111100000000))
        \CLMA_202_124/FYB/FYC  (
            .Y (\CLMA_202_124/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [106] ),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I3&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMA_202_124/ntRSCO  (
            .Z (ntR137),
            .I (ntR138));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[55]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_128/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [55] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [55] ),
            .SR (ntR137));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[32]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_128/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [32] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_202_128/ntY1 ),
            .SR (ntR137));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[33]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_128/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [33] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_202_128/ntY2 ),
            .SR (ntR137));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[34]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_128/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [34] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_202_128/ntY3 ),
            .SR (ntR137));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[34]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_202_128/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [34] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [34] ),
            .SR (ntR137));
	// ../source/sync_vg.v:604

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[32]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10100110000110010101100101010001))
        \CLMA_202_128/FYB/FYC  (
            .Y (\CLMA_202_128/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [75] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [77] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [32] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [76] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [32] ));
	// LUT = (I0&I1&~I2&I3&~I4)|(~I0&I2&~I4)|(~I0&~I1&~I4)|(I0&I1&~I2&~I3&I4)|(~I0&I1&~I2&I3&I4)|(I0&I2&I3&I4)|(I0&~I1&I3&I4)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[33]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10010001100101010110100010010101))
        \CLMA_202_128/FYC/FY  (
            .Y (\CLMA_202_128/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [72] ),
            .I1 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [33] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [73] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [74] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [33] ));
	// LUT = (I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(I0&I1&I2&I4)|(~I0&~I1&I4)|(~I0&~I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[34]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10001001011010010101010110000101))
        \CLMA_202_128/FYD/FYC  (
            .Y (\CLMA_202_128/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [69] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [70] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [71] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [34] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [34] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(~I0&I3&~I4)|(~I0&~I2&~I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&I1&I3&I4)|(I0&I1&~I2&I4)|(~I0&~I1&~I2) ;
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_92/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [20] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_92/ntY0 ),
            .SR (ntR163));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][18]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_92/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_92/ntY1 ),
            .SR (ntR163));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][18]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_92/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_92/ntY2 ),
            .SR (ntR163));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][18]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_92/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_92/ntY3 ),
            .SR (ntR163));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][20]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_92/FYA/FY  (
            .Y (\CLMA_210_92/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [20] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][18]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10100000101000001010000010100000))
        \CLMA_210_92/FYB/FYC  (
            .Y (\CLMA_210_92/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[1] [18] ),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I0&I2 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][18]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_210_92/FYC/FY  (
            .Y (\CLMA_210_92/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[2] [18] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][18]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_92/FYD/FYC  (
            .Y (\CLMA_210_92/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [18] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_210_92/LRSPOLMUX/V_INV  (
            .Z (ntR163),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][19]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_93/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [19] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [19] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][15]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_93/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [15] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [15] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[15]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_93/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [15] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[2]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[15]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_93/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [15] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [15] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[19]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_93/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [19] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[6]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[19]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_93/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [19] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [19] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][16]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_96/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_96/ntY0 ),
            .SR (ntR163));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_96/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_96/ntY1 ),
            .SR (ntR163));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_96/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [19] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_96/ntY2 ),
            .SR (ntR163));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][19]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_96/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [19] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_96/ntY3 ),
            .SR (ntR163));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][16]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_96/FYA/FY  (
            .Y (\CLMA_210_96/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [16] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][16]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_96/FYB/FYC  (
            .Y (\CLMA_210_96/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/trig0_d2 [16] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][19]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_96/FYC/FY  (
            .Y (\CLMA_210_96/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [19] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][19]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_210_96/FYD/FYC  (
            .Y (\CLMA_210_96/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[1] [19] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_97/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_97/ntY0 ),
            .SR (ntR112));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_97/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_97/ntY1 ),
            .SR (ntR112));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_97/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [20] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_97/ntY2 ),
            .SR (ntR112));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][16]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_97/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_97/ntY3 ),
            .SR (ntR112));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][16]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_97/FYA/FY  (
            .Y (\CLMA_210_97/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [16] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][16]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_97/FYB/FYC  (
            .Y (\CLMA_210_97/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[3] [16] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][20]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_97/FYC/FY  (
            .Y (\CLMA_210_97/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [20] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][16]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_97/FYD/FYC  (
            .Y (\CLMA_210_97/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [16] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_210_97/LRSPOLMUX/V_INV  (
            .Z (ntR112),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][30]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_100/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [30] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [30] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[30]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_100/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [30] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [9] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[30]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_100/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [30] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [30] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[20]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_100/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [20] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [20] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[20]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_100/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [20] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[7]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[28]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_100/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [28] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [28] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][30]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_101/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [30] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_101/ntY0 ),
            .SR (ntR112));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][23]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_101/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [23] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [2] ),
            .SR (ntR112));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][22]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_101/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [22] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [1] ),
            .SR (ntR112));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][31]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_101/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [31] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/wren ),
            .SR (ntR112));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][24]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_101/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [24] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [24] ),
            .SR (ntR112));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][30]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_101/FYA/FY  (
            .Y (\CLMA_210_101/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [30] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][30]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_104/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [30] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_104/ntY0 ),
            .SR (ntR143));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][30]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_104/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [30] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_104/ntY1 ),
            .SR (ntR143));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][30]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_104/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [30] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_104/ntY2 ),
            .SR (ntR143));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][30]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_104/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [30] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_104/ntY3 ),
            .SR (ntR143));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][30]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_104/FYA/FY  (
            .Y (\CLMA_210_104/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [30] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][30]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_104/FYB/FYC  (
            .Y (\CLMA_210_104/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [30] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][30]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_104/FYC/FY  (
            .Y (\CLMA_210_104/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [30] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][30]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_104/FYD/FYC  (
            .Y (\CLMA_210_104/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [30] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_210_104/LRSPOLMUX/V_INV  (
            .Z (ntR143),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[28]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_105/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [28] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [7] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_108/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [103] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_108/ntY0 ),
            .SR (ntR143));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[102]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_108/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [102] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_108/ntY1 ),
            .SR (ntR143));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_108/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [101] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_108/ntY2 ),
            .SR (ntR143));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[64]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_108/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [64] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_108/ntY3 ),
            .SR (ntR143));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[103]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_210_108/FYA/FY  (
            .Y (\CLMA_210_108/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [104] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[102]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_210_108/FYB/FYC  (
            .Y (\CLMA_210_108/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [103] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[101]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_210_108/FYC/FY  (
            .Y (\CLMA_210_108/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [102] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[64]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_210_108/FYD/FYC  (
            .Y (\CLMA_210_108/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [65] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMA_210_108/ntRSCO  (
            .Z (ntR142),
            .I (ntR143));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][31]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_109/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [31] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [31] ),
            .SR (ntR111));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][22]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_109/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [22] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [22] ),
            .SR (ntR111));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][23]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_109/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [23] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [23] ),
            .SR (ntR111));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][24]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_109/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [24] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [3] ),
            .SR (ntR111));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][25]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_109/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [25] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [4] ),
            .SR (ntR111));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[24]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_109/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [24] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [24] ),
            .SR (ntR111));
	// ../source/sync_vg.v:604

    V_INV \CLMA_210_109/LRSPOLMUX/V_INV  (
            .Z (ntR111),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[56]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_112/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [56] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_112/ntY0 ),
            .SR (ntR142));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][57]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_112/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [57] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [57] ),
            .SR (ntR142));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][56]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_112/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [56] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[6]),
            .SR (ntR142));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][56]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_112/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [56] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [56] ),
            .SR (ntR142));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[56]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_112/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [56] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [56] ),
            .SR (ntR142));
	// ../source/sync_vg.v:604

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[56]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10000101100101010110100010010101))
        \CLMA_210_112/FYA/FY  (
            .Y (\CLMA_210_112/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [3] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [4] ),
            .I2 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [56] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [5] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [56] ));
	// LUT = (I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I2&I4)|(I0&I1&I2&I4)|(~I0&~I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMA_210_112/ntRSCO  (
            .Z (ntR141),
            .I (ntR142));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[22]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_113/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [22] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_113/ntY0 ),
            .SR (ntR111));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[22]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_113/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [22] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [22] ),
            .SR (ntR111));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][21]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_113/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [21] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [0] ),
            .SR (ntR111));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[57]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_113/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [57] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_113/ntY3 ),
            .SR (ntR111));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][33]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_113/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [33] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [1] ),
            .SR (ntR111));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[22]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11000110000110010011100100110001))
        \CLMA_210_113/FYA/FY  (
            .Y (\CLMA_210_113/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [107] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [105] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [22] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [106] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [22] ));
	// LUT = (I0&I1&~I2&I3&~I4)|(~I1&I2&~I4)|(~I0&~I1&~I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(I1&I2&I3&I4)|(~I0&I1&I3&I4)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[57]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10000101100101010110100010010101))
        \CLMA_210_113/FYD/FYC  (
            .Y (\CLMA_210_113/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [0] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [1] ),
            .I2 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [57] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [2] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [57] ));
	// LUT = (I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I2&I4)|(I0&I1&I2&I4)|(~I0&~I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMA_210_113/ntRSCO  (
            .Z (ntR110),
            .I (ntR111));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_116/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [2] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_116/ntY0 ),
            .SR (ntR141));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_116/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [1] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_116/ntY1 ),
            .SR (ntR141));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_116/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [0] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_116/ntY2 ),
            .SR (ntR141));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_116/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [32] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_116/ntY3 ),
            .SR (ntR141));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[2]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_210_116/FYA/FY  (
            .Y (\CLMA_210_116/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [3] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[1]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_210_116/FYB/FYC  (
            .Y (\CLMA_210_116/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[0]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_210_116/FYC/FY  (
            .Y (\CLMA_210_116/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [1] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[32]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_210_116/FYD/FYC  (
            .Y (\CLMA_210_116/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [33] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMA_210_116/ntCE  (
            .Z (ntR210),
            .I (\CLMS_222_97/FYD/ntWA [4] ));
	// ../source/sync_vg.v:510

    V_BUF \CLMA_210_116/ntRSCO  (
            .Z (ntR140),
            .I (ntR141));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][57]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_117/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [57] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[7]),
            .SR (ntR110));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[2]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_117/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_117/ntY1 ),
            .SR (ntR110));
	// ../source/sync_vg.v:685

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[52]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_117/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [52] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_117/ntY2 ),
            .SR (ntR110));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[52]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_117/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [52] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [52] ),
            .SR (ntR110));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][52]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_117/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [52] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[2]),
            .SR (ntR110));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[2]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMA_210_117/FYB/FYC  (
            .Y (\CLMA_210_117/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/_N3103 ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [47] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/_N3095 ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [46] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/_N3099 ));
	// LUT = I0&I1&I2&I3&I4 ;
	// ../source/sync_vg.v:685

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[52]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10011010001001010110010101000101))
        \CLMA_210_117/FYC/FY  (
            .Y (\CLMA_210_117/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [15] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [52] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [17] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [16] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [52] ));
	// LUT = (I0&~I1&I2&I3&~I4)|(~I0&~I2&~I4)|(~I0&I1&~I4)|(I0&~I1&I2&~I3&I4)|(I0&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I3&I4)|(~I0&~I2&~I3) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMA_210_117/ntRSCO  (
            .Z (ntR109),
            .I (ntR110));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_120/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [8] ),
            .CE (ntR210),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_120/ntY0 ),
            .SR (ntR140));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_120/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [14] ),
            .CE (ntR210),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_120/ntY1 ),
            .SR (ntR140));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_120/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [42] ),
            .CE (ntR210),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_120/ntY2 ),
            .SR (ntR140));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_120/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [39] ),
            .CE (ntR210),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_120/ntY3 ),
            .SR (ntR140));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[8]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_210_120/FYA/FY  (
            .Y (\CLMA_210_120/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [9] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[14]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_210_120/FYB/FYC  (
            .Y (\CLMA_210_120/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [15] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[42]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_210_120/FYC/FY  (
            .Y (\CLMA_210_120/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [43] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[39]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_210_120/FYD/FYC  (
            .Y (\CLMA_210_120/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [40] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][52]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_121/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [52] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [52] ),
            .SR (ntR109));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[3]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_121/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_121/ntY1 ),
            .SR (ntR109));
	// ../source/sync_vg.v:685

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[54]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_121/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [54] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_121/ntY2 ),
            .SR (ntR109));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][54]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_121/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [54] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [54] ),
            .SR (ntR109));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][34]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_121/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [34] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [2] ),
            .SR (ntR109));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[3]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10000000100000000000000000000000))
        \CLMA_210_121/FYB/FYC  (
            .Y (\CLMA_210_121/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [57] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [56] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/_N3089 ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/_N3090 ));
	// LUT = I0&I1&I2&I4 ;
	// ../source/sync_vg.v:685

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[54]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11000000001101110110100010010101))
        \CLMA_210_121/FYC/FY  (
            .Y (\CLMA_210_121/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [11] ),
            .I1 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [54] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [10] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [9] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [54] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I1&~I3&I4)|(I1&I2&I3&I4)|(~I0&~I2&~I3)|(~I0&~I1&~I3)|(~I0&I1&I2&I3) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMA_210_121/ntRSCO  (
            .Z (ntR108),
            .I (ntR109));
	// ../source/iic_dri.v:4168

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_172_muxf8/FYA/V_FY */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMA_210_124/FYA/V_FY  (
            .Z (\CLMA_210_124/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [8] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [4] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [12] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [0] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_172_muxf8/FYB/V_FYC */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_210_124/FYB/V_FYC  (
            .Z (\CLMA_210_124/ntL5B ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [10] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [14] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [6] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [2] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_172_muxf8/FYC/V_FY */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_210_124/FYC/V_FY  (
            .Z (\CLMA_210_124/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [9] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [13] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [5] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [1] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_172_muxf8/FYD/V_FYC */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMA_210_124/FYD/V_FYC  (
            .Z (\CLMA_210_124/ntL5D ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [11] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [7] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [15] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [3] ));

    V_MUX2 \CLMA_210_124/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_210_124/ntDP0 ),
            .I0 (\CLMA_210_124/ntY0 ),
            .I1 (\CLMA_210_124/ntL5B ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMA_210_124/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_210_124/ntDP1 ),
            .I0 (\CLMA_210_124/ntY2 ),
            .I1 (\CLMA_210_124/ntL5D ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMA_210_124/L7MUX/LUTMUX2  (
            .Z (\CLMA_210_124/ntY1 ),
            .I0 (\CLMA_210_124/ntDP0 ),
            .I1 (\CLMA_210_124/ntDP1 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ));

    V_MUX2 \CLMA_210_124/L8MUX/LUTMUX2  (
            .Z (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N738 ),
            .I0 (\CLMA_210_124/ntY1 ),
            .I1 (L7OUT4),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5] ));

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[46]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_125/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [46] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [46] ),
            .SR (ntR108));
	// ../source/sync_vg.v:604

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_156_muxf7/FYA/V_FY */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_210_125/FYA/V_FY  (
            .Z (\CLMA_210_125/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [40] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [44] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [36] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [32] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_156_muxf7/FYB/V_FYC */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_210_125/FYB/V_FYC  (
            .Z (\CLMA_210_125/ntL5B ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [42] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [46] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [38] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [34] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_156_muxf7/FYC/V_FY */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMA_210_125/FYC/V_FY  (
            .Z (\CLMA_210_125/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [41] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [37] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [45] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [33] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_156_muxf7/FYD/V_FYC */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_210_125/FYD/V_FYC  (
            .Z (\CLMA_210_125/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [43] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [47] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [39] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [35] ));

    V_MUX2 \CLMA_210_125/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_210_125/ntDP0 ),
            .I0 (\CLMA_210_125/ntY0 ),
            .I1 (\CLMA_210_125/ntL5B ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMA_210_125/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_210_125/ntDP1 ),
            .I0 (\CLMA_210_125/ntY2 ),
            .I1 (\CLMA_210_125/ntY3 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMA_210_125/L7MUX/LUTMUX2  (
            .Z (L7OUT4),
            .I0 (\CLMA_210_125/ntDP0 ),
            .I1 (\CLMA_210_125/ntDP1 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ));

    V_BUF \CLMA_210_125/ntRSCO  (
            .Z (ntR107),
            .I (ntR108));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_128/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [34] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_128/ntY0 ),
            .SR (ntR187));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_128/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [33] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_128/ntY1 ),
            .SR (ntR187));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_128/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [4] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_128/ntY2 ),
            .SR (ntR187));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[3]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_128/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [3] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_128/ntY3 ),
            .SR (ntR187));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[34]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_210_128/FYA/FY  (
            .Y (\CLMA_210_128/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [35] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[33]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_210_128/FYB/FYC  (
            .Y (\CLMA_210_128/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [34] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[4]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_210_128/FYC/FY  (
            .Y (\CLMA_210_128/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [5] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[3]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_210_128/FYD/FYC  (
            .Y (\CLMA_210_128/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [4] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_INV \CLMA_210_128/LRSPOLMUX/V_INV  (
            .Z (ntR187),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:510

    V_BUF \CLMA_210_128/ntCE  (
            .Z (ntR207),
            .I (\CLMS_222_97/FYD/ntWA [4] ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[46]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_129/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [46] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_129/ntY0 ),
            .SR (ntR107));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[45]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_129/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [45] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_129/ntY1 ),
            .SR (ntR107));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][46]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_129/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [46] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_data[10]),
            .SR (ntR107));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][46]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_129/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [46] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [46] ),
            .SR (ntR107));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[45]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_129/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [45] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [45] ),
            .SR (ntR107));
	// ../source/sync_vg.v:604

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[46]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10100001000011110110100110000011))
        \CLMA_210_129/FYA/FY  (
            .Y (\CLMA_210_129/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [34] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [35] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [33] ),
            .I3 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [46] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [46] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I2&~I3&I4)|(I0&I2&I3&I4)|(~I1&~I2&~I3)|(I0&~I1&I2&I3)|(~I0&~I1&~I2) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[45]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11000110001110010000100001110101))
        \CLMA_210_129/FYB/FYC  (
            .Y (\CLMA_210_129/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [38] ),
            .I1 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [45] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [45] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [36] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [37] ));
	// LUT = (~I0&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(I1&I2&I3&I4)|(~I0&I1&I3&I4)|(~I1&I2&~I3)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_132/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [38] ),
            .CE (ntR207),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_132/ntY0 ),
            .SR (ntR187));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_132/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [7] ),
            .CE (ntR207),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_132/ntY1 ),
            .SR (ntR187));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_132/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [5] ),
            .CE (ntR207),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_132/ntY2 ),
            .SR (ntR187));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_132/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [44] ),
            .CE (ntR207),
            .CK (ntclkbufg_1),
            .D (\CLMA_210_132/ntY3 ),
            .SR (ntR187));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[38]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_210_132/FYA/FY  (
            .Y (\CLMA_210_132/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [39] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[7]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_210_132/FYB/FYC  (
            .Y (\CLMA_210_132/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [8] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[5]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_210_132/FYC/FY  (
            .Y (\CLMA_210_132/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[44]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_210_132/FYD/FYC  (
            .Y (\CLMA_210_132/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [45] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[50]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_136/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [50] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[0]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[50]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_136/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [50] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [50] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[57]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_136/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [57] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [57] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[57]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_136/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [57] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[7]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][57]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_137/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [57] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_137/ntY0 ),
            .SR (\CLMA_210_137/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][57]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_137/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [57] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_137/ntY1 ),
            .SR (\CLMA_210_137/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][50]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_137/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [50] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_137/ntY2 ),
            .SR (\CLMA_210_137/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][50]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_137/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [50] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_137/ntY3 ),
            .SR (\CLMA_210_137/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][57]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMA_210_137/FYA/FY  (
            .Y (\CLMA_210_137/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/data_pipe[1] [57] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][57]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_137/FYB/FYC  (
            .Y (\CLMA_210_137/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [57] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][50]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_137/FYC/FY  (
            .Y (\CLMA_210_137/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/trig0_d2 [50] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][50]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_210_137/FYD/FYC  (
            .Y (\CLMA_210_137/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_pipe[1] [50] ),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_210_137/LRSPOLMUX/V_INV  (
            .Z (\CLMA_210_137/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][50]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_140/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [50] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_140/ntY0 ),
            .SR (\CLMA_210_140/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][50]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_140/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [50] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_140/ntY1 ),
            .SR (\CLMA_210_140/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][50]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_210_140/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [50] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_210_140/ntY2 ),
            .SR (\CLMA_210_140/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][50]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_140/FYA/FY  (
            .Y (\CLMA_210_140/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [50] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][50]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_140/FYB/FYC  (
            .Y (\CLMA_210_140/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [50] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][50]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_210_140/FYC/FY  (
            .Y (\CLMA_210_140/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [50] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_210_140/LRSPOLMUX/V_INV  (
            .Z (\CLMA_210_140/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_92/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_92/ntY0 ),
            .SR (ntR169));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_92/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [17] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_92/ntY1 ),
            .SR (ntR169));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][17]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_92/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [17] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_92/ntY2 ),
            .SR (ntR169));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_92/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [20] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_92/ntY3 ),
            .SR (ntR169));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][18]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_214_92/FYA/FY  (
            .Y (\CLMA_214_92/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [18] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][17]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_214_92/FYB/FYC  (
            .Y (\CLMA_214_92/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [17] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][17]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_214_92/FYC/FY  (
            .Y (\CLMA_214_92/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[0] [17] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][20]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_214_92/FYD/FYC  (
            .Y (\CLMA_214_92/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[2] [20] ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_214_92/LRSPOLMUX/V_INV  (
            .Z (ntR169),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_96/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [17] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_96/ntY0 ),
            .SR (ntR169));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][28]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_96/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [28] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_96/ntY1 ),
            .SR (ntR169));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_96/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [17] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_96/ntY2 ),
            .SR (ntR169));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][17]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_96/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [17] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_96/ntY3 ),
            .SR (ntR169));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][17]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_214_96/FYA/FY  (
            .Y (\CLMA_214_96/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [17] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][28]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_214_96/FYB/FYC  (
            .Y (\CLMA_214_96/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [28] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][17]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_214_96/FYC/FY  (
            .Y (\CLMA_214_96/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [17] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][17]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_214_96/FYD/FYC  (
            .Y (\CLMA_214_96/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [17] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMA_214_96/ntRSCO  (
            .Z (ntR168),
            .I (ntR169));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_100/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [28] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_100/ntY0 ),
            .SR (ntR168));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_100/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [27] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_100/ntY1 ),
            .SR (ntR168));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][28]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_100/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [28] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_100/ntY2 ),
            .SR (ntR168));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][28]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_100/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [28] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_100/ntY3 ),
            .SR (ntR168));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][28]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_214_100/FYA/FY  (
            .Y (\CLMA_214_100/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_pipe[1] [28] ),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][27]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_214_100/FYB/FYC  (
            .Y (\CLMA_214_100/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[2] [27] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][28]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_214_100/FYC/FY  (
            .Y (\CLMA_214_100/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [28] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][28]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_214_100/FYD/FYC  (
            .Y (\CLMA_214_100/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[0] [28] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[27]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_104/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [27] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [6] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[27]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_104/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [27] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [27] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][28]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_104/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [28] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [28] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][16]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_104/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [16] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[16]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_104/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [16] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][20]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_104/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [20] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [20] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_LUT5 /* CLKROUTE_0/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_214_108/FYC/FY  (
            .Y (\CLMA_214_108/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = 1'b0 ;

    V_LUT5 /* CLKROUTE_0/FYD/FYC */ #(
            .INIT(32'b11111111111111111111111111111111))
        \CLMA_214_108/FYD/FYC  (
            .Y (\CLMA_214_108/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = 1'b1 ;

    V_MUX2 \CLMA_214_108/L6CDMUX/LUTMUX2  (
            .Z (ntR381),
            .I0 (\CLMA_214_108/ntY2 ),
            .I1 (\CLMA_214_108/ntY3 ),
            .SEL (\u_CORES/u_debug_core_0/TRIG0_ff[1] [50] ));

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_112/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [23] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_112/ntY0 ),
            .SR (ntR128));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[23]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_112/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [23] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [23] ),
            .SR (ntR128));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_112/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_112/ntY2 ),
            .SR (ntR128));
	// ../source/sync_vg.v:712

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][28]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_112/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [28] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_112/ntY3 ),
            .SR (ntR128));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[23]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11000110001110010000100001110101))
        \CLMA_214_112/FYA/FY  (
            .Y (\CLMA_214_112/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [104] ),
            .I1 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [23] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [23] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [102] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [103] ));
	// LUT = (~I0&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(I1&I2&I3&I4)|(~I0&I1&I3&I4)|(~I1&I2&~I3)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMA_214_112/FYC/FY  (
            .Y (\CLMA_214_112/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [2] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [3] ),
            .I2 (\u_CORES/u_debug_core_0/data_start ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [0] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [1] ));
	// LUT = I0&I1&I2&I3&I4 ;
	// ../source/sync_vg.v:712

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][28]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_214_112/FYD/FYC  (
            .Y (\CLMA_214_112/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/trig0_d2 [28] ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_214_112/LRSPOLMUX/V_INV  (
            .Z (ntR128),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:712

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][35]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_116/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [35] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [3] ),
            .SR (ntR128));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/N2685_7/gateop_perm/FYA/FY */ #(
            .INIT(32'b10000000100000000000000000000000))
        \CLMA_214_116/FYA/FY  (
            .Y (\u_CORES/u_debug_core_0/u0_trig_unit/_N3089 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [50] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [48] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [49] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [51] ));
	// LUT = I0&I1&I2&I4 ;

    V_BUF \CLMA_214_116/ntRSCO  (
            .Z (ntR127),
            .I (ntR128));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_120/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [16] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_214_120/ntY0 ),
            .SR (ntR127));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_120/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [18] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_214_120/ntY1 ),
            .SR (ntR127));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[17]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_120/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [17] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_214_120/ntY2 ),
            .SR (ntR127));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_120/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [43] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_214_120/ntY3 ),
            .SR (ntR127));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[16]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_214_120/FYA/FY  (
            .Y (\CLMA_214_120/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [17] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[18]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_214_120/FYB/FYC  (
            .Y (\CLMA_214_120/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [19] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[17]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_214_120/FYC/FY  (
            .Y (\CLMA_214_120/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [18] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[43]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_214_120/FYD/FYC  (
            .Y (\CLMA_214_120/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [44] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMA_214_120/ntCE  (
            .Z (ntR211),
            .I (\CLMS_222_97/FYD/ntWA [4] ));
	// ../source/sync_vg.v:510

    V_BUF \CLMA_214_120/ntRSCO  (
            .Z (ntR126),
            .I (ntR127));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_124/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [45] ),
            .CE (ntR211),
            .CK (ntclkbufg_1),
            .D (\CLMA_214_124/ntY0 ),
            .SR (ntR126));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_124/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [15] ),
            .CE (ntR211),
            .CK (ntclkbufg_1),
            .D (\CLMA_214_124/ntY1 ),
            .SR (ntR126));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_124/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [63] ),
            .CE (ntR211),
            .CK (ntclkbufg_1),
            .D (\CLMA_214_124/ntY2 ),
            .SR (ntR126));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_124/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [41] ),
            .CE (ntR211),
            .CK (ntclkbufg_1),
            .D (\CLMA_214_124/ntY3 ),
            .SR (ntR126));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[45]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_214_124/FYA/FY  (
            .Y (\CLMA_214_124/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [46] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[15]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_214_124/FYB/FYC  (
            .Y (\CLMA_214_124/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [16] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[63]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_214_124/FYC/FY  (
            .Y (\CLMA_214_124/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [64] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[41]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_214_124/FYD/FYC  (
            .Y (\CLMA_214_124/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [42] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMA_214_124/ntRSCO  (
            .Z (ntR125),
            .I (ntR126));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][45]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_128/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [45] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [45] ),
            .SR (ntR125));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[43]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_128/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [43] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [43] ),
            .SR (ntR125));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[55]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_128/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [55] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_128/ntY2 ),
            .SR (ntR125));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][55]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_128/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [55] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [55] ),
            .SR (ntR125));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][55]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_128/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [55] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[5]),
            .SR (ntR125));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[55]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10011001000101010110100110000101))
        \CLMA_214_128/FYC/FY  (
            .Y (\CLMA_214_128/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [6] ),
            .I1 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [55] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [8] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [7] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [55] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(I0&I1&I3&I4)|(~I0&~I1&I4)|(~I0&~I2&~I3)|(I0&I1&~I2&I3)|(~I0&~I1&~I2) ;
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][55]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_136/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [55] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_136/ntY0 ),
            .SR (\CLMA_214_136/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][55]/opit_0_inv_L5Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_136/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [55] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_136/ntY1 ),
            .SR (\CLMA_214_136/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][57]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_136/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [57] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_136/ntY2 ),
            .SR (\CLMA_214_136/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][57]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_214_136/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [57] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_214_136/ntY3 ),
            .SR (\CLMA_214_136/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][55]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_214_136/FYA/FY  (
            .Y (\CLMA_214_136/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [55] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][55]/opit_0_inv_L5Q/FYB/FYC */ #(
            .INIT(32'b10001000100010001000100010001000))
        \CLMA_214_136/FYB/FYC  (
            .Y (\CLMA_214_136/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[1] [55] ),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I0&I1 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][57]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_214_136/FYC/FY  (
            .Y (\CLMA_214_136/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [57] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][57]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_214_136/FYD/FYC  (
            .Y (\CLMA_214_136/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [57] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_214_136/LRSPOLMUX/V_INV  (
            .Z (\CLMA_214_136/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_92/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [15] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_218_92/ntY0 ),
            .SR (ntR166));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_92/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [15] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_218_92/ntY1 ),
            .SR (ntR166));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_92/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [15] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_218_92/ntY2 ),
            .SR (ntR166));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_92/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [15] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_218_92/ntY3 ),
            .SR (ntR166));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][15]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_218_92/FYA/FY  (
            .Y (\CLMA_218_92/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [15] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][15]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_218_92/FYB/FYC  (
            .Y (\CLMA_218_92/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [15] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][15]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_218_92/FYC/FY  (
            .Y (\CLMA_218_92/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [15] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][15]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_218_92/FYD/FYC  (
            .Y (\CLMA_218_92/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[1] [15] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_218_92/LRSPOLMUX/V_INV  (
            .Z (ntR166),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][25]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_96/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [25] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_218_96/ntY0 ),
            .SR (ntR166));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][25]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_96/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [25] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_218_96/ntY1 ),
            .SR (ntR166));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][26]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_96/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [26] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_218_96/ntY2 ),
            .SR (ntR166));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][29]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_96/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [29] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_218_96/ntY3 ),
            .SR (ntR166));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][25]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_218_96/FYA/FY  (
            .Y (\CLMA_218_96/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[0] [25] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][25]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_218_96/FYB/FYC  (
            .Y (\CLMA_218_96/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[2] [25] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][26]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_218_96/FYC/FY  (
            .Y (\CLMA_218_96/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [26] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][29]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_218_96/FYD/FYC  (
            .Y (\CLMA_218_96/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/trig0_d2 [29] ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[26]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_100/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [26] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [5] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[29]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_100/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [29] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [29] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[26]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_100/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [26] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [26] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[29]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_100/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [29] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [8] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][26]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_100/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [26] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [26] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][17]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_100/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [17] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [17] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[129]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_104/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [129] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_218_104/ntY0 ),
            .SR (ntR86));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_104/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [21] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_218_104/ntY1 ),
            .SR (ntR86));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_104/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_218_104/ntY2 ),
            .SR (ntR86));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[129]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_218_104/FYA/FY  (
            .Y (\CLMA_218_104/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [130] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[21]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_218_104/FYB/FYC  (
            .Y (\CLMA_218_104/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[22]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000111111110000000000000000))
        \CLMA_218_104/FYC/FY  (
            .Y (\CLMA_218_104/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_rst ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [23] ));
	// LUT = ~I3&I4 ;
	// ../source/sync_vg.v:510

    V_INV \CLMA_218_104/LRSPOLMUX/V_INV  (
            .Z (ntR86),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:510

    V_BUF \CLMA_218_104/ntCE  (
            .Z (ntR212),
            .I (\CLMS_222_97/FYD/ntWA [4] ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[130]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_108/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [130] ),
            .CE (ntR212),
            .CK (ntclkbufg_1),
            .D (\CLMA_218_108/ntY0 ),
            .SR (ntR86));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_108/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [19] ),
            .CE (ntR212),
            .CK (ntclkbufg_1),
            .D (\CLMA_218_108/ntY1 ),
            .SR (ntR86));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_108/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [20] ),
            .CE (ntR212),
            .CK (ntclkbufg_1),
            .D (\CLMA_218_108/ntY2 ),
            .SR (ntR86));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[128]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_108/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [128] ),
            .CE (ntR212),
            .CK (ntclkbufg_1),
            .D (\CLMA_218_108/ntY3 ),
            .SR (ntR86));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[130]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_218_108/FYA/FY  (
            .Y (\CLMA_218_108/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [131] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[19]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_218_108/FYB/FYC  (
            .Y (\CLMA_218_108/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [20] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[20]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000111100000000000011110000))
        \CLMA_218_108/FYC/FY  (
            .Y (\CLMA_218_108/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [21] ),
            .I3 (\u_CORES/u_debug_core_0/conf_rst ),
            .I4 (1'b0));
	// LUT = I2&~I3 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[128]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_218_108/FYD/FYC  (
            .Y (\CLMA_218_108/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [129] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMA_218_108/ntRSCO  (
            .Z (ntR85),
            .I (ntR86));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][11]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_112/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_hs),
            .SR (ntR85));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_112/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [51] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_218_112/ntY1 ),
            .SR (ntR85));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][51]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_112/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [51] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[1]),
            .SR (ntR85));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][51]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_112/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [51] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [51] ),
            .SR (ntR85));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[51]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_112/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [51] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [51] ),
            .SR (ntR85));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[36]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_112/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [36] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [36] ),
            .SR (ntR85));
	// ../source/sync_vg.v:604

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[51]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10000101100001110110100010000111))
        \CLMA_218_112/FYB/FYC  (
            .Y (\CLMA_218_112/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [51] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [19] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [18] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [20] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [51] ));
	// LUT = (I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I2&I4)|(I0&I1&I2&I4)|(~I1&~I2&~I3)|(~I0&~I2&~I3)|(I0&I1&I2&~I3) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMA_218_112/ntRSCO  (
            .Z (ntR84),
            .I (ntR85));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_116/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [27] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_218_116/ntY0 ),
            .SR (ntR84));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_116/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [28] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_218_116/ntY1 ),
            .SR (ntR84));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_116/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [25] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_218_116/ntY2 ),
            .SR (ntR84));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_116/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [24] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_218_116/ntY3 ),
            .SR (ntR84));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[27]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_218_116/FYA/FY  (
            .Y (\CLMA_218_116/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [28] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[28]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_218_116/FYB/FYC  (
            .Y (\CLMA_218_116/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [29] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[25]/opit_0_inv_L5Q/FYC/FY */ #(
            .INIT(32'b00100010001000100010001000100010))
        \CLMA_218_116/FYC/FY  (
            .Y (\CLMA_218_116/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [26] ),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I0&~I1 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[24]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_218_116/FYD/FYC  (
            .Y (\CLMA_218_116/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [25] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_141_muxf8/FYA/V_FY */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_218_120/FYA/V_FY  (
            .Z (\CLMA_218_120/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [24] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [28] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [20] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [16] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_141_muxf8/FYB/V_FYC */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMA_218_120/FYB/V_FYC  (
            .Z (\CLMA_218_120/ntL5B ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [26] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [30] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [18] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_141_muxf8/FYC/V_FY */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_218_120/FYC/V_FY  (
            .Z (\CLMA_218_120/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [25] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [29] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [21] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [17] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_141_muxf8/FYD/V_FYC */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_218_120/FYD/V_FYC  (
            .Z (\CLMA_218_120/ntL5D ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [27] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [31] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [23] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [19] ));

    V_MUX2 \CLMA_218_120/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_218_120/ntDP0 ),
            .I0 (\CLMA_218_120/ntY0 ),
            .I1 (\CLMA_218_120/ntL5B ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMA_218_120/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_218_120/ntDP1 ),
            .I0 (\CLMA_218_120/ntY2 ),
            .I1 (\CLMA_218_120/ntL5D ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMA_218_120/L7MUX/LUTMUX2  (
            .Z (\CLMA_218_120/ntY1 ),
            .I0 (\CLMA_218_120/ntDP0 ),
            .I1 (\CLMA_218_120/ntDP1 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ));

    V_MUX2 \CLMA_218_120/L8MUX/LUTMUX2  (
            .Z (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N707 ),
            .I0 (\CLMA_218_120/ntY1 ),
            .I1 (L7OUT3),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5] ));

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[47]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_124/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [47] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_218_124/ntY0 ),
            .SR (ntR134));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][47]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_124/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [47] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_data[13]),
            .SR (ntR134));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[47]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_124/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [47] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [47] ),
            .SR (ntR134));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[48]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_124/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [48] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [48] ),
            .SR (ntR134));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][49]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_124/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [49] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [49] ),
            .SR (ntR134));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[47]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10100110000110010000100011110011))
        \CLMA_218_124/FYA/FY  (
            .Y (\CLMA_218_124/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [31] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [32] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [47] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [30] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [47] ));
	// LUT = (I2&~I3&~I4)|(~I1&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&I1&~I2&~I3&I4)|(~I0&I1&~I2&I3&I4)|(I0&I2&I3&I4)|(I0&~I1&I3&I4)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_INV \CLMA_218_124/LRSPOLMUX/V_INV  (
            .Z (ntR134),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[41]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_128/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [41] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_218_128/ntY0 ),
            .SR (ntR134));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][41]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_128/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [41] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (grid_data_out[8]),
            .SR (ntR134));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[41]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_128/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [41] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [41] ),
            .SR (ntR134));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][41]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_128/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [41] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [41] ),
            .SR (ntR134));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][47]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_128/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [47] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [47] ),
            .SR (ntR134));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[41]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10001000010101110110100010000111))
        \CLMA_218_128/FYA/FY  (
            .Y (\CLMA_218_128/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [41] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [50] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [48] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [41] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I3&I4)|(I0&I1&I3&I4)|(~I1&~I2&~I3)|(~I0&~I2&~I3)|(I0&I1&~I2&I3) ;
	// ../source/sync_vg.v:652

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][50]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_132/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [50] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [50] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[55]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_132/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [55] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[5]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[55]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_132/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [55] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [55] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][57]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_132/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [57] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [57] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][56]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_132/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [56] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [56] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][55]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_132/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [55] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [55] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][56]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_136/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [56] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_218_136/ntY0 ),
            .SR (\CLMA_218_136/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][57]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_136/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [57] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_218_136/ntY1 ),
            .SR (\CLMA_218_136/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][56]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_136/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [56] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_218_136/ntY2 ),
            .SR (\CLMA_218_136/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][55]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_218_136/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [55] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_218_136/ntY3 ),
            .SR (\CLMA_218_136/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][56]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_218_136/FYA/FY  (
            .Y (\CLMA_218_136/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [56] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][57]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_218_136/FYB/FYC  (
            .Y (\CLMA_218_136/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [57] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][56]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_218_136/FYC/FY  (
            .Y (\CLMA_218_136/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [56] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][55]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_218_136/FYD/FYC  (
            .Y (\CLMA_218_136/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [55] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_218_136/LRSPOLMUX/V_INV  (
            .Z (\CLMA_218_136/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[13]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_92/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [13] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[0]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[22]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_92/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [22] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [22] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[22]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_92/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [22] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [1] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_96/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [24] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_222_96/ntY0 ),
            .SR (\CLMA_222_96/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][24]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_96/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [24] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_222_96/ntY1 ),
            .SR (\CLMA_222_96/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_96/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [13] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_222_96/ntY2 ),
            .SR (\CLMA_222_96/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_96/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [13] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_222_96/ntY3 ),
            .SR (\CLMA_222_96/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][24]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_222_96/FYA/FY  (
            .Y (\CLMA_222_96/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [24] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][24]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_222_96/FYB/FYC  (
            .Y (\CLMA_222_96/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[2] [24] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][13]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_222_96/FYC/FY  (
            .Y (\CLMA_222_96/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [13] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][13]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_222_96/FYD/FYC  (
            .Y (\CLMA_222_96/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[1] [13] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_222_96/LRSPOLMUX/V_INV  (
            .Z (\CLMA_222_96/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_109_muxf8/FYA/V_FY */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_222_100/FYA/V_FY  (
            .Z (\CLMA_222_100/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [136] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [140] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [132] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [128] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_109_muxf8/FYB/V_FYC */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_222_100/FYB/V_FYC  (
            .Z (\CLMA_222_100/ntL5B ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [138] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [142] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [134] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [130] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_109_muxf8/FYC/V_FY */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMA_222_100/FYC/V_FY  (
            .Z (\CLMA_222_100/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [137] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [133] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [141] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [129] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_109_muxf8/FYD/V_FYC */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_222_100/FYD/V_FYC  (
            .Z (\CLMA_222_100/ntL5D ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [139] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [143] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [135] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [131] ));

    V_MUX2 \CLMA_222_100/L6ABMUX/LUTMUX2  (
            .Z (\CLMA_222_100/ntDP0 ),
            .I0 (\CLMA_222_100/ntY0 ),
            .I1 (\CLMA_222_100/ntL5B ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMA_222_100/L6CDMUX/LUTMUX2  (
            .Z (\CLMA_222_100/ntDP1 ),
            .I0 (\CLMA_222_100/ntY2 ),
            .I1 (\CLMA_222_100/ntL5D ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMA_222_100/L7MUX/LUTMUX2  (
            .Z (\CLMA_222_100/ntY1 ),
            .I0 (\CLMA_222_100/ntDP0 ),
            .I1 (\CLMA_222_100/ntDP1 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ));

    V_MUX2 \CLMA_222_100/L8MUX/LUTMUX2  (
            .Z (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N675 ),
            .I0 (\CLMA_222_100/ntY1 ),
            .I1 (L7OUT2),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5] ));

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_104/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [13] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_222_104/ntY0 ),
            .SR (\CLMA_222_104/ntRSCO ));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][13]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_104/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [13] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[0]),
            .SR (\CLMA_222_104/ntRSCO ));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[13]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_104/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [13] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [13] ),
            .SR (\CLMA_222_104/ntRSCO ));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][13]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_104/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [13] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [13] ),
            .SR (\CLMA_222_104/ntRSCO ));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[2]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_104/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [2] ),
            .SR (\CLMA_222_104/ntRSCO ));
	// ../source/sync_vg.v:604

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[13]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10000011100001110110100010000111))
        \CLMA_222_104/FYA/FY  (
            .Y (\CLMA_222_104/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [133] ),
            .I1 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [13] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [132] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [134] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [13] ));
	// LUT = (I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I1&~I2&I4)|(I0&I1&I2&I4)|(~I1&~I2&~I3)|(~I0&~I2&~I3)|(I0&I1&I2&~I3) ;
	// ../source/sync_vg.v:652

    V_INV \CLMA_222_104/LRSPOLMUX/V_INV  (
            .Z (\CLMA_222_104/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4168

    V_FFSYN /* wav_display_1/sample_cnt[2]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_108/FF0/FF  (
            .Q (\wav_display_1/sample_cnt [1] ),
            .CE (\CLMS_218_105/FYD/ntWA [4] ),
            .CK (ntclkbufg_3),
            .D (\CLMA_222_108/ntY0 ),
            .SR (ntR48));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/sample_cnt[2]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_108/FF1/FF  (
            .Q (\wav_display_1/sample_cnt [2] ),
            .CE (\CLMS_218_105/FYD/ntWA [4] ),
            .CK (ntclkbufg_3),
            .D (\CLMA_222_108/ntY1 ),
            .SR (ntR48));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/sample_cnt[4]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_108/FF2/FF  (
            .Q (\wav_display_1/sample_cnt [3] ),
            .CE (\CLMS_218_105/FYD/ntWA [4] ),
            .CK (ntclkbufg_3),
            .D (\CLMA_222_108/ntY2 ),
            .SR (ntR48));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/sample_cnt[4]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_108/FF3/FF  (
            .Q (\wav_display_1/sample_cnt [4] ),
            .CE (\CLMS_218_105/FYD/ntWA [4] ),
            .CK (ntclkbufg_3),
            .D (\CLMA_222_108/ntY3 ),
            .SR (ntR48));
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/sample_cnt[2]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_108/FYA/V_FY  (
            .COUT (\CLMA_222_108/ntCYA ),
            .S (\CLMA_222_108/ntY0 ),
            .CIN (1'b0),
            .I0 (\wav_display_1/sample_cnt [0] ),
            .I1 (\wav_display_1/sample_cnt [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/sample_cnt[2]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_108/FYB/V_FY  (
            .COUT (\CLMA_222_108/ntCYB ),
            .S (\CLMA_222_108/ntY1 ),
            .CIN (\CLMA_222_108/ntCYA ),
            .I0 (\wav_display_1/sample_cnt [0] ),
            .I1 (\wav_display_1/sample_cnt [1] ),
            .I2 (\wav_display_1/sample_cnt [2] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/sample_cnt[4]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_108/FYC/V_FY  (
            .COUT (\CLMA_222_108/ntCYC ),
            .S (\CLMA_222_108/ntY2 ),
            .CIN (\CLMA_222_108/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/sample_cnt [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/sample_cnt[4]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_108/FYD/V_FY  (
            .COUT (\wav_display_1/_N837 ),
            .S (\CLMA_222_108/ntY3 ),
            .CIN (\CLMA_222_108/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/sample_cnt [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_INV \CLMA_222_108/LRSPOLMUX/V_INV  (
            .Z (ntR48),
            .I (nt_rst_n));
	// ../source/wav_display.v:76

    V_BUF \CLMA_222_108/ntCE  (
            .Z (ntR229),
            .I (\CLMS_218_105/FYD/ntWA [4] ));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/sample_cnt[6]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_112/FF0/FF  (
            .Q (\wav_display_1/sample_cnt [5] ),
            .CE (ntR229),
            .CK (ntclkbufg_3),
            .D (\CLMA_222_112/ntY0 ),
            .SR (ntR48));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/sample_cnt[6]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_112/FF1/FF  (
            .Q (\wav_display_1/sample_cnt [6] ),
            .CE (ntR229),
            .CK (ntclkbufg_3),
            .D (\CLMA_222_112/ntY1 ),
            .SR (ntR48));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/sample_cnt[8]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_112/FF2/FF  (
            .Q (\wav_display_1/sample_cnt [7] ),
            .CE (ntR229),
            .CK (ntclkbufg_3),
            .D (\CLMA_222_112/ntY2 ),
            .SR (ntR48));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/sample_cnt[8]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_112/FF3/FF  (
            .Q (\wav_display_1/sample_cnt [8] ),
            .CE (ntR229),
            .CK (ntclkbufg_3),
            .D (\CLMA_222_112/ntY3 ),
            .SR (ntR48));
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/sample_cnt[6]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_112/FYA/V_FY  (
            .COUT (\CLMA_222_112/ntCYA ),
            .S (\CLMA_222_112/ntY0 ),
            .CIN (\wav_display_1/_N837 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/sample_cnt [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/sample_cnt[6]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_112/FYB/V_FY  (
            .COUT (\CLMA_222_112/ntCYB ),
            .S (\CLMA_222_112/ntY1 ),
            .CIN (\CLMA_222_112/ntCYA ),
            .I0 (1'b0),
            .I1 (\wav_display_1/sample_cnt [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/sample_cnt[8]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_112/FYC/V_FY  (
            .COUT (\CLMA_222_112/ntCYC ),
            .S (\CLMA_222_112/ntY2 ),
            .CIN (\CLMA_222_112/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/sample_cnt [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/sample_cnt[8]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_112/FYD/V_FY  (
            .COUT (\wav_display_1/_N841 ),
            .S (\CLMA_222_112/ntY3 ),
            .CIN (\CLMA_222_112/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/sample_cnt [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_BUF \CLMA_222_112/ntCECO  (
            .Z (ntR228),
            .I (ntR229));
	// ../source/wav_display.v:76

    V_BUF \CLMA_222_112/ntRSCO  (
            .Z (ntR47),
            .I (ntR48));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/sample_cnt[9]/opit_0_inv_AQ/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_116/FF0/FF  (
            .Q (\wav_display_1/sample_cnt [9] ),
            .CE (ntR228),
            .CK (ntclkbufg_3),
            .D (\CLMA_222_116/ntY0 ),
            .SR (ntR47));
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/sample_cnt[9]/opit_0_inv_AQ/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_116/FYA/V_FY  (
            .COUT (),
            .S (\CLMA_222_116/ntY0 ),
            .CIN (\wav_display_1/_N841 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/sample_cnt [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][36]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_120/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [36] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [4] ),
            .SR (ntR46));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][37]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_120/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [37] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [37] ),
            .SR (ntR46));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_120/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_222_120/ntY2 ),
            .SR (ntR46));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_120/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [40] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_222_120/ntY3 ),
            .SR (ntR46));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][44]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_120/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [44] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [44] ),
            .SR (ntR46));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/N2683_8/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMA_222_120/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u0_trig_unit/_N3099 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [36] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [40] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [39] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [38] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [37] ));
	// LUT = I0&I1&I2&I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[9]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10010010001011001010000001011111))
        \CLMA_222_120/FYC/FY  (
            .Y (\CLMA_222_120/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [145] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [9] ),
            .I2 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [9] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [144] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [146] ));
	// LUT = (~I2&~I3&~I4)|(~I0&~I3&~I4)|(I0&I2&I3&~I4)|(I0&~I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I1&~I2&~I3)|(I0&I1&I2&I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[40]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11000011000001110110100110000101))
        \CLMA_222_120/FYD/FYC  (
            .Y (\CLMA_222_120/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [53] ),
            .I1 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [40] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [51] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [52] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [40] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(I1&I2&I3&I4)|(~I1&~I2&I4)|(~I0&~I2&~I3)|(~I0&I1&I2&I3)|(~I0&~I1&~I2) ;
	// ../source/sync_vg.v:652

    V_INV \CLMA_222_120/LRSPOLMUX/V_INV  (
            .Z (ntR46),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_124/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [52] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_222_124/ntY0 ),
            .SR (ntR46));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_124/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [59] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_222_124/ntY1 ),
            .SR (ntR46));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_124/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [55] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_222_124/ntY2 ),
            .SR (ntR46));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[53]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_124/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [53] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_222_124/ntY3 ),
            .SR (ntR46));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[52]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_222_124/FYA/FY  (
            .Y (\CLMA_222_124/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [53] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[59]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01000100010001000100010001000100))
        \CLMA_222_124/FYB/FYC  (
            .Y (\CLMA_222_124/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [60] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = ~I0&I1 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[55]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_222_124/FYC/FY  (
            .Y (\CLMA_222_124/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [56] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[53]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_222_124/FYD/FYC  (
            .Y (\CLMA_222_124/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [54] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMA_222_124/ntRSCO  (
            .Z (ntR45),
            .I (ntR46));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][33]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_128/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [33] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_222_128/ntY0 ),
            .SR (ntR45));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][36]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_128/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [36] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_222_128/ntY1 ),
            .SR (ntR45));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][33]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_128/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [33] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_222_128/ntY2 ),
            .SR (ntR45));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][53]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_128/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [53] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_222_128/ntY3 ),
            .SR (ntR45));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][33]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_222_128/FYA/FY  (
            .Y (\CLMA_222_128/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [33] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][36]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_222_128/FYB/FYC  (
            .Y (\CLMA_222_128/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [36] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][33]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_222_128/FYC/FY  (
            .Y (\CLMA_222_128/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[3] [33] ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][53]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_222_128/FYD/FYC  (
            .Y (\CLMA_222_128/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/trig0_d2 [53] ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMA_222_128/ntRSCO  (
            .Z (ntR44),
            .I (ntR45));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[40]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_132/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [40] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [40] ),
            .SR (ntR44));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][40]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_132/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [40] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [40] ),
            .SR (ntR44));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_132/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [53] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_222_132/ntY2 ),
            .SR (ntR44));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_132/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [53] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_222_132/ntY3 ),
            .SR (ntR44));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][42]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_132/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [42] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [42] ),
            .SR (ntR44));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][53]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_222_132/FYC/FY  (
            .Y (\CLMA_222_132/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [53] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][53]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_222_132/FYD/FYC  (
            .Y (\CLMA_222_132/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [53] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][35]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_136/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [35] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [35] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[51]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_136/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [51] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[1]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[51]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_136/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [51] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [51] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][54]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_136/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [54] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [54] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][31]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_136/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [31] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [31] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[54]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_136/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [54] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[4]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[54]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_140/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [54] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [54] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][51]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_140/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [51] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [51] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[2]/opit_0_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_152/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_152/ntY0 ),
            .SR (\CLMA_222_152/ntRS ));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[2]/opit_0_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_152/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_152/ntY1 ),
            .SR (\CLMA_222_152/ntRS ));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_152/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_152/ntY2 ),
            .SR (\CLMA_222_152/ntRS ));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_152/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_152/ntY3 ),
            .SR (\CLMA_222_152/ntRS ));
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[2]/opit_0_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_152/FYA/V_FY  (
            .COUT (\CLMA_222_152/ntCYA ),
            .S (\CLMA_222_152/ntY0 ),
            .CIN (1'b0),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [0] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[2]/opit_0_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_152/FYB/V_FY  (
            .COUT (\CLMA_222_152/ntCYB ),
            .S (\CLMA_222_152/ntY1 ),
            .CIN (\CLMA_222_152/ntCYA ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [0] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [1] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [2] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_152/FYC/V_FY  (
            .COUT (\CLMA_222_152/ntCYC ),
            .S (\CLMA_222_152/ntY2 ),
            .CIN (\CLMA_222_152/ntCYB ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[4]/opit_0_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_152/FYD/V_FY  (
            .COUT (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N946 ),
            .S (\CLMA_222_152/ntY3 ),
            .CIN (\CLMA_222_152/ntCYC ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_BUF \CLMA_222_152/ntRS_vname  (
            .Z (ntR10),
            .I (\CLMA_222_152/ntRS ));
    // defparam \CLMA_222_152/ntRS_vname .orig_name = \CLMA_222_152/ntRS ;
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_156/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_156/ntY0 ),
            .SR (ntR10));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_156/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_156/ntY1 ),
            .SR (ntR10));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_156/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_156/ntY2 ),
            .SR (ntR10));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_156/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_156/ntY3 ),
            .SR (ntR10));
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_156/FYA/V_FY  (
            .COUT (\CLMA_222_156/ntCYA ),
            .S (\CLMA_222_156/ntY0 ),
            .CIN (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N946 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[6]/opit_0_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_156/FYB/V_FY  (
            .COUT (\CLMA_222_156/ntCYB ),
            .S (\CLMA_222_156/ntY1 ),
            .CIN (\CLMA_222_156/ntCYA ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_156/FYC/V_FY  (
            .COUT (\CLMA_222_156/ntCYC ),
            .S (\CLMA_222_156/ntY2 ),
            .CIN (\CLMA_222_156/ntCYB ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[8]/opit_0_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_156/FYD/V_FY  (
            .COUT (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N950 ),
            .S (\CLMA_222_156/ntY3 ),
            .CIN (\CLMA_222_156/ntCYC ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_BUF \CLMA_222_156/ntRSCO  (
            .Z (ntR9),
            .I (ntR10));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[10]/opit_0_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_160/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_160/ntY0 ),
            .SR (ntR9));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[10]/opit_0_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_160/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_160/ntY1 ),
            .SR (ntR9));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_160/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_160/ntY2 ),
            .SR (ntR9));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_160/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [12] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_160/ntY3 ),
            .SR (ntR9));
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[10]/opit_0_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_160/FYA/V_FY  (
            .COUT (\CLMA_222_160/ntCYA ),
            .S (\CLMA_222_160/ntY0 ),
            .CIN (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N950 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[10]/opit_0_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_160/FYB/V_FY  (
            .COUT (\CLMA_222_160/ntCYB ),
            .S (\CLMA_222_160/ntY1 ),
            .CIN (\CLMA_222_160/ntCYA ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [10] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_160/FYC/V_FY  (
            .COUT (\CLMA_222_160/ntCYC ),
            .S (\CLMA_222_160/ntY2 ),
            .CIN (\CLMA_222_160/ntCYB ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [11] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[12]/opit_0_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_160/FYD/V_FY  (
            .COUT (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N954 ),
            .S (\CLMA_222_160/ntY3 ),
            .CIN (\CLMA_222_160/ntCYC ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [12] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_BUF \CLMA_222_160/ntRSCO  (
            .Z (ntR8),
            .I (ntR9));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_164/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [13] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_164/ntY0 ),
            .SR (ntR8));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_164/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [14] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_164/ntY1 ),
            .SR (ntR8));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_164/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [15] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_164/ntY2 ),
            .SR (ntR8));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_164/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_164/ntY3 ),
            .SR (ntR8));
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_164/FYA/V_FY  (
            .COUT (\CLMA_222_164/ntCYA ),
            .S (\CLMA_222_164/ntY0 ),
            .CIN (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N954 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [13] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[14]/opit_0_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_164/FYB/V_FY  (
            .COUT (\CLMA_222_164/ntCYB ),
            .S (\CLMA_222_164/ntY1 ),
            .CIN (\CLMA_222_164/ntCYA ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [14] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_164/FYC/V_FY  (
            .COUT (\CLMA_222_164/ntCYC ),
            .S (\CLMA_222_164/ntY2 ),
            .CIN (\CLMA_222_164/ntCYB ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [15] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[16]/opit_0_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_164/FYD/V_FY  (
            .COUT (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N958 ),
            .S (\CLMA_222_164/ntY3 ),
            .CIN (\CLMA_222_164/ntCYC ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [16] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_BUF \CLMA_222_164/ntRSCO  (
            .Z (ntR7),
            .I (ntR8));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_168/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [17] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_168/ntY0 ),
            .SR (ntR7));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_168/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_168/ntY1 ),
            .SR (ntR7));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_168/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [19] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_168/ntY2 ),
            .SR (ntR7));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_168/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [20] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_168/ntY3 ),
            .SR (ntR7));
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_168/FYA/V_FY  (
            .COUT (\CLMA_222_168/ntCYA ),
            .S (\CLMA_222_168/ntY0 ),
            .CIN (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N958 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [17] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[18]/opit_0_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_168/FYB/V_FY  (
            .COUT (\CLMA_222_168/ntCYB ),
            .S (\CLMA_222_168/ntY1 ),
            .CIN (\CLMA_222_168/ntCYA ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [18] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_168/FYC/V_FY  (
            .COUT (\CLMA_222_168/ntCYC ),
            .S (\CLMA_222_168/ntY2 ),
            .CIN (\CLMA_222_168/ntCYB ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [19] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[20]/opit_0_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_168/FYD/V_FY  (
            .COUT (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N962 ),
            .S (\CLMA_222_168/ntY3 ),
            .CIN (\CLMA_222_168/ntCYC ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [20] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_BUF \CLMA_222_168/ntRSCO  (
            .Z (ntR6),
            .I (ntR7));
	// ../source/ms7210_ctl.v:218

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_222_172/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [21] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_222_172/ntY0 ),
            .SR (ntR6));
	// ../source/ms7210_ctl.v:218

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[21]/opit_0_AQ/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_222_172/FYA/V_FY  (
            .COUT (),
            .S (\CLMA_222_172/ntY0 ),
            .CIN (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N962 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [21] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:218

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_88/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [14] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_88/ntY0 ),
            .SR (ntR165));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_88/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [22] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_88/ntY1 ),
            .SR (ntR165));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_88/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_88/ntY2 ),
            .SR (ntR165));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_88/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_88/ntY3 ),
            .SR (ntR165));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][14]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_226_88/FYA/FY  (
            .Y (\CLMA_226_88/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [14] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][22]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_226_88/FYB/FYC  (
            .Y (\CLMA_226_88/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [22] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][2]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMA_226_88/FYC/FY  (
            .Y (\CLMA_226_88/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/trig0_d2 [2] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][2]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_226_88/FYD/FYC  (
            .Y (\CLMA_226_88/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[0] [2] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_226_88/LRSPOLMUX/V_INV  (
            .Z (ntR165),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][23]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_92/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [23] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_92/ntY0 ),
            .SR (ntR165));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][24]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_92/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [24] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_92/ntY1 ),
            .SR (ntR165));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_92/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [24] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_92/ntY2 ),
            .SR (ntR165));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][24]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_92/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [24] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_92/ntY3 ),
            .SR (ntR165));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][23]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_226_92/FYA/FY  (
            .Y (\CLMA_226_92/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[0] [23] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][24]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_226_92/FYB/FYC  (
            .Y (\CLMA_226_92/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [24] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][24]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_226_92/FYC/FY  (
            .Y (\CLMA_226_92/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [24] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][24]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_226_92/FYD/FYC  (
            .Y (\CLMA_226_92/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[3] [24] ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMA_226_92/ntRSCO  (
            .Z (ntR164),
            .I (ntR165));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][22]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_96/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [22] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_96/ntY0 ),
            .SR (ntR164));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][23]/opit_0_inv_L5Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_96/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [23] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_96/ntY1 ),
            .SR (ntR164));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_96/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [23] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_96/ntY2 ),
            .SR (ntR164));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_96/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [22] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_96/ntY3 ),
            .SR (ntR164));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][22]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_226_96/FYA/FY  (
            .Y (\CLMA_226_96/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [22] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][23]/opit_0_inv_L5Q/FYB/FYC */ #(
            .INIT(32'b10001000100010001000100010001000))
        \CLMA_226_96/FYB/FYC  (
            .Y (\CLMA_226_96/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[2] [23] ),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I0&I1 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][23]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_226_96/FYC/FY  (
            .Y (\CLMA_226_96/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[3] [23] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][22]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_226_96/FYD/FYC  (
            .Y (\CLMA_226_96/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [22] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[24]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_100/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [24] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [24] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[23]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_100/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [23] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [23] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][23]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_100/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [23] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [23] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][24]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_100/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [24] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [24] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][13]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_100/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [13] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [13] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[13]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_100/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [13] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [13] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[168]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_104/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [168] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_226_104/ntY0 ),
            .SR (ntR133));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[165]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_104/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [165] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_226_104/ntY1 ),
            .SR (ntR133));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[135]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_104/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [135] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_226_104/ntY2 ),
            .SR (ntR133));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[136]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_104/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [136] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_226_104/ntY3 ),
            .SR (ntR133));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[168]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_226_104/FYA/FY  (
            .Y (\CLMA_226_104/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [169] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[165]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01010101000000000101010100000000))
        \CLMA_226_104/FYB/FYC  (
            .Y (\CLMA_226_104/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [166] ),
            .I4 (1'b0));
	// LUT = ~I0&I3 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[135]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_226_104/FYC/FY  (
            .Y (\CLMA_226_104/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [136] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[136]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_226_104/FYD/FYC  (
            .Y (\CLMA_226_104/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [137] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_INV \CLMA_226_104/LRSPOLMUX/V_INV  (
            .Z (ntR133),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_108/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_108/ntY0 ),
            .SR (ntR133));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_108/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [21] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_108/ntY1 ),
            .SR (ntR133));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_108/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_108/ntY2 ),
            .SR (ntR133));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_108/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_108/ntY3 ),
            .SR (ntR133));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10010010011001001010000001011111))
        \CLMA_226_108/FYA/FY  (
            .Y (\CLMA_226_108/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [0] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [0] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [172] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [171] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [173] ));
	// LUT = (~I2&~I3&~I4)|(~I0&~I3&~I4)|(I0&I2&I3&~I4)|(I0&~I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(~I0&I1&~I3)|(I0&I1&I2&I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][21]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_226_108/FYB/FYC  (
            .Y (\CLMA_226_108/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[0] [21] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][9]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_226_108/FYC/FY  (
            .Y (\CLMA_226_108/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][9]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_226_108/FYD/FYC  (
            .Y (\CLMA_226_108/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[1] [9] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMA_226_108/ntRSCO  (
            .Z (ntR132),
            .I (ntR133));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[160]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_112/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [160] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_226_112/ntY0 ),
            .SR (ntR132));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[161]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_112/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [161] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_226_112/ntY1 ),
            .SR (ntR132));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_112/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [162] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_226_112/ntY2 ),
            .SR (ntR132));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_112/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [143] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_226_112/ntY3 ),
            .SR (ntR132));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[160]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001111000011110000))
        \CLMA_226_112/FYA/FY  (
            .Y (\CLMA_226_112/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [161] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I2&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[161]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_226_112/FYB/FYC  (
            .Y (\CLMA_226_112/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [162] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[162]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_226_112/FYC/FY  (
            .Y (\CLMA_226_112/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [163] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[143]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_226_112/FYD/FYC  (
            .Y (\CLMA_226_112/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [144] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMA_226_112/ntCE  (
            .Z (ntR215),
            .I (\CLMS_222_97/FYD/ntWA [4] ));
	// ../source/sync_vg.v:510

    V_BUF \CLMA_226_112/ntRSCO  (
            .Z (ntR131),
            .I (ntR132));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[149]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_116/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [149] ),
            .CE (ntR215),
            .CK (ntclkbufg_1),
            .D (\CLMA_226_116/ntY0 ),
            .SR (ntR131));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[58]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_116/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [58] ),
            .CE (ntR215),
            .CK (ntclkbufg_1),
            .D (\CLMA_226_116/ntY1 ),
            .SR (ntR131));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_116/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [56] ),
            .CE (ntR215),
            .CK (ntclkbufg_1),
            .D (\CLMA_226_116/ntY2 ),
            .SR (ntR131));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[159]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_116/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [159] ),
            .CE (ntR215),
            .CK (ntclkbufg_1),
            .D (\CLMA_226_116/ntY3 ),
            .SR (ntR131));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[149]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_226_116/FYA/FY  (
            .Y (\CLMA_226_116/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [150] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[58]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_226_116/FYB/FYC  (
            .Y (\CLMA_226_116/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [59] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[56]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_226_116/FYC/FY  (
            .Y (\CLMA_226_116/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [57] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[159]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_226_116/FYD/FYC  (
            .Y (\CLMA_226_116/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [160] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMA_226_116/ntRSCO  (
            .Z (ntR130),
            .I (ntR131));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[5]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_120/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_120/ntY0 ),
            .SR (ntR130));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_120/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_120/ntY1 ),
            .SR (ntR130));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[8]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_120/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [8] ),
            .SR (ntR130));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][38]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_120/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [38] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [38] ),
            .SR (ntR130));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[5]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10010001100100110110100010010011))
        \CLMA_226_120/FYA/FY  (
            .Y (\CLMA_226_120/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [5] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [156] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [157] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [158] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [5] ));
	// LUT = (I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(I0&I1&I2&I4)|(~I0&~I1&I4)|(~I1&~I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[8]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10011100010000110110001100100011))
        \CLMA_226_120/FYB/FYC  (
            .Y (\CLMA_226_120/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [8] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [147] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [149] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [148] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [8] ));
	// LUT = (~I0&I1&I2&I3&~I4)|(~I1&~I2&~I4)|(I0&~I1&~I4)|(~I0&I1&I2&~I3&I4)|(I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I3&I4)|(~I1&~I2&~I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/N2679_8/gateop_perm/FYC/FY */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMA_226_120/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u0_trig_unit/_N3129 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [8] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [6] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [7] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [5] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [4] ));
	// LUT = I0&I1&I2&I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_23/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111111111111111111110))
        \CLMA_226_120/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3211 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3201 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3203 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N1993 ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3202 ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3197 ));
	// LUT = (I4)|(I3)|(I2)|(I1)|(I0) ;

    V_BUF \CLMA_226_120/ntRSCO  (
            .Z (ntR129),
            .I (ntR130));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][38]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_124/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [38] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [6] ),
            .SR (ntR129));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_124/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [38] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_124/ntY1 ),
            .SR (ntR129));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[39]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_124/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [39] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_124/ntY2 ),
            .SR (ntR129));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[38]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_124/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [38] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [38] ),
            .SR (ntR129));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][39]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_124/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [39] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [39] ),
            .SR (ntR129));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[38]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11000110000110010011100100110001))
        \CLMA_226_124/FYB/FYC  (
            .Y (\CLMA_226_124/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [59] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [57] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [38] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [58] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [38] ));
	// LUT = (I0&I1&~I2&I3&~I4)|(~I1&I2&~I4)|(~I0&~I1&~I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(I1&I2&I3&I4)|(~I0&I1&I3&I4)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[39]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11000000000111110110100010010101))
        \CLMA_226_124/FYC/FY  (
            .Y (\CLMA_226_124/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [56] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [55] ),
            .I2 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [39] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [54] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [39] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I2&~I3&I4)|(I1&I2&I3&I4)|(~I0&~I2&~I3)|(~I0&~I1&~I3)|(~I0&I1&I2&I3) ;
	// ../source/sync_vg.v:652

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_19/gateop/FYD/V_FYC */ #(
            .INIT(32'b10001000000000001010000000000000))
        \CLMA_226_124/FYD/V_FYC  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3207 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [41] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2400 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2417 ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2398 ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .ID (\u_CORES/u_debug_core_0/ram_rdat [42] ));

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[31]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_128/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [31] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [31] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[31]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_128/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [31] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/wren ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[32]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_128/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [32] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [32] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[32]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_128/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [32] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [0] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[34]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_128/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [34] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [2] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[34]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_128/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [34] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [34] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][32]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_132/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [32] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_132/ntY0 ),
            .SR (\CLMA_226_132/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][31]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_132/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [31] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_132/ntY1 ),
            .SR (\CLMA_226_132/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_132/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [32] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_132/ntY2 ),
            .SR (\CLMA_226_132/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][32]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_132/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [32] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_132/ntY3 ),
            .SR (\CLMA_226_132/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][32]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_226_132/FYA/FY  (
            .Y (\CLMA_226_132/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [32] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][31]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_226_132/FYB/FYC  (
            .Y (\CLMA_226_132/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [31] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][32]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_226_132/FYC/FY  (
            .Y (\CLMA_226_132/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [32] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][32]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_226_132/FYD/FYC  (
            .Y (\CLMA_226_132/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [32] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_226_132/LRSPOLMUX/V_INV  (
            .Z (\CLMA_226_132/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][49]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_136/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [49] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [49] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][32]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_136/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [32] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [32] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][34]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_136/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [34] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [34] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][52]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_136/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [52] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [52] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][53]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_136/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [53] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [53] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[49]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_136/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [49] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_data[18]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][49]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_140/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [49] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_140/ntY0 ),
            .SR (\CLMA_226_140/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][49]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_140/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [49] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_140/ntY1 ),
            .SR (\CLMA_226_140/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_140/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [49] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_140/ntY2 ),
            .SR (\CLMA_226_140/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][49]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_140/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [49] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_226_140/ntY3 ),
            .SR (\CLMA_226_140/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][49]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_226_140/FYA/FY  (
            .Y (\CLMA_226_140/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [49] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][49]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_226_140/FYB/FYC  (
            .Y (\CLMA_226_140/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [49] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][49]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_226_140/FYC/FY  (
            .Y (\CLMA_226_140/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[0] [49] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][49]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_226_140/FYD/FYC  (
            .Y (\CLMA_226_140/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[3] [49] ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_226_140/LRSPOLMUX/V_INV  (
            .Z (\CLMA_226_140/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[46]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_148/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [46] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_data[10]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N536_or[1]_3/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000100000001000000))
        \CLMA_226_148/FYA/FY  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3033 ),
            .I0 (\hdmi_color/ms72xx_ctl/busy_tx ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N382 ));
	// LUT = ~I0&I1&I2&~I4 ;

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_152/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [0] ),
            .CE (\CLMS_222_153/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_226_152/ntY0 ),
            .SR (\CLMA_226_152/ntRSCO ));
	// ../source/ms7210_ctl.v:170

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_152/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [4] ),
            .CE (\CLMS_222_153/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_226_152/ntY1 ),
            .SR (\CLMA_226_152/ntRSCO ));
	// ../source/ms7210_ctl.v:170

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt[1]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_152/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [1] ),
            .CE (\CLMS_222_153/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_226_152/ntY2 ),
            .SR (\CLMA_226_152/ntRSCO ));
	// ../source/ms7210_ctl.v:170

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01010101010101000100010001000100))
        \CLMA_226_152/FYA/FY  (
            .Y (\CLMA_226_152/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [0] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3009 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_falling ));
	// LUT = (~I0&I3&I4)|(~I0&I2&I4)|(~I0&I1) ;
	// ../source/ms7210_ctl.v:170

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt[4]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011001100100010001000))
        \CLMA_226_152/FYB/FYC  (
            .Y (\CLMA_226_152/ntY1 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3009 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N62 [4] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_falling ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3035 ));
	// LUT = (I1&I4)|(I1&I2&I3)|(I0&I1) ;
	// ../source/ms7210_ctl.v:170

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt[1]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01011010010110100101101001001000))
        \CLMA_226_152/FYC/FY  (
            .Y (\CLMA_226_152/ntY2 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [1] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3033 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [0] ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3009 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3035 ));
	// LUT = (I0&~I2&I4)|(~I0&I2&I4)|(I0&~I2&I3)|(~I0&I2&I3)|(I0&I1&~I2)|(~I0&I1&I2) ;
	// ../source/ms7210_ctl.v:170

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N536_or[0]_3/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000010001000000000))
        \CLMA_226_152/FYD/FYC  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3009 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I1 (\hdmi_color/ms72xx_ctl/busy_tx ),
            .I2 (1'b0),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N390 ));
	// LUT = I0&~I1&I3&~I4 ;

    V_INV \CLMA_226_152/LRSPOLMUX/V_INV  (
            .Z (\CLMA_226_152/ntRSCO ),
            .I (\hdmi_color/ms72xx_ctl/rstn ));
	// ../source/ms7210_ctl.v:170

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_156/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/busy_tx ),
            .SR (1'b0));
	// ../source/ms7210_ctl.v:112

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N536_or[2]_2_3/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111111101000000000000000000))
        \CLMA_226_156/FYA/FY  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3052 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N405 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_falling ));
	// LUT = (I3&I4)|(I2&I4)|(~I0&I1&I4) ;

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/init_over/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_226_160/FF0/FF  (
            .Q (nt_led_int),
            .CE (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_5 ),
            .CK (ntclkbufg_2),
            .D (1'b1),
            .SR (\CLMA_226_160/ntRSCO ));
	// ../source/ms7210_ctl.v:357

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N556_6/gateop_perm/FYA/FY */ #(
            .INIT(32'b11010000110100001111000011110000))
        \CLMA_226_160/FYA/FY  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/N556 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d ),
            .I1 (\hdmi_color/ms72xx_ctl/busy_tx ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3128 ));
	// LUT = (I2&~I4)|(I1&I2)|(~I0&I2) ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/w_r_5/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000100000000000000000000000000))
        \CLMA_226_160/FYB/FYC  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N2391 ),
            .I0 (\hdmi_color/ms72xx_ctl/busy_tx ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [0] ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3128 ));
	// LUT = ~I0&I1&~I2&I3&I4 ;

    V_INV \CLMA_226_160/LRSPOLMUX/V_INV  (
            .Z (\CLMA_226_160/ntRSCO ),
            .I (\hdmi_color/ms72xx_ctl/rstn ));
	// ../source/ms7210_ctl.v:357

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[4]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_80/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [4] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][0]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_80/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [0] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[0]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_80/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [0] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][0]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_81/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [0] ),
            .SR (ntR155));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_81/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_81/ntY1 ),
            .SR (ntR155));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_81/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_81/ntY2 ),
            .SR (ntR155));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_81/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_81/ntY3 ),
            .SR (ntR155));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][6]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_81/FYB/FYC  (
            .Y (\CLMA_230_81/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][6]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_81/FYC/FY  (
            .Y (\CLMA_230_81/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/trig0_d2 [6] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][8]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_230_81/FYD/FYC  (
            .Y (\CLMA_230_81/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [8] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_230_81/LRSPOLMUX/V_INV  (
            .Z (ntR155),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_84/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_84/ntY0 ),
            .SR (\CLMA_230_84/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_84/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_84/ntY1 ),
            .SR (\CLMA_230_84/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][0]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_84/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_84/ntY2 ),
            .SR (\CLMA_230_84/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_84/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_84/ntY3 ),
            .SR (\CLMA_230_84/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][1]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_84/FYA/FY  (
            .Y (\CLMA_230_84/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][0]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_84/FYB/FYC  (
            .Y (\CLMA_230_84/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[1] [0] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][0]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_84/FYC/FY  (
            .Y (\CLMA_230_84/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][0]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_84/FYD/FYC  (
            .Y (\CLMA_230_84/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_230_84/LRSPOLMUX/V_INV  (
            .Z (\CLMA_230_84/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_85/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_85/ntY0 ),
            .SR (ntR155));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_85/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_85/ntY1 ),
            .SR (ntR155));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_85/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_85/ntY2 ),
            .SR (ntR155));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_85/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_85/ntY3 ),
            .SR (ntR155));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][1]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11000000110000001100000011000000))
        \CLMA_230_85/FYA/FY  (
            .Y (\CLMA_230_85/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [1] ),
            .I2 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I1&I2 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][1]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_230_85/FYB/FYC  (
            .Y (\CLMA_230_85/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[2] [1] ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][1]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_230_85/FYC/FY  (
            .Y (\CLMA_230_85/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[3] [1] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][1]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMA_230_85/FYD/FYC  (
            .Y (\CLMA_230_85/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/trig0_d2 [1] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][2]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_88/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [2] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[14]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_88/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [14] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [14] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[14]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_88/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [14] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[1]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][22]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_88/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [22] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [22] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[2]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_88/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [2] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][1]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_88/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [1] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][5]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_89/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [5] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[9]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_89/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [9] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][14]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_89/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [14] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [14] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[5]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_89/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [5] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[0]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_89/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [0] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[4]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_89/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [4] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_92/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_92/ntY0 ),
            .SR (\CLMA_230_92/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_92/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_92/ntY1 ),
            .SR (\CLMA_230_92/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_92/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_92/ntY2 ),
            .SR (\CLMA_230_92/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_92/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_92/ntY3 ),
            .SR (\CLMA_230_92/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][3]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMA_230_92/FYA/FY  (
            .Y (\CLMA_230_92/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/data_pipe[0] [3] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][3]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_230_92/FYB/FYC  (
            .Y (\CLMA_230_92/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I4 (\u_CORES/u_debug_core_0/trig0_d2 [3] ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][3]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_230_92/FYC/FY  (
            .Y (\CLMA_230_92/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[1] [3] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][4]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_92/FYD/FYC  (
            .Y (\CLMA_230_92/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_230_92/LRSPOLMUX/V_INV  (
            .Z (\CLMA_230_92/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_93/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_93/ntY0 ),
            .SR (ntR72));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_93/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_93/ntY1 ),
            .SR (ntR72));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_93/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_93/ntY2 ),
            .SR (ntR72));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_93/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_93/ntY3 ),
            .SR (ntR72));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][5]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMA_230_93/FYA/FY  (
            .Y (\CLMA_230_93/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/data_pipe[0] [5] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][5]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_93/FYB/FYC  (
            .Y (\CLMA_230_93/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][5]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_93/FYC/FY  (
            .Y (\CLMA_230_93/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][5]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_230_93/FYD/FYC  (
            .Y (\CLMA_230_93/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_pipe[3] [5] ),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_230_93/LRSPOLMUX/V_INV  (
            .Z (ntR72),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][8]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_96/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [8] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][4]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_96/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [4] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][7]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_96/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [7] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[1]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_96/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [1] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[2]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_96/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [2] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][9]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_96/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [9] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_227/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00111110000011100011001000000010))
        \CLMA_230_96/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2263 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [26] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I3 (\u_CORES/u_debug_core_0/ram_rdat [27] ),
            .I4 (\u_CORES/u_debug_core_0/ram_rdat [58] ));
	// LUT = (I1&~I2&I4)|(~I1&I2&I3)|(I0&~I1&~I2) ;

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_97/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_97/ntY0 ),
            .SR (ntR72));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_97/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_97/ntY1 ),
            .SR (ntR72));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][1]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_97/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [1] ),
            .SR (ntR72));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_97/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_97/ntY3 ),
            .SR (ntR72));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][7]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_230_97/FYA/FY  (
            .Y (\CLMA_230_97/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_pipe[3] [7] ),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][7]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_97/FYB/FYC  (
            .Y (\CLMA_230_97/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[0] [7] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_193/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111110011000000000011001100))
        \CLMA_230_97/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2229 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/ram_rdat [10] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I4 (\u_CORES/u_debug_core_0/ram_rdat [11] ));
	// LUT = (I3&I4)|(I1&~I3) ;

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][4]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_97/FYD/FYC  (
            .Y (\CLMA_230_97/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][0]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_100/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [0] ),
            .SR (ntR74));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[0]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_100/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [0] ),
            .SR (ntR74));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_100/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_100/ntY2 ),
            .SR (ntR74));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][9]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_100/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_100/ntY3 ),
            .SR (ntR74));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_13/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111110111111001111110011111100))
        \CLMA_230_100/FYA/FY  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3201 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2414 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3198 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3199 ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2400 ),
            .I4 (\u_CORES/u_debug_core_0/ram_rdat [13] ));
	// LUT = (I0&I3&I4)|(I2)|(I1) ;

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_6/gateop/FYB/V_FYC */ #(
            .INIT(32'b00000000000010000000000000001000))
        \CLMA_230_100/FYB/V_FYC  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3194 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [3] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2416 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .ID (\u_CORES/u_debug_core_0/ram_rdat [2] ));

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][9]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_100/FYC/FY  (
            .Y (\CLMA_230_100/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][9]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_230_100/FYD/FYC  (
            .Y (\CLMA_230_100/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[3] [9] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_230_100/LRSPOLMUX/V_INV  (
            .Z (ntR74),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[3]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_101/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [3] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[3]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_101/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [3] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[1]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_101/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [1] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][3]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_101/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [3] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_10/gateop_perm/FYA/FY */ #(
            .INIT(32'b11101010101010101100000000000000))
        \CLMA_230_101/FYA/FY  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3198 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [8] ),
            .I1 (\u_CORES/u_debug_core_0/ram_rdat [7] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2414 ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2416 ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [8] ));
	// LUT = (I0&I4)|(I1&I2&I3) ;

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_11/gateop/FYB/V_FYC */ #(
            .INIT(32'b00000000000010000000100000000000))
        \CLMA_230_101/FYB/V_FYC  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3199 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [9] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2400 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .ID (\u_CORES/u_debug_core_0/ram_rdat [12] ));

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_9/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111111111111110110011001100))
        \CLMA_230_101/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3197 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [6] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3195 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2415 ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2416 ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3194 ));
	// LUT = (I4)|(I0&I2&I3)|(I1) ;

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_7/gateop/FYD/V_FYC */ #(
            .INIT(32'b00001000000000000000100000000000))
        \CLMA_230_101/FYD/V_FYC  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3195 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [5] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2399 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .ID (\u_CORES/u_debug_core_0/ram_rdat [4] ));

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[173]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_104/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [173] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_104/ntY0 ),
            .SR (ntR74));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[172]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_104/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [172] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_104/ntY1 ),
            .SR (ntR74));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[171]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_104/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [171] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_104/ntY2 ),
            .SR (ntR74));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[167]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_104/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [167] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_104/ntY3 ),
            .SR (ntR74));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[173]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_230_104/FYA/FY  (
            .Y (\CLMA_230_104/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [174] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[172]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_230_104/FYB/FYC  (
            .Y (\CLMA_230_104/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [173] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[171]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_230_104/FYC/FY  (
            .Y (\CLMA_230_104/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [172] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[167]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_230_104/FYD/FYC  (
            .Y (\CLMA_230_104/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [168] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMA_230_104/ntRSCO  (
            .Z (ntR73),
            .I (ntR74));
	// ../source/sync_vg.v:510

    V_FFSYN /* wav_display_1/rdaddress[0]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_105/FF0/FF  (
            .Q (\wav_display_1/ref_rd_addr [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_105/ntY0 ),
            .SR (\CLMA_230_105/ntRS ));
	// ../source/wav_display.v:57

    V_LUT5 /* wav_display_1/rdaddress[0]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00110011001100110011001100110011))
        \CLMA_230_105/FYA/FY  (
            .Y (\CLMA_230_105/ntY0 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/ref_rd_addr [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = ~I1 ;
	// ../source/wav_display.v:57

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_233/gateop/FYB/V_FYC */ #(
            .INIT(32'b11001100101010101111000010101010))
        \CLMA_230_105/FYB/V_FYC  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2160 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [25] ),
            .I1 (\u_CORES/u_debug_core_0/ram_rdat [57] ),
            .I2 (\u_CORES/u_debug_core_0/ram_rdat [56] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .ID (\u_CORES/u_debug_core_0/ram_rdat [24] ));

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_221/gateop_perm/FYC/FY */ #(
            .INIT(32'b00100010110011000010001000000000))
        \CLMA_230_105/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2257 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [29] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I4 (\u_CORES/u_debug_core_0/ram_rdat [30] ));
	// LUT = (I1&~I3&I4)|(I0&~I1&I3) ;

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_217/gateop/FYD/V_FYC */ #(
            .INIT(32'b00001100101010100000110010101010))
        \CLMA_230_105/FYD/V_FYC  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2151 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2263 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2257 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ),
            .ID (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2160 ));

    V_BUF \CLMA_230_105/ntRS_vname  (
            .Z (ntR83),
            .I (\CLMA_230_105/ntRS ));
    // defparam \CLMA_230_105/ntRS_vname .orig_name = \CLMA_230_105/ntRS ;
	// ../source/wav_display.v:57

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][4]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_108/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [4] ),
            .SR (ntR73));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_108/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_108/ntY1 ),
            .SR (ntR73));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[3]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_108/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [3] ),
            .SR (ntR73));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][3]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_108/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [3] ),
            .SR (ntR73));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][3]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_108/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [3] ),
            .SR (ntR73));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][4]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_108/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [4] ),
            .SR (ntR73));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[3]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10010110001001001010010100001111))
        \CLMA_230_108/FYB/FYC  (
            .Y (\CLMA_230_108/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [3] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [3] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [162] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [163] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [164] ));
	// LUT = (~I2&~I3&~I4)|(I0&I2&I3&~I4)|(~I0&~I2&~I4)|(I0&~I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3)|(~I0&I1&~I2) ;
	// ../source/sync_vg.v:652

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_14/gateop/FYD/V_FYC */ #(
            .INIT(32'b00001000000000000000100000000000))
        \CLMA_230_108/FYD/V_FYC  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3202 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [15] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2417 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .ID (\u_CORES/u_debug_core_0/ram_rdat [14] ));

    V_FFSYN /* wav_display_1/rdaddress[2]/opit_0_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_109/FF0/FF  (
            .Q (\wav_display_1/ref_rd_addr [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_109/ntY0 ),
            .SR (ntR83));
	// ../source/wav_display.v:57

    V_FFSYN /* wav_display_1/rdaddress[2]/opit_0_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_109/FF1/FF  (
            .Q (\wav_display_1/ref_rd_addr [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_109/ntY1 ),
            .SR (ntR83));
	// ../source/wav_display.v:57

    V_FFSYN /* wav_display_1/rdaddress[4]/opit_0_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_109/FF2/FF  (
            .Q (\wav_display_1/ref_rd_addr [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_109/ntY2 ),
            .SR (ntR83));
	// ../source/wav_display.v:57

    V_FFSYN /* wav_display_1/rdaddress[4]/opit_0_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_109/FF3/FF  (
            .Q (\wav_display_1/ref_rd_addr [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_109/ntY3 ),
            .SR (ntR83));
	// ../source/wav_display.v:57

    V_LUT5CARRY /* wav_display_1/rdaddress[2]/opit_0_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_109/FYA/V_FY  (
            .COUT (\CLMA_230_109/ntCYA ),
            .S (\CLMA_230_109/ntY0 ),
            .CIN (1'b0),
            .I0 (\wav_display_1/ref_rd_addr [0] ),
            .I1 (\wav_display_1/ref_rd_addr [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/wav_display.v:57

    V_LUT5CARRY /* wav_display_1/rdaddress[2]/opit_0_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_109/FYB/V_FY  (
            .COUT (\CLMA_230_109/ntCYB ),
            .S (\CLMA_230_109/ntY1 ),
            .CIN (\CLMA_230_109/ntCYA ),
            .I0 (\wav_display_1/ref_rd_addr [0] ),
            .I1 (\wav_display_1/ref_rd_addr [1] ),
            .I2 (\wav_display_1/ref_rd_addr [2] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/wav_display.v:57

    V_LUT5CARRY /* wav_display_1/rdaddress[4]/opit_0_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_109/FYC/V_FY  (
            .COUT (\CLMA_230_109/ntCYC ),
            .S (\CLMA_230_109/ntY2 ),
            .CIN (\CLMA_230_109/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/ref_rd_addr [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:57

    V_LUT5CARRY /* wav_display_1/rdaddress[4]/opit_0_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_109/FYD/V_FY  (
            .COUT (\wav_display_1/_N827 ),
            .S (\CLMA_230_109/ntY3 ),
            .CIN (\CLMA_230_109/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/ref_rd_addr [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:57

    V_BUF \CLMA_230_109/ntRSCO  (
            .Z (ntR82),
            .I (ntR83));
	// ../source/wav_display.v:57

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_112/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_radr [1] ),
            .CE (\CLMA_246_120/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_112/ntY0 ),
            .SR (\CLMA_230_112/ntRSCO ));
	// ../source/ms7200_ctl.v:345

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_112/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_radr [2] ),
            .CE (\CLMA_246_120/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_112/ntY1 ),
            .SR (\CLMA_230_112/ntRSCO ));
	// ../source/ms7200_ctl.v:345

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_112/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_radr [3] ),
            .CE (\CLMA_246_120/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_112/ntY2 ),
            .SR (\CLMA_230_112/ntRSCO ));
	// ../source/ms7200_ctl.v:345

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_112/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_radr [4] ),
            .CE (\CLMA_246_120/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_112/ntY3 ),
            .SR (\CLMA_230_112/ntRSCO ));
	// ../source/ms7200_ctl.v:345

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[1]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_230_112/FYA/FY  (
            .Y (\CLMA_230_112/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [1] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2406 ));
	// LUT = I0&~I4 ;
	// ../source/ms7200_ctl.v:345

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[2]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_230_112/FYB/FYC  (
            .Y (\CLMA_230_112/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2406 ));
	// LUT = I1&~I4 ;
	// ../source/ms7200_ctl.v:345

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[3]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_230_112/FYC/FY  (
            .Y (\CLMA_230_112/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2406 ));
	// LUT = I1&~I4 ;
	// ../source/ms7200_ctl.v:345

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[4]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_230_112/FYD/FYC  (
            .Y (\CLMA_230_112/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [4] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2406 ));
	// LUT = I0&~I4 ;
	// ../source/ms7200_ctl.v:345

    V_INV \CLMA_230_112/LRSPOLMUX/V_INV  (
            .Z (\CLMA_230_112/ntRSCO ),
            .I (1'b1));
	// ../source/ms7200_ctl.v:345

    V_FFSYN /* wav_display_1/rdaddress[6]/opit_0_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_113/FF0/FF  (
            .Q (\wav_display_1/ref_rd_addr [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_113/ntY0 ),
            .SR (ntR82));
	// ../source/wav_display.v:57

    V_FFSYN /* wav_display_1/rdaddress[6]/opit_0_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_113/FF1/FF  (
            .Q (\wav_display_1/ref_rd_addr [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_113/ntY1 ),
            .SR (ntR82));
	// ../source/wav_display.v:57

    V_FFSYN /* wav_display_1/rdaddress[8]/opit_0_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_113/FF2/FF  (
            .Q (\wav_display_1/ref_rd_addr [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_113/ntY2 ),
            .SR (ntR82));
	// ../source/wav_display.v:57

    V_FFSYN /* wav_display_1/rdaddress[8]/opit_0_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_113/FF3/FF  (
            .Q (\wav_display_1/ref_rd_addr [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_113/ntY3 ),
            .SR (ntR82));
	// ../source/wav_display.v:57

    V_LUT5CARRY /* wav_display_1/rdaddress[6]/opit_0_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_113/FYA/V_FY  (
            .COUT (\CLMA_230_113/ntCYA ),
            .S (\CLMA_230_113/ntY0 ),
            .CIN (\wav_display_1/_N827 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/ref_rd_addr [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:57

    V_LUT5CARRY /* wav_display_1/rdaddress[6]/opit_0_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_113/FYB/V_FY  (
            .COUT (\CLMA_230_113/ntCYB ),
            .S (\CLMA_230_113/ntY1 ),
            .CIN (\CLMA_230_113/ntCYA ),
            .I0 (1'b0),
            .I1 (\wav_display_1/ref_rd_addr [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:57

    V_LUT5CARRY /* wav_display_1/rdaddress[8]/opit_0_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_113/FYC/V_FY  (
            .COUT (\CLMA_230_113/ntCYC ),
            .S (\CLMA_230_113/ntY2 ),
            .CIN (\CLMA_230_113/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/ref_rd_addr [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:57

    V_LUT5CARRY /* wav_display_1/rdaddress[8]/opit_0_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_113/FYD/V_FY  (
            .COUT (\wav_display_1/_N831 ),
            .S (\CLMA_230_113/ntY3 ),
            .CIN (\CLMA_230_113/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/ref_rd_addr [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:57

    V_BUF \CLMA_230_113/ntRSCO  (
            .Z (ntR81),
            .I (ntR82));
	// ../source/wav_display.v:57

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[9]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_116/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [9] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[7]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_116/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [7] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[6]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_116/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [6] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[8]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_116/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [8] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_116/FYA/V_FY  (
            .COUT (\CLMA_230_116/ntCYA ),
            .S (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [1] ),
            .CIN (1'b0),
            .I0 (\u_CORES/u_debug_core_0/ram_radr [0] ),
            .I1 (\u_CORES/u_debug_core_0/ram_radr [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/ms7200_ctl.v:340

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_1/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_116/FYB/V_FY  (
            .COUT (\CLMA_230_116/ntCYB ),
            .S (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [2] ),
            .CIN (\CLMA_230_116/ntCYA ),
            .I0 (\u_CORES/u_debug_core_0/ram_radr [0] ),
            .I1 (\u_CORES/u_debug_core_0/ram_radr [1] ),
            .I2 (\u_CORES/u_debug_core_0/ram_radr [2] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/ms7200_ctl.v:340

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_3/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_116/FYC/V_FY  (
            .COUT (\CLMA_230_116/ntCYC ),
            .S (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [3] ),
            .CIN (\CLMA_230_116/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/ram_radr [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7200_ctl.v:340

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_3/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_116/FYD/V_FY  (
            .COUT (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N60 ),
            .S (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [4] ),
            .CIN (\CLMA_230_116/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/ram_radr [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7200_ctl.v:340

    V_FFSYN /* wav_display_1/rdaddress[9]/opit_0_AQ/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_117/FF0/FF  (
            .Q (\wav_display_1/ref_rd_addr [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_117/ntY0 ),
            .SR (ntR81));
	// ../source/wav_display.v:57

    V_LUT5CARRY /* wav_display_1/rdaddress[9]/opit_0_AQ/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_117/FYA/V_FY  (
            .COUT (),
            .S (\CLMA_230_117/ntY0 ),
            .CIN (\wav_display_1/_N831 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/ref_rd_addr [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:57

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_16/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000100000000000000000))
        \CLMA_230_117/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N1988 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3037 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I4 (\u_CORES/u_debug_core_0/ram_rdat [16] ));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_3/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000010000000000000000000000))
        \CLMA_230_117/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N1975 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2399 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I4 (\u_CORES/u_debug_core_0/ram_rdat [1] ));
	// LUT = ~I0&I1&I2&~I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_4/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111110111011101110111011101110))
        \CLMA_230_117/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3192 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N1975 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N1988 ),
            .I2 (\u_CORES/u_debug_core_0/ram_rdat [28] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2415 ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2431 ));
	// LUT = (I2&I3&I4)|(I1)|(I0) ;

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[36]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_120/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [36] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [36] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[36]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_120/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [36] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [4] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[42]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_120/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [42] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (grid_data_out[10]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[42]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_120/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [42] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [42] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_5/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_120/FYA/V_FY  (
            .COUT (\CLMA_230_120/ntCYA ),
            .S (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [5] ),
            .CIN (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N60 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/ram_radr [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7200_ctl.v:340

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_5/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_120/FYB/V_FY  (
            .COUT (\CLMA_230_120/ntCYB ),
            .S (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [6] ),
            .CIN (\CLMA_230_120/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/ram_radr [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7200_ctl.v:340

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_7/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_120/FYC/V_FY  (
            .COUT (\CLMA_230_120/ntCYC ),
            .S (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [7] ),
            .CIN (\CLMA_230_120/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/ram_radr [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7200_ctl.v:340

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_rd_addr_gen/N38_1_7/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_120/FYD/V_FY  (
            .COUT (),
            .S (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [8] ),
            .CIN (\CLMA_230_120/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/ram_radr [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7200_ctl.v:340

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[151]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_121/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [151] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_121/ntY0 ),
            .SR (ntR80));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[152]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_121/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [152] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_121/ntY1 ),
            .SR (ntR80));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[150]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_121/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [150] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_121/ntY2 ),
            .SR (ntR80));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[154]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_121/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [154] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_121/ntY3 ),
            .SR (ntR80));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[151]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001111000011110000))
        \CLMA_230_121/FYA/FY  (
            .Y (\CLMA_230_121/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [152] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I2&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[152]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_230_121/FYB/FYC  (
            .Y (\CLMA_230_121/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [153] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[150]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000110011000000000011001100))
        \CLMA_230_121/FYC/FY  (
            .Y (\CLMA_230_121/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [151] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_rst ),
            .I4 (1'b0));
	// LUT = I1&~I3 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[154]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00001100000011000000110000001100))
        \CLMA_230_121/FYD/FYC  (
            .Y (\CLMA_230_121/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [155] ),
            .I2 (\u_CORES/u_debug_core_0/conf_rst ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I1&~I2 ;
	// ../source/sync_vg.v:510

    V_INV \CLMA_230_121/LRSPOLMUX/V_INV  (
            .Z (ntR80),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[156]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_124/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [156] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_124/ntY0 ),
            .SR (\CLMA_230_124/ntRSCO ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_124/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [155] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_124/ntY1 ),
            .SR (\CLMA_230_124/ntRSCO ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[157]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_124/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [157] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_124/ntY2 ),
            .SR (\CLMA_230_124/ntRSCO ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[158]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_124/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [158] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_230_124/ntY3 ),
            .SR (\CLMA_230_124/ntRSCO ));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[156]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_230_124/FYA/FY  (
            .Y (\CLMA_230_124/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [157] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[155]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_230_124/FYB/FYC  (
            .Y (\CLMA_230_124/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [156] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[157]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00001100000011000000110000001100))
        \CLMA_230_124/FYC/FY  (
            .Y (\CLMA_230_124/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [158] ),
            .I2 (\u_CORES/u_debug_core_0/conf_rst ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I1&~I2 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[158]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000101010100000000010101010))
        \CLMA_230_124/FYD/FYC  (
            .Y (\CLMA_230_124/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [159] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_rst ),
            .I4 (1'b0));
	// LUT = I0&~I3 ;
	// ../source/sync_vg.v:510

    V_INV \CLMA_230_124/LRSPOLMUX/V_INV  (
            .Z (\CLMA_230_124/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_125/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_125/ntY0 ),
            .SR (ntR80));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[6]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_125/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_125/ntY1 ),
            .SR (ntR80));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[7]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_125/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [7] ),
            .SR (ntR80));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[6]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_125/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [6] ),
            .SR (ntR80));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][48]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_125/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [48] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_data[16]),
            .SR (ntR80));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[7]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10000101100001110110100010000111))
        \CLMA_230_125/FYA/FY  (
            .Y (\CLMA_230_125/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [7] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [151] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [150] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [152] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [7] ));
	// LUT = (I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I2&I4)|(I0&I1&I2&I4)|(~I1&~I2&~I3)|(~I0&~I2&~I3)|(I0&I1&I2&~I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[6]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10000110100110010101100001010101))
        \CLMA_230_125/FYB/FYC  (
            .Y (\CLMA_230_125/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [153] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [154] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [6] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [155] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [6] ));
	// LUT = (~I0&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(~I0&I2&~I4)|(I0&I1&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(I0&I1&I2&I4)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_357/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_230_125/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2398 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ));
	// LUT = I1&~I4 ;

    V_BUF \CLMA_230_125/ntRSCO  (
            .Z (ntR79),
            .I (ntR80));
	// ../source/iic_dri.v:4168

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[37]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_128/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [37] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [37] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[37]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_128/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [37] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [5] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[35]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_128/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [35] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [35] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[35]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_128/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [35] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [3] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[33]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_128/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [33] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [33] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[33]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_128/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [33] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [1] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_142/gateop/FYB/V_FYC */ #(
            .INIT(32'b11001100101010101010101011110000))
        \CLMA_230_128/FYB/V_FYC  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2024 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2039 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2185 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2284 ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .ID (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2175 ));

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_21/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00100000000000000000000000000000))
        \CLMA_230_128/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N1993 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2399 ),
            .I4 (\u_CORES/u_debug_core_0/ram_rdat [36] ));
	// LUT = I0&~I1&I2&I3&I4 ;

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][36]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_129/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [36] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_129/ntY0 ),
            .SR (ntR79));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][36]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_129/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [36] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_129/ntY1 ),
            .SR (ntR79));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][36]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_129/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [36] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_129/ntY2 ),
            .SR (ntR79));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][37]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_129/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [37] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_129/ntY3 ),
            .SR (ntR79));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][36]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_129/FYA/FY  (
            .Y (\CLMA_230_129/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [36] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][36]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_129/FYB/FYC  (
            .Y (\CLMA_230_129/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [36] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][36]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_129/FYC/FY  (
            .Y (\CLMA_230_129/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[2] [36] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][37]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_230_129/FYD/FYC  (
            .Y (\CLMA_230_129/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/trig0_d2 [37] ),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMA_230_129/ntRSCO  (
            .Z (ntR78),
            .I (ntR79));
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[39]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_132/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [39] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [7] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][48]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_132/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [48] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [48] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][45]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_132/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [45] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [45] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[49]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_132/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [49] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [49] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[48]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_132/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [48] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [48] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[45]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_132/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [45] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_data[8]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_22/gateop/FYB/FYC */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMA_230_132/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N1994 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2399 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I4 (\u_CORES/u_debug_core_0/ram_rdat [37] ));
	// LUT = I0&I1&I2&I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_21/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111111111111111111110))
        \CLMA_230_132/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3209 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3207 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N1994 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N1995 ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3191 ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3192 ));
	// LUT = (I4)|(I3)|(I2)|(I1)|(I0) ;

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][39]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_133/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [39] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_133/ntY0 ),
            .SR (ntR78));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][39]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_133/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [39] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_133/ntY1 ),
            .SR (ntR78));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][39]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_133/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [39] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_133/ntY2 ),
            .SR (ntR78));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][37]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_133/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [37] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_133/ntY3 ),
            .SR (ntR78));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][39]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMA_230_133/FYA/FY  (
            .Y (\CLMA_230_133/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[2] [39] ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][39]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_230_133/FYB/FYC  (
            .Y (\CLMA_230_133/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[3] [39] ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][39]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_230_133/FYC/FY  (
            .Y (\CLMA_230_133/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[1] [39] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][37]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_133/FYD/FYC  (
            .Y (\CLMA_230_133/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [37] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMA_230_133/ntRSCO  (
            .Z (ntR77),
            .I (ntR78));
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][43]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_136/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [43] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [43] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][39]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_136/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [39] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [39] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][42]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_136/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [42] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [42] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][44]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_136/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [44] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [44] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][37]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_136/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [37] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [37] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[39]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_136/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [39] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [39] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_248/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10101100111100001010110000000000))
        \CLMA_230_136/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2284 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [52] ),
            .I1 (\u_CORES/u_debug_core_0/ram_rdat [20] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I4 (\u_CORES/u_debug_core_0/ram_rdat [48] ));
	// LUT = (I2&~I3&I4)|(I1&~I2&I3)|(I0&I2&I3) ;

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_15/gateop/FYD/V_FYC */ #(
            .INIT(32'b00000000100000000000000010000000))
        \CLMA_230_136/FYD/V_FYC  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3203 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [33] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2399 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .ID (\u_CORES/u_debug_core_0/ram_rdat [32] ));

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][37]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_137/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [37] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_137/ntY0 ),
            .SR (ntR77));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][44]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_137/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [44] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_data[0]),
            .SR (ntR77));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[5]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_137/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [5] ),
            .SR (ntR77));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][6]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_137/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [6] ),
            .SR (ntR77));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][37]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_137/FYA/FY  (
            .Y (\CLMA_230_137/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [37] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_205/gateop/FYB/V_FYC */ #(
            .INIT(32'b11001100101010101111000010101010))
        \CLMA_230_137/FYB/V_FYC  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2141 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [35] ),
            .I1 (\u_CORES/u_debug_core_0/ram_rdat [39] ),
            .I2 (\u_CORES/u_debug_core_0/ram_rdat [38] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .ID (\u_CORES/u_debug_core_0/ram_rdat [34] ));

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_199/gateop_perm/FYC/FY */ #(
            .INIT(32'b11001111101000001100000010100000))
        \CLMA_230_137/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [46] ),
            .I1 (\u_CORES/u_debug_core_0/ram_rdat [47] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I4 (\u_CORES/u_debug_core_0/ram_rdat [43] ));
	// LUT = (~I2&I3&I4)|(I0&I2&~I3)|(I1&I2&I3) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_185/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11101110111011100010001000100010))
        \CLMA_230_137/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2221 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [44] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/ram_rdat [45] ));
	// LUT = (I1&I4)|(I0&~I1) ;

    V_BUF \CLMA_230_137/ntRSCO  (
            .Z (ntR76),
            .I (ntR77));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][48]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_140/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [48] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_140/ntY0 ),
            .SR (ntR173));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_140/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [48] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_140/ntY1 ),
            .SR (ntR173));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][48]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_140/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [48] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_140/ntY2 ),
            .SR (ntR173));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][48]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_140/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [48] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_140/ntY3 ),
            .SR (ntR173));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][48]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_140/FYA/FY  (
            .Y (\CLMA_230_140/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [48] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][48]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_140/FYB/FYC  (
            .Y (\CLMA_230_140/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [48] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][48]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_140/FYC/FY  (
            .Y (\CLMA_230_140/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [48] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][48]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_230_140/FYD/FYC  (
            .Y (\CLMA_230_140/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[1] [48] ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_230_140/LRSPOLMUX/V_INV  (
            .Z (ntR173),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][37]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_141/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [37] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_141/ntY0 ),
            .SR (ntR76));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][37]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_141/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [37] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_141/ntY1 ),
            .SR (ntR76));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][39]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_141/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [39] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_141/ntY2 ),
            .SR (ntR76));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][39]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_141/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [39] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_141/ntY3 ),
            .SR (ntR76));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][37]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_141/FYA/FY  (
            .Y (\CLMA_230_141/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [37] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][37]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_141/FYB/FYC  (
            .Y (\CLMA_230_141/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [37] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][39]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_141/FYC/FY  (
            .Y (\CLMA_230_141/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [39] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][39]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_230_141/FYD/FYC  (
            .Y (\CLMA_230_141/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[0] [39] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMA_230_141/ntRSCO  (
            .Z (ntR75),
            .I (ntR76));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][46]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_144/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [46] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_144/ntY0 ),
            .SR (ntR173));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][46]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_144/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [46] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_144/ntY1 ),
            .SR (ntR173));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][42]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_144/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [42] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_144/ntY2 ),
            .SR (ntR173));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][42]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_144/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [42] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_144/ntY3 ),
            .SR (ntR173));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][46]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_144/FYA/FY  (
            .Y (\CLMA_230_144/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [46] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][46]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_144/FYB/FYC  (
            .Y (\CLMA_230_144/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [46] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][42]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_144/FYC/FY  (
            .Y (\CLMA_230_144/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [42] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][42]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_230_144/FYD/FYC  (
            .Y (\CLMA_230_144/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[2] [42] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][46]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_145/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [46] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_145/ntY0 ),
            .SR (ntR75));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][44]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_145/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [44] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_145/ntY1 ),
            .SR (ntR75));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][46]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_145/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [46] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_145/ntY2 ),
            .SR (ntR75));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][46]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_145/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [46] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_230_145/ntY3 ),
            .SR (ntR75));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][46]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_230_145/FYA/FY  (
            .Y (\CLMA_230_145/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_pipe[0] [46] ),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][44]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_230_145/FYB/FYC  (
            .Y (\CLMA_230_145/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [44] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][46]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_230_145/FYC/FY  (
            .Y (\CLMA_230_145/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[2] [46] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][46]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_145/FYD/FYC  (
            .Y (\CLMA_230_145/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [46] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[3]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_148/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [3] ),
            .CE (\CLMA_242_156/ntCE ),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_148/ntY0 ),
            .SR (1'b0));
	// ../source/iic_dri.v:231

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[7]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_148/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [7] ),
            .CE (\CLMA_242_156/ntCE ),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_148/ntY1 ),
            .SR (1'b0));
	// ../source/iic_dri.v:231

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[3]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111111111111110110010100000))
        \CLMA_230_148/FYA/FY  (
            .Y (\CLMA_230_148/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N997 ),
            .I1 (\hdmi_color/ms72xx_ctl/addr_tx [11] ),
            .I2 (\hdmi_color/ms72xx_ctl/data_in_tx [3] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N996 ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N1268 ));
	// LUT = (I4)|(I1&I3)|(I0&I2) ;
	// ../source/iic_dri.v:231

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[7]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00110000000100000011001100010001))
        \CLMA_230_148/FYB/FYC  (
            .Y (\CLMA_230_148/ntY1 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N997 ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N996 ),
            .I2 (\hdmi_color/ms72xx_ctl/addr_tx [7] ),
            .I3 (\hdmi_color/ms72xx_ctl/data_in_tx [7] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N995 ));
	// LUT = (~I1&I3&~I4)|(~I0&~I1&~I4)|(~I1&I2&I3)|(~I0&~I1&I2) ;
	// ../source/iic_dri.v:231

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N586/gateop_perm/FYC/FY */ #(
            .INIT(32'b01000000000000000000000000000000))
        \CLMA_230_148/FYC/FY  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/N586 ),
            .I0 (\hdmi_color/ms72xx_ctl/busy_tx ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N382 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3586 ));
	// LUT = ~I0&I1&I2&I3&I4 ;
	// ../source/ms7210_ctl.v:322

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[44]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_149/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [44] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_data[0]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[44]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_149/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [44] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [44] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[48]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_149/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [48] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_data[16]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[45]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_149/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [45] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [45] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][46]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_149/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [46] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [46] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_and[3][1]/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_230_149/FYA/FY  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N1268 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N995 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/addr_tx [3] ));
	// LUT = I1&I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N589/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111111111111111101110))
        \CLMA_230_149/FYB/FYC  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/N589 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I2 (1'b0),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N586 ));
	// LUT = (I4)|(I3)|(I1)|(I0) ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N591/gateop_perm/FYD/FYC */ #(
            .INIT(32'b01001111000011110000111100001111))
        \CLMA_230_149/FYD/FYC  (
            .Y (\CLMS_226_157/FYD/ntWA [4] ),
            .I0 (\hdmi_color/ms72xx_ctl/busy_tx ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N382 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3586 ));
	// LUT = (~I0&I1&I3&I4)|(~I2) ;

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[7]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_152/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/addr_tx [7] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_152/ntY0 ),
            .SR (\CLMA_230_152/ntRSCO ));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[7]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_152/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_in_tx [7] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_152/ntY1 ),
            .SR (\CLMA_230_152/ntRSCO ));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[2]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_152/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/addr_tx [2] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_152/ntY2 ),
            .SR (\CLMA_230_152/ntRSCO ));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[2]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_152/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_in_tx [2] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_152/ntY3 ),
            .SR (\CLMA_230_152/ntRSCO ));
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[7]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111111111100000000000000000))
        \CLMA_230_152/FYA/FY  (
            .Y (\CLMA_230_152/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [15] ));
	// LUT = (I3&I4)|(I2&I4)|(I1&I4)|(I0&I4) ;
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[7]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111100000000000000000))
        \CLMA_230_152/FYB/FYC  (
            .Y (\CLMA_230_152/ntY1 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [7] ));
	// LUT = (I3&I4)|(I2&I4)|(I1&I4)|(I0&I4) ;
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[2]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11111111111111100000000000000000))
        \CLMA_230_152/FYC/FY  (
            .Y (\CLMA_230_152/ntY2 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [10] ));
	// LUT = (I3&I4)|(I2&I4)|(I1&I4)|(I0&I4) ;
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[2]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111100000000000000000))
        \CLMA_230_152/FYD/FYC  (
            .Y (\CLMA_230_152/ntY3 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [2] ));
	// LUT = (I3&I4)|(I2&I4)|(I1&I4)|(I0&I4) ;
	// ../source/ms7210_ctl.v:313

    V_INV \CLMA_230_152/LRSPOLMUX/V_INV  (
            .Z (\CLMA_230_152/ntRSCO ),
            .I (\hdmi_color/ms72xx_ctl/rstn ));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[10]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_153/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/addr_tx [10] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_153/ntY0 ),
            .SR (ntR33));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[11]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_153/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/addr_tx [11] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_153/ntY1 ),
            .SR (ntR33));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[3]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_153/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/addr_tx [3] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_153/ntY2 ),
            .SR (ntR33));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[3]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_153/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_in_tx [3] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_153/ntY3 ),
            .SR (ntR33));
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[10]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111111111111000100010001000))
        \CLMA_230_153/FYA/FY  (
            .Y (\CLMA_230_153/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [18] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N589 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_5 ));
	// LUT = (I4)|(I0&I1) ;
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[11]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111100000000000000000))
        \CLMA_230_153/FYB/FYC  (
            .Y (\CLMA_230_153/ntY1 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [19] ));
	// LUT = (I3&I4)|(I2&I4)|(I1&I4)|(I0&I4) ;
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[3]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11111111111111100000000000000000))
        \CLMA_230_153/FYC/FY  (
            .Y (\CLMA_230_153/ntY2 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [11] ));
	// LUT = (I3&I4)|(I2&I4)|(I1&I4)|(I0&I4) ;
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[3]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111111101010101111111100000000))
        \CLMA_230_153/FYD/FYC  (
            .Y (\CLMA_230_153/ntY3 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [3] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N589 ));
	// LUT = (I0&I4)|(I3) ;
	// ../source/ms7210_ctl.v:313

    V_INV \CLMA_230_153/LRSPOLMUX/V_INV  (
            .Z (ntR33),
            .I (\hdmi_color/ms72xx_ctl/rstn ));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[2]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_156/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [2] ),
            .CE (\CLMA_242_156/ntCE ),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_156/ntY0 ),
            .SR (1'b0));
	// ../source/iic_dri.v:231

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[6]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_156/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [6] ),
            .CE (\CLMA_242_156/ntCE ),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_156/ntY1 ),
            .SR (1'b0));
	// ../source/iic_dri.v:231

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[2]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111111111111110101011000000))
        \CLMA_230_156/FYA/FY  (
            .Y (\CLMA_230_156/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/data_in_tx [2] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N996 ),
            .I2 (\hdmi_color/ms72xx_ctl/addr_tx [10] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N997 ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N1263 ));
	// LUT = (I4)|(I0&I3)|(I1&I2) ;
	// ../source/iic_dri.v:231

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[6]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11101100111011001010000010100000))
        \CLMA_230_156/FYB/FYC  (
            .Y (\CLMA_230_156/ntY1 ),
            .I0 (\hdmi_color/ms72xx_ctl/data_in_tx [6] ),
            .I1 (\hdmi_color/ms72xx_ctl/addr_tx [6] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N997 ),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N995 ));
	// LUT = (I1&I4)|(I0&I2) ;
	// ../source/iic_dri.v:231

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7200_ctl/N1918/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111111111110011001100110011))
        \CLMA_230_156/FYC/FY  (
            .Y (\hdmi_color/ms72xx_ctl/ms7200_ctl/N1918 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/rstn ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ));
	// LUT = (I4)|(~I1) ;
	// ../source/ms7200_ctl.v:690

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N2/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_230_156/FYD/FYC  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_falling ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/busy_tx ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d ));
	// LUT = ~I1&I4 ;
	// ../source/ms7210_ctl.v:111

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_157/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [1] ),
            .CE (\CLMA_230_157/ntCE ),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_157/ntY1 ),
            .SR (ntR33));
	// ../source/ms7210_ctl.v:279

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_157/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [2] ),
            .CE (\CLMA_230_157/ntCE ),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_157/ntY2 ),
            .SR (ntR33));
	// ../source/ms7210_ctl.v:279

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_157/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [3] ),
            .CE (\CLMA_230_157/ntCE ),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_157/ntY3 ),
            .SR (ntR33));
	// ../source/ms7210_ctl.v:279

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/FYA/V_FY */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_157/FYA/V_FY  (
            .COUT (\CLMA_230_157/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../source/ms7210_ctl.v:279

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[1]/opit_0_inv_A2Q1/FYB/V_FY */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_157/FYB/V_FY  (
            .COUT (\CLMA_230_157/ntCYB ),
            .S (\CLMA_230_157/ntY1 ),
            .CIN (\CLMA_230_157/ntCYA ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [1] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:279

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_157/FYC/V_FY  (
            .COUT (\CLMA_230_157/ntCYC ),
            .S (\CLMA_230_157/ntY2 ),
            .CIN (\CLMA_230_157/ntCYB ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [2] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:279

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[3]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_157/FYD/V_FY  (
            .COUT (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N967 ),
            .S (\CLMA_230_157/ntY3 ),
            .CIN (\CLMA_230_157/ntCYC ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [3] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:279

    V_BUF \CLMA_230_157/ntCE_vname  (
            .Z (ntR204),
            .I (\CLMA_230_157/ntCE ));
    // defparam \CLMA_230_157/ntCE_vname .orig_name = \CLMA_230_157/ntCE ;
	// ../source/ms7210_ctl.v:279

    V_BUF \CLMA_230_157/ntRSCO  (
            .Z (ntR32),
            .I (ntR33));
	// ../source/ms7210_ctl.v:279

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7200_ctl/state_0/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_230_160/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_160/ntY0 ),
            .SR (1'b0));
	// ../source/ms7200_ctl.v:411

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7200_ctl/state_0/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMA_230_160/FYA/FY  (
            .Y (\CLMA_230_160/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/rstn ));
	// LUT = ~I4 ;
	// ../source/ms7200_ctl.v:411

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N580/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000011110000000000000001))
        \CLMA_230_160/FYB/FYC  (
            .Y (\CLMA_230_157/ntCE ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_5 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I4 (\hdmi_color/ms72xx_ctl/byte_over_tx ));
	// LUT = (~I2&~I3&I4)|(~I0&~I1&~I2&~I3) ;

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_161/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [4] ),
            .CE (ntR204),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_161/ntY0 ),
            .SR (ntR32));
	// ../source/ms7210_ctl.v:279

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_161/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [5] ),
            .CE (ntR204),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_161/ntY1 ),
            .SR (ntR32));
	// ../source/ms7210_ctl.v:279

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_161/FYA/V_FY  (
            .COUT (\CLMA_230_161/ntCYA ),
            .S (\CLMA_230_161/ntY0 ),
            .CIN (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N967 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [4] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:279

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[5]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b00000000000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_230_161/FYB/V_FY  (
            .COUT (),
            .S (\CLMA_230_161/ntY1 ),
            .CIN (\CLMA_230_161/ntCYA ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [5] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I2&~I3)|(~CIN&I1&~I2&~I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:279

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_and[2][1]/gateop_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_230_161/FYC/FY  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N1263 ),
            .I0 (\hdmi_color/ms72xx_ctl/addr_tx [2] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N995 ));
	// LUT = I0&I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_or[1][2]/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_230_161/FYD/FYC  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N1259 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/addr_tx [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N996 ));
	// LUT = ~I1&I4 ;

    V_BUF \CLMA_230_161/ntCECO  (
            .Z (ntR203),
            .I (ntR204));
	// ../source/ms7210_ctl.v:279

    V_BUF \CLMA_230_161/ntRSCO  (
            .Z (ntR31),
            .I (ntR32));
	// ../source/ms7210_ctl.v:279

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_230_165/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [0] ),
            .CE (ntR203),
            .CK (ntclkbufg_2),
            .D (\CLMA_230_165/ntY0 ),
            .SR (ntR31));
	// ../source/ms7210_ctl.v:279

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000001000100010001))
        \CLMA_230_165/FYA/FY  (
            .Y (\CLMA_230_165/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [0] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ));
	// LUT = ~I0&~I1&~I4 ;
	// ../source/ms7210_ctl.v:279

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_80/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_rdata [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMA_242_80/ntY0 ),
            .SR (ntR162));
	// ../source/ad9708_sin_wave.v:131

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/FYA/V_FY */ #(
            .INIT(32'b11100100000000001010101000000000))
        \CLMA_242_80/FYA/V_FY  (
            .Z (\CLMA_242_80/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N629 ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N598 ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117 ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [6] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N740 ));
	// ../source/ad9708_sin_wave.v:131

    V_INV \CLMA_242_80/LRSPOLMUX/V_INV  (
            .Z (ntR162),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/ad9708_sin_wave.v:131

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_84/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_84/ntY0 ),
            .SR (ntR162));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_84/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_84/ntY1 ),
            .SR (ntR162));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_84/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_84/ntY2 ),
            .SR (ntR162));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_84/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_84/ntY3 ),
            .SR (ntR162));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][8]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_242_84/FYA/FY  (
            .Y (\CLMA_242_84/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][8]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_242_84/FYB/FYC  (
            .Y (\CLMA_242_84/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[2] [8] ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][0]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_242_84/FYC/FY  (
            .Y (\CLMA_242_84/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][0]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_242_84/FYD/FYC  (
            .Y (\CLMA_242_84/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMA_242_84/ntRSCO  (
            .Z (ntR161),
            .I (ntR162));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][5]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_88/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_88/ntY0 ),
            .SR (ntR161));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][6]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_88/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_88/ntY1 ),
            .SR (ntR161));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_88/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_88/ntY2 ),
            .SR (ntR161));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_88/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_88/ntY3 ),
            .SR (ntR161));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][5]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_242_88/FYA/FY  (
            .Y (\CLMA_242_88/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][6]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_242_88/FYB/FYC  (
            .Y (\CLMA_242_88/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][8]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_242_88/FYC/FY  (
            .Y (\CLMA_242_88/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[3] [8] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][8]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_242_88/FYD/FYC  (
            .Y (\CLMA_242_88/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[0] [8] ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMA_242_88/ntRSCO  (
            .Z (ntR160),
            .I (ntR161));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_92/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_92/ntY0 ),
            .SR (ntR160));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_92/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_92/ntY1 ),
            .SR (ntR160));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_92/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_92/ntY2 ),
            .SR (ntR160));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_92/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_92/ntY3 ),
            .SR (ntR160));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][11]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_242_92/FYA/FY  (
            .Y (\CLMA_242_92/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [11] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][11]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_242_92/FYB/FYC  (
            .Y (\CLMA_242_92/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[3] [11] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][11]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_242_92/FYC/FY  (
            .Y (\CLMA_242_92/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [11] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][11]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_242_92/FYD/FYC  (
            .Y (\CLMA_242_92/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[2] [11] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMA_242_92/ntRSCO  (
            .Z (ntR159),
            .I (ntR160));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][10]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_96/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_96/ntY0 ),
            .SR (ntR159));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][6]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_96/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_96/ntY1 ),
            .SR (ntR159));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_96/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_96/ntY2 ),
            .SR (ntR159));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_96/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [12] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_96/ntY3 ),
            .SR (ntR159));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][10]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_242_96/FYA/FY  (
            .Y (\CLMA_242_96/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[2] [10] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][6]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_242_96/FYB/FYC  (
            .Y (\CLMA_242_96/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][10]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_242_96/FYC/FY  (
            .Y (\CLMA_242_96/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[3] [10] ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][12]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_242_96/FYD/FYC  (
            .Y (\CLMA_242_96/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[0] [12] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMA_242_96/ntRSCO  (
            .Z (ntR158),
            .I (ntR159));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_100/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_100/ntY0 ),
            .SR (ntR158));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_100/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_100/ntY1 ),
            .SR (ntR158));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][10]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_100/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_100/ntY2 ),
            .SR (ntR158));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][12]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_100/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [12] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_100/ntY3 ),
            .SR (ntR158));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][10]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_242_100/FYA/FY  (
            .Y (\CLMA_242_100/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_pipe[1] [10] ),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][10]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_242_100/FYB/FYC  (
            .Y (\CLMA_242_100/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [10] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][10]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_242_100/FYC/FY  (
            .Y (\CLMA_242_100/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[0] [10] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][12]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_242_100/FYD/FYC  (
            .Y (\CLMA_242_100/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [12] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMA_242_100/ntRSCO  (
            .Z (ntR157),
            .I (ntR158));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_104/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ),
            .CE (\CLMA_242_104/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_242_104/ntY0 ),
            .SR (ntR157));
	// ../source/ad9708_sin_wave.v:116

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_104/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .CE (\CLMA_242_104/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_242_104/ntY1 ),
            .SR (ntR157));
	// ../source/ad9708_sin_wave.v:116

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_104/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .CE (\CLMA_242_104/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_242_104/ntY2 ),
            .SR (ntR157));
	// ../source/ad9708_sin_wave.v:116

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_104/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4] ),
            .CE (\CLMA_242_104/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_242_104/ntY3 ),
            .SR (ntR157));
	// ../source/ad9708_sin_wave.v:116

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_242_104/FYA/V_FY  (
            .COUT (\CLMA_242_104/ntCYA ),
            .S (\CLMA_242_104/ntY0 ),
            .CIN (1'b0),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117 ),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:116

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01110000100000001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_242_104/FYB/V_FY  (
            .COUT (\CLMA_242_104/ntCYB ),
            .S (\CLMA_242_104/ntY1 ),
            .CIN (\CLMA_242_104/ntCYA ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117 ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I4 (ntR278),
            .ID (1'b0));
	// LUT = (I0&I1&I2&~I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:116

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_242_104/FYC/V_FY  (
            .COUT (\CLMA_242_104/ntCYC ),
            .S (\CLMA_242_104/ntY2 ),
            .CIN (\CLMA_242_104/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117 ),
            .I3 (1'b0),
            .I4 (ntR278),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:116

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[4]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_242_104/FYD/V_FY  (
            .COUT (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N35 ),
            .S (\CLMA_242_104/ntY3 ),
            .CIN (\CLMA_242_104/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117 ),
            .I3 (1'b0),
            .I4 (ntR278),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:116

    V_BUF \CLMA_242_104/ntCE_vname  (
            .Z (ntR219),
            .I (\CLMA_242_104/ntCE ));
    // defparam \CLMA_242_104/ntCE_vname .orig_name = \CLMA_242_104/ntCE ;
	// ../source/ad9708_sin_wave.v:116

    V_BUF \CLMA_242_104/ntRSCO  (
            .Z (ntR156),
            .I (ntR157));
	// ../source/ad9708_sin_wave.v:116

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q20/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_108/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5] ),
            .CE (ntR219),
            .CK (ntclkbufg_1),
            .D (\CLMA_242_108/ntY0 ),
            .SR (ntR156));
	// ../source/ad9708_sin_wave.v:116

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q20/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_108/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [6] ),
            .CE (ntR219),
            .CK (ntclkbufg_1),
            .D (\CLMA_242_108/ntY1 ),
            .SR (ntR156));
	// ../source/ad9708_sin_wave.v:116

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_AQ_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_108/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [7] ),
            .CE (ntR219),
            .CK (ntclkbufg_1),
            .D (\CLMA_242_108/ntY2 ),
            .SR (ntR156));
	// ../source/ad9708_sin_wave.v:116

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q20/FYA/V_FY */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_242_108/FYA/V_FY  (
            .COUT (\CLMA_242_108/ntCYA ),
            .S (\CLMA_242_108/ntY0 ),
            .CIN (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N35 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:116

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[5]/opit_0_inv_A2Q20/FYB/V_FY */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_242_108/FYB/V_FY  (
            .COUT (\CLMA_242_108/ntCYB ),
            .S (\CLMA_242_108/ntY1 ),
            .CIN (\CLMA_242_108/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [6] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:116

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[7]/opit_0_inv_AQ_perm/FYC/V_FY */ #(
            .INIT(32'b01000100100010001111111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_242_108/FYC/V_FY  (
            .COUT (),
            .S (\CLMA_242_108/ntY2 ),
            .CIN (\CLMA_242_108/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117 ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [7] ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&I1&~I3)|(~CIN&I1&I3) ;
	// CARRY = (I3) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:116

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N490_5/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111011111100111111111111111111))
        \CLMA_242_108/FYD/FYC  (
            .Y (\CLMA_246_120/ntCE ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2431 ),
            .I1 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I2 (\u_CORES/u_debug_core_0/conf_rst ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2428 ),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/N258 ));
	// LUT = (~I4)|(I0&I3)|(I2)|(~I1) ;

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[7]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_112/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [7] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[8]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_112/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [8] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[5]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_112/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [5] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[10]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_112/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_de),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[10]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_112/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [10] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[12]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_112/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [12] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_vs),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N65_4/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001100110000000000))
        \CLMA_242_112/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2428 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ));
	// LUT = I1&I3&~I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N490_1/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111011111111111111111111111))
        \CLMA_242_112/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2406 ),
            .I0 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2428 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2431 ),
            .I3 (\u_CORES/u_debug_core_0/conf_rst ),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/N258 ));
	// LUT = (~I4)|(I3)|(~I2)|(~I1)|(~I0) ;

    V_FFSYN /* wav_display_1/state_1/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_116/FF0/FF  (
            .Q (\CLMS_218_105/FYD/ntWA [4] ),
            .CE (\CLMA_242_116/ntCE ),
            .CK (ntclkbufg_3),
            .D (\CLMA_242_116/ntY0 ),
            .SR (\CLMA_242_116/ntRSCO ));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/state_2/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_116/FF1/FF  (
            .Q (\CLMS_266_113/FYD/ntWA [4] ),
            .CE (\CLMA_242_116/ntCE ),
            .CK (ntclkbufg_3),
            .D (\CLMA_242_116/ntY1 ),
            .SR (\CLMA_242_116/ntRSCO ));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/state_0/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_242_116/FF2/FF  (
            .Q (\wav_display_1/state_0 ),
            .CE (\CLMA_242_116/ntCE ),
            .CK (ntclkbufg_3),
            .D (1'b0),
            .SR (\CLMA_242_116/ntRSCO ));
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/state_1/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111111100001111111100000000))
        \CLMA_242_116/FYA/FY  (
            .Y (\CLMA_242_116/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\CLMS_266_113/FYD/ntWA [4] ),
            .I3 (\wav_display_1/state_0 ),
            .I4 (\wav_display_1/N192 [0] ));
	// LUT = (I2&I4)|(I3) ;
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/state_2/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000001100110011001100110011))
        \CLMA_242_116/FYB/FYC  (
            .Y (\CLMA_242_116/ntY1 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/state_0 ),
            .I2 (1'b0),
            .I3 (\CLMS_266_113/FYD/ntWA [4] ),
            .I4 (\wav_display_1/N192 [0] ));
	// LUT = (~I1&~I4)|(~I1&~I3) ;
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/N173/gateop_perm/FYC/FY */ #(
            .INIT(32'b00001111000001011111111101010101))
        \CLMA_242_116/FYC/FY  (
            .Y (\CLMA_242_116/ntCE ),
            .I0 (\CLMS_266_113/FYD/ntWA [4] ),
            .I1 (1'b0),
            .I2 (\CLMS_218_105/FYD/ntWA [4] ),
            .I3 (\wav_display_1/N192 [0] ),
            .I4 (\wav_display_1/N80 ));
	// LUT = (I3&~I4)|(~I0&~I4)|(~I2&I3)|(~I0&~I2) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N143_3/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000000000100000000000000000000))
        \CLMA_242_116/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3023 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4] ));
	// LUT = ~I0&~I1&I2&~I3&I4 ;

    V_INV \CLMA_242_116/LRSPOLMUX/V_INV  (
            .Z (\CLMA_242_116/ntRSCO ),
            .I (nt_rst_n));
	// ../source/wav_display.v:76

    V_FFSYN /* u_CORES/u_debug_core_0/rstn_i_d1/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_120/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/rstn_i_d1 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (1'b1),
            .SR (1'b0));
	// ../source/iic_dri.v:3833

    V_FFSYN /* u_CORES/u_debug_core_0/resetn/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_120/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/resetn ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/rstn_i_d1 ),
            .SR (1'b0));
	// ../source/iic_dri.v:3833

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[12]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_120/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [12] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [12] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[41]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_120/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [41] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [41] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N143_4/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000010100000000000000000000))
        \CLMA_242_120/FYA/FY  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/N143 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3023 ));
	// LUT = ~I0&I2&~I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N329_2/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000100000000))
        \CLMA_242_120/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3037 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7] ));
	// LUT = ~I0&~I1&~I2&I3&~I4 ;

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N487_5[1]_2/gateop/FYC/V_FY */ #(
            .INIT(32'b11111111111101111010101010101010))
        \CLMA_242_120/FYC/V_FY  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2977_2 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2400 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I4 (\u_CORES/u_debug_core_0/conf_sel_int [21] ),
            .ID (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2413 ));

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N487_4[0]_1/gateop/FYD/FYC */ #(
            .INIT(32'b11111111110111110000000000000000))
        \CLMA_242_120/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2413 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2430 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I4 (\u_CORES/u_debug_core_0/conf_sel_int [22] ));
	// LUT = (I3&I4)|(~I2&I4)|(I1&I4)|(~I0&I4) ;

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[41]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_124/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [41] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (grid_data_out[8]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[38]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_124/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [38] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [6] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[38]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_124/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [38] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [38] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[40]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_124/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [40] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [40] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N65_28/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000000000000010000))
        \CLMA_242_124/FYA/FY  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2416 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7] ));
	// LUT = ~I0&~I1&I2&~I3&~I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N65_29/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000001000000000000))
        \CLMA_242_124/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2417 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4] ));
	// LUT = ~I0&~I1&I2&I3&~I4 ;

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_4/gateop/FYC/V_FY */ #(
            .INIT(32'b00000000000011100000000000001010))
        \CLMA_242_124/FYC/V_FY  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3041 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2431 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2417 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .ID (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3037 ));

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_365/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000001000000000))
        \CLMA_242_124/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2431 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7] ));
	// LUT = I0&~I1&~I2&I3&~I4 ;

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][47]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_128/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [47] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [47] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][41]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_128/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [41] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [41] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][40]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_128/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [40] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [40] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][38]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_128/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [38] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [38] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_254/gateop/FYA/V_FY */ #(
            .INIT(32'b11001100101010101111000010101010))
        \CLMA_242_128/FYA/V_FY  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2175 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [22] ),
            .I1 (\u_CORES/u_debug_core_0/ram_rdat [54] ),
            .I2 (\u_CORES/u_debug_core_0/ram_rdat [50] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .ID (\u_CORES/u_debug_core_0/ram_rdat [18] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_266/gateop/FYB/V_FYC */ #(
            .INIT(32'b11001100101010101111000010101010))
        \CLMA_242_128/FYB/V_FYC  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2185 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [23] ),
            .I1 (\u_CORES/u_debug_core_0/ram_rdat [55] ),
            .I2 (\u_CORES/u_debug_core_0/ram_rdat [51] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .ID (\u_CORES/u_debug_core_0/ram_rdat [19] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_167/gateop/FYC/V_FY */ #(
            .INIT(32'b11001100101010101111000010101010))
        \CLMA_242_128/FYC/V_FY  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2039 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [21] ),
            .I1 (\u_CORES/u_debug_core_0/ram_rdat [53] ),
            .I2 (\u_CORES/u_debug_core_0/ram_rdat [49] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .ID (\u_CORES/u_debug_core_0/ram_rdat [17] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_179/gateop/FYD/V_FYC */ #(
            .INIT(32'b10101010101010101000000000000000))
        \CLMA_242_128/FYD/V_FYC  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2128 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2132 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2221 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ),
            .ID (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ));

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][41]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_132/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [41] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_132/ntY0 ),
            .SR (ntR167));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][41]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_132/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [41] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_132/ntY1 ),
            .SR (ntR167));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][43]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_132/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [43] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_132/ntY2 ),
            .SR (ntR167));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][43]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_132/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [43] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_132/ntY3 ),
            .SR (ntR167));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][41]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMA_242_132/FYA/FY  (
            .Y (\CLMA_242_132/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/data_pipe[3] [41] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][41]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_242_132/FYB/FYC  (
            .Y (\CLMA_242_132/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[2] [41] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][43]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_242_132/FYC/FY  (
            .Y (\CLMA_242_132/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [43] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][43]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_242_132/FYD/FYC  (
            .Y (\CLMA_242_132/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[2] [43] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_242_132/LRSPOLMUX/V_INV  (
            .Z (ntR167),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][41]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_136/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [41] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_136/ntY0 ),
            .SR (ntR167));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][40]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_136/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [40] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_136/ntY1 ),
            .SR (ntR167));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][41]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_136/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [41] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_136/ntY2 ),
            .SR (ntR167));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][41]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_136/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [41] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_242_136/ntY3 ),
            .SR (ntR167));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][41]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_242_136/FYA/FY  (
            .Y (\CLMA_242_136/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_pipe[1] [41] ),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][40]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_242_136/FYB/FYC  (
            .Y (\CLMA_242_136/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[3] [40] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][41]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_242_136/FYC/FY  (
            .Y (\CLMA_242_136/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [41] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][41]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_242_136/FYD/FYC  (
            .Y (\CLMA_242_136/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[0] [41] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/start_en/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_140/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/start_en ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_242_140/ntY0 ),
            .SR (1'b0));
	// ../source/iic_dri.v:100

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/start_en/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000001000001100000011100000))
        \CLMA_242_140/FYA/FY  (
            .Y (\CLMA_242_140/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_2d ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/start_en ),
            .I2 (\hdmi_color/ms72xx_ctl/rstn ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_3d ),
            .I4 (\CLMA_246_148/ntCE ));
	// LUT = (I1&I2&~I4)|(I0&~I1&I2&~I3) ;
	// ../source/iic_dri.v:100

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_100/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10101100111111001010110000001100))
        \CLMA_242_140/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2000 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2151 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2128 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2024 ));
	// LUT = (I2&~I3&I4)|(I0&I2&I3)|(I1&~I2) ;

    V_LUT5 /* wav_display_1/N145_inv/gateop_perm/FYC/FY */ #(
            .INIT(32'b01010101010101011111111111111111))
        \CLMA_242_140/FYC/FY  (
            .Y (\CLMA_230_105/ntRS ),
            .I0 (\wav_display_1/region_active ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (nt_vout_de));
	// LUT = (~I4)|(~I0) ;

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_188/gateop/FYD/V_FYC */ #(
            .INIT(32'b11001100101010100101000000000000))
        \CLMA_242_140/FYD/V_FYC  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2132 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2141 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2235 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2229 ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .ID (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ));

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_1d/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_144/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_1d ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_trig_tx ),
            .SR (ntR30));
	// ../source/iic_dri.v:84

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_2d/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_144/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_2d ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_1d ),
            .SR (ntR30));
	// ../source/iic_dri.v:84

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_3d/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_144/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_3d ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/pluse_2d ),
            .SR (ntR30));
	// ../source/iic_dri.v:84

    V_INV \CLMA_242_144/LRSPOLMUX/V_INV  (
            .Z (ntR30),
            .I (\hdmi_color/ms72xx_ctl/rstn ));
	// ../source/iic_dri.v:84

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[5]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_148/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/addr_tx [5] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_242_148/ntY0 ),
            .SR (ntR30));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[1]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_148/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/addr_tx [1] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_242_148/ntY1 ),
            .SR (ntR30));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[5]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_148/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_in_tx [5] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_242_148/ntY2 ),
            .SR (ntR30));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[0]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_148/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/addr_tx [0] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_242_148/ntY3 ),
            .SR (ntR30));
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[5]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111111111100000000000000000))
        \CLMA_242_148/FYA/FY  (
            .Y (\CLMA_242_148/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [13] ));
	// LUT = (I3&I4)|(I2&I4)|(I1&I4)|(I0&I4) ;
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[1]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011001111111111111111))
        \CLMA_242_148/FYB/FYC  (
            .Y (\CLMA_242_148/ntY1 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N589 ));
	// LUT = (~I4)|(I1) ;
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[5]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11111111000000001111111000000000))
        \CLMA_242_148/FYC/FY  (
            .Y (\CLMA_242_148/ntY2 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [5] ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ));
	// LUT = (I3&I4)|(I2&I3)|(I1&I3)|(I0&I3) ;
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[0]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111111111100001111111100000000))
        \CLMA_242_148/FYD/FYC  (
            .Y (\CLMA_242_148/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [8] ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N589 ));
	// LUT = (I2&I4)|(I3) ;
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[6]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_152/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [6] ),
            .CE (\CLMA_246_148/ntCE ),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [5] ),
            .SR (\CLMA_242_152/ntRSCO ));
	// ../source/iic_dri.v:327

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[7]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_152/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [7] ),
            .CE (\CLMA_246_148/ntCE ),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [6] ),
            .SR (\CLMA_242_152/ntRSCO ));
	// ../source/iic_dri.v:327

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[5]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_152/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [5] ),
            .CE (\CLMA_246_148/ntCE ),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [4] ),
            .SR (\CLMA_242_152/ntRSCO ));
	// ../source/iic_dri.v:327

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[4]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_152/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [4] ),
            .CE (\CLMA_246_148/ntCE ),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [3] ),
            .SR (\CLMA_242_152/ntRSCO ));
	// ../source/iic_dri.v:327

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[3]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_152/FFAB/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [3] ),
            .CE (\CLMA_246_148/ntCE ),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [2] ),
            .SR (\CLMA_242_152/ntRSCO ));
	// ../source/iic_dri.v:327

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N14_8/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000000010))
        \CLMA_242_152/FYB/FYC  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3586 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3584 ),
            .I1 (\hdmi_color/ms72xx_ctl/data_out_tx [2] ),
            .I2 (\hdmi_color/ms72xx_ctl/data_out_tx [0] ),
            .I3 (\hdmi_color/ms72xx_ctl/data_out_tx [7] ),
            .I4 (\hdmi_color/ms72xx_ctl/data_out_tx [5] ));
	// LUT = I0&~I1&~I2&~I3&~I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N461_8_or[0]_2/gateop_perm/FYC/FY */ #(
            .INIT(32'b11110100111111000100010011001100))
        \CLMA_242_152/FYC/FY  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3654 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/start_en ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3111 ),
            .I2 (\hdmi_color/ms72xx_ctl/addr_tx [8] ),
            .I3 (\CLMA_246_148/ntCE ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N996 ));
	// LUT = (I2&I4)|(I1&~I3)|(~I0&I1) ;

    V_LUT5M /* hdmi_color/ms72xx_ctl/iic_dri_tx/N120_7/gateop/FYD/V_FYC */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_242_152/FYD/V_FYC  (
            .Z (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N1012 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [3] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [1] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [1] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [5] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [2] ),
            .ID (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [7] ));

    V_INV \CLMA_242_152/LRSPOLMUX/V_INV  (
            .Z (\CLMA_242_152/ntRSCO ),
            .I (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_4 ));
	// ../source/iic_dri.v:327

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[1]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_156/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [1] ),
            .CE (\CLMA_242_156/ntCE ),
            .CK (ntclkbufg_2),
            .D (\CLMA_242_156/ntY0 ),
            .SR (1'b0));
	// ../source/iic_dri.v:231

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[5]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_156/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [5] ),
            .CE (\CLMA_242_156/ntCE ),
            .CK (ntclkbufg_2),
            .D (\CLMA_242_156/ntY1 ),
            .SR (1'b0));
	// ../source/iic_dri.v:231

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[0]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_156/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [0] ),
            .CE (\CLMA_242_156/ntCE ),
            .CK (ntclkbufg_2),
            .D (\CLMA_242_156/ntY2 ),
            .SR (1'b0));
	// ../source/iic_dri.v:231

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[1]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001101000011011101))
        \CLMA_242_156/FYA/FY  (
            .Y (\CLMA_242_156/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N995 ),
            .I1 (\hdmi_color/ms72xx_ctl/addr_tx [1] ),
            .I2 (\hdmi_color/ms72xx_ctl/data_in_tx [1] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N997 ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N1259 ));
	// LUT = (I1&~I3&~I4)|(~I0&~I3&~I4)|(I1&I2&~I4)|(~I0&I2&~I4) ;
	// ../source/iic_dri.v:231

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[5]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b01000101000000000100010101000101))
        \CLMA_242_156/FYB/FYC  (
            .Y (\CLMA_242_156/ntY1 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N996 ),
            .I1 (\hdmi_color/ms72xx_ctl/data_in_tx [5] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N997 ),
            .I3 (\hdmi_color/ms72xx_ctl/addr_tx [5] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N995 ));
	// LUT = (~I0&~I2&~I4)|(~I0&I1&~I4)|(~I0&~I2&I3)|(~I0&I1&I3) ;
	// ../source/iic_dri.v:231

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[0]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11111111111111111110101011000000))
        \CLMA_242_156/FYC/FY  (
            .Y (\CLMA_242_156/ntY2 ),
            .I0 (\hdmi_color/ms72xx_ctl/data_in_tx [0] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N995 ),
            .I2 (\hdmi_color/ms72xx_ctl/addr_tx [0] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N997 ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3654 ));
	// LUT = (I4)|(I0&I3)|(I1&I2) ;
	// ../source/iic_dri.v:231

    V_LUT5M /* hdmi_color/ms72xx_ctl/iic_dri_tx/N120_4/gateop/FYD/V_FYC */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMA_242_156/FYD/V_FYC  (
            .Z (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N1009 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [2] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [1] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [0] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [4] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [2] ),
            .ID (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [6] ));

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/byte_over/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_160/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/byte_over_tx ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_242_160/ntY0 ),
            .SR (1'b0));
	// ../source/iic_dri.v:349

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/byte_over/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110010001100110011000000))
        \CLMA_242_160/FYA/FY  (
            .Y (\CLMA_242_160/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/w_r_2d ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/N519 [5] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [2] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [3] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3151 ));
	// LUT = (I0&I1&I4)|(I1&I3)|(I1&I2) ;
	// ../source/iic_dri.v:349

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N461_11/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000100000000))
        \CLMA_242_160/FYB/FYC  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N995 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [2] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [1] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [3] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [0] ),
            .I4 (\CLMS_246_161/FYD/ntWA [4] ));
	// LUT = ~I0&~I1&~I2&I3&~I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N461_9/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000010000))
        \CLMA_242_160/FYC/FY  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N996 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [2] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [3] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [1] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [0] ),
            .I4 (\CLMS_246_161/FYD/ntWA [4] ));
	// LUT = ~I0&~I1&I2&~I3&~I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_fsm[2:0]_70/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000001000000))
        \CLMA_242_160/FYD/FYC  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3111 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [3] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [0] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [1] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/w_r_2d ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [2] ));
	// LUT = ~I0&I1&I2&~I3&~I4 ;

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[4]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_164/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/addr_tx [4] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_242_164/ntY0 ),
            .SR (ntR29));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[9]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_164/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/addr_tx [9] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_242_164/ntY1 ),
            .SR (ntR29));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[0]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_164/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_in_tx [0] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_242_164/ntY2 ),
            .SR (ntR29));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[6]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_164/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/addr_tx [6] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_242_164/ntY3 ),
            .SR (ntR29));
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[4]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111111111100000000000000000))
        \CLMA_242_164/FYA/FY  (
            .Y (\CLMA_242_164/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [12] ));
	// LUT = (I3&I4)|(I2&I4)|(I1&I4)|(I0&I4) ;
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[9]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111100000000000000000))
        \CLMA_242_164/FYB/FYC  (
            .Y (\CLMA_242_164/ntY1 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [17] ));
	// LUT = (I3&I4)|(I2&I4)|(I1&I4)|(I0&I4) ;
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[0]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010101010101010101010101000))
        \CLMA_242_164/FYC/FY  (
            .Y (\CLMA_242_164/ntY2 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [0] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ));
	// LUT = (I0&I4)|(I0&I3)|(I0&I2)|(I0&I1) ;
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[6]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111100000000000000000))
        \CLMA_242_164/FYD/FYC  (
            .Y (\CLMA_242_164/ntY3 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [14] ));
	// LUT = (I3&I4)|(I2&I4)|(I1&I4)|(I0&I4) ;
	// ../source/ms7210_ctl.v:313

    V_INV \CLMA_242_164/LRSPOLMUX/V_INV  (
            .Z (ntR29),
            .I (\hdmi_color/ms72xx_ctl/rstn ));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/w_r_2d/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_242_168/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/w_r_2d ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/w_r_1d ),
            .SR (ntR29));
	// ../source/iic_dri.v:113

    V_INV \CLMA_246_88/CLKPOLMUX/V_INV  (
            .Z (\CLMA_246_88/ntCLKR ),
            .I (ntclkbufg_1));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:522

    V_FFSYN /* u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_88/FF0/FF  (
            .Q (\u_CORES/id_o [0] ),
            .CE (1'b1),
            .CK (\CLMA_246_88/ntCLKR ),
            .D (\CLMA_246_88/ntY0 ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:585

    V_FFSYN /* u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_88/FF1/FF  (
            .Q (\u_CORES/conf_sel [0] ),
            .CE (1'b1),
            .CK (\CLMA_246_88/ntCLKR ),
            .D (\CLMA_246_88/ntY1 ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:522

    V_LUT5 /* u_CORES/u_jtag_hub/id.id_o[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_246_88/FYA/FY  (
            .Y (\CLMA_246_88/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_jtag_hub/data_ctrl ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_jtag_hub/shift_data [0] ));
	// LUT = I1&I4 ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:585

    V_LUT5 /* u_CORES/u_jtag_hub/cs.conf_sel[0]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000001000000000000000000000000))
        \CLMA_246_88/FYB/FYC  (
            .Y (\CLMA_246_88/ntY1 ),
            .I0 (\u_CORES/u_jtag_hub/shift_data [7] ),
            .I1 (\u_CORES/u_jtag_hub/shift_data [6] ),
            .I2 (\u_CORES/u_jtag_hub/shift_data [8] ),
            .I3 (\u_CORES/u_jtag_hub/data_ctrl ),
            .I4 (\u_CORES/u_jtag_hub/shift_data [5] ));
	// LUT = ~I0&~I1&~I2&I3&I4 ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:522

    V_INV \CLMA_246_92/CLKPOLMUX/V_INV  (
            .Z (\CLMA_246_92/ntCLKR ),
            .I (ntclkbufg_1));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:585

    V_FFSYN /* u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_92/FF0/FF  (
            .Q (\u_CORES/id_o [1] ),
            .CE (1'b1),
            .CK (\CLMA_246_92/ntCLKR ),
            .D (\CLMA_246_92/ntY0 ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:585

    V_FFSYN /* u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_92/FF1/FF  (
            .Q (\u_CORES/id_o [3] ),
            .CE (1'b1),
            .CK (\CLMA_246_92/ntCLKR ),
            .D (\CLMA_246_92/ntY1 ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:585

    V_FFSYN /* u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_92/FF2/FF  (
            .Q (\u_CORES/id_o [4] ),
            .CE (1'b1),
            .CK (\CLMA_246_92/ntCLKR ),
            .D (\CLMA_246_92/ntY2 ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:585

    V_FFSYN /* u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_92/FF3/FF  (
            .Q (\u_CORES/id_o [2] ),
            .CE (1'b1),
            .CK (\CLMA_246_92/ntCLKR ),
            .D (\CLMA_246_92/ntY3 ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:585

    V_LUT5 /* u_CORES/u_jtag_hub/id.id_o[1]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_246_92/FYA/FY  (
            .Y (\CLMA_246_92/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_jtag_hub/shift_data [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_jtag_hub/data_ctrl ));
	// LUT = I1&I4 ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:585

    V_LUT5 /* u_CORES/u_jtag_hub/id.id_o[3]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_246_92/FYB/FYC  (
            .Y (\CLMA_246_92/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_jtag_hub/shift_data [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_jtag_hub/data_ctrl ));
	// LUT = I1&I4 ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:585

    V_LUT5 /* u_CORES/u_jtag_hub/id.id_o[4]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_246_92/FYC/FY  (
            .Y (\CLMA_246_92/ntY2 ),
            .I0 (\u_CORES/u_jtag_hub/shift_data [4] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_jtag_hub/data_ctrl ));
	// LUT = I0&I4 ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:585

    V_LUT5 /* u_CORES/u_jtag_hub/id.id_o[2]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_246_92/FYD/FYC  (
            .Y (\CLMA_246_92/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_jtag_hub/shift_data [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_jtag_hub/data_ctrl ));
	// LUT = I1&I4 ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:585

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_96/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_reg_rbo [1] ),
            .CE (\CLMA_250_96/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_246_96/ntY0 ),
            .SR (\CLMA_246_96/ntRSCO ));
	// ../source/ms72xx_ctl.v:622

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[1]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_246_96/FYA/FY  (
            .Y (\CLMA_246_96/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_reg_rbo [2] ));
	// LUT = ~I1&I4 ;
	// ../source/ms72xx_ctl.v:622

    V_INV \CLMA_246_96/LRSPOLMUX/V_INV  (
            .Z (\CLMA_246_96/ntRSCO ),
            .I (1'b1));
	// ../source/ms72xx_ctl.v:622

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[4]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_100/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\u_CORES/u_debug_core_0/conf_id_o [4] ),
            .SR (\CLMA_246_100/ntRSCO ));
	// ../source/ms72xx_ctl.v:439

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/tdi_sample.conf_tdi_s/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_100/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_tdi ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\u_CORES/conf_tdi ),
            .SR (\CLMA_246_100/ntRSCO ));
	// ../source/ms72xx_ctl.v:342

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_sel_ini_d1/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_100/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1 ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\u_CORES/u_debug_core_0/conf_sel_o ),
            .SR (\CLMA_246_100/ntRSCO ));
	// ../source/ms72xx_ctl.v:439

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_100/FF3/FF  (
            .Q (\u_CORES/hub_tdo [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2 ),
            .SR (\CLMA_246_100/ntRSCO ));
	// ../source/ms7200_ctl.v:501

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N227_1/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000010000000000000000000000000))
        \CLMA_246_100/FYA/FY  (
            .Y (\u_CORES/u_debug_core_0/_N2434 ),
            .I0 (\u_CORES/u_debug_core_0/conf_id_o [4] ),
            .I1 (\u_CORES/u_debug_core_0/conf_id_o [0] ),
            .I2 (\u_CORES/u_debug_core_0/conf_id_o [2] ),
            .I3 (\u_CORES/u_debug_core_0/conf_id_o [1] ),
            .I4 (\u_CORES/u_debug_core_0/conf_id_o [3] ));
	// LUT = I0&~I1&~I2&I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N1210_7/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000001000000010000000000000000))
        \CLMA_246_100/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_hub_data_decode/N1210 ),
            .I0 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0] ),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2085 ));
	// LUT = ~I0&~I1&~I2&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N713_3/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000011001100110011))
        \CLMA_246_100/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2421 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [2] ));
	// LUT = ~I1&~I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/N3554/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111110011001100110011001100))
        \CLMA_246_100/FYD/FYC  (
            .Y (\CLMS_222_97/FYD/ntWA [4] ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_sel_int [0] ),
            .I4 (\u_CORES/shift_d ));
	// LUT = (I3&I4)|(I1) ;
	// ../source/sync_vg.v:510

    V_INV \CLMA_246_100/LRSPOLMUX/V_INV  (
            .Z (\CLMA_246_100/ntRSCO ),
            .I (1'b1));
	// ../source/ms7200_ctl.v:501

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_104/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_rden [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMA_246_104/ntY0 ),
            .SR (\CLMA_246_104/ntRSCO ));
	// ../source/ms72xx_ctl.v:636

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[1]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_104/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\u_CORES/u_debug_core_0/conf_id_o [1] ),
            .SR (\CLMA_246_104/ntRSCO ));
	// ../source/ms72xx_ctl.v:439

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[2]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_104/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\u_CORES/u_debug_core_0/conf_id_o [2] ),
            .SR (\CLMA_246_104/ntRSCO ));
	// ../source/ms72xx_ctl.v:439

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[3]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_104/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\u_CORES/u_debug_core_0/conf_id_o [3] ),
            .SR (\CLMA_246_104/ntRSCO ));
	// ../source/ms72xx_ctl.v:439

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMA_246_104/FYA/FY  (
            .Y (\CLMA_246_104/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_hub_data_decode/N216 [0] ),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/N1210 ));
	// LUT = I3&I4 ;
	// ../source/ms72xx_ctl.v:636

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N150_4_4/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000000100010))
        \CLMA_246_104/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_hub_data_decode/_N3220 ),
            .I0 (\u_CORES/u_debug_core_0/conf_id_o [3] ),
            .I1 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_id_o [1] ),
            .I4 (\u_CORES/u_debug_core_0/conf_id_o [2] ));
	// LUT = I0&~I1&~I3&~I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N257/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000001000000))
        \CLMA_246_104/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u_hub_data_decode/N257 ),
            .I0 (\u_CORES/u_debug_core_0/conf_id_o [2] ),
            .I1 (\u_CORES/u_debug_core_0/conf_id_o [3] ),
            .I2 (\u_CORES/u_debug_core_0/conf_id_o [4] ),
            .I3 (\u_CORES/u_debug_core_0/conf_id_o [1] ),
            .I4 (\u_CORES/u_debug_core_0/conf_id_o [0] ));
	// LUT = ~I0&I1&I2&~I3&~I4 ;
	// ../source/ms72xx_ctl.v:563

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3:0]_0_5/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111111101110111111111))
        \CLMA_246_104/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N3228 ),
            .I0 (\u_CORES/u_debug_core_0/conf_id_o [3] ),
            .I1 (\u_CORES/u_debug_core_0/conf_id_o [0] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_id_o [4] ),
            .I4 (\u_CORES/u_debug_core_0/conf_id_o [2] ));
	// LUT = (I4)|(~I3)|(I1)|(~I0) ;

    V_INV \CLMA_246_104/LRSPOLMUX/V_INV  (
            .Z (\CLMA_246_104/ntRSCO ),
            .I (1'b1));
	// ../source/ms72xx_ctl.v:439

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[3]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_108/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_id_o [3] ),
            .CE (\u_CORES/conf_sel [0] ),
            .CK (ntclkbufg_4),
            .D (\u_CORES/id_o [3] ),
            .SR (\CLMA_246_108/ntRSCO ));
	// ../source/ms72xx_ctl.v:311

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N501/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111010101011111111111111111))
        \CLMA_246_108/FYA/FY  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/N501 ),
            .I0 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_rst ),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/N110 ));
	// LUT = (~I4)|(I3)|(~I0) ;
	// ../source/ms7200_ctl.v:304

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_2/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMA_246_108/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/conf_sel_int [20] ),
            .I0 (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2404 ),
            .I1 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I2 (\u_CORES/u_debug_core_0/conf_id_o [1] ),
            .I3 (\u_CORES/u_debug_core_0/conf_id_o [4] ),
            .I4 (\u_CORES/u_debug_core_0/conf_id_o [0] ));
	// LUT = I0&I1&I2&I3&I4 ;
	// ../source/ms72xx_ctl.v:571

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N357_7/gateop_perm/FYC/FY */ #(
            .INIT(32'b00010000000000000000000000000000))
        \CLMA_246_108/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3244 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [6] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [7] ));
	// LUT = ~I0&~I1&I2&I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N150_9/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000000111111110000000000000000))
        \CLMA_246_108/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2404 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_id_o [3] ),
            .I4 (\u_CORES/u_debug_core_0/conf_id_o [2] ));
	// LUT = ~I3&I4 ;

    V_INV \CLMA_246_108/LRSPOLMUX/V_INV  (
            .Z (\CLMA_246_108/ntRSCO ),
            .I (1'b1));
	// ../source/ms72xx_ctl.v:311

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_246_112/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMA_246_112/ntY0 ),
            .SR (\CLMA_246_112/ntRSCO ));
	// ../source/ms7200_ctl.v:304

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_246_112/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMA_246_112/ntY1 ),
            .SR (\CLMA_246_112/ntRSCO ));
	// ../source/ms7200_ctl.v:304

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_112/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d2 ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1 ),
            .SR (\CLMA_246_112/ntRSCO ));
	// ../source/ms7200_ctl.v:501

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[7]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11101110111111111111111111111111))
        \CLMA_246_112/FYA/FY  (
            .Y (\CLMA_246_112/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [7] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/N110 ));
	// LUT = (~I4)|(~I3)|(I1)|(I0) ;
	// ../source/ms7200_ctl.v:304

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[2]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111111111111100111111))
        \CLMA_246_112/FYB/FYC  (
            .Y (\CLMA_246_112/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_hub_data_decode/N110 ),
            .I2 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I3 (\u_CORES/u_debug_core_0/conf_rst ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [2] ));
	// LUT = (I4)|(I3)|(~I2)|(~I1) ;
	// ../source/ms7200_ctl.v:304

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_3/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000100000000000000000000000000))
        \CLMA_246_112/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/conf_sel_int [21] ),
            .I0 (\u_CORES/u_debug_core_0/conf_id_o [1] ),
            .I1 (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2403 ),
            .I2 (\u_CORES/u_debug_core_0/conf_id_o [0] ),
            .I3 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I4 (\u_CORES/u_debug_core_0/conf_id_o [4] ));
	// LUT = ~I0&I1&~I2&I3&I4 ;
	// ../source/ms72xx_ctl.v:571

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N150_8/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_246_112/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2403 ),
            .I0 (\u_CORES/u_debug_core_0/conf_id_o [3] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_id_o [2] ));
	// LUT = I0&~I4 ;

    V_INV \CLMA_246_112/LRSPOLMUX/V_INV  (
            .Z (\CLMA_246_112/ntRSCO ),
            .I (1'b1));
	// ../source/ms7200_ctl.v:501

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_116/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/start ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMA_246_116/ntY0 ),
            .SR (\CLMA_246_116/ntRSCO ));
	// ../source/ms72xx_ctl.v:413

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_116/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1 ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMA_246_116/ntY1 ),
            .SR (\CLMA_246_116/ntRSCO ));
	// ../source/ms7200_ctl.v:501

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_246_116/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMA_246_116/ntY2 ),
            .SR (\CLMA_246_116/ntRSCO ));
	// ../source/ms7200_ctl.v:304

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_116/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_rden [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMA_246_116/ntY3 ),
            .SR (\CLMA_246_116/ntRSCO ));
	// ../source/ms72xx_ctl.v:636

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/newstop.start/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11011111000010001111111100000000))
        \CLMA_246_116/FYA/FY  (
            .Y (\CLMA_246_116/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_id_o [4] ),
            .I1 (\u_CORES/u_debug_core_0/conf_id_o [0] ),
            .I2 (\u_CORES/u_debug_core_0/conf_id_o [1] ),
            .I3 (\u_CORES/u_debug_core_0/start ),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2404 ));
	// LUT = (I3&~I4)|(I0&I1&~I2&I4)|(~I2&I3)|(I1&I3)|(~I0&I3) ;
	// ../source/ms72xx_ctl.v:413

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_d1/opit_0_inv_MUX4TO1Q/FYB/V_FYC */ #(
            .INIT(32'b11111110000000001010101000000000))
        \CLMA_246_116/FYB/V_FYC  (
            .Z (\CLMA_246_116/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3046 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3052 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3050 ),
            .I3 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/N255 ),
            .ID (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N95 ));
	// ../source/ms7200_ctl.v:501

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[0]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10111011101110111011101110111010))
        \CLMA_246_116/FYC/FY  (
            .Y (\CLMA_246_116/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N501 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I2 (\u_CORES/u_debug_core_0/conf_sel_int [20] ),
            .I3 (\u_CORES/u_debug_core_0/conf_sel_int [21] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2413 ));
	// LUT = (~I1&I4)|(~I1&I3)|(~I1&I2)|(I0) ;
	// ../source/ms7200_ctl.v:304

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[16]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_246_116/FYD/FYC  (
            .Y (\CLMA_246_116/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u_hub_data_decode/N216 [16] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/N1210 ));
	// LUT = I0&I4 ;
	// ../source/ms72xx_ctl.v:636

    V_INV \CLMA_246_116/LRSPOLMUX/V_INV  (
            .Z (\CLMA_246_116/ntRSCO ),
            .I (1'b1));
	// ../source/ms72xx_ctl.v:636

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_120/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_radr [8] ),
            .CE (\CLMA_246_120/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_246_120/ntY1 ),
            .SR (\CLMA_246_120/ntRSCO ));
	// ../source/ms7200_ctl.v:345

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_120/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_radr [6] ),
            .CE (\CLMA_246_120/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_246_120/ntY2 ),
            .SR (\CLMA_246_120/ntRSCO ));
	// ../source/ms7200_ctl.v:345

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_120/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_radr [0] ),
            .CE (\CLMA_246_120/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_246_120/ntY3 ),
            .SR (\CLMA_246_120/ntRSCO ));
	// ../source/ms7200_ctl.v:345

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N67_3/gateop/FYA/V_FY */ #(
            .INIT(32'b00001000000000000000100000000000))
        \CLMA_246_120/FYA/V_FY  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3157 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [7] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2416 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .ID (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [6] ));

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[8]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_246_120/FYB/FYC  (
            .Y (\CLMA_246_120/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2406 ));
	// LUT = I1&~I4 ;
	// ../source/ms7200_ctl.v:345

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[6]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_246_120/FYC/FY  (
            .Y (\CLMA_246_120/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [6] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2406 ));
	// LUT = I0&~I4 ;
	// ../source/ms7200_ctl.v:345

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[0]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000101010101010101))
        \CLMA_246_120/FYD/FYC  (
            .Y (\CLMA_246_120/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/ram_radr [0] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2406 ));
	// LUT = ~I0&~I4 ;
	// ../source/ms7200_ctl.v:345

    V_INV \CLMA_246_120/LRSPOLMUX/V_INV  (
            .Z (\CLMA_246_120/ntRSCO ),
            .I (1'b1));
	// ../source/ms7200_ctl.v:345

    V_BUF \CLMA_246_120/ntCE_vname  (
            .Z (ntR227),
            .I (\CLMA_246_120/ntCE ));
    // defparam \CLMA_246_120/ntCE_vname .orig_name = \CLMA_246_120/ntCE ;
	// ../source/ms7200_ctl.v:345

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_124/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_radr [5] ),
            .CE (ntR227),
            .CK (ntclkbufg_1),
            .D (\CLMA_246_124/ntY1 ),
            .SR (\CLMA_246_124/ntRSCO ));
	// ../source/ms7200_ctl.v:345

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_124/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_radr [7] ),
            .CE (ntR227),
            .CK (ntclkbufg_1),
            .D (\CLMA_246_124/ntY2 ),
            .SR (\CLMA_246_124/ntRSCO ));
	// ../source/ms7200_ctl.v:345

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_358/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000000000000000001))
        \CLMA_246_124/FYA/FY  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2399 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7] ));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[5]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_246_124/FYB/FYC  (
            .Y (\CLMA_246_124/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2406 ));
	// LUT = I1&~I4 ;
	// ../source/ms7200_ctl.v:345

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same_ram.ram_radr[7]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_246_124/FYC/FY  (
            .Y (\CLMA_246_124/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N512 [7] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2406 ));
	// LUT = I0&~I4 ;
	// ../source/ms7200_ctl.v:345

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N65_2_4/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000000000010000000110001000100))
        \CLMA_246_124/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N1948 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3035 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ));
	// LUT = (~I0&I1&~I3&~I4)|(I1&~I2&I3&~I4)|(I0&I1&~I2&~I3&I4) ;

    V_INV \CLMA_246_124/LRSPOLMUX/V_INV  (
            .Z (\CLMA_246_124/ntRSCO ),
            .I (1'b1));
	// ../source/ms7200_ctl.v:345

    V_FFSYN /* wav_display_1/v_data[0]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_128/FF0/FF  (
            .Q (nt_vout_data[0]),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/pos_data [0] ),
            .SR (\CLMS_246_133/ntRS ));
	// ../source/wav_display.v:65

    V_FFSYN /* wav_display_1/v_data[16]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_246_128/FF1/FF  (
            .Q (nt_vout_data[16]),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/pos_data [8] ),
            .SR (\CLMS_246_133/ntRS ));
	// ../source/wav_display.v:65

    V_FFSYN /* wav_display_1/v_data[8]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_128/FF2/FF  (
            .Q (nt_vout_data[8]),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/pos_data [8] ),
            .SR (\CLMS_246_133/ntRS ));
	// ../source/wav_display.v:65

    V_FFSYN /* wav_display_1/v_data[13]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_128/FF3/FF  (
            .Q (nt_vout_data[13]),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/pos_data [13] ),
            .SR (\CLMS_246_133/ntRS ));
	// ../source/wav_display.v:65

    V_LUT5 /* wav_display_1/N151_9/gateop_perm/FYA/FY */ #(
            .INIT(32'b01100000000000000000011000000000))
        \CLMA_246_128/FYA/FY  (
            .Y (\wav_display_1/_N3778 ),
            .I0 (\wav_display_1/q [0] ),
            .I1 (\wav_display_1/pos_y [2] ),
            .I2 (\wav_display_1/N46 [9] ),
            .I3 (\wav_display_1/_N3773 ),
            .I4 (\wav_display_1/q [7] ));
	// LUT = (I0&~I1&~I2&I3&~I4)|(~I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&I4)|(~I0&I1&I2&I3&I4) ;

    V_LUT5 /* wav_display_1/N151_12/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00001000000001000000000000000000))
        \CLMA_246_128/FYB/FYC  (
            .Y (\CLMS_246_133/ntRS ),
            .I0 (\wav_display_1/N46 [6] ),
            .I1 (\wav_display_1/_N3780 ),
            .I2 (\wav_display_1/_N744 ),
            .I3 (\wav_display_1/q [4] ),
            .I4 (\wav_display_1/_N3775 ));
	// LUT = (~I0&I1&~I2&~I3&I4)|(I0&I1&~I2&I3&I4) ;

    V_LUT5 /* wav_display_1/N53_eq3/gateop_perm/FYC/FY */ #(
            .INIT(32'b01010101010101011010101010101010))
        \CLMA_246_128/FYC/FY  (
            .Y (\wav_display_1/_N744 ),
            .I0 (\wav_display_1/q [3] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\wav_display_1/pos_y [5] ));
	// LUT = I4^I0 ;

    V_LUT5 /* wav_display_1/N20_mux9_4/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111111111111011111110))
        \CLMA_246_128/FYD/FYC  (
            .Y (\wav_display_1/_N3766 ),
            .I0 (\wav_display_1/pos_y [8] ),
            .I1 (\wav_display_1/pos_y [7] ),
            .I2 (\wav_display_1/pos_y [6] ),
            .I3 (1'b0),
            .I4 (\wav_display_1/pos_y [9] ));
	// LUT = (I4)|(I2)|(I1)|(I0) ;

    V_FFSYN /* wav_display_1/timing_gen_xy_m0/i_data_d1[13]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_132/FF0/FF  (
            .Q (\wav_display_1/pos_data [13] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/timing_gen_xy_m0/i_data_d0 [13] ),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[40]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_132/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [40] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (grid_data_out[0]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][36]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_132/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [36] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [36] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[43]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_132/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [43] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [43] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[43]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_132/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [43] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (grid_data_out[13]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][38]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_136/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [38] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_246_136/ntY0 ),
            .SR (\CLMA_246_136/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][38]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_136/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [38] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_246_136/ntY1 ),
            .SR (\CLMA_246_136/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][38]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_136/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [38] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_246_136/ntY2 ),
            .SR (\CLMA_246_136/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][43]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_136/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [43] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_246_136/ntY3 ),
            .SR (\CLMA_246_136/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][38]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_246_136/FYA/FY  (
            .Y (\CLMA_246_136/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [38] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][38]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_246_136/FYB/FYC  (
            .Y (\CLMA_246_136/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[0] [38] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][38]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_246_136/FYC/FY  (
            .Y (\CLMA_246_136/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [38] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][43]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMA_246_136/FYD/FYC  (
            .Y (\CLMA_246_136/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [43] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_246_136/LRSPOLMUX/V_INV  (
            .Z (\CLMA_246_136/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[47]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_140/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [47] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [47] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[46]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_140/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [46] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [46] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[47]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_140/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [47] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_data[13]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L5Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_144/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [47] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_246_144/ntY1 ),
            .SR (\CLMA_246_144/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/twr_en_ce_mux/gateop_perm/FYA/FY */ #(
            .INIT(32'b11001000110011001100110011001100))
        \CLMA_246_144/FYA/FY  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3546 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [2] ),
            .I1 (\CLMS_246_145/FYD/ntWA [4] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [0] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [1] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [3] ));
	// LUT = (I1&~I4)|(I1&~I3)|(I1&I2)|(I0&I1) ;

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][47]/opit_0_inv_L5Q/FYB/FYC */ #(
            .INIT(32'b10001000100010001000100010001000))
        \CLMA_246_144/FYB/FYC  (
            .Y (\CLMA_246_144/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [47] ),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I0&I1 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMA_246_144/LRSPOLMUX/V_INV  (
            .Z (\CLMA_246_144/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[1]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_148/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [1] ),
            .CE (\CLMA_246_148/ntCE ),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [0] ),
            .SR (\CLMA_246_148/ntRSCO ));
	// ../source/iic_dri.v:327

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[2]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_148/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [2] ),
            .CE (\CLMA_246_148/ntCE ),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [1] ),
            .SR (\CLMA_246_148/ntRSCO ));
	// ../source/iic_dri.v:327

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data[0]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_148/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [0] ),
            .CE (\CLMA_246_148/ntCE ),
            .CK (ntclkbufg_2),
            .D (_N0),
            .SR (\CLMA_246_148/ntRSCO ));
	// ../source/iic_dri.v:327

    V_INV \CLMA_246_148/LRSPOLMUX/V_INV  (
            .Z (\CLMA_246_148/ntRSCO ),
            .I (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_4 ));
	// ../source/iic_dri.v:327

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_3/opit_0_inv_MUX4TO1Q/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_152/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_3 ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_246_152/ntY2 ),
            .SR (ntR34));
	// ../source/iic_dri.v:398

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_fsm[2:0]_10/gateop_perm/FYA/FY */ #(
            .INIT(32'b01111111111111110000000000000000))
        \CLMA_246_152/FYA/FY  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N9 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [1] ),
            .I1 (\CLMS_246_153/FYD/ntWA [4] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [2] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [0] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_2 ));
	// LUT = (~I3&I4)|(~I2&I4)|(~I1&I4)|(~I0&I4) ;
	// ../source/iic_dri.v:398

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N499_inv/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000011001100110011))
        \CLMA_246_152/FYB/FYC  (
            .Y (\CLMS_246_153/ntRS ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_2 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_4 ));
	// LUT = ~I1&~I4 ;

    V_LUT5M /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_3/opit_0_inv_MUX4TO1Q/FYC/V_FY */ #(
            .INIT(32'b10000000000000001010101010101010))
        \CLMA_246_152/FYC/V_FY  (
            .Z (\CLMA_246_152/ntY2 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [2] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_2 ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [0] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [1] ),
            .I4 (\CLMS_246_153/FYD/ntWA [4] ),
            .ID (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_3 ));
	// ../source/iic_dri.v:398

    V_LUT5M /* hdmi_color/ms72xx_ctl/iic_dri_tx/N493_and[0][2]/gateop/FYD/V_FYC */ #(
            .INIT(32'b10101000101000001010100010100000))
        \CLMA_246_152/FYD/V_FYC  (
            .Z (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N1021 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N1009 ),
            .I1 (\CLMS_246_153/FYD/ntWA [4] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_2 ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_1 ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [0] ),
            .ID (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N1012 ));

    V_INV \CLMA_246_152/LRSPOLMUX/V_INV  (
            .Z (ntR34),
            .I (\hdmi_color/ms72xx_ctl/rstn ));
	// ../source/iic_dri.v:398

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[4]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_156/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_in_tx [4] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_246_156/ntY0 ),
            .SR (ntR34));
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[4]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11101110111011101010101010101010))
        \CLMA_246_156/FYA/FY  (
            .Y (\CLMA_246_156/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N589 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [4] ));
	// LUT = (I1&I4)|(I0) ;
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N504/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11101110111011100000000000000000))
        \CLMA_246_156/FYB/FYC  (
            .Y (\CLMS_242_161/FYD/ntWA [4] ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_2 ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_4 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/N519 [5] ));
	// LUT = (I1&I4)|(I0&I4) ;
	// ../source/iic_dri.v:387

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_246_160/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [2] ),
            .CE (\CLMS_242_161/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMA_246_160/ntY3 ),
            .SR (\CLMS_246_161/FYD/ntWA [4] ));
	// ../source/iic_dri.v:380

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_fsm[2:0]_53/gateop_perm/FYA/FY */ #(
            .INIT(32'b10101010101010110000000000000011))
        \CLMA_246_160/FYA/FY  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N2957 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/w_r_2d ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [2] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [3] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3151 ),
            .I4 (_N1));
	// LUT = (I0&I4)|(~I1&~I2&~I3) ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_fsm[2:0]_71/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11110000111100001110000011000000))
        \CLMA_246_160/FYB/FYC  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3114 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [0] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [3] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_3 ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [1] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [2] ));
	// LUT = (I2&I4)|(I0&I2&I3)|(I1&I2) ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N357_2/gateop/FYC/FY */ #(
            .INIT(32'b10001000100010001000100010001000))
        \CLMA_246_160/FYC/FY  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3151 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [1] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I0&I1 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte[2]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00111100001111001111000011110000))
        \CLMA_246_160/FYD/FYC  (
            .Y (\CLMA_246_160/ntY3 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [1] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [2] ),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [0] ));
	// LUT = (I2&~I4)|(I1&~I2&I4)|(~I1&I2) ;
	// ../source/iic_dri.v:380

    V_FFASYN /* u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_88/FF0/FF  (
            .Q (\u_CORES/u_jtag_hub/data_ctrl ),
            .CE (\u_CORES/update_wire ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_88/ntY0 ),
            .SR (\CLMA_250_88/ntRSCO ));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:381

    V_LUT5 /* u_CORES/u_jtag_hub/d_ctrl.data_ctrl/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMA_250_88/FYA/FY  (
            .Y (\CLMA_250_88/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_jtag_hub/data_ctrl ));
	// LUT = ~I4 ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:381

    V_INV \CLMA_250_88/LRSPOLMUX/V_INV  (
            .Z (\CLMA_250_88/ntRSCO ),
            .I (ntR385));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:381

    V_FFSYN /* u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_92/FF0/FF  (
            .Q (\u_CORES/u_jtag_hub/shift_data [5] ),
            .CE (\CLMS_242_93/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_92/ntY0 ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_FFSYN /* u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_92/FF1/FF  (
            .Q (\u_CORES/u_jtag_hub/shift_data [7] ),
            .CE (\CLMS_242_93/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_92/ntY1 ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_FFSYN /* u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_92/FF2/FF  (
            .Q (\u_CORES/u_jtag_hub/shift_data [8] ),
            .CE (\CLMS_242_93/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_92/ntY2 ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_FFSYN /* u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_92/FF3/FF  (
            .Q (\u_CORES/u_jtag_hub/shift_data [6] ),
            .CE (\CLMS_242_93/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_92/ntY3 ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_LUT5 /* u_CORES/u_jtag_hub/shft.shift_data[5]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_250_92/FYA/FY  (
            .Y (\CLMA_250_92/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/shift_wire ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_jtag_hub/shift_data [6] ));
	// LUT = I1&I4 ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_LUT5 /* u_CORES/u_jtag_hub/shft.shift_data[7]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMA_250_92/FYB/FYC  (
            .Y (\CLMA_250_92/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/shift_wire ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_jtag_hub/shift_data [8] ));
	// LUT = I1&I4 ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_LUT5 /* u_CORES/u_jtag_hub/shft.shift_data[8]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11111111111111110101010101010101))
        \CLMA_250_92/FYC/FY  (
            .Y (\CLMA_250_92/ntY2 ),
            .I0 (\u_CORES/shift_wire ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/conf_tdi ));
	// LUT = (I4)|(~I0) ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_LUT5 /* u_CORES/u_jtag_hub/shft.shift_data[6]/opit_0_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111110101010101010101))
        \CLMA_250_92/FYD/FYC  (
            .Y (\CLMA_250_92/ntY3 ),
            .I0 (\u_CORES/shift_wire ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_jtag_hub/shift_data [7] ));
	// LUT = (I4)|(~I0) ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_96/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_reg_rbo [0] ),
            .CE (\CLMA_250_96/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_96/ntY0 ),
            .SR (\CLMA_250_96/ntRSCO ));
	// ../source/ms72xx_ctl.v:622

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_96/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_reg_rbo [3] ),
            .CE (\CLMA_250_96/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_96/ntY1 ),
            .SR (\CLMA_250_96/ntRSCO ));
	// ../source/ms72xx_ctl.v:622

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[4]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_96/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_reg_rbo [4] ),
            .CE (\CLMA_250_96/ntCE ),
            .CK (ntclkbufg_1),
            .D (\u_CORES/u_debug_core_0/u0_trig_unit/N3555 [174] ),
            .SR (\CLMA_250_96/ntRSCO ));
	// ../source/ms72xx_ctl.v:622

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_96/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_reg_rbo [2] ),
            .CE (\CLMA_250_96/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_96/ntY3 ),
            .SR (\CLMA_250_96/ntRSCO ));
	// ../source/ms72xx_ctl.v:622

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_250_96/FYA/FY  (
            .Y (\CLMA_250_96/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_reg_rbo [1] ));
	// LUT = ~I1&I4 ;
	// ../source/ms72xx_ctl.v:622

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[3]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_250_96/FYB/FYC  (
            .Y (\CLMA_250_96/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_reg_rbo [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/ms72xx_ctl.v:622

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N216_18/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000010000000000000))
        \CLMA_250_96/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u_hub_data_decode/N216 [18] ),
            .I0 (\u_CORES/u_debug_core_0/conf_reg_rbo [1] ),
            .I1 (\u_CORES/u_debug_core_0/conf_reg_rbo [2] ),
            .I2 (\u_CORES/u_debug_core_0/conf_reg_rbo [0] ),
            .I3 (\u_CORES/u_debug_core_0/conf_reg_rbo [4] ),
            .I4 (\u_CORES/u_debug_core_0/conf_reg_rbo [3] ));
	// LUT = I0&~I1&I2&I3&~I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_reg_rb[2]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_250_96/FYD/FYC  (
            .Y (\CLMA_250_96/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_reg_rbo [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/ms72xx_ctl.v:622

    V_INV \CLMA_250_96/LRSPOLMUX/V_INV  (
            .Z (\CLMA_250_96/ntRSCO ),
            .I (1'b1));
	// ../source/ms72xx_ctl.v:622

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_97/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_rdata [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_97/ntY0 ),
            .SR (ntR59));
	// ../source/ad9708_sin_wave.v:131

    V_FFASYN /* u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_97/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_rdata [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_97/ntY1 ),
            .SR (ntR59));
	// ../source/ad9708_sin_wave.v:131

    V_LUT5M /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/FYA/V_FY */ #(
            .INIT(32'b10000000000000001000000000000000))
        \CLMA_250_97/FYA/V_FY  (
            .Z (\CLMA_250_97/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N768 ),
            .I1 (\u_CORES/u_debug_core_0/_N2434 ),
            .I2 (\u_CORES/u_debug_core_0/conf_rden [18] ),
            .I3 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1] ),
            .ID (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N775 ));
	// ../source/ad9708_sin_wave.v:131

    V_LUT5M /* u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/getback_n.cfg_rdata/opit_0_inv_MUX4TO1Q/FYB/V_FYC */ #(
            .INIT(32'b10000000000000001000000000000000))
        \CLMA_250_97/FYB/V_FYC  (
            .Z (\CLMA_250_97/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1] ),
            .I1 (\u_CORES/u_debug_core_0/_N2434 ),
            .I2 (\u_CORES/u_debug_core_0/conf_rden [16] ),
            .I3 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I4 (\u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [0] ),
            .ID (\u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/_N777 ));
	// ../source/ad9708_sin_wave.v:131

    V_INV \CLMA_250_97/LRSPOLMUX/V_INV  (
            .Z (ntR59),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/ad9708_sin_wave.v:131

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_100/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0] ),
            .CE (\CLMA_250_101/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_100/ntY0 ),
            .SR (ntR195));
	// ../source/ad9708_sin_wave.v:116

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_100/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3] ),
            .CE (\CLMA_250_101/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_100/ntY3 ),
            .SR (ntR195));
	// ../source/ad9708_sin_wave.v:116

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01000000010000000000000000000000))
        \CLMA_250_100/FYA/FY  (
            .Y (\CLMA_250_100/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0] ),
            .I1 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I2 (\u_CORES/u_debug_core_0/conf_rden [18] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/_N2434 ));
	// LUT = ~I0&I1&I2&I4 ;
	// ../source/ad9708_sin_wave.v:116

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N244_inv/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111011111111111111111111111))
        \CLMA_250_100/FYB/FYC  (
            .Y (\CLMA_250_101/ntCE ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69 ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2] ));
	// LUT = (~I4)|(I3)|(~I2)|(~I1)|(~I0) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69/gateop_perm/FYC/FY */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_250_100/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rden [18] ),
            .I1 (\u_CORES/u_debug_core_0/_N2434 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_sel_o ));
	// LUT = I0&I1&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000000000000010000000))
        \CLMA_250_100/FYD/FYC  (
            .Y (\CLMA_250_100/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/conf_id_o [1] ),
            .I1 (\u_CORES/u_debug_core_0/conf_rden [18] ),
            .I2 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N2973_2 ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N3228 ));
	// LUT = I0&I1&I2&~I3&~I4 ;
	// ../source/ad9708_sin_wave.v:116

    V_INV \CLMA_250_100/LRSPOLMUX/V_INV  (
            .Z (ntR195),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/ad9708_sin_wave.v:116

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_101/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2] ),
            .CE (\CLMA_250_101/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_101/ntY0 ),
            .SR (ntR59));
	// ../source/ad9708_sin_wave.v:116

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_101/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1] ),
            .CE (\CLMA_250_101/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_101/ntY1 ),
            .SR (ntR59));
	// ../source/ad9708_sin_wave.v:116

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[2]/opit_0_inv_L5Q/FYA/FY */ #(
            .INIT(32'b01011010011100000000000000000000))
        \CLMA_250_101/FYA/FY  (
            .Y (\CLMA_250_101/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69 ));
	// LUT = (~I1&I2&~I3&I4)|(I0&~I2&I3&I4)|(~I0&I2&I4) ;
	// ../source/ad9708_sin_wave.v:116

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00001100010000000000110011000000))
        \CLMA_250_101/FYB/FYC  (
            .Y (\CLMA_250_101/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N69 ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2] ));
	// LUT = (I1&I2&~I3&~I4)|(~I0&I1&I2&~I3)|(I1&~I2&I3) ;
	// ../source/ad9708_sin_wave.v:116

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N374/gateop_perm/FYC/FY */ #(
            .INIT(32'b11101110111011101010101010101010))
        \CLMA_250_101/FYC/FY  (
            .Y (\CLMS_254_101/FYD/ntWA [4] ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (\u_CORES/shift_d ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_sel_int [18] ));
	// LUT = (I1&I4)|(I0) ;
	// ../source/ms7210_ctl.v:551

    V_LUT5 /* u_CORES/u_debug_core_0/u_Trigger_Condition/N129/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111110011001100110011001100))
        \CLMA_250_101/FYD/FYC  (
            .Y (\CLMA_250_109/ntCE ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_sel_int [16] ),
            .I4 (\u_CORES/shift_d ));
	// LUT = (I3&I4)|(I1) ;
	// ../source/timing_gen_xy.v:358

    V_BUF \CLMA_250_101/ntRSCO  (
            .Z (ntR58),
            .I (ntR59));
	// ../source/ad9708_sin_wave.v:116

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[174]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_104/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [174] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\u_CORES/u_debug_core_0/u0_trig_unit/N3555 [174] ),
            .SR (ntR195));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[174]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_250_104/FYA/FY  (
            .Y (\u_CORES/u_debug_core_0/u0_trig_unit/N3555 [174] ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_tdi ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N216_16/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000001000000))
        \CLMA_250_104/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_hub_data_decode/N216 [16] ),
            .I0 (\u_CORES/u_debug_core_0/conf_reg_rbo [2] ),
            .I1 (\u_CORES/u_debug_core_0/conf_reg_rbo [0] ),
            .I2 (\u_CORES/u_debug_core_0/conf_reg_rbo [4] ),
            .I3 (\u_CORES/u_debug_core_0/conf_reg_rbo [3] ),
            .I4 (\u_CORES/u_debug_core_0/conf_reg_rbo [1] ));
	// LUT = ~I0&I1&I2&~I3&~I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N216_0/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000000100))
        \CLMA_250_104/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u_hub_data_decode/N216 [0] ),
            .I0 (\u_CORES/u_debug_core_0/conf_reg_rbo [3] ),
            .I1 (\u_CORES/u_debug_core_0/conf_reg_rbo [0] ),
            .I2 (\u_CORES/u_debug_core_0/conf_reg_rbo [1] ),
            .I3 (\u_CORES/u_debug_core_0/conf_reg_rbo [4] ),
            .I4 (\u_CORES/u_debug_core_0/conf_reg_rbo [2] ));
	// LUT = ~I0&I1&~I2&~I3&~I4 ;

    V_BUF \CLMA_250_104/ntRSCO  (
            .Z (ntR194),
            .I (ntR195));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_105/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6] ),
            .CE (\CLMS_254_101/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_105/ntY0 ),
            .SR (ntR58));
	// ../source/ms7210_ctl.v:551

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_105/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7] ),
            .CE (\CLMS_254_101/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_105/ntY1 ),
            .SR (ntR58));
	// ../source/ms7210_ctl.v:551

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_105/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [8] ),
            .CE (\CLMS_254_101/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_105/ntY2 ),
            .SR (ntR58));
	// ../source/ms7210_ctl.v:551

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[6]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00001111000011110000000000000000))
        \CLMA_250_105/FYA/FY  (
            .Y (\CLMA_250_105/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/conf_rst ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7] ));
	// LUT = ~I2&I4 ;
	// ../source/ms7210_ctl.v:551

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[7]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_250_105/FYB/FYC  (
            .Y (\CLMA_250_105/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/ms7210_ctl.v:551

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[8]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_250_105/FYC/FY  (
            .Y (\CLMA_250_105/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/ms7210_ctl.v:551

    V_BUF \CLMA_250_105/ntRSCO  (
            .Z (ntR57),
            .I (ntR58));
	// ../source/ms7210_ctl.v:551

    V_FFASYN /* u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_108/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [1] ),
            .CE (\CLMA_250_108/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_108/ntY0 ),
            .SR (ntR194));
	// ../source/ad9708_sin_wave.v:116

    V_FFASYN /* u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_108/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [0] ),
            .CE (\CLMA_250_108/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_108/ntY1 ),
            .SR (ntR194));
	// ../source/ad9708_sin_wave.v:116

    V_LUT5 /* u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[1]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01001000000000000000000000000000))
        \CLMA_250_108/FYA/FY  (
            .Y (\CLMA_250_108/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [1] ),
            .I1 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I2 (\u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [0] ),
            .I3 (\u_CORES/u_debug_core_0/conf_rden [16] ),
            .I4 (\u_CORES/u_debug_core_0/_N2434 ));
	// LUT = (I0&I1&~I2&I3&I4)|(~I0&I1&I2&I3&I4) ;
	// ../source/ad9708_sin_wave.v:116

    V_LUT5 /* u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000110000000000000000000000))
        \CLMA_250_108/FYB/FYC  (
            .Y (\CLMA_250_108/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I2 (\u_CORES/u_debug_core_0/conf_rden [16] ),
            .I3 (\u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [0] ),
            .I4 (\u_CORES/u_debug_core_0/_N2434 ));
	// LUT = I1&I2&~I3&I4 ;
	// ../source/ad9708_sin_wave.v:116

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N131_8/gateop/FYC/V_FY */ #(
            .INIT(32'b00000000101000001010000011001100))
        \CLMA_250_108/FYC/V_FY  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N159 ),
            .I0 (\u_CORES/u_debug_core_0/operation_ind ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N157 ),
            .I2 (\u_CORES/u_debug_core_0/conf_reg_rbo [4] ),
            .I3 (\u_CORES/u_debug_core_0/conf_reg_rbo [1] ),
            .I4 (\u_CORES/u_debug_core_0/conf_reg_rbo [2] ),
            .ID (\u_CORES/u_debug_core_0/conf_rdata [18] ));

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N131_6/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11011101110111011000100010001000))
        \CLMA_250_108/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N157 ),
            .I0 (\u_CORES/u_debug_core_0/conf_reg_rbo [4] ),
            .I1 (\u_CORES/u_debug_core_0/conf_rdata [16] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rdata [0] ));
	// LUT = (~I0&I4)|(I0&I1) ;

    V_FFASYN /* u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_109/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [0] ),
            .CE (\CLMA_250_109/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_109/ntY0 ),
            .SR (ntR57));
	// ../source/timing_gen_xy.v:358

    V_FFASYN /* u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[2]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_109/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2] ),
            .CE (\CLMA_250_109/ntCE ),
            .CK (ntclkbufg_1),
            .D (\u_CORES/u_debug_core_0/u0_trig_unit/N3555 [174] ),
            .SR (ntR57));
	// ../source/timing_gen_xy.v:358

    V_FFASYN /* u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_109/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1] ),
            .CE (\CLMA_250_109/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMA_250_109/ntY2 ),
            .SR (ntR57));
	// ../source/timing_gen_xy.v:358

    V_LUT5 /* u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000111111110000000000000000))
        \CLMA_250_109/FYA/FY  (
            .Y (\CLMA_250_109/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_rst ),
            .I4 (\u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1] ));
	// LUT = ~I3&I4 ;
	// ../source/timing_gen_xy.v:358

    V_LUT5 /* u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N164_inv/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111011111111111111111111111))
        \CLMA_250_109/FYB/FYC  (
            .Y (\CLMA_250_108/ntCE ),
            .I0 (\u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [1] ),
            .I1 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I2 (\u_CORES/u_debug_core_0/conf_rden [16] ),
            .I3 (\u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [0] ),
            .I4 (\u_CORES/u_debug_core_0/_N2434 ));
	// LUT = (~I4)|(I3)|(~I2)|(~I1)|(~I0) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMA_250_109/FYC/FY  (
            .Y (\CLMA_250_109/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2] ));
	// LUT = ~I0&I4 ;
	// ../source/timing_gen_xy.v:358

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N370/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111100001111111111001100))
        \CLMA_250_109/FYD/FYC  (
            .Y (\CLMA_262_124/ntCE ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1 ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1 ),
            .I3 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa ));
	// LUT = (I1&~I4)|(I2&I4)|(I3) ;
	// ../source/ms7210_ctl.v:1073

    V_BUF \CLMA_250_109/ntRSCO  (
            .Z (ntR56),
            .I (ntR57));
	// ../source/timing_gen_xy.v:358

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[3]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_250_112/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [3] ),
            .CE (\CLMS_246_121/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_112/ntY0 ),
            .SR (\CLMA_250_112/ntRSCO ));
	// ../source/ms7200_ctl.v:387

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_250_112/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [4] ),
            .CE (\CLMS_246_121/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_112/ntY1 ),
            .SR (\CLMA_250_112/ntRSCO ));
	// ../source/ms7200_ctl.v:387

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_250_112/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [2] ),
            .CE (\CLMS_246_121/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_112/ntY2 ),
            .SR (\CLMA_250_112/ntRSCO ));
	// ../source/ms7200_ctl.v:387

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[5]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_250_112/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [5] ),
            .CE (\CLMS_246_121/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_112/ntY3 ),
            .SR (\CLMA_250_112/ntRSCO ));
	// ../source/ms7200_ctl.v:387

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[3]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11101110111011101110111011101110))
        \CLMA_250_112/FYA/FY  (
            .Y (\CLMA_250_112/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2 ),
            .I1 (\u_CORES/u_debug_core_0/status [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (I1)|(I0) ;
	// ../source/ms7200_ctl.v:387

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[4]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111111010101010101010))
        \CLMA_250_112/FYB/FYC  (
            .Y (\CLMA_250_112/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/status [4] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2 ));
	// LUT = (I4)|(I0) ;
	// ../source/ms7200_ctl.v:387

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[2]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11111111110011001111111111001100))
        \CLMA_250_112/FYC/FY  (
            .Y (\CLMA_250_112/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/status [2] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2 ),
            .I4 (1'b0));
	// LUT = (I3)|(I1) ;
	// ../source/ms7200_ctl.v:387

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[5]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111010111110101111101011111010))
        \CLMA_250_112/FYD/FYC  (
            .Y (\CLMA_250_112/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/status [5] ),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2 ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (I2)|(I0) ;
	// ../source/ms7200_ctl.v:387

    V_INV \CLMA_250_112/LRSPOLMUX/V_INV  (
            .Z (\CLMA_250_112/ntRSCO ),
            .I (1'b1));
	// ../source/ms7200_ctl.v:387

    V_BUF \CLMA_250_112/ntCE  (
            .Z (ntR224),
            .I (\CLMS_246_121/FYD/ntWA [4] ));
	// ../source/ms7200_ctl.v:387

    V_FFASYN /* u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_113/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_wadr [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_113/ntY0 ),
            .SR (ntR56));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/status[3]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_113/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/status [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_113/ntY1 ),
            .SR (ntR56));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/status[9]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_113/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/status [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_113/ntY2 ),
            .SR (ntR56));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_113/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_113/ntY3 ),
            .SR (ntR56));
	// ../source/ms7210_ctl.v:874

    V_LUT5 /* u_CORES/u_debug_core_0/ram_wadr[3]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10111011111111111000100000000000))
        \CLMA_250_113/FYA/FY  (
            .Y (\CLMA_250_113/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [3] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [3] ));
	// LUT = (~I3&I4)|(~I1&I4)|(I0&I1&I3) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/status[3]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11101110101010100010001010101010))
        \CLMA_250_113/FYB/FYC  (
            .Y (\CLMA_250_113/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [3] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [3] ));
	// LUT = (I1&I3&I4)|(I0&~I3)|(I0&~I1) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/status[9]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01000100010001001100110011001100))
        \CLMA_250_113/FYC/FY  (
            .Y (\CLMA_250_113/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ));
	// LUT = (I1&~I4)|(~I0&I1) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/stor_en_nsa_d1/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMA_250_113/FYD/FYC  (
            .Y (\CLMA_250_113/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/rst_trig [1] ));
	// LUT = ~I4 ;
	// ../source/ms7210_ctl.v:874

    V_BUF \CLMA_250_113/ntRSCO  (
            .Z (ntR55),
            .I (ntR56));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_250_116/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [0] ),
            .CE (ntR224),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_116/ntY0 ),
            .SR (\CLMA_250_116/ntRSCO ));
	// ../source/ms7200_ctl.v:387

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[1]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_250_116/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [1] ),
            .CE (ntR224),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_116/ntY1 ),
            .SR (\CLMA_250_116/ntRSCO ));
	// ../source/ms7200_ctl.v:387

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111111111111100110011001100))
        \CLMA_250_116/FYA/FY  (
            .Y (\CLMA_250_116/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/status [0] ));
	// LUT = (I4)|(I1) ;
	// ../source/ms7200_ctl.v:387

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[1]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111111010101010101010))
        \CLMA_250_116/FYB/FYC  (
            .Y (\CLMA_250_116/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/status [1] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2 ));
	// LUT = (I4)|(I0) ;
	// ../source/ms7200_ctl.v:387

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N498/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111111111111100110011001100))
        \CLMA_250_116/FYC/FY  (
            .Y (\CLMS_246_121/FYD/ntWA [4] ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2 ));
	// LUT = (I4)|(I1) ;
	// ../source/ms7200_ctl.v:387

    V_INV \CLMA_250_116/LRSPOLMUX/V_INV  (
            .Z (\CLMA_250_116/ntRSCO ),
            .I (1'b1));
	// ../source/ms7200_ctl.v:387

    V_FFASYN /* u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_117/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_wadr [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_117/ntY0 ),
            .SR (ntR55));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_117/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_wadr [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_117/ntY1 ),
            .SR (ntR55));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_117/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_wadr [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_117/ntY2 ),
            .SR (ntR55));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_117/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_wadr [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_117/ntY3 ),
            .SR (ntR55));
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/ram_wadr[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b10101111111111111010000000000000))
        \CLMA_250_117/FYA/FY  (
            .Y (\CLMA_250_117/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0] ),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [0] ));
	// LUT = (~I3&I4)|(~I2&I4)|(I0&I2&I3) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/ram_wadr[1]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11100010101010101110001010101010))
        \CLMA_250_117/FYB/FYC  (
            .Y (\CLMA_250_117/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [1] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I4 (1'b0));
	// LUT = (I0&~I3)|(I1&I2&I3)|(I0&~I1) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/ram_wadr[2]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11101010111010100010101000101010))
        \CLMA_250_117/FYC/FY  (
            .Y (\CLMA_250_117/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [2] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2] ));
	// LUT = (I1&I2&I4)|(I0&~I2)|(I0&~I1) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/ram_wadr[4]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111000111110000111000001110000))
        \CLMA_250_117/FYD/FYC  (
            .Y (\CLMA_250_117/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [4] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [4] ));
	// LUT = (I0&I1&I4)|(~I1&I2)|(~I0&I2) ;
	// ../source/iic_dri.v:5929

    V_BUF \CLMA_250_117/ntRSCO  (
            .Z (ntR54),
            .I (ntR55));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_120/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [1] ),
            .CE (\CLMA_250_120/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_120/ntY0 ),
            .SR (ntR196));
	// ../source/ms7210_ctl.v:1058

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_120/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [2] ),
            .CE (\CLMA_250_120/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_120/ntY1 ),
            .SR (ntR196));
	// ../source/ms7210_ctl.v:1058

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_120/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [3] ),
            .CE (\CLMA_250_120/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_120/ntY2 ),
            .SR (ntR196));
	// ../source/ms7210_ctl.v:1058

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_120/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [4] ),
            .CE (\CLMA_250_120/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_120/ntY3 ),
            .SR (ntR196));
	// ../source/ms7210_ctl.v:1058

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b00000110000001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_120/FYA/V_FY  (
            .COUT (\CLMA_250_120/ntCYA ),
            .S (\CLMA_250_120/ntY0 ),
            .CIN (1'b0),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [1] ),
            .I2 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = (I0&~I1&~I2)|(~I0&I1&~I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1058

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[2]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b00000111000010001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_120/FYB/V_FY  (
            .COUT (\CLMA_250_120/ntCYB ),
            .S (\CLMA_250_120/ntY1 ),
            .CIN (\CLMA_250_120/ntCYA ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [1] ),
            .I2 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [2] ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I0&I1&~I2&~I3)|(~I1&~I2&I3)|(~I0&~I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1058

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_120/FYC/V_FY  (
            .COUT (\CLMA_250_120/ntCYC ),
            .S (\CLMA_250_120/ntY2 ),
            .CIN (\CLMA_250_120/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [3] ),
            .I2 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1058

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[4]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_120/FYD/V_FY  (
            .COUT (\u_CORES/u_debug_core_0/u_Storage_Condition/_N78 ),
            .S (\CLMA_250_120/ntY3 ),
            .CIN (\CLMA_250_120/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [4] ),
            .I2 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1058

    V_INV \CLMA_250_120/LRSPOLMUX/V_INV  (
            .Z (ntR196),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/ms7210_ctl.v:1058

    V_BUF \CLMA_250_120/ntCE_vname  (
            .Z (ntR223),
            .I (\CLMA_250_120/ntCE ));
    // defparam \CLMA_250_120/ntCE_vname .orig_name = \CLMA_250_120/ntCE ;
	// ../source/ms7210_ctl.v:1058

    V_FFASYN /* u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_121/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_wadr [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_121/ntY0 ),
            .SR (ntR54));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_121/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_wadr [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_121/ntY1 ),
            .SR (ntR54));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_121/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_wadr [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_121/ntY2 ),
            .SR (ntR54));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_121/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_wadr [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_121/ntY3 ),
            .SR (ntR54));
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/ram_wadr[5]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11101110101010100010001010101010))
        \CLMA_250_121/FYA/FY  (
            .Y (\CLMA_250_121/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [5] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5] ));
	// LUT = (I1&I3&I4)|(I0&~I3)|(I0&~I1) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/ram_wadr[7]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11101110101010100010001010101010))
        \CLMA_250_121/FYB/FYC  (
            .Y (\CLMA_250_121/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [7] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7] ));
	// LUT = (I1&I3&I4)|(I0&~I3)|(I0&~I1) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/ram_wadr[8]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b10111011111111111000100000000000))
        \CLMA_250_121/FYC/FY  (
            .Y (\CLMA_250_121/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [8] ));
	// LUT = (~I3&I4)|(~I1&I4)|(I0&I1&I3) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/ram_wadr[6]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111111100010000111011100000000))
        \CLMA_250_121/FYD/FYC  (
            .Y (\CLMA_250_121/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [6] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6] ));
	// LUT = (I0&I1&I4)|(~I1&I3)|(~I0&I3) ;
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_124/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [5] ),
            .CE (ntR223),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_124/ntY0 ),
            .SR (ntR196));
	// ../source/ms7210_ctl.v:1058

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_124/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [6] ),
            .CE (ntR223),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_124/ntY1 ),
            .SR (ntR196));
	// ../source/ms7210_ctl.v:1058

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_124/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [7] ),
            .CE (ntR223),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_124/ntY2 ),
            .SR (ntR196));
	// ../source/ms7210_ctl.v:1058

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_124/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [8] ),
            .CE (ntR223),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_124/ntY3 ),
            .SR (ntR196));
	// ../source/ms7210_ctl.v:1058

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_124/FYA/V_FY  (
            .COUT (\CLMA_250_124/ntCYA ),
            .S (\CLMA_250_124/ntY0 ),
            .CIN (\u_CORES/u_debug_core_0/u_Storage_Condition/_N78 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [5] ),
            .I2 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1058

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[6]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_124/FYB/V_FY  (
            .COUT (\CLMA_250_124/ntCYB ),
            .S (\CLMA_250_124/ntY1 ),
            .CIN (\CLMA_250_124/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [6] ),
            .I2 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1058

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_124/FYC/V_FY  (
            .COUT (\CLMA_250_124/ntCYC ),
            .S (\CLMA_250_124/ntY2 ),
            .CIN (\CLMA_250_124/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [7] ),
            .I2 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1058

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[8]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b00000110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_124/FYD/V_FY  (
            .COUT (),
            .S (\CLMA_250_124/ntY3 ),
            .CIN (\CLMA_250_124/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [8] ),
            .I2 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1058

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/y_cnt[1]/opit_0_inv_A2Q1/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_125/FF1/FF  (
            .Q (\wav_display_1/pos_y [1] ),
            .CE (\CLMA_250_125/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_125/ntY1 ),
            .SR (ntR53));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/y_cnt[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_125/FF2/FF  (
            .Q (\wav_display_1/pos_y [2] ),
            .CE (\CLMA_250_125/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_125/ntY2 ),
            .SR (ntR53));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/y_cnt[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_125/FF3/FF  (
            .Q (\wav_display_1/pos_y [3] ),
            .CE (\CLMA_250_125/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_125/ntY3 ),
            .SR (ntR53));
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/y_cnt[1]/opit_0_inv_A2Q1/FYA/V_FY */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_125/FYA/V_FY  (
            .COUT (\CLMA_250_125/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/y_cnt[1]/opit_0_inv_A2Q1/FYB/V_FY */ #(
            .INIT(32'b01100110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_125/FYB/V_FY  (
            .COUT (\CLMA_250_125/ntCYB ),
            .S (\CLMA_250_125/ntY1 ),
            .CIN (\CLMA_250_125/ntCYA ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [1] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/vs_d0 ),
            .I3 (nt_vout_vs),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I3)|(~CIN&I1&I3)|(CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/y_cnt[3]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_125/FYC/V_FY  (
            .COUT (\CLMA_250_125/ntCYC ),
            .S (\CLMA_250_125/ntY2 ),
            .CIN (\CLMA_250_125/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [2] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/vs_d0 ),
            .I3 (nt_vout_vs),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I3)|(~CIN&I1&I3)|(CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/y_cnt[3]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_125/FYD/V_FY  (
            .COUT (\wav_display_1/timing_gen_xy_m0/_N869 ),
            .S (\CLMA_250_125/ntY3 ),
            .CIN (\CLMA_250_125/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [3] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/vs_d0 ),
            .I3 (nt_vout_vs),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I3)|(~CIN&I1&I3)|(CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_INV \CLMA_250_125/LRSPOLMUX/V_INV  (
            .Z (ntR53),
            .I (nt_rst_n));
	// ../source/timing_gen_xy.v:53

    V_BUF \CLMA_250_125/ntCE_vname  (
            .Z (ntR238),
            .I (\CLMA_250_125/ntCE ));
    // defparam \CLMA_250_125/ntCE_vname .orig_name = \CLMA_250_125/ntCE ;
	// ../source/timing_gen_xy.v:53

    V_LUT5 /* wav_display_1/N17_mux10_7/gateop_perm/FYA/FY */ #(
            .INIT(32'b00001111000111110000000000000000))
        \CLMA_250_128/FYA/FY  (
            .Y (\wav_display_1/_N3754 ),
            .I0 (\wav_display_1/pos_y [0] ),
            .I1 (\wav_display_1/pos_y [1] ),
            .I2 (\wav_display_1/pos_y [3] ),
            .I3 (\wav_display_1/pos_y [2] ),
            .I4 (\wav_display_1/_N3752 ));
	// LUT = (~I0&~I1&~I3&I4)|(~I2&I4) ;

    V_LUT5 /* wav_display_1/N17_mux10_5/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000001000100010001))
        \CLMA_250_128/FYB/FYC  (
            .Y (\wav_display_1/_N3752 ),
            .I0 (\wav_display_1/pos_y [4] ),
            .I1 (\wav_display_1/pos_y [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\wav_display_1/pos_y [5] ));
	// LUT = ~I0&~I1&~I4 ;

    V_LUT5 /* wav_display_1/N151_6/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000101000010100101000010100000))
        \CLMA_250_128/FYC/FY  (
            .Y (\wav_display_1/_N3775 ),
            .I0 (\wav_display_1/q [1] ),
            .I1 (1'b0),
            .I2 (\wav_display_1/pos_y [4] ),
            .I3 (\wav_display_1/pos_y [3] ),
            .I4 (\wav_display_1/q [2] ));
	// LUT = (I0&I2&~I3&~I4)|(~I0&I2&I3&~I4)|(I0&~I2&~I3&I4)|(~I0&~I2&I3&I4) ;

    V_LUT5 /* wav_display_1/N20_mux9_5/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11101110101010101110101010101010))
        \CLMA_250_128/FYD/FYC  (
            .Y (\wav_display_1/_N690 ),
            .I0 (\wav_display_1/_N3766 ),
            .I1 (\wav_display_1/pos_y [5] ),
            .I2 (\wav_display_1/pos_y [3] ),
            .I3 (\wav_display_1/pos_y [4] ),
            .I4 (\wav_display_1/pos_y [2] ));
	// LUT = (I1&I3&I4)|(I1&I2&I3)|(I0) ;

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/y_cnt[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_129/FF0/FF  (
            .Q (\wav_display_1/pos_y [4] ),
            .CE (ntR238),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_129/ntY0 ),
            .SR (ntR53));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/y_cnt[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_129/FF1/FF  (
            .Q (\wav_display_1/pos_y [5] ),
            .CE (ntR238),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_129/ntY1 ),
            .SR (ntR53));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/y_cnt[7]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_129/FF2/FF  (
            .Q (\wav_display_1/pos_y [6] ),
            .CE (ntR238),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_129/ntY2 ),
            .SR (ntR53));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/y_cnt[7]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_129/FF3/FF  (
            .Q (\wav_display_1/pos_y [7] ),
            .CE (ntR238),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_129/ntY3 ),
            .SR (ntR53));
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/y_cnt[5]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_129/FYA/V_FY  (
            .COUT (\CLMA_250_129/ntCYA ),
            .S (\CLMA_250_129/ntY0 ),
            .CIN (\wav_display_1/timing_gen_xy_m0/_N869 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [4] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/vs_d0 ),
            .I3 (nt_vout_vs),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I3)|(~CIN&I1&I3)|(CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/y_cnt[5]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_129/FYB/V_FY  (
            .COUT (\CLMA_250_129/ntCYB ),
            .S (\CLMA_250_129/ntY1 ),
            .CIN (\CLMA_250_129/ntCYA ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [5] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/vs_d0 ),
            .I3 (nt_vout_vs),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I3)|(~CIN&I1&I3)|(CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/y_cnt[7]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_129/FYC/V_FY  (
            .COUT (\CLMA_250_129/ntCYC ),
            .S (\CLMA_250_129/ntY2 ),
            .CIN (\CLMA_250_129/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [6] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/vs_d0 ),
            .I3 (nt_vout_vs),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I3)|(~CIN&I1&I3)|(CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/y_cnt[7]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_129/FYD/V_FY  (
            .COUT (\wav_display_1/timing_gen_xy_m0/_N873 ),
            .S (\CLMA_250_129/ntY3 ),
            .CIN (\CLMA_250_129/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [7] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/vs_d0 ),
            .I3 (nt_vout_vs),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I3)|(~CIN&I1&I3)|(CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_BUF \CLMA_250_129/ntCECO  (
            .Z (ntR237),
            .I (ntR238));
	// ../source/timing_gen_xy.v:53

    V_BUF \CLMA_250_129/ntRSCO  (
            .Z (ntR52),
            .I (ntR53));
	// ../source/timing_gen_xy.v:53

    V_LUT5M /* wav_display_1/N30_2/gateop/FYA/V_FY */ #(
            .INIT(32'b00000000010101010000000010111111))
        \CLMA_250_132/FYA/V_FY  (
            .Z (\wav_display_1/_N3768 ),
            .I0 (\wav_display_1/_N690 ),
            .I1 (\wav_display_1/_N3754 ),
            .I2 (\wav_display_1/_N3750 ),
            .I3 (\wav_display_1/pos_y [11] ),
            .I4 (\wav_display_1/pos_y [10] ),
            .ID (\wav_display_1/pos_y [9] ));

    V_LUT5 /* wav_display_1/timing_gen_xy_m0/N26/gateop_perm/FYB/FYC */ #(
            .INIT(32'b01010101110111010000000011001100))
        \CLMA_250_132/FYB/FYC  (
            .Y (\CLMA_250_125/ntCE ),
            .I0 (nt_vout_vs),
            .I1 (nt_vout_de),
            .I2 (1'b0),
            .I3 (\wav_display_1/timing_gen_xy_m0/de_d0 ),
            .I4 (\wav_display_1/timing_gen_xy_m0/vs_d0 ));
	// LUT = (~I0&I4)|(I1&~I3) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5 /* wav_display_1/N17_mux10_3/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000111100001111))
        \CLMA_250_132/FYC/FY  (
            .Y (\wav_display_1/_N3750 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\wav_display_1/pos_y [8] ),
            .I3 (1'b0),
            .I4 (\wav_display_1/pos_y [7] ));
	// LUT = ~I2&~I4 ;

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/y_cnt[9]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_133/FF0/FF  (
            .Q (\wav_display_1/pos_y [8] ),
            .CE (ntR237),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_133/ntY0 ),
            .SR (ntR52));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/y_cnt[9]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_133/FF1/FF  (
            .Q (\wav_display_1/pos_y [9] ),
            .CE (ntR237),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_133/ntY1 ),
            .SR (ntR52));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_133/FF2/FF  (
            .Q (\wav_display_1/pos_y [10] ),
            .CE (ntR237),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_133/ntY2 ),
            .SR (ntR52));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_133/FF3/FF  (
            .Q (\wav_display_1/pos_y [11] ),
            .CE (ntR237),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_133/ntY3 ),
            .SR (ntR52));
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/y_cnt[9]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_133/FYA/V_FY  (
            .COUT (\CLMA_250_133/ntCYA ),
            .S (\CLMA_250_133/ntY0 ),
            .CIN (\wav_display_1/timing_gen_xy_m0/_N873 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [8] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/vs_d0 ),
            .I3 (nt_vout_vs),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I3)|(~CIN&I1&I3)|(CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/y_cnt[9]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_133/FYB/V_FY  (
            .COUT (\CLMA_250_133/ntCYB ),
            .S (\CLMA_250_133/ntY1 ),
            .CIN (\CLMA_250_133/ntCYA ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [9] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/vs_d0 ),
            .I3 (nt_vout_vs),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I3)|(~CIN&I1&I3)|(CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_133/FYC/V_FY  (
            .COUT (\CLMA_250_133/ntCYC ),
            .S (\CLMA_250_133/ntY2 ),
            .CIN (\CLMA_250_133/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [10] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/vs_d0 ),
            .I3 (nt_vout_vs),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I3)|(~CIN&I1&I3)|(CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110000001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_250_133/FYD/V_FY  (
            .COUT (),
            .S (\CLMA_250_133/ntY3 ),
            .CIN (\CLMA_250_133/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [11] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/vs_d0 ),
            .I3 (nt_vout_vs),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I3)|(~CIN&I1&I3)|(CIN&~I1&~I2)|(~CIN&I1&~I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N80_0/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111111111111100110011001100))
        \CLMA_250_148/FYA/FY  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/N80 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_4 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_3 ));
	// LUT = (I4)|(I1) ;
	// ../source/iic_dri.v:398

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/sda_out/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_250_149/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/sda_tx_out ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_250_149/ntY0 ),
            .SR (1'b0));
	// ../source/iic_dri.v:276

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/sda_out/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111110011010000000011001000))
        \CLMA_250_149/FYA/FY  (
            .Y (\CLMA_250_149/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N4 ),
            .I1 (\hdmi_color/ms72xx_ctl/sda_tx_out ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_6 ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/start_h ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/N493 ));
	// LUT = (I3&I4)|(~I0&~I2&I4)|(I1&I2&~I3)|(I0&I1&~I3) ;
	// ../source/iic_dri.v:276

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_1/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_152/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_1 ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_250_152/ntY0 ),
            .SR (\CLMA_250_152/ntRSCO ));
	// ../source/iic_dri.v:398

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_5/opit_0_inv_MUX4TO1Q/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_152/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_5 ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_250_152/ntY3 ),
            .SR (\CLMA_250_152/ntRSCO ));
	// ../source/iic_dri.v:398

    V_LUT5M /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_1/opit_0_inv_MUX4TO1Q/FYA/V_FY */ #(
            .INIT(32'b11101100101000001110111010101010))
        \CLMA_250_152/FYA/V_FY  (
            .Z (\CLMA_250_152/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_3 ),
            .I1 (\CLMS_246_161/FYD/ntWA [4] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3111 ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_0 ),
            .I4 (\CLMS_246_153/FYD/ntWA [4] ),
            .ID (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_1 ));
	// ../source/iic_dri.v:398

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N493_or[0]_6/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111111110110011001100))
        \CLMA_250_152/FYB/FYC  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/N493 ),
            .I0 (\CLMS_246_153/FYD/ntWA [4] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N1021 ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3111 ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_3 ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3671 ));
	// LUT = (I4)|(I0&I2&I3)|(I1) ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N493_or[0]_4/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111111111111111111111101100))
        \CLMA_250_152/FYC/FY  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3671 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/start_h ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N1023 ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_6 ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_4 ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_0 ));
	// LUT = (I4)|(I3)|(I0&I2)|(I1) ;

    V_LUT5M /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_5/opit_0_inv_MUX4TO1Q/FYD/V_FYC */ #(
            .INIT(32'b10000000000000001010101010101010))
        \CLMA_250_152/FYD/V_FYC  (
            .Z (\CLMA_250_152/ntY3 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [2] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_4 ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [0] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [1] ),
            .I4 (\CLMS_246_153/FYD/ntWA [4] ),
            .ID (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_5 ));
	// ../source/iic_dri.v:398

    V_INV \CLMA_250_152/LRSPOLMUX/V_INV  (
            .Z (\CLMA_250_152/ntRSCO ),
            .I (\hdmi_color/ms72xx_ctl/rstn ));
	// ../source/iic_dri.v:398

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_fsm[2:0]_5/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_250_153/FYA/FY  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N4 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\CLMS_246_153/FYD/ntWA [4] ));
	// LUT = I1&~I4 ;
	// ../source/iic_dri.v:398

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N493_and[0][4]/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000101010100000000))
        \CLMA_250_156/FYA/FY  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N1023 ),
            .I0 (\CLMS_246_153/FYD/ntWA [4] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_5 ),
            .I4 (_N1));
	// LUT = ~I0&I3&~I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_fsm[2:0]_31/gateop_perm/FYB/FYC */ #(
            .INIT(32'b01111111000000001111111100000000))
        \CLMA_250_156/FYB/FYC  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N2932 ),
            .I0 (\CLMS_246_153/FYD/ntWA [4] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [0] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [2] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_4 ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [1] ));
	// LUT = (I3&~I4)|(~I2&I3)|(~I1&I3)|(~I0&I3) ;

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_4/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_160/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_4 ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_250_160/ntY0 ),
            .SR (\CLMA_250_160/ntRSCO ));
	// ../source/iic_dri.v:398

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_6/opit_0_inv_MUX4TO1Q/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_160/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_6 ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_250_160/ntY1 ),
            .SR (\CLMA_250_160/ntRSCO ));
	// ../source/iic_dri.v:398

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_0/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_250_160/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_0 ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_250_160/ntY2 ),
            .SR (\CLMA_250_160/ntRSCO ));
	// ../source/iic_dri.v:398

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_2/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_250_160/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_2 ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_250_160/ntY3 ),
            .SR (\CLMA_250_160/ntRSCO ));
	// ../source/iic_dri.v:398

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_4/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111111111111010100010100000))
        \CLMA_250_160/FYA/FY  (
            .Y (\CLMA_250_160/ntY0 ),
            .I0 (\CLMS_246_153/FYD/ntWA [4] ),
            .I1 (_N1),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N2936 ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_5 ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N2932 ));
	// LUT = (I4)|(I0&I1&I3)|(I0&I2) ;
	// ../source/iic_dri.v:398

    V_LUT5M /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_6/opit_0_inv_MUX4TO1Q/FYB/V_FYC */ #(
            .INIT(32'b01010101010000001010101010101010))
        \CLMA_250_160/FYB/V_FYC  (
            .Z (\CLMA_250_160/ntY1 ),
            .I0 (_N1),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3114 ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/w_r_2d ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_5 ),
            .I4 (\CLMS_246_153/FYD/ntWA [4] ),
            .ID (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_6 ));
	// ../source/iic_dri.v:398

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_0/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11111111010011000100110001001100))
        \CLMA_250_160/FYC/FY  (
            .Y (\CLMA_250_160/ntY2 ),
            .I0 (\CLMA_246_148/ntCE ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_0 ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/start_en ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_6 ),
            .I4 (\CLMS_246_153/FYD/ntWA [4] ));
	// LUT = (I3&I4)|(I1&~I2)|(~I0&I1) ;
	// ../source/iic_dri.v:398

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_2/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111111010100010100000))
        \CLMA_250_160/FYD/FYC  (
            .Y (\CLMA_250_160/ntY3 ),
            .I0 (\CLMS_246_153/FYD/ntWA [4] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_3 ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_1 ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N2957 ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N9 ));
	// LUT = (I4)|(I0&I1&I3)|(I0&I2) ;
	// ../source/iic_dri.v:398

    V_INV \CLMA_250_160/LRSPOLMUX/V_INV  (
            .Z (\CLMA_250_160/ntRSCO ),
            .I (\hdmi_color/ms72xx_ctl/rstn ));
	// ../source/iic_dri.v:398

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_100/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5] ),
            .CE (\CLMS_254_101/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_254_100/ntY0 ),
            .SR (ntR178));
	// ../source/ms7210_ctl.v:551

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[5]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_254_100/FYA/FY  (
            .Y (\CLMA_254_100/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/ms7210_ctl.v:551

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N195_6/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111100010111001010110000001100))
        \CLMA_254_100/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N768 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N767 ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6] ));
	// LUT = (~I0&I2&I4)|(I0&I2&I3)|(I1&~I2) ;

    V_LUT5M /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N195_5/gateop/FYC/V_FY */ #(
            .INIT(32'b10101111101000001100101011001010))
        \CLMA_254_100/FYC/V_FY  (
            .Z (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N767 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [3] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0] ),
            .ID (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [2] ));

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt[3:0]_44/gateop_perm/FYD/FYC */ #(
            .INIT(32'b10000111100001110000111100001111))
        \CLMA_254_100/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N2973_2 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [1] ));
	// LUT = (~I2&~I4)|(I0&I1&I2&I4)|(~I1&~I2)|(~I0&~I2) ;

    V_INV \CLMA_254_100/LRSPOLMUX/V_INV  (
            .Z (ntR178),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/ms7210_ctl.v:551

    V_BUF \CLMA_254_100/ntCE  (
            .Z (ntR222),
            .I (\CLMS_254_101/FYD/ntWA [4] ));
	// ../source/ms7210_ctl.v:551

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_104/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11] ),
            .CE (ntR222),
            .CK (ntclkbufg_1),
            .D (\CLMA_254_104/ntY0 ),
            .SR (ntR178));
	// ../source/ms7210_ctl.v:551

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_104/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .CE (ntR222),
            .CK (ntclkbufg_1),
            .D (\CLMA_254_104/ntY1 ),
            .SR (ntR178));
	// ../source/ms7210_ctl.v:551

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[13]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_104/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .CE (ntR222),
            .CK (ntclkbufg_1),
            .D (\u_CORES/u_debug_core_0/u0_trig_unit/N3555 [174] ),
            .SR (ntR178));
	// ../source/ms7210_ctl.v:551

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_104/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9] ),
            .CE (ntR222),
            .CK (ntclkbufg_1),
            .D (\CLMA_254_104/ntY3 ),
            .SR (ntR178));
	// ../source/ms7210_ctl.v:551

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[11]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_254_104/FYA/FY  (
            .Y (\CLMA_254_104/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/ms7210_ctl.v:551

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[12]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMA_254_104/FYB/FYC  (
            .Y (\CLMA_254_104/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/ms7210_ctl.v:551

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[9]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMA_254_104/FYD/FYC  (
            .Y (\CLMA_254_104/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/ms7210_ctl.v:551

    V_BUF \CLMA_254_104/ntRSCO  (
            .Z (ntR177),
            .I (ntR178));
	// ../source/ms7210_ctl.v:551

    V_FFASYN /* u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_254_108/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_254_108/ntY0 ),
            .SR (ntR177));
	// ../source/iic_dri.v:5108

    V_FFASYN /* u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_254_108/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/rst_trig [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_254_108/ntY1 ),
            .SR (ntR177));
	// ../source/iic_dri.v:5108

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_108/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_250_113/ntY3 ),
            .SR (ntR177));
	// ../source/ms7210_ctl.v:1015

    V_FFASYN /* u_CORES/u_debug_core_0/operation_ind/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_108/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/operation_ind ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_254_108/ntY3 ),
            .SR (ntR177));
	// ../source/iic_dri.v:5098

    V_LUT5 /* u_CORES/u_debug_core_0/rst_trig[1]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11110000111100001111111111111111))
        \CLMA_254_108/FYA/FY  (
            .Y (\CLMA_254_108/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/rst_trig [0] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/start_d2 ));
	// LUT = (~I4)|(I2) ;
	// ../source/iic_dri.v:5108

    V_LUT5 /* u_CORES/u_debug_core_0/rst_trig[0]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMA_254_108/FYB/FYC  (
            .Y (\CLMA_254_108/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/start_d2 ));
	// LUT = ~I4 ;
	// ../source/iic_dri.v:5108

    V_LUT5 /* u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/N131_2/gateop/FYC/FY */ #(
            .INIT(32'b10101100101011001010110010101100))
        \CLMA_254_108/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/_N777 ),
            .I0 (\u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [2] ),
            .I1 (\u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [0] ),
            .I2 (\u_CORES/u_debug_core_0/u_Trigger_Condition/u_cfg_reg_file/bit_cnt [1] ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = (I1&~I2)|(I0&I2) ;

    V_LUT5 /* u_CORES/u_debug_core_0/operation_ind/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111110010001000100010))
        \CLMA_254_108/FYD/FYC  (
            .Y (\CLMA_254_108/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/start_d3 ),
            .I1 (\u_CORES/u_debug_core_0/start_d2 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/operation_ind ));
	// LUT = (I4)|(I0&~I1) ;
	// ../source/iic_dri.v:5098

    V_BUF \CLMA_254_108/ntRSCO  (
            .Z (ntR176),
            .I (ntR177));
	// ../source/ms7210_ctl.v:1015

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_112/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [0] ),
            .CE (\CLMA_250_120/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_254_112/ntY0 ),
            .SR (ntR176));
	// ../source/ms7210_ctl.v:1058

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/winwrap_remove.address_win[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000011001100110011))
        \CLMA_254_112/FYA/FY  (
            .Y (\CLMA_254_112/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_win [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/rst_trig [1] ));
	// LUT = ~I1&~I4 ;
	// ../source/ms7210_ctl.v:1058

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N378/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010101111111110101010))
        \CLMA_254_112/FYB/FYC  (
            .Y (\CLMA_250_120/ntCE ),
            .I0 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/trig_condition ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [9] ));
	// LUT = (I3&~I4)|(I0) ;
	// ../source/ms7210_ctl.v:1058

    V_BUF \CLMA_254_112/ntRSCO  (
            .Z (ntR175),
            .I (ntR176));
	// ../source/ms7210_ctl.v:1058

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_116/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [4] ),
            .CE (\CLMA_262_124/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_254_116/ntY0 ),
            .SR (ntR175));
	// ../source/ms7210_ctl.v:1073

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_116/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1] ),
            .CE (\CLMA_262_124/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_254_116/ntY2 ),
            .SR (ntR175));
	// ../source/ms7210_ctl.v:1073

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_116/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2] ),
            .CE (\CLMA_262_124/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_254_116/ntY3 ),
            .SR (ntR175));
	// ../source/ms7210_ctl.v:1073

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[4]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001110111001000100))
        \CLMA_254_116/FYA/FY  (
            .Y (\CLMA_254_116/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/position_p [4] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [4] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [4] ),
            .I4 (\u_CORES/u_debug_core_0/rst_trig [1] ));
	// LUT = (I0&I3&~I4)|(~I0&I1&~I4) ;
	// ../source/ms7210_ctl.v:1073

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N359_9/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111111111111111111110))
        \CLMA_254_116/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/N359_inv_1 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [4] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [3] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3178 ));
	// LUT = (I4)|(I3)|(I2)|(I1)|(I0) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[1]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000000000001111110000001100))
        \CLMA_254_116/FYC/FY  (
            .Y (\CLMA_254_116/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [1] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/_N89 ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1] ),
            .I4 (\u_CORES/u_debug_core_0/rst_trig [1] ));
	// LUT = (I2&I3&~I4)|(I1&~I2&~I4) ;
	// ../source/ms7210_ctl.v:1073

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[2]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b00110001001100010010000000100000))
        \CLMA_254_116/FYD/FYC  (
            .Y (\CLMA_254_116/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/_N90 ),
            .I1 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [2] ));
	// LUT = (~I0&~I1&I4)|(I0&~I1&I2) ;
	// ../source/ms7210_ctl.v:1073

    V_BUF \CLMA_254_116/ntCE  (
            .Z (ntR220),
            .I (\CLMA_262_124/ntCE ));
	// ../source/ms7210_ctl.v:1073

    V_BUF \CLMA_254_116/ntRSCO  (
            .Z (ntR174),
            .I (ntR175));
	// ../source/ms7210_ctl.v:1073

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_120/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8] ),
            .CE (ntR220),
            .CK (ntclkbufg_0),
            .D (\CLMA_254_120/ntY0 ),
            .SR (ntR174));
	// ../source/ms7210_ctl.v:1073

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_120/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6] ),
            .CE (ntR220),
            .CK (ntclkbufg_0),
            .D (\CLMA_254_120/ntY1 ),
            .SR (ntR174));
	// ../source/ms7210_ctl.v:1073

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[8]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00110010001100100000001000000010))
        \CLMA_254_120/FYA/FY  (
            .Y (\CLMA_254_120/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8] ),
            .I1 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/position_p [8] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [8] ));
	// LUT = (~I1&I2&I4)|(I0&~I1&~I2) ;
	// ../source/ms7210_ctl.v:1073

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[6]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001101110110001000))
        \CLMA_254_120/FYB/FYC  (
            .Y (\CLMA_254_120/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/position_p [6] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [6] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6] ),
            .I4 (\u_CORES/u_debug_core_0/rst_trig [1] ));
	// LUT = (~I0&I3&~I4)|(I0&I1&~I4) ;
	// ../source/ms7210_ctl.v:1073

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N359_8/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111111111111111111111111110))
        \CLMA_254_120/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3178 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1] ));
	// LUT = (I4)|(I3)|(I2)|(I1)|(I0) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/position_p_3[3]/gateop_perm/FYD/FYC */ #(
            .INIT(32'b10000000000000010000000100000001))
        \CLMA_254_120/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/position_p [6] ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9] ));
	// LUT = (~I0&~I1&~I2&~I4)|(I0&I1&I2&I3&I4)|(~I0&~I1&~I2&~I3) ;

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/y_cnt[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_124/FF0/FF  (
            .Q (\wav_display_1/pos_y [0] ),
            .CE (\CLMA_250_125/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_254_124/ntY0 ),
            .SR (\CLMA_254_124/ntRSCO ));
	// ../source/timing_gen_xy.v:53

    V_LUT5 /* wav_display_1/timing_gen_xy_m0/y_cnt[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b01010101010101010001000100010001))
        \CLMA_254_124/FYA/FY  (
            .Y (\CLMA_254_124/ntY0 ),
            .I0 (\wav_display_1/pos_y [0] ),
            .I1 (\wav_display_1/timing_gen_xy_m0/vs_d0 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (nt_vout_vs));
	// LUT = (~I0&I4)|(~I0&~I1) ;
	// ../source/timing_gen_xy.v:53

    V_INV \CLMA_254_124/LRSPOLMUX/V_INV  (
            .Z (\CLMA_254_124/ntRSCO ),
            .I (nt_rst_n));
	// ../source/timing_gen_xy.v:53

    V_FFSYN /* wav_display_1/region_active/opit_0_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_132/FF0/FF  (
            .Q (\wav_display_1/region_active ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_254_132/ntY0 ),
            .SR (1'b0));
	// ../source/wav_display.v:49

    V_FFSYN /* wav_display_1/timing_gen_xy_m0/i_data_d0[10]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_132/FF1/FF  (
            .Q (\wav_display_1/timing_gen_xy_m0/i_data_d0 [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (grid_data_out[10]),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* wav_display_1/timing_gen_xy_m0/i_data_d1[10]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_132/FF2/FF  (
            .Q (\wav_display_1/pos_data [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/timing_gen_xy_m0/i_data_d0 [10] ),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* wav_display_1/timing_gen_xy_m0/i_data_d0[13]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_132/FF3/FF  (
            .Q (\wav_display_1/timing_gen_xy_m0/i_data_d0 [13] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (grid_data_out[13]),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_LUT5M /* wav_display_1/region_active/opit_0_MUX4TO1Q/FYA/V_FY */ #(
            .INIT(32'b00000000000001000000000011000100))
        \CLMA_254_132/FYA/V_FY  (
            .Z (\CLMA_254_132/ntY0 ),
            .I0 (\wav_display_1/_N734 ),
            .I1 (\wav_display_1/_N3768 ),
            .I2 (\wav_display_1/pos_x [9] ),
            .I3 (\wav_display_1/pos_x [11] ),
            .I4 (\wav_display_1/pos_x [10] ),
            .ID (\wav_display_1/_N710 ));
	// ../source/wav_display.v:49

    V_LUT5 /* wav_display_1/N24_mux7_3/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00110011111111111011101111111111))
        \CLMA_254_132/FYB/FYC  (
            .Y (\wav_display_1/_N710 ),
            .I0 (\wav_display_1/_N704 ),
            .I1 (\wav_display_1/pos_x [8] ),
            .I2 (1'b0),
            .I3 (\wav_display_1/pos_x [7] ),
            .I4 (\wav_display_1/pos_x [6] ));
	// LUT = (I0&~I4)|(~I3)|(~I1) ;

    V_LUT5 /* wav_display_1/N28_mux8_6/gateop_perm/FYC/FY */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMA_254_132/FYC/FY  (
            .Y (\wav_display_1/_N734 ),
            .I0 (\wav_display_1/pos_x [6] ),
            .I1 (\wav_display_1/pos_x [4] ),
            .I2 (\wav_display_1/_N3915 ),
            .I3 (\wav_display_1/pos_x [7] ),
            .I4 (\wav_display_1/pos_x [8] ));
	// LUT = I0&I1&I2&I3&I4 ;

    V_FFSYN /* hdmi_color/ms72xx_ctl/rstn_temp2/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_148/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/rstn_temp2 ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/rstn_temp1 ),
            .SR (1'b0));
	// ../source/ms72xx_ctl.v:42

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N316_3/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000001000000000000000000))
        \CLMA_254_148/FYA/FY  (
            .Y (\CLMS_246_153/FYD/ntWA [4] ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [2] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [0] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [3] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [1] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [4] ));
	// LUT = ~I0&I1&~I2&~I3&I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N315_5/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000000001000000000))
        \CLMA_254_148/FYB/FYC  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/start_h ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [0] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [4] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [1] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [2] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [3] ));
	// LUT = I0&~I1&~I2&I3&~I4 ;

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[1]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_254_152/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMA_254_152/ntY0 ),
            .SR (\CLMS_254_153/ntRS ));
	// ../source/iic_dri.v:59

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[1]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00110011001100111100110011001100))
        \CLMA_254_152/FYA/FY  (
            .Y (\CLMA_254_152/ntY0 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [0] ));
	// LUT = I4^I1 ;
	// ../source/iic_dri.v:59

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N313_7/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000100000000000000))
        \CLMA_254_152/FYB/FYC  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/half_cycle ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [4] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [1] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [3] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [0] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [2] ));
	// LUT = ~I0&I1&I2&I3&~I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N310_7/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000000001000000000000000000))
        \CLMA_254_152/FYC/FY  (
            .Y (\CLMA_246_148/ntCE ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [2] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [4] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [1] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [0] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [3] ));
	// LUT = ~I0&I1&~I2&~I3&I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N434/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111111111110011001100110011))
        \CLMA_254_156/FYA/FY  (
            .Y (\CLMS_254_153/ntRS ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/rstn ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\CLMA_246_148/ntCE ));
	// LUT = (I4)|(~I1) ;
	// ../source/iic_dri.v:58

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_96/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [1] ),
            .CE (\CLMS_254_101/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMA_262_96/ntY1 ),
            .SR (\CLMA_262_96/ntRSCO ));
	// ../source/ms7210_ctl.v:551

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N243_9/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111110))
        \CLMA_262_96/FYA/FY  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/N243 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [3] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3074 ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [2] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4] ));
	// LUT = (I4)|(I3)|(I2)|(I1)|(I0) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[1]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000001111000011110000))
        \CLMA_262_96/FYB/FYC  (
            .Y (\CLMA_262_96/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [2] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I2&~I4 ;
	// ../source/ms7210_ctl.v:551

    V_INV \CLMA_262_96/LRSPOLMUX/V_INV  (
            .Z (\CLMA_262_96/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/ms7210_ctl.v:551

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N242_1.fsub_1/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10011001100110010000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_262_100/FYA/V_FY  (
            .COUT (\CLMA_262_100/ntCYA ),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [1] ),
            .CIN (1'b0),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = ~I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:959

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N242_1.fsub_1/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b11100001111000011111111011111110), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_262_100/FYB/V_FY  (
            .COUT (\CLMA_262_100/ntCYB ),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [2] ),
            .CIN (\CLMA_262_100/ntCYA ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [1] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [2] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (~I0&~I1&~I2)|(I1&I2)|(I0&I2) ;
	// CARRY = ((I2)|(I1)|(I0)) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:959

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N242_1.fsub_3/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_262_100/FYC/V_FY  (
            .COUT (\CLMA_262_100/ntCYC ),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [3] ),
            .CIN (\CLMA_262_100/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [3] ),
            .ID (1'b0));
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:959

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N242_1.fsub_3/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_262_100/FYD/V_FY  (
            .COUT (\u_CORES/u_debug_core_0/u_Storage_Condition/N242_1.co [4] ),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [4] ),
            .CIN (\CLMA_262_100/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4] ),
            .ID (1'b0));
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:959

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N242_1.fsub_5/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_262_104/FYA/V_FY  (
            .COUT (\CLMA_262_104/ntCYA ),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [5] ),
            .CIN (\u_CORES/u_debug_core_0/u_Storage_Condition/N242_1.co [4] ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5] ),
            .ID (1'b0));
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:959

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N242_1.fsub_5/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_262_104/FYB/V_FY  (
            .COUT (\CLMA_262_104/ntCYB ),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [6] ),
            .CIN (\CLMA_262_104/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6] ),
            .ID (1'b0));
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:959

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N242_1.fsub_7/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_262_104/FYC/V_FY  (
            .COUT (\CLMA_262_104/ntCYC ),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [7] ),
            .CIN (\CLMA_262_104/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7] ),
            .ID (1'b0));
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:959

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N242_1.fsub_7/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_262_104/FYD/V_FY  (
            .COUT (),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [8] ),
            .CIN (\CLMA_262_104/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [8] ),
            .ID (1'b0));
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:959

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[9]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_108/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9] ),
            .SR (ntR186));
	// ../source/ms7210_ctl.v:1006

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[3]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_108/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [3] ),
            .SR (ntR186));
	// ../source/ms7210_ctl.v:1006

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[5]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_108/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [5] ),
            .SR (ntR186));
	// ../source/ms7210_ctl.v:1006

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[1]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_108/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1] ),
            .SR (ntR186));
	// ../source/ms7210_ctl.v:1006

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[2]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_108/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [2] ),
            .SR (ntR186));
	// ../source/ms7210_ctl.v:1006

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N386_3/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111111101011111111111100100))
        \CLMA_262_108/FYA/FY  (
            .Y (\CLMS_262_109/FYD/ntWA [4] ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8] ),
            .I3 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I4 (\u_CORES/u_debug_core_0/trigger ));
	// LUT = (~I0&I4)|(I3)|(I0&I2)|(~I0&I1) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N226_inv/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000111111111111111111111111))
        \CLMA_262_108/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/N226_inv ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9] ));
	// LUT = (~I4)|(~I3) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N248_7/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111110110111111110110))
        \CLMA_262_108/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3081 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [4] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [4] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [3] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [3] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3078 ));
	// LUT = (I4)|(I2&~I3)|(~I2&I3)|(I0&~I1)|(~I0&I1) ;

    V_INV \CLMA_262_108/LRSPOLMUX/V_INV  (
            .Z (ntR186),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/ms7210_ctl.v:1006

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_262_112/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [0] ),
            .CE (\CLMS_262_109/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMA_262_112/ntY0 ),
            .SR (ntR186));
	// ../source/ms7210_ctl.v:916

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_262_112/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9] ),
            .CE (\CLMS_262_109/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMA_262_112/ntY1 ),
            .SR (ntR186));
	// ../source/ms7210_ctl.v:916

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111111111110001010100010101))
        \CLMA_262_112/FYA/FY  (
            .Y (\CLMA_262_112/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/rst_trig [1] ));
	// LUT = (I4)|(~I0&~I2)|(~I0&~I1) ;
	// ../source/ms7210_ctl.v:916

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[9]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11111111100000001111111100000000))
        \CLMA_262_112/FYB/FYC  (
            .Y (\CLMA_262_112/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3060 ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8] ),
            .I3 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3061 ));
	// LUT = (I0&I1&I2&I4)|(I3) ;
	// ../source/ms7210_ctl.v:916

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N387_2[9]_7/gateop_perm/FYC/FY */ #(
            .INIT(32'b01000000010000000000000000000000))
        \CLMA_262_112/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3060 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [2] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [3] ));
	// LUT = ~I0&I1&I2&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N248_9/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111111111110111111110))
        \CLMA_262_112/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/N248 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3079 ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3081 ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [8] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3076 ));
	// LUT = (I4)|(I0&~I3)|(~I0&I3)|(I2)|(I1) ;

    V_BUF \CLMA_262_112/ntRSCO  (
            .Z (ntR185),
            .I (ntR186));
	// ../source/ms7210_ctl.v:916

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[4]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_116/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [4] ),
            .SR (ntR185));
	// ../source/ms7210_ctl.v:1006

    V_FFASYN /* u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_116/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/status [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_262_116/ntY1 ),
            .SR (ntR185));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_116/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/status [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_262_116/ntY2 ),
            .SR (ntR185));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[8]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_116/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8] ),
            .SR (ntR185));
	// ../source/ms7210_ctl.v:1006

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N248_4/gateop_perm/FYA/FY */ #(
            .INIT(32'b01101111011011111111011011110110))
        \CLMA_262_116/FYA/FY  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3078 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [5] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [5] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [6] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [6] ));
	// LUT = (I2&~I4)|(~I2&I4)|(I0&~I1)|(~I0&I1) ;

    V_LUT5 /* u_CORES/u_debug_core_0/status[0]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11101110101010100010001010101010))
        \CLMA_262_116/FYB/FYC  (
            .Y (\CLMA_262_116/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0] ));
	// LUT = (I1&I3&I4)|(I0&~I3)|(I0&~I1) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/status[5]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b11111111100010000111011100000000))
        \CLMA_262_116/FYC/FY  (
            .Y (\CLMA_262_116/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [5] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5] ));
	// LUT = (I0&I1&I4)|(~I1&I3)|(~I0&I3) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N387_2[9]_8/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11000000000000000000000000000000))
        \CLMA_262_116/FYD/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3061 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [7] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [6] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [4] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [5] ));
	// LUT = I1&I2&I3&I4 ;

    V_BUF \CLMA_262_116/ntRSCO  (
            .Z (ntR184),
            .I (ntR185));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[0]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_120/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [0] ),
            .SR (ntR184));
	// ../source/ms7210_ctl.v:1006

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[7]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_120/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [7] ),
            .SR (ntR184));
	// ../source/ms7210_ctl.v:1006

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win[6]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_120/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [6] ),
            .SR (ntR184));
	// ../source/ms7210_ctl.v:1006

    V_FFASYN /* u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_120/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/status [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_262_120/ntY3 ),
            .SR (ntR184));
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/position_p_18[2]/gateop_perm/FYA/FY */ #(
            .INIT(32'b10000000000100010000000000010001))
        \CLMA_262_120/FYA/FY  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/position_p [5] ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9] ));
	// LUT = (I0&I1&I2&I3&I4)|(~I0&~I1&~I3) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N208_1_4/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10000000000000010011001100110011))
        \CLMA_262_120/FYB/FYC  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/N208 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ));
	// LUT = (~I1&~I4)|(I0&I1&I2&I3&I4)|(~I0&~I1&~I2&~I3) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/position_p_3[4]/gateop_perm/FYC/FY */ #(
            .INIT(32'b10000000000000000000000000000101))
        \CLMA_262_120/FYC/FY  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/position_p [7] ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11] ));
	// LUT = (~I0&~I2&~I3&~I4)|(I0&I1&I2&I3&I4) ;

    V_LUT5 /* u_CORES/u_debug_core_0/status[7]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b11101110110011000100010011001100))
        \CLMA_262_120/FYD/FYC  (
            .Y (\CLMA_262_120/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [7] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7] ));
	// LUT = (I0&I3&I4)|(I1&~I3)|(~I0&I1) ;
	// ../source/iic_dri.v:5929

    V_BUF \CLMA_262_120/ntRSCO  (
            .Z (ntR183),
            .I (ntR184));
	// ../source/ms7210_ctl.v:1006

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_124/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0] ),
            .CE (\CLMA_262_124/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_262_124/ntY0 ),
            .SR (ntR183));
	// ../source/ms7210_ctl.v:1073

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_124/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7] ),
            .CE (\CLMA_262_124/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_262_124/ntY1 ),
            .SR (ntR183));
	// ../source/ms7210_ctl.v:1073

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_124/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [3] ),
            .CE (\CLMA_262_124/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_262_124/ntY2 ),
            .SR (ntR183));
	// ../source/ms7210_ctl.v:1073

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_124/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5] ),
            .CE (\CLMA_262_124/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMA_262_124/ntY3 ),
            .SR (ntR183));
	// ../source/ms7210_ctl.v:1073

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000110011001100110))
        \CLMA_262_124/FYA/FY  (
            .Y (\CLMA_262_124/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/N208 ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/rst_trig [1] ));
	// LUT = (I0&~I1&~I4)|(~I0&I1&~I4) ;
	// ../source/ms7210_ctl.v:1073

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[7]/opit_0_inv_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00110011001100000000001100000000))
        \CLMA_262_124/FYB/FYC  (
            .Y (\CLMA_262_124/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/position_p [7] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [7] ));
	// LUT = (~I1&I2&I4)|(~I1&~I2&I3) ;
	// ../source/ms7210_ctl.v:1073

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[3]/opit_0_inv_L5Q_perm/FYC/FY */ #(
            .INIT(32'b01010101010001000000000001000100))
        \CLMA_262_124/FYC/FY  (
            .Y (\CLMA_262_124/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [3] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/position_p [3] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [3] ));
	// LUT = (~I0&I3&I4)|(~I0&I1&~I3) ;
	// ../source/ms7210_ctl.v:1073

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa[5]/opit_0_inv_L5Q_perm/FYD/FYC */ #(
            .INIT(32'b01010101010100000000000001010000))
        \CLMA_262_124/FYD/FYC  (
            .Y (\CLMA_262_124/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/position_p [5] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [5] ));
	// LUT = (~I0&I3&I4)|(~I0&I2&~I3) ;
	// ../source/ms7210_ctl.v:1073

    V_FFSYN /* wav_display_1/timing_gen_xy_m0/de_d1/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_128/FF0/FF  (
            .Q (nt_vout_de),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/timing_gen_xy_m0/de_d0 ),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* wav_display_1/timing_gen_xy_m0/de_d0/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_128/FF1/FF  (
            .Q (\wav_display_1/timing_gen_xy_m0/de_d0 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (grid_de_out),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* grid_display_1/v_data[8]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_262_132/FF0/FF  (
            .Q (grid_data_out[8]),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_262_132/ntY0 ),
            .SR (\CLMA_262_132/ntRS ));
	// ../source/grid_display.v:55

    V_FFSYN /* grid_display_1/v_data[10]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMA_262_132/FF1/FF  (
            .Q (grid_data_out[10]),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_262_132/ntY1 ),
            .SR (\CLMA_262_132/ntRS ));
	// ../source/grid_display.v:55

    V_LUT5 /* grid_display_1/v_data[8]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11101110001000100010001000100010))
        \CLMA_262_132/FYA/FY  (
            .Y (\CLMA_262_132/ntY0 ),
            .I0 (grid_de_out),
            .I1 (\grid_display_1/region_active ),
            .I2 (1'b0),
            .I3 (\grid_display_1/N150 ),
            .I4 (\grid_display_1/N78 ));
	// LUT = (I1&I3&I4)|(I0&~I1) ;
	// ../source/grid_display.v:55

    V_LUT5 /* grid_display_1/v_data[10]/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b11001100000000000000000000000000))
        \CLMA_262_132/FYB/FYC  (
            .Y (\CLMA_262_132/ntY1 ),
            .I0 (1'b0),
            .I1 (\grid_display_1/N150 ),
            .I2 (1'b0),
            .I3 (\grid_display_1/region_active ),
            .I4 (\grid_display_1/N78 ));
	// LUT = I1&I3&I4 ;
	// ../source/grid_display.v:55

    V_FFSYN /* wav_display_1/wait_cnt[2]/opit_0_inv_A2Q1/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_108/FF1/FF  (
            .Q (\wav_display_1/wait_cnt [2] ),
            .CE (\CLMS_266_113/FYD/ntWA [4] ),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_108/ntY1 ),
            .SR (ntR65));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[3]/opit_0_inv_A2Q0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_108/FF2/FF  (
            .Q (\wav_display_1/wait_cnt [3] ),
            .CE (\CLMS_266_113/FYD/ntWA [4] ),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_108/ntY2 ),
            .SR (ntR65));
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[2]/opit_0_inv_A2Q1/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_108/FYA/V_FY  (
            .COUT (\CLMA_266_108/ntCYA ),
            .S (\wav_display_1/N88 [1] ),
            .CIN (1'b0),
            .I0 (\wav_display_1/wait_cnt [0] ),
            .I1 (\wav_display_1/wait_cnt [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[2]/opit_0_inv_A2Q1/FYB/V_FY */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_108/FYB/V_FY  (
            .COUT (\CLMA_266_108/ntCYB ),
            .S (\CLMA_266_108/ntY1 ),
            .CIN (\CLMA_266_108/ntCYA ),
            .I0 (\wav_display_1/wait_cnt [0] ),
            .I1 (\wav_display_1/wait_cnt [1] ),
            .I2 (\wav_display_1/wait_cnt [2] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[3]/opit_0_inv_A2Q0/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_108/FYC/V_FY  (
            .COUT (\CLMA_266_108/ntCYC ),
            .S (\CLMA_266_108/ntY2 ),
            .CIN (\CLMA_266_108/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[3]/opit_0_inv_A2Q0/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_108/FYD/V_FY  (
            .COUT (\wav_display_1/_N882 ),
            .S (\wav_display_1/N88 [4] ),
            .CIN (\CLMA_266_108/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_INV \CLMA_266_108/LRSPOLMUX/V_INV  (
            .Z (ntR65),
            .I (nt_rst_n));
	// ../source/wav_display.v:76

    V_BUF \CLMA_266_108/ntCE  (
            .Z (ntR235),
            .I (\CLMS_266_113/FYD/ntWA [4] ));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[6]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_112/FF0/FF  (
            .Q (\wav_display_1/wait_cnt [5] ),
            .CE (ntR235),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_112/ntY0 ),
            .SR (ntR65));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[6]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_112/FF1/FF  (
            .Q (\wav_display_1/wait_cnt [6] ),
            .CE (ntR235),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_112/ntY1 ),
            .SR (ntR65));
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[6]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_112/FYA/V_FY  (
            .COUT (\CLMA_266_112/ntCYA ),
            .S (\CLMA_266_112/ntY0 ),
            .CIN (\wav_display_1/_N882 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[6]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_112/FYB/V_FY  (
            .COUT (\CLMA_266_112/ntCYB ),
            .S (\CLMA_266_112/ntY1 ),
            .CIN (\CLMA_266_112/ntCYA ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/N88_1_7/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_112/FYC/V_FY  (
            .COUT (\CLMA_266_112/ntCYC ),
            .S (\wav_display_1/N88 [7] ),
            .CIN (\CLMA_266_112/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:109

    V_LUT5CARRY /* wav_display_1/N88_1_7/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_112/FYD/V_FY  (
            .COUT (\wav_display_1/_N886 ),
            .S (\wav_display_1/N88 [8] ),
            .CIN (\CLMA_266_112/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:109

    V_BUF \CLMA_266_112/ntCECO  (
            .Z (ntR234),
            .I (ntR235));
	// ../source/wav_display.v:76

    V_BUF \CLMA_266_112/ntRSCO  (
            .Z (ntR64),
            .I (ntR65));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[10]/opit_0_inv_A2Q1/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_116/FF1/FF  (
            .Q (\wav_display_1/wait_cnt [10] ),
            .CE (ntR234),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_116/ntY1 ),
            .SR (ntR64));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[12]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_116/FF2/FF  (
            .Q (\wav_display_1/wait_cnt [11] ),
            .CE (ntR234),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_116/ntY2 ),
            .SR (ntR64));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[12]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_116/FF3/FF  (
            .Q (\wav_display_1/wait_cnt [12] ),
            .CE (ntR234),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_116/ntY3 ),
            .SR (ntR64));
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[10]/opit_0_inv_A2Q1/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_116/FYA/V_FY  (
            .COUT (\CLMA_266_116/ntCYA ),
            .S (\wav_display_1/N88 [9] ),
            .CIN (\wav_display_1/_N886 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[10]/opit_0_inv_A2Q1/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_116/FYB/V_FY  (
            .COUT (\CLMA_266_116/ntCYB ),
            .S (\CLMA_266_116/ntY1 ),
            .CIN (\CLMA_266_116/ntCYA ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [10] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[12]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_116/FYC/V_FY  (
            .COUT (\CLMA_266_116/ntCYC ),
            .S (\CLMA_266_116/ntY2 ),
            .CIN (\CLMA_266_116/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [11] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[12]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_116/FYD/V_FY  (
            .COUT (\wav_display_1/_N890 ),
            .S (\CLMA_266_116/ntY3 ),
            .CIN (\CLMA_266_116/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [12] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_BUF \CLMA_266_116/ntCECO  (
            .Z (ntR233),
            .I (ntR234));
	// ../source/wav_display.v:76

    V_BUF \CLMA_266_116/ntRSCO  (
            .Z (ntR63),
            .I (ntR64));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[13]/opit_0_inv_A2Q0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_120/FF0/FF  (
            .Q (\wav_display_1/wait_cnt [13] ),
            .CE (ntR233),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_120/ntY0 ),
            .SR (ntR63));
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[13]/opit_0_inv_A2Q0/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_120/FYA/V_FY  (
            .COUT (\CLMA_266_120/ntCYA ),
            .S (\CLMA_266_120/ntY0 ),
            .CIN (\wav_display_1/_N890 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [13] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[13]/opit_0_inv_A2Q0/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_120/FYB/V_FY  (
            .COUT (\CLMA_266_120/ntCYB ),
            .S (\wav_display_1/N88 [14] ),
            .CIN (\CLMA_266_120/ntCYA ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [14] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/N88_1_15/gateop_A2/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_120/FYC/V_FY  (
            .COUT (\CLMA_266_120/ntCYC ),
            .S (\wav_display_1/N88 [15] ),
            .CIN (\CLMA_266_120/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [15] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:109

    V_LUT5CARRY /* wav_display_1/N88_1_15/gateop_A2/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_120/FYD/V_FY  (
            .COUT (\wav_display_1/_N894 ),
            .S (\wav_display_1/N88 [16] ),
            .CIN (\CLMA_266_120/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [16] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:109

    V_BUF \CLMA_266_120/ntCECO  (
            .Z (ntR232),
            .I (ntR233));
	// ../source/wav_display.v:76

    V_BUF \CLMA_266_120/ntRSCO  (
            .Z (ntR62),
            .I (ntR63));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[18]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_124/FF0/FF  (
            .Q (\wav_display_1/wait_cnt [17] ),
            .CE (ntR232),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_124/ntY0 ),
            .SR (ntR62));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[18]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_124/FF1/FF  (
            .Q (\wav_display_1/wait_cnt [18] ),
            .CE (ntR232),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_124/ntY1 ),
            .SR (ntR62));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[20]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_124/FF2/FF  (
            .Q (\wav_display_1/wait_cnt [19] ),
            .CE (ntR232),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_124/ntY2 ),
            .SR (ntR62));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[20]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_124/FF3/FF  (
            .Q (\wav_display_1/wait_cnt [20] ),
            .CE (ntR232),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_124/ntY3 ),
            .SR (ntR62));
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[18]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_124/FYA/V_FY  (
            .COUT (\CLMA_266_124/ntCYA ),
            .S (\CLMA_266_124/ntY0 ),
            .CIN (\wav_display_1/_N894 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [17] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[18]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_124/FYB/V_FY  (
            .COUT (\CLMA_266_124/ntCYB ),
            .S (\CLMA_266_124/ntY1 ),
            .CIN (\CLMA_266_124/ntCYA ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [18] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[20]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_124/FYC/V_FY  (
            .COUT (\CLMA_266_124/ntCYC ),
            .S (\CLMA_266_124/ntY2 ),
            .CIN (\CLMA_266_124/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [19] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[20]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_124/FYD/V_FY  (
            .COUT (\wav_display_1/_N898 ),
            .S (\CLMA_266_124/ntY3 ),
            .CIN (\CLMA_266_124/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [20] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_BUF \CLMA_266_124/ntCECO  (
            .Z (ntR231),
            .I (ntR232));
	// ../source/wav_display.v:76

    V_BUF \CLMA_266_124/ntRSCO  (
            .Z (ntR61),
            .I (ntR62));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[22]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_128/FF0/FF  (
            .Q (\wav_display_1/wait_cnt [21] ),
            .CE (ntR231),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_128/ntY0 ),
            .SR (ntR61));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[22]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_128/FF1/FF  (
            .Q (\wav_display_1/wait_cnt [22] ),
            .CE (ntR231),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_128/ntY1 ),
            .SR (ntR61));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[24]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_128/FF2/FF  (
            .Q (\wav_display_1/wait_cnt [23] ),
            .CE (ntR231),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_128/ntY2 ),
            .SR (ntR61));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[24]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_266_128/FF3/FF  (
            .Q (\wav_display_1/wait_cnt [24] ),
            .CE (ntR231),
            .CK (ntclkbufg_3),
            .D (\CLMA_266_128/ntY3 ),
            .SR (ntR61));
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[22]/opit_0_inv_A2Q21/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_128/FYA/V_FY  (
            .COUT (\CLMA_266_128/ntCYA ),
            .S (\CLMA_266_128/ntY0 ),
            .CIN (\wav_display_1/_N898 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [21] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[22]/opit_0_inv_A2Q21/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_128/FYB/V_FY  (
            .COUT (\CLMA_266_128/ntCYB ),
            .S (\CLMA_266_128/ntY1 ),
            .CIN (\CLMA_266_128/ntCYA ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [22] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[24]/opit_0_inv_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_128/FYC/V_FY  (
            .COUT (\CLMA_266_128/ntCYC ),
            .S (\CLMA_266_128/ntY2 ),
            .CIN (\CLMA_266_128/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [23] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/wait_cnt[24]/opit_0_inv_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_128/FYD/V_FY  (
            .COUT (\wav_display_1/_N902 ),
            .S (\CLMA_266_128/ntY3 ),
            .CIN (\CLMA_266_128/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [24] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:76

    V_LUT5CARRY /* wav_display_1/N88_1_25/gateop/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_266_132/FYA/V_FY  (
            .COUT (),
            .S (\wav_display_1/N88 [25] ),
            .CIN (\wav_display_1/_N902 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [25] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:109

    V_LUT5 /* grid_display_1/N44_31/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111011111111111111111))
        \CLMA_266_132/FYB/FYC  (
            .Y (\grid_display_1/_N3914 ),
            .I0 (\grid_display_1/pos_x [10] ),
            .I1 (\grid_display_1/pos_y [11] ),
            .I2 (\grid_display_1/pos_x [2] ),
            .I3 (\grid_display_1/pos_x [1] ),
            .I4 (grid_de_out));
	// LUT = (~I4)|(I3)|(I2)|(I1)|(~I0) ;

    V_LUT5 /* grid_display_1/N44_7/gateop_perm/FYC/FY */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMA_266_132/FYC/FY  (
            .Y (\grid_display_1/_N3168 ),
            .I0 (\grid_display_1/pos_x [6] ),
            .I1 (\grid_display_1/pos_x [7] ),
            .I2 (\grid_display_1/pos_x [5] ),
            .I3 (\grid_display_1/pos_x [8] ),
            .I4 (\grid_display_1/pos_x [4] ));
	// LUT = I0&I1&I2&I3&I4 ;

    V_LUT5 /* grid_display_1/N8_mux4_4/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00111111111111110111111111111111))
        \CLMA_266_132/FYD/FYC  (
            .Y (\grid_display_1/_N192 ),
            .I0 (\grid_display_1/pos_x [2] ),
            .I1 (\grid_display_1/pos_x [4] ),
            .I2 (\grid_display_1/pos_x [3] ),
            .I3 (\grid_display_1/pos_x [5] ),
            .I4 (\grid_display_1/pos_x [1] ));
	// LUT = (~I0&~I4)|(~I3)|(~I2)|(~I1) ;

    V_LUT5 /* hdmi_color/N45_6/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000000001000000000))
        \CLMA_270_92/FYA/FY  (
            .Y (nt_rstn_out),
            .I0 (\hdmi_color/rstn_1ms [5] ),
            .I1 (\hdmi_color/rstn_1ms [2] ),
            .I2 (\hdmi_color/rstn_1ms [0] ),
            .I3 (\hdmi_color/_N3564 ),
            .I4 (\hdmi_color/rstn_1ms [1] ));
	// LUT = I0&~I1&~I2&I3&~I4 ;

    V_LUT5 /* GND_87/FYA/FY */ #(
            .INIT(32'b00000000000000000000000000000000))
        \CLMA_270_112/FYA/FY  (
            .Y (ntR278),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = 1'b0 ;

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/y_cnt[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_270_128/FF0/FF  (
            .Q (\grid_display_1/pos_y [0] ),
            .CE (\CLMS_270_133/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMA_270_128/ntY0 ),
            .SR (\CLMA_270_128/ntRSCO ));
	// ../source/timing_gen_xy.v:53

    V_LUT5 /* grid_display_1/timing_gen_xy_m0/y_cnt[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00100010001000100011001100110011))
        \CLMA_270_128/FYA/FY  (
            .Y (\CLMA_270_128/ntY0 ),
            .I0 (grid_vs_out),
            .I1 (\grid_display_1/pos_y [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\grid_display_1/timing_gen_xy_m0/vs_d0 ));
	// LUT = (~I1&~I4)|(I0&~I1) ;
	// ../source/timing_gen_xy.v:53

    V_INV \CLMA_270_128/LRSPOLMUX/V_INV  (
            .Z (\CLMA_270_128/ntRSCO ),
            .I (nt_rst_n));
	// ../source/timing_gen_xy.v:53

    V_FFSYN /* wav_display_1/timing_gen_xy_m0/vs_d0/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_270_132/FF0/FF  (
            .Q (\wav_display_1/timing_gen_xy_m0/vs_d0 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (grid_vs_out),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* grid_display_1/timing_gen_xy_m0/vs_d1/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_270_132/FF1/FF  (
            .Q (grid_vs_out),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\grid_display_1/timing_gen_xy_m0/vs_d0 ),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* grid_display_1/v_data[13]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_270_132/FF2/FF  (
            .Q (grid_data_out[13]),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_262_132/ntRS ),
            .SR (1'b0));
	// ../source/grid_display.v:55

    V_FFSYN /* grid_display_1/timing_gen_xy_m0/vs_d0/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_270_132/FF3/FF  (
            .Q (\grid_display_1/timing_gen_xy_m0/vs_d0 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (hdmi_vs_out),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_LUT5 /* grid_display_1/N1_mux3/gateop_perm/FYA/FY */ #(
            .INIT(32'b00001111000011110000111101011111))
        \CLMA_270_132/FYA/FY  (
            .Y (\grid_display_1/_N142 ),
            .I0 (\grid_display_1/pos_y [0] ),
            .I1 (1'b0),
            .I2 (\grid_display_1/pos_y [3] ),
            .I3 (\grid_display_1/pos_y [1] ),
            .I4 (\grid_display_1/pos_y [2] ));
	// LUT = (~I0&~I3&~I4)|(~I2) ;

    V_LUT5 /* grid_display_1/N14_8/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111110000000100000000))
        \CLMA_270_132/FYB/FYC  (
            .Y (_N3799),
            .I0 (\grid_display_1/pos_y [4] ),
            .I1 (\grid_display_1/_N3174 ),
            .I2 (\grid_display_1/pos_y [10] ),
            .I3 (\grid_display_1/_N142 ),
            .I4 (\grid_display_1/_N3534_4 ));
	// LUT = (I4)|(~I0&~I1&~I2&I3) ;

    V_LUT5 /* grid_display_1/v_data[13]/opit_0_L5Q_perm/FYC/FY */ #(
            .INIT(32'b00000000101010100000000000000000))
        \CLMA_270_132/FYC/FY  (
            .Y (\CLMA_262_132/ntRS ),
            .I0 (\grid_display_1/region_active ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\grid_display_1/N150 ),
            .I4 (\grid_display_1/N78 ));
	// LUT = I0&~I3&I4 ;
	// ../source/grid_display.v:55

    V_FFSYN /* wav_display_1/timing_gen_xy_m0/vs_d1/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_270_136/FF0/FF  (
            .Q (nt_vout_vs),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/timing_gen_xy_m0/vs_d0 ),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* grid_display_1/region_active/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_270_136/FF1/FF  (
            .Q (\grid_display_1/region_active ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_270_136/ntY1 ),
            .SR (1'b0));
	// ../source/grid_display.v:28

    V_LUT5 /* grid_display_1/N1_mux2_2/gateop_perm/FYA/FY */ #(
            .INIT(32'b00001000000010000000000000000000))
        \CLMA_270_136/FYA/FY  (
            .Y (\grid_display_1/_N3184 ),
            .I0 (\grid_display_1/pos_y [3] ),
            .I1 (\grid_display_1/pos_y [4] ),
            .I2 (\grid_display_1/pos_y [11] ),
            .I3 (1'b0),
            .I4 (\grid_display_1/pos_y [2] ));
	// LUT = I0&I1&~I2&I4 ;

    V_LUT5 /* grid_display_1/region_active/opit_0_L5Q_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000000000100000011))
        \CLMA_270_136/FYB/FYC  (
            .Y (\CLMA_270_136/ntY1 ),
            .I0 (_N178),
            .I1 (\grid_display_1/pos_x [11] ),
            .I2 (\grid_display_1/pos_y [11] ),
            .I3 (\grid_display_1/pos_y [10] ),
            .I4 (_N3799));
	// LUT = (~I1&~I2&~I3&~I4)|(~I0&~I1&~I2&~I4) ;
	// ../source/grid_display.v:28

    V_LUT5 /* grid_display_1/N78_6_4/gateop_perm/FYC/FY */ #(
            .INIT(32'b00100000000000000010000000000000))
        \CLMA_270_136/FYC/FY  (
            .Y (\grid_display_1/_N2888 ),
            .I0 (\grid_display_1/pos_y [1] ),
            .I1 (\grid_display_1/_N3174 ),
            .I2 (\grid_display_1/_N3184 ),
            .I3 (\grid_display_1/pos_y [10] ),
            .I4 (1'b0));
	// LUT = I0&~I1&I2&I3 ;

    V_LUT5 /* grid_display_1/N150_13/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00010000000000000000000000000000))
        \CLMA_270_136/FYD/FYC  (
            .Y (\grid_display_1/N150 ),
            .I0 (\grid_display_1/pos_y [1] ),
            .I1 (\grid_display_1/pos_y [10] ),
            .I2 (\grid_display_1/pos_y [9] ),
            .I3 (\grid_display_1/_N3184 ),
            .I4 (\grid_display_1/_N3806 ));
	// LUT = ~I0&~I1&I2&I3&I4 ;

    V_LUT5 /* grid_display_1/N150_11/gateop_perm/FYA/FY */ #(
            .INIT(32'b00000000000000000000000000000100))
        \CLMA_270_140/FYA/FY  (
            .Y (\grid_display_1/_N3806 ),
            .I0 (\grid_display_1/pos_y [8] ),
            .I1 (\grid_display_1/pos_y [0] ),
            .I2 (\grid_display_1/pos_y [6] ),
            .I3 (\grid_display_1/pos_y [5] ),
            .I4 (\grid_display_1/pos_y [7] ));
	// LUT = ~I0&I1&~I2&~I3&~I4 ;

    V_FFSYN /* hdmi_color/sync_vg/v_count[6]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_274_120/FF0/FF  (
            .Q (\hdmi_color/sync_vg/v_count [6] ),
            .CE (\CLMS_274_121/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMA_274_120/ntY0 ),
            .SR (\CLMS_274_121/ntRS ));
	// ../source/sync_vg.v:75

    V_LUT5 /* hdmi_color/sync_vg/v_count[6]/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b11111111011101110000000000000000))
        \CLMA_274_120/FYA/FY  (
            .Y (\CLMA_274_120/ntY0 ),
            .I0 (\hdmi_color/sync_vg/_N3675 ),
            .I1 (\hdmi_color/sync_vg/_N3171 ),
            .I2 (1'b0),
            .I3 (\hdmi_color/sync_vg/_N3178 ),
            .I4 (\hdmi_color/sync_vg/N116 [6] ));
	// LUT = (I3&I4)|(~I1&I4)|(~I0&I4) ;
	// ../source/sync_vg.v:75

    V_FFSYN /* hdmi_color/sync_vg/vs_out/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_274_124/FF0/FF  (
            .Q (\hdmi_color/vs ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_274_124/ntY0 ),
            .SR (1'b0));
	// ../source/sync_vg.v:97

    V_FFSYN /* hdmi_color/pattern_vg/vs_out/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_274_124/FF1/FF  (
            .Q (hdmi_vs_out),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\hdmi_color/vs ),
            .SR (1'b0));
	// ../source/pattern_vg.v:40

    V_FFSYN /* grid_display_1/timing_gen_xy_m0/de_d0/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_274_124/FF2/FF  (
            .Q (\grid_display_1/timing_gen_xy_m0/de_d0 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (hdmi_r_out[7]),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* grid_display_1/timing_gen_xy_m0/de_d1/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_274_124/FF3/FF  (
            .Q (grid_de_out),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\grid_display_1/timing_gen_xy_m0/de_d0 ),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_LUT5 /* hdmi_color/sync_vg/vs_out/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000001111000011110001))
        \CLMA_274_124/FYA/FY  (
            .Y (\CLMA_274_124/ntY0 ),
            .I0 (\hdmi_color/sync_vg/_N3170 ),
            .I1 (\hdmi_color/sync_vg/_N3697 ),
            .I2 (\hdmi_color/vs ),
            .I3 (\hdmi_color/sync_vg/_N3178 ),
            .I4 (\hdmi_color/sync_vg/N108 ));
	// LUT = (~I0&~I1&~I3&~I4)|(I2&~I4) ;
	// ../source/sync_vg.v:97

    V_LUT5 /* hdmi_color/sync_vg/N91_9/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00100010000000000000000000000000))
        \CLMA_274_124/FYB/FYC  (
            .Y (\hdmi_color/sync_vg/_N3675 ),
            .I0 (\hdmi_color/sync_vg/v_count [6] ),
            .I1 (\hdmi_color/sync_vg/v_count [0] ),
            .I2 (1'b0),
            .I3 (\hdmi_color/sync_vg/v_count [10] ),
            .I4 (\hdmi_color/sync_vg/v_count [5] ));
	// LUT = I0&~I1&I3&I4 ;

    V_LUT5 /* hdmi_color/sync_vg/N108/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111000010001111111100000000))
        \CLMA_274_124/FYC/FY  (
            .Y (\hdmi_color/sync_vg/N108 ),
            .I0 (\hdmi_color/sync_vg/_N3179 ),
            .I1 (\hdmi_color/sync_vg/v_count [0] ),
            .I2 (\hdmi_color/sync_vg/v_count [5] ),
            .I3 (\CLMS_274_121/ntRS ),
            .I4 (\hdmi_color/sync_vg/_N3171 ));
	// LUT = (I0&I1&~I2&I4)|(I3) ;
	// ../source/sync_vg.v:50

    V_LUT5 /* hdmi_color/sync_vg/N96_10/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111111111111111001100))
        \CLMA_274_124/FYD/FYC  (
            .Y (\hdmi_color/sync_vg/_N3697 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/v_count [10] ),
            .I2 (1'b0),
            .I3 (\hdmi_color/sync_vg/v_count [5] ),
            .I4 (\hdmi_color/sync_vg/v_count [6] ));
	// LUT = (I4)|(I3)|(I1) ;

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/x_cnt[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_274_128/FF0/FF  (
            .Q (\grid_display_1/pos_x [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_274_128/ntY0 ),
            .SR (\CLMA_274_128/ntRSCO ));
	// ../source/timing_gen_xy.v:44

    V_LUT5 /* grid_display_1/timing_gen_xy_m0/x_cnt[0]/opit_0_inv_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMA_274_128/FYA/FY  (
            .Y (\CLMA_274_128/ntY0 ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_x [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\grid_display_1/timing_gen_xy_m0/de_d0 ));
	// LUT = ~I1&I4 ;
	// ../source/timing_gen_xy.v:44

    V_LUT5 /* grid_display_1/N123/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10001000100010000000000000000000))
        \CLMA_274_128/FYB/FYC  (
            .Y (\grid_display_1/N123 ),
            .I0 (\grid_display_1/grid_x [2] ),
            .I1 (\grid_display_1/grid_x [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\grid_display_1/grid_x [1] ));
	// LUT = I0&I1&I4 ;
	// ../source/grid_display.v:39

    V_LUT5 /* grid_display_1/N161_3/gateop_perm/FYC/FY */ #(
            .INIT(32'b11011111010111110101111101011111))
        \CLMA_274_128/FYC/FY  (
            .Y (\CLMS_270_129/ntRS ),
            .I0 (\grid_display_1/region_active ),
            .I1 (\grid_display_1/grid_x [2] ),
            .I2 (grid_de_out),
            .I3 (\grid_display_1/grid_x [0] ),
            .I4 (\grid_display_1/grid_x [1] ));
	// LUT = (I1&I3&I4)|(~I2)|(~I0) ;

    V_INV \CLMA_274_128/LRSPOLMUX/V_INV  (
            .Z (\CLMA_274_128/ntRSCO ),
            .I (nt_rst_n));
	// ../source/timing_gen_xy.v:44

    V_LUT5 /* grid_display_1/N44_30/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111110101111111111111111111))
        \CLMA_274_132/FYA/FY  (
            .Y (_N3521_1),
            .I0 (\grid_display_1/pos_x [0] ),
            .I1 (\grid_display_1/_N3174 ),
            .I2 (\grid_display_1/pos_y [10] ),
            .I3 (\grid_display_1/_N3914 ),
            .I4 (\grid_display_1/_N3521_6 ));
	// LUT = (~I4)|(I3)|(~I1&~I2)|(I1&I2)|(~I0) ;

    V_LUT5 /* grid_display_1/N78_5_2/gateop_perm/FYB/FYC */ #(
            .INIT(32'b10101010101010101010101010000000))
        \CLMA_274_132/FYB/FYC  (
            .Y (\grid_display_1/_N3820 ),
            .I0 (\grid_display_1/N123 ),
            .I1 (\grid_display_1/_N308 ),
            .I2 (\grid_display_1/pos_y [5] ),
            .I3 (\grid_display_1/pos_y [10] ),
            .I4 (\grid_display_1/_N3165 ));
	// LUT = (I0&I4)|(I0&I3)|(I0&I1&I2) ;

    V_LUT5 /* grid_display_1/N71_mux4_6/gateop_perm/FYC/FY */ #(
            .INIT(32'b11111111111111111111111111111110))
        \CLMA_274_132/FYC/FY  (
            .Y (\grid_display_1/_N308 ),
            .I0 (\grid_display_1/pos_y [0] ),
            .I1 (\grid_display_1/pos_y [1] ),
            .I2 (\grid_display_1/pos_y [4] ),
            .I3 (\grid_display_1/pos_y [3] ),
            .I4 (\grid_display_1/pos_y [2] ));
	// LUT = (I4)|(I3)|(I2)|(I1)|(I0) ;

    V_LUT5 /* grid_display_1/N4_mux9/gateop_perm/FYD/FYC */ #(
            .INIT(32'b11111111111111111110000000000000))
        \CLMA_274_132/FYD/FYC  (
            .Y (_N178),
            .I0 (\grid_display_1/pos_y [3] ),
            .I1 (\grid_display_1/pos_y [2] ),
            .I2 (\grid_display_1/pos_y [4] ),
            .I3 (\grid_display_1/pos_y [5] ),
            .I4 (\grid_display_1/_N3165 ));
	// LUT = (I4)|(I1&I2&I3)|(I0&I2&I3) ;

    V_LUT5 /* grid_display_1/N54_mux4_3/gateop_perm/FYA/FY */ #(
            .INIT(32'b01111111111111111111111111111111))
        \CLMA_274_136/FYA/FY  (
            .Y (\grid_display_1/_N284 ),
            .I0 (\grid_display_1/pos_y [0] ),
            .I1 (\grid_display_1/pos_y [2] ),
            .I2 (\grid_display_1/pos_y [3] ),
            .I3 (\grid_display_1/pos_y [4] ),
            .I4 (\grid_display_1/pos_y [1] ));
	// LUT = (~I4)|(~I3)|(~I2)|(~I1)|(~I0) ;

    V_LUT5 /* grid_display_1/N78_5_3/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000111000000110000000000000000))
        \CLMA_274_136/FYB/FYC  (
            .Y (\grid_display_1/_N2887 ),
            .I0 (\grid_display_1/_N3174 ),
            .I1 (\grid_display_1/pos_y [10] ),
            .I2 (\grid_display_1/pos_y [11] ),
            .I3 (\grid_display_1/_N284 ),
            .I4 (\grid_display_1/_N3820 ));
	// LUT = (~I0&~I2&I3&I4)|(~I1&~I2&I4) ;

    V_LUT5 /* grid_display_1/N78_2_4/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000100000001))
        \CLMA_274_136/FYC/FY  (
            .Y (\grid_display_1/_N3824 ),
            .I0 (\grid_display_1/pos_y [4] ),
            .I1 (\grid_display_1/pos_y [3] ),
            .I2 (\grid_display_1/pos_y [9] ),
            .I3 (1'b0),
            .I4 (\grid_display_1/pos_y [10] ));
	// LUT = ~I0&~I1&~I2&~I4 ;

    V_LUT5M /* grid_display_1/N170_1/gateop/FYD/V_FYC */ #(
            .INIT(32'b11111111100010101010101010101010))
        \CLMA_274_136/FYD/V_FYC  (
            .Z (\CLMS_274_129/ntRS ),
            .I0 (\grid_display_1/pos_y [10] ),
            .I1 (\grid_display_1/_N3174 ),
            .I2 (\grid_display_1/_N284 ),
            .I3 (\grid_display_1/pos_y [11] ),
            .I4 (_N3521_1),
            .ID (\grid_display_1/N133 ));

    V_LUT5 /* grid_display_1/N71_mux10_4/gateop_perm/FYA/FY */ #(
            .INIT(32'b11111111111111111111111111111110))
        \CLMA_274_140/FYA/FY  (
            .Y (\grid_display_1/_N3174 ),
            .I0 (\grid_display_1/pos_y [5] ),
            .I1 (\grid_display_1/pos_y [8] ),
            .I2 (\grid_display_1/pos_y [9] ),
            .I3 (\grid_display_1/pos_y [6] ),
            .I4 (\grid_display_1/pos_y [7] ));
	// LUT = (I4)|(I3)|(I2)|(I1)|(I0) ;

    V_LUT5 /* grid_display_1/N71_mux10_3/gateop_perm/FYB/FYC */ #(
            .INIT(32'b11111111111111111111111011111110))
        \CLMA_274_140/FYB/FYC  (
            .Y (\grid_display_1/_N3165 ),
            .I0 (\grid_display_1/pos_y [8] ),
            .I1 (\grid_display_1/pos_y [7] ),
            .I2 (\grid_display_1/pos_y [6] ),
            .I3 (1'b0),
            .I4 (\grid_display_1/pos_y [9] ));
	// LUT = (I4)|(I2)|(I1)|(I0) ;

    V_LUT5 /* grid_display_1/N78_2_5/gateop_perm/FYC/FY */ #(
            .INIT(32'b00000000000000000000000000000100))
        \CLMA_274_140/FYC/FY  (
            .Y (\grid_display_1/_N3825 ),
            .I0 (\grid_display_1/pos_y [7] ),
            .I1 (\grid_display_1/pos_y [5] ),
            .I2 (\grid_display_1/pos_y [8] ),
            .I3 (\grid_display_1/pos_y [11] ),
            .I4 (\grid_display_1/pos_y [6] ));
	// LUT = ~I0&I1&~I2&~I3&~I4 ;

    V_FFSYN /* grid_display_1/timing_gen_xy_m0/hs_d1/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_282_116/FF0/FF  (
            .Q (grid_hs_out),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\grid_display_1/timing_gen_xy_m0/hs_d0 ),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* hdmi_color/pattern_vg/hs_out/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_282_116/FF1/FF  (
            .Q (hdmi_hs_out),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\hdmi_color/hs ),
            .SR (1'b0));
	// ../source/pattern_vg.v:40

    V_FFSYN /* grid_display_1/timing_gen_xy_m0/hs_d0/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_282_116/FF2/FF  (
            .Q (\grid_display_1/timing_gen_xy_m0/hs_d0 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (hdmi_hs_out),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* wav_display_1/timing_gen_xy_m0/hs_d1/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_282_116/FF3/FF  (
            .Q (nt_vout_hs),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/timing_gen_xy_m0/hs_d0 ),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_LUT5 /* hdmi_color/sync_vg/N82_16/gateop_perm/FYA/FY */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMA_282_116/FYA/FY  (
            .Y (\CLMS_274_121/FYD/ntWA [4] ),
            .I0 (\hdmi_color/sync_vg/_N3682 ),
            .I1 (\hdmi_color/sync_vg/h_count [1] ),
            .I2 (\hdmi_color/sync_vg/h_count [2] ),
            .I3 (\hdmi_color/sync_vg/h_count [7] ),
            .I4 (\hdmi_color/sync_vg/_N3681 ));
	// LUT = I0&I1&I2&I3&I4 ;

    V_LUT5 /* hdmi_color/sync_vg/N82_13/gateop_perm/FYB/FYC */ #(
            .INIT(32'b00000000000000000000001000000010))
        \CLMA_282_116/FYB/FYC  (
            .Y (\hdmi_color/sync_vg/_N3681 ),
            .I0 (\hdmi_color/sync_vg/h_count [0] ),
            .I1 (\hdmi_color/sync_vg/h_count [5] ),
            .I2 (\hdmi_color/sync_vg/h_count [3] ),
            .I3 (1'b0),
            .I4 (\hdmi_color/sync_vg/h_count [6] ));
	// LUT = I0&~I1&~I2&~I4 ;

    V_LUT5 /* hdmi_color/sync_vg/N4_mux7/gateop_perm/FYC/FY */ #(
            .INIT(32'b00011111000111110000111100011111))
        \CLMA_282_116/FYC/FY  (
            .Y (\hdmi_color/sync_vg/_N534 ),
            .I0 (\hdmi_color/sync_vg/h_count [6] ),
            .I1 (\hdmi_color/sync_vg/h_count [5] ),
            .I2 (\hdmi_color/sync_vg/h_count [7] ),
            .I3 (\hdmi_color/sync_vg/h_count [4] ),
            .I4 (\hdmi_color/sync_vg/_N526 ));
	// LUT = (~I0&~I1&I4)|(~I0&~I1&~I3)|(~I2) ;

    V_LUT5 /* hdmi_color/sync_vg/N4_mux3/gateop_perm/FYD/FYC */ #(
            .INIT(32'b00000111000001110000111100001111))
        \CLMA_282_116/FYD/FYC  (
            .Y (\hdmi_color/sync_vg/_N526 ),
            .I0 (\hdmi_color/sync_vg/h_count [0] ),
            .I1 (\hdmi_color/sync_vg/h_count [2] ),
            .I2 (\hdmi_color/sync_vg/h_count [3] ),
            .I3 (1'b0),
            .I4 (\hdmi_color/sync_vg/h_count [1] ));
	// LUT = (~I2&~I4)|(~I1&~I2)|(~I0&~I2) ;

    V_FFSYN /* hdmi_color/sync_vg/v_count[1]/opit_0_A2Q0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_282_120/FF0/FF  (
            .Q (\hdmi_color/sync_vg/v_count [1] ),
            .CE (\CLMS_274_121/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMA_282_120/ntY0 ),
            .SR (\CLMS_274_121/ntRS ));
	// ../source/sync_vg.v:75

    V_FFSYN /* hdmi_color/sync_vg/v_count[4]/opit_0_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_282_120/FF2/FF  (
            .Q (\hdmi_color/sync_vg/v_count [3] ),
            .CE (\CLMS_274_121/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMA_282_120/ntY2 ),
            .SR (\CLMS_274_121/ntRS ));
	// ../source/sync_vg.v:75

    V_FFSYN /* hdmi_color/sync_vg/v_count[4]/opit_0_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_282_120/FF3/FF  (
            .Q (\hdmi_color/sync_vg/v_count [4] ),
            .CE (\CLMS_274_121/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMA_282_120/ntY3 ),
            .SR (\CLMS_274_121/ntRS ));
	// ../source/sync_vg.v:75

    V_LUT5CARRY /* hdmi_color/sync_vg/v_count[1]/opit_0_A2Q0/FYA/V_FY */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_282_120/FYA/V_FY  (
            .COUT (\CLMA_282_120/ntCYA ),
            .S (\CLMA_282_120/ntY0 ),
            .CIN (1'b0),
            .I0 (\hdmi_color/sync_vg/v_count [0] ),
            .I1 (\hdmi_color/sync_vg/v_count [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/sync_vg.v:75

    V_LUT5CARRY /* hdmi_color/sync_vg/v_count[1]/opit_0_A2Q0/FYB/V_FY */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_282_120/FYB/V_FY  (
            .COUT (\CLMA_282_120/ntCYB ),
            .S (\hdmi_color/sync_vg/N116 [2] ),
            .CIN (\CLMA_282_120/ntCYA ),
            .I0 (\hdmi_color/sync_vg/v_count [0] ),
            .I1 (\hdmi_color/sync_vg/v_count [1] ),
            .I2 (\hdmi_color/sync_vg/v_count [2] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/sync_vg.v:75

    V_LUT5CARRY /* hdmi_color/sync_vg/v_count[4]/opit_0_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_282_120/FYC/V_FY  (
            .COUT (\CLMA_282_120/ntCYC ),
            .S (\CLMA_282_120/ntY2 ),
            .CIN (\CLMA_282_120/ntCYB ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/v_count [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:75

    V_LUT5CARRY /* hdmi_color/sync_vg/v_count[4]/opit_0_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_282_120/FYD/V_FY  (
            .COUT (\hdmi_color/sync_vg/_N859 ),
            .S (\CLMA_282_120/ntY3 ),
            .CIN (\CLMA_282_120/ntCYC ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/v_count [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:75

    V_BUF \CLMA_282_120/ntCE  (
            .Z (ntR206),
            .I (\CLMS_274_121/FYD/ntWA [4] ));
	// ../source/sync_vg.v:75

    V_BUF \CLMA_282_120/ntRS  (
            .Z (ntR5),
            .I (\CLMS_274_121/ntRS ));
	// ../source/sync_vg.v:75

    V_FFSYN /* hdmi_color/sync_vg/v_count[8]/opit_0_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_282_124/FF2/FF  (
            .Q (\hdmi_color/sync_vg/v_count [7] ),
            .CE (ntR206),
            .CK (ntclkbufg_0),
            .D (\CLMA_282_124/ntY2 ),
            .SR (ntR5));
	// ../source/sync_vg.v:75

    V_FFSYN /* hdmi_color/sync_vg/v_count[8]/opit_0_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_282_124/FF3/FF  (
            .Q (\hdmi_color/sync_vg/v_count [8] ),
            .CE (ntR206),
            .CK (ntclkbufg_0),
            .D (\CLMA_282_124/ntY3 ),
            .SR (ntR5));
	// ../source/sync_vg.v:75

    V_LUT5CARRY /* hdmi_color/sync_vg/N24_1_5/gateop_A2/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_282_124/FYA/V_FY  (
            .COUT (\CLMA_282_124/ntCYA ),
            .S (\hdmi_color/sync_vg/N116 [5] ),
            .CIN (\hdmi_color/sync_vg/_N859 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/v_count [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:85

    V_LUT5CARRY /* hdmi_color/sync_vg/N24_1_5/gateop_A2/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_282_124/FYB/V_FY  (
            .COUT (\CLMA_282_124/ntCYB ),
            .S (\hdmi_color/sync_vg/N116 [6] ),
            .CIN (\CLMA_282_124/ntCYA ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/v_count [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:85

    V_LUT5CARRY /* hdmi_color/sync_vg/v_count[8]/opit_0_A2Q21/FYC/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_282_124/FYC/V_FY  (
            .COUT (\CLMA_282_124/ntCYC ),
            .S (\CLMA_282_124/ntY2 ),
            .CIN (\CLMA_282_124/ntCYB ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/v_count [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:75

    V_LUT5CARRY /* hdmi_color/sync_vg/v_count[8]/opit_0_A2Q21/FYD/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_282_124/FYD/V_FY  (
            .COUT (\hdmi_color/sync_vg/_N863 ),
            .S (\CLMA_282_124/ntY3 ),
            .CIN (\CLMA_282_124/ntCYC ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/v_count [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:75

    V_BUF \CLMA_282_124/ntCECO  (
            .Z (ntR205),
            .I (ntR206));
	// ../source/sync_vg.v:75

    V_BUF \CLMA_282_124/ntRSCO  (
            .Z (ntR4),
            .I (ntR5));
	// ../source/sync_vg.v:75

    V_FFSYN /* hdmi_color/sync_vg/v_count[9]/opit_0_A2Q0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_282_128/FF0/FF  (
            .Q (\hdmi_color/sync_vg/v_count [9] ),
            .CE (ntR205),
            .CK (ntclkbufg_0),
            .D (\CLMA_282_128/ntY0 ),
            .SR (ntR4));
	// ../source/sync_vg.v:75

    V_LUT5CARRY /* hdmi_color/sync_vg/v_count[9]/opit_0_A2Q0/FYA/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_282_128/FYA/V_FY  (
            .COUT (\CLMA_282_128/ntCYA ),
            .S (\CLMA_282_128/ntY0 ),
            .CIN (\hdmi_color/sync_vg/_N863 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/v_count [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:75

    V_LUT5CARRY /* hdmi_color/sync_vg/v_count[9]/opit_0_A2Q0/FYB/V_FY */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMA_282_128/FYB/V_FY  (
            .COUT (),
            .S (\hdmi_color/sync_vg/N116 [10] ),
            .CIN (\CLMA_282_128/ntCYA ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/v_count [10] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:75

    V_FFSYN /* hdmi_color/sync_vg/hs_out/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_286_120/FF0/FF  (
            .Q (\hdmi_color/hs ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_286_120/ntY0 ),
            .SR (\CLMS_274_121/ntRS ));
	// ../source/sync_vg.v:89

    V_FFSYN /* hdmi_color/sync_vg/de_out/opit_0_L5Q/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMA_286_120/FF2/FF  (
            .Q (\hdmi_color/de ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMA_286_120/ntY2 ),
            .SR (\CLMS_274_121/ntRS ));
	// ../source/sync_vg.v:112

    V_LUT5 /* hdmi_color/sync_vg/hs_out/opit_0_L5Q_perm/FYA/FY */ #(
            .INIT(32'b00000000000000100000000000000000))
        \CLMA_286_120/FYA/FY  (
            .Y (\CLMA_286_120/ntY0 ),
            .I0 (\hdmi_color/sync_vg/_N3125 ),
            .I1 (\hdmi_color/sync_vg/h_count [6] ),
            .I2 (\hdmi_color/sync_vg/h_count [7] ),
            .I3 (\hdmi_color/sync_vg/h_count [11] ),
            .I4 (\hdmi_color/sync_vg/_N550 ));
	// LUT = I0&~I1&~I2&~I3&I4 ;
	// ../source/sync_vg.v:89

    V_LUT5 /* hdmi_color/sync_vg/h_count[11:0]_or_inv/gateop_perm/FYB/FYC */ #(
            .INIT(32'b01110111001100111111111100110011))
        \CLMA_286_120/FYB/FYC  (
            .Y (\CLMS_282_117/ntRS ),
            .I0 (\hdmi_color/sync_vg/_N3125 ),
            .I1 (nt_rstn_out),
            .I2 (1'b0),
            .I3 (\hdmi_color/sync_vg/h_count [11] ),
            .I4 (\hdmi_color/sync_vg/_N534 ));
	// LUT = (I3&~I4)|(~I0&I3)|(~I1) ;

    V_LUT5 /* hdmi_color/sync_vg/de_out/opit_0_L5Q/FYC/FY */ #(
            .INIT(32'b00110001000110010000000000000000))
        \CLMA_286_120/FYC/FY  (
            .Y (\CLMA_286_120/ntY2 ),
            .I0 (\hdmi_color/sync_vg/_N3125 ),
            .I1 (\hdmi_color/sync_vg/h_count [11] ),
            .I2 (\hdmi_color/sync_vg/h_count [7] ),
            .I3 (\hdmi_color/sync_vg/h_count [6] ),
            .I4 (\hdmi_color/sync_vg/_N3705 ));
	// LUT = (I0&I1&~I2&~I3&I4)|(~I1&I2&I3&I4)|(~I0&~I1&I4) ;
	// ../source/sync_vg.v:112

    V_INV \CLMS_174_33/CLKPOLMUX/V_INV  (
            .Z (\CLMS_174_33/FF3/_N3 ),
            .I (ntclkbufg_5));
	// ../source/ad9708_sin_wave.v:16

    V_FFASYN /* a_sin_wave/rom_addr[2]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_174_33/FF0/FF  (
            .Q (\a_sin_wave/rom_addr [1] ),
            .CE (1'b1),
            .CK (\CLMS_174_33/FF3/_N3 ),
            .D (\CLMS_174_33/ntY0 ),
            .SR (ntR39));
	// ../source/ad9708_sin_wave.v:16

    V_FFASYN /* a_sin_wave/rom_addr[2]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_174_33/FF1/FF  (
            .Q (\a_sin_wave/rom_addr [2] ),
            .CE (1'b1),
            .CK (\CLMS_174_33/FF3/_N3 ),
            .D (\CLMS_174_33/ntY1 ),
            .SR (ntR39));
	// ../source/ad9708_sin_wave.v:16

    V_FFASYN /* a_sin_wave/rom_addr[4]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_174_33/FF2/FF  (
            .Q (\a_sin_wave/rom_addr [3] ),
            .CE (1'b1),
            .CK (\CLMS_174_33/FF3/_N3 ),
            .D (\CLMS_174_33/ntY2 ),
            .SR (ntR39));
	// ../source/ad9708_sin_wave.v:16

    V_FFASYN /* a_sin_wave/rom_addr[4]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_174_33/FF3/FF  (
            .Q (\a_sin_wave/rom_addr [4] ),
            .CE (1'b1),
            .CK (\CLMS_174_33/FF3/_N3 ),
            .D (\CLMS_174_33/ntY3 ),
            .SR (ntR39));
	// ../source/ad9708_sin_wave.v:16

    V_LUT5CARRY /* a_sin_wave/rom_addr[2]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_174_33/FYA/V_FYS  (
            .COUT (\CLMS_174_33/ntCYA ),
            .S (\CLMS_174_33/ntY0 ),
            .CIN (1'b0),
            .I0 (\a_sin_wave/rom_addr [0] ),
            .I1 (\a_sin_wave/rom_addr [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:16

    V_LUT5CARRY /* a_sin_wave/rom_addr[2]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_174_33/FYB/V_FYSC  (
            .COUT (\CLMS_174_33/ntCYB ),
            .S (\CLMS_174_33/ntY1 ),
            .CIN (\CLMS_174_33/ntCYA ),
            .I0 (\a_sin_wave/rom_addr [0] ),
            .I1 (\a_sin_wave/rom_addr [1] ),
            .I2 (\a_sin_wave/rom_addr [2] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:16

    V_LUT5CARRY /* a_sin_wave/rom_addr[4]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_174_33/FYC/V_FYS  (
            .COUT (\CLMS_174_33/ntCYC ),
            .S (\CLMS_174_33/ntY2 ),
            .CIN (\CLMS_174_33/ntCYB ),
            .I0 (1'b0),
            .I1 (\a_sin_wave/rom_addr [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:16

    V_LUT5CARRY /* a_sin_wave/rom_addr[4]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_174_33/FYD/V_FYSC  (
            .COUT (\a_sin_wave/_N908 ),
            .S (\CLMS_174_33/ntY3 ),
            .CIN (\CLMS_174_33/ntCYC ),
            .I0 (1'b0),
            .I1 (\a_sin_wave/rom_addr [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:16

    V_INV \CLMS_174_33/LRSPOLMUX/V_INV  (
            .Z (ntR39),
            .I (nt_rst_n));
	// ../source/ad9708_sin_wave.v:16

    V_INV \CLMS_174_37/CLKPOLMUX/V_INV  (
            .Z (\CLMS_174_37/FF3/_N3 ),
            .I (ntclkbufg_5));
	// ../source/ad9708_sin_wave.v:16

    V_FFASYN /* a_sin_wave/rom_addr[6]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_174_37/FF0/FF  (
            .Q (\a_sin_wave/rom_addr [5] ),
            .CE (1'b1),
            .CK (\CLMS_174_37/FF3/_N3 ),
            .D (\CLMS_174_37/ntY0 ),
            .SR (ntR39));
	// ../source/ad9708_sin_wave.v:16

    V_FFASYN /* a_sin_wave/rom_addr[6]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_174_37/FF1/FF  (
            .Q (\a_sin_wave/rom_addr [6] ),
            .CE (1'b1),
            .CK (\CLMS_174_37/FF3/_N3 ),
            .D (\CLMS_174_37/ntY1 ),
            .SR (ntR39));
	// ../source/ad9708_sin_wave.v:16

    V_FFASYN /* a_sin_wave/rom_addr[8]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_174_37/FF2/FF  (
            .Q (\a_sin_wave/rom_addr [7] ),
            .CE (1'b1),
            .CK (\CLMS_174_37/FF3/_N3 ),
            .D (\CLMS_174_37/ntY2 ),
            .SR (ntR39));
	// ../source/ad9708_sin_wave.v:16

    V_FFASYN /* a_sin_wave/rom_addr[8]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_174_37/FF3/FF  (
            .Q (\a_sin_wave/rom_addr [8] ),
            .CE (1'b1),
            .CK (\CLMS_174_37/FF3/_N3 ),
            .D (\CLMS_174_37/ntY3 ),
            .SR (ntR39));
	// ../source/ad9708_sin_wave.v:16

    V_LUT5CARRY /* a_sin_wave/rom_addr[6]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_174_37/FYA/V_FYS  (
            .COUT (\CLMS_174_37/ntCYA ),
            .S (\CLMS_174_37/ntY0 ),
            .CIN (\a_sin_wave/_N908 ),
            .I0 (1'b0),
            .I1 (\a_sin_wave/rom_addr [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:16

    V_LUT5CARRY /* a_sin_wave/rom_addr[6]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_174_37/FYB/V_FYSC  (
            .COUT (\CLMS_174_37/ntCYB ),
            .S (\CLMS_174_37/ntY1 ),
            .CIN (\CLMS_174_37/ntCYA ),
            .I0 (1'b0),
            .I1 (\a_sin_wave/rom_addr [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:16

    V_LUT5CARRY /* a_sin_wave/rom_addr[8]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_174_37/FYC/V_FYS  (
            .COUT (\CLMS_174_37/ntCYC ),
            .S (\CLMS_174_37/ntY2 ),
            .CIN (\CLMS_174_37/ntCYB ),
            .I0 (1'b0),
            .I1 (\a_sin_wave/rom_addr [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:16

    V_LUT5CARRY /* a_sin_wave/rom_addr[8]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_174_37/FYD/V_FYSC  (
            .COUT (\a_sin_wave/_N912 ),
            .S (\CLMS_174_37/ntY3 ),
            .CIN (\CLMS_174_37/ntCYC ),
            .I0 (1'b0),
            .I1 (\a_sin_wave/rom_addr [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:16

    V_BUF \CLMS_174_37/ntRSCO  (
            .Z (ntR38),
            .I (ntR39));
	// ../source/ad9708_sin_wave.v:16

    V_INV \CLMS_174_41/CLKPOLMUX/V_INV  (
            .Z (\CLMS_174_41/FF3/_N3 ),
            .I (ntclkbufg_5));
	// ../source/ad9708_sin_wave.v:16

    V_FFASYN /* a_sin_wave/rom_addr[9]/opit_0_inv_AQ/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_174_41/FF0/FF  (
            .Q (\a_sin_wave/rom_addr [9] ),
            .CE (1'b1),
            .CK (\CLMS_174_41/FF3/_N3 ),
            .D (\CLMS_174_41/ntY0 ),
            .SR (ntR38));
	// ../source/ad9708_sin_wave.v:16

    V_LUT5CARRY /* a_sin_wave/rom_addr[9]/opit_0_inv_AQ/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_174_41/FYA/V_FYS  (
            .COUT (),
            .S (\CLMS_174_41/ntY0 ),
            .CIN (\a_sin_wave/_N912 ),
            .I0 (1'b0),
            .I1 (\a_sin_wave/rom_addr [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ad9708_sin_wave.v:16

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[16]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_190_101/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [16] ),
            .SR (ntR191));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][17]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_190_101/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [17] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[4]),
            .SR (ntR191));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[17]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_190_101/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [17] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [17] ),
            .SR (ntR191));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][16]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_190_101/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[3]),
            .SR (ntR191));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][16]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_190_101/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [16] ),
            .SR (ntR191));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][19]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_190_101/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [19] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [19] ),
            .SR (ntR191));
	// ../source/iic_dri.v:4168

    V_INV \CLMS_190_101/LRSPOLMUX/V_INV  (
            .Z (ntR191),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[123]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_190_105/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [123] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_190_105/ntY0 ),
            .SR (ntR191));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_190_105/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [124] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_190_105/ntY1 ),
            .SR (ntR191));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[83]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_190_105/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [83] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_190_105/ntY3 ),
            .SR (ntR191));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[123]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMS_190_105/FYA/FYS  (
            .Y (\CLMS_190_105/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [124] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[124]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_190_105/FYB/FYSC  (
            .Y (\CLMS_190_105/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [125] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/N2681_4/gateop_perm/FYC/FYS */ #(
            .INIT(32'b10001000000000000000000000000000))
        \CLMS_190_105/FYC/FYS  (
            .Y (\u_CORES/u_debug_core_0/u0_trig_unit/_N3110 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [17] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [18] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [16] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [19] ));
	// LUT = I0&I1&I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[83]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_190_105/FYD/FYSC  (
            .Y (\CLMS_190_105/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [84] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMS_190_105/ntRSCO  (
            .Z (ntR190),
            .I (ntR191));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[19]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_190_109/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [19] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [19] ),
            .SR (ntR190));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[88]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_101/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [88] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_198_101/ntY0 ),
            .SR (ntR106));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[126]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_101/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [126] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_198_101/ntY1 ),
            .SR (ntR106));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[127]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_101/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [127] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_198_101/ntY2 ),
            .SR (ntR106));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[94]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_101/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [94] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_198_101/ntY3 ),
            .SR (ntR106));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[88]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMS_198_101/FYA/FYS  (
            .Y (\CLMS_198_101/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [89] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[126]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_198_101/FYB/FYSC  (
            .Y (\CLMS_198_101/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [127] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[127]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_198_101/FYC/FYS  (
            .Y (\CLMS_198_101/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [128] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[94]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000111111110000000000000000))
        \CLMS_198_101/FYD/FYSC  (
            .Y (\CLMS_198_101/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_rst ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [95] ));
	// LUT = ~I3&I4 ;
	// ../source/sync_vg.v:510

    V_INV \CLMS_198_101/LRSPOLMUX/V_INV  (
            .Z (ntR106),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[28]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_105/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [28] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_198_105/ntY0 ),
            .SR (ntR106));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_105/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [26] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_198_105/ntY1 ),
            .SR (ntR106));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[28]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_105/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [28] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [28] ),
            .SR (ntR106));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[26]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_105/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [26] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [26] ),
            .SR (ntR106));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[27]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_105/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [27] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [27] ),
            .SR (ntR106));
	// ../source/sync_vg.v:604

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[28]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10000110100110010011100000110011))
        \CLMS_198_105/FYA/FYS  (
            .Y (\CLMS_198_105/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [88] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [87] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [28] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [89] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [28] ));
	// LUT = (~I1&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(~I1&I2&~I4)|(I0&I1&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(I0&I1&I2&I4)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[26]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10010100110000110100101000001111))
        \CLMS_198_105/FYB/FYSC  (
            .Y (\CLMS_198_105/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [26] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [94] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [93] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [95] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [26] ));
	// LUT = (~I2&~I3&~I4)|(~I0&I1&I2&I3&~I4)|(I0&~I2&~I4)|(I1&I2&~I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I4)|(~I1&~I2&~I3) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMS_198_105/ntRSCO  (
            .Z (ntR105),
            .I (ntR106));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[20]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_109/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [20] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [20] ),
            .SR (ntR105));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][20]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_109/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [20] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [20] ),
            .SR (ntR105));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_109/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_198_109/ntY2 ),
            .SR (ntR105));
	// ../source/sync_vg.v:685

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_109/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [20] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_198_109/ntY3 ),
            .SR (ntR105));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][20]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_109/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [20] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[7]),
            .SR (ntR105));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[1]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMS_198_109/FYC/FYS  (
            .Y (\CLMS_198_109/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/_N3110 ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/_N3118 ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [31] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [30] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/_N3114 ));
	// LUT = I0&I1&I2&I3&I4 ;
	// ../source/sync_vg.v:685

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[20]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b10000011100001110110100010000111))
        \CLMS_198_109/FYD/FYSC  (
            .Y (\CLMS_198_109/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [112] ),
            .I1 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [20] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [111] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [113] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [20] ));
	// LUT = (I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I1&~I2&I4)|(I0&I1&I2&I4)|(~I1&~I2&~I3)|(~I0&~I2&~I3)|(I0&I1&I2&~I3) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMS_198_109/ntRSCO  (
            .Z (ntR104),
            .I (ntR105));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[31]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_113/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [31] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_198_113/ntY0 ),
            .SR (ntR104));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][30]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_113/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [30] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [9] ),
            .SR (ntR104));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[31]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_113/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [31] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [31] ),
            .SR (ntR104));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[21]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_113/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [21] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_198_113/ntY3 ),
            .SR (ntR104));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[21]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_113/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [21] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [21] ),
            .SR (ntR104));
	// ../source/sync_vg.v:604

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[31]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10010100110000110110001000110011))
        \CLMS_198_113/FYA/FYS  (
            .Y (\CLMS_198_113/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [31] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [78] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [79] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [80] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [31] ));
	// LUT = (~I1&~I3&~I4)|(~I0&I1&I2&I3&~I4)|(I0&~I1&~I4)|(I1&I2&~I3&I4)|(~I0&I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I4)|(~I1&~I2&~I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[21]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b10100101000001110110100110000011))
        \CLMS_198_113/FYD/FYSC  (
            .Y (\CLMS_198_113/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [21] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [110] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [108] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [109] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [21] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(I0&I2&I3&I4)|(~I0&~I2&I4)|(~I1&~I2&~I3)|(I0&~I1&I2&I3)|(~I0&~I1&~I2) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMS_198_113/ntRSCO  (
            .Z (ntR103),
            .I (ntR104));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[72]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_117/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [72] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_198_117/ntY0 ),
            .SR (ntR103));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[73]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_117/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [73] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_198_117/ntY1 ),
            .SR (ntR103));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[74]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_117/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [74] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_198_117/ntY2 ),
            .SR (ntR103));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[75]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_117/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [75] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_198_117/ntY3 ),
            .SR (ntR103));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[72]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMS_198_117/FYA/FYS  (
            .Y (\CLMS_198_117/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [73] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[73]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_198_117/FYB/FYSC  (
            .Y (\CLMS_198_117/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [74] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[74]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_198_117/FYC/FYS  (
            .Y (\CLMS_198_117/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [75] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[75]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMS_198_117/FYD/FYSC  (
            .Y (\CLMS_198_117/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [76] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMS_198_117/ntRSCO  (
            .Z (ntR102),
            .I (ntR103));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[35]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_121/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [35] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_198_121/ntY0 ),
            .SR (ntR102));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][53]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_121/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [53] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[3]),
            .SR (ntR102));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[35]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_121/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [35] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [35] ),
            .SR (ntR102));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][35]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_198_121/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [35] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [35] ),
            .SR (ntR102));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[35]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10010010101001010110010001010101))
        \CLMS_198_121/FYA/FYS  (
            .Y (\CLMS_198_121/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [66] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [35] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [67] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [68] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [35] ));
	// LUT = (~I0&~I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&~I4)|(I0&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I4)|(~I0&~I2&~I3) ;
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_93/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [20] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_202_93/ntY0 ),
            .SR (ntR121));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][20]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_93/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [20] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_202_93/ntY1 ),
            .SR (ntR121));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][20]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_202_93/FYA/FYS  (
            .Y (\CLMS_202_93/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [20] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][20]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_202_93/FYB/FYSC  (
            .Y (\CLMS_202_93/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [20] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMS_202_93/LRSPOLMUX/V_INV  (
            .Z (ntR121),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][26]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_97/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [26] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [5] ),
            .SR (ntR121));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][29]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_97/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [29] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [8] ),
            .SR (ntR121));
	// ../source/iic_dri.v:4168

    V_BUF \CLMS_202_97/ntRSCO  (
            .Z (ntR120),
            .I (ntR121));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_101/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [98] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_101/ntY0 ),
            .SR (ntR120));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[96]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_101/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [96] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_101/ntY1 ),
            .SR (ntR120));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_101/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [95] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_101/ntY2 ),
            .SR (ntR120));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[108]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_101/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [108] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_101/ntY3 ),
            .SR (ntR120));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[98]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMS_202_101/FYA/FYS  (
            .Y (\CLMS_202_101/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [99] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[96]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMS_202_101/FYB/FYSC  (
            .Y (\CLMS_202_101/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [97] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[95]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00001111000011110000000000000000))
        \CLMS_202_101/FYC/FYS  (
            .Y (\CLMS_202_101/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/conf_rst ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [96] ));
	// LUT = ~I2&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[108]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000111111110000000000000000))
        \CLMS_202_101/FYD/FYSC  (
            .Y (\CLMS_202_101/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_rst ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [109] ));
	// LUT = ~I3&I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMS_202_101/ntRSCO  (
            .Z (ntR119),
            .I (ntR120));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[15]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_105/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [15] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_202_105/ntY0 ),
            .SR (ntR119));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[15]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_105/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [15] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [15] ),
            .SR (ntR119));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][26]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_105/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [26] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [26] ),
            .SR (ntR119));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[24]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_105/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [24] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_202_105/ntY3 ),
            .SR (ntR119));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[25]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_105/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [25] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [25] ),
            .SR (ntR119));
	// ../source/sync_vg.v:604

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[15]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10000110100110010101100001010101))
        \CLMS_202_105/FYA/FYS  (
            .Y (\CLMS_202_105/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [126] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [127] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [15] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [128] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [15] ));
	// LUT = (~I0&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(~I0&I2&~I4)|(I0&I1&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(I0&I1&I2&I4)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/N2681_8/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMS_202_105/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u0_trig_unit/_N3114 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [24] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [23] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [20] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [22] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [21] ));
	// LUT = I0&I1&I2&I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[24]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11000110001110010000100001110101))
        \CLMS_202_105/FYD/FYSC  (
            .Y (\CLMS_202_105/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [101] ),
            .I1 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [24] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [24] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [99] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [100] ));
	// LUT = (~I0&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(I1&I2&I3&I4)|(~I0&I1&I3&I4)|(~I1&I2&~I3)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMS_202_105/ntRSCO  (
            .Z (ntR118),
            .I (ntR119));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[100]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_109/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [100] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_109/ntY0 ),
            .SR (ntR118));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_109/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [99] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_109/ntY1 ),
            .SR (ntR118));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[68]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_109/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [68] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_109/ntY2 ),
            .SR (ntR118));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[97]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_109/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [97] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_109/ntY3 ),
            .SR (ntR118));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[100]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMS_202_109/FYA/FYS  (
            .Y (\CLMS_202_109/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [101] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[99]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMS_202_109/FYB/FYSC  (
            .Y (\CLMS_202_109/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [100] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[68]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001111111100000000))
        \CLMS_202_109/FYC/FYS  (
            .Y (\CLMS_202_109/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [69] ),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I3&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[97]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001111111100000000))
        \CLMS_202_109/FYD/FYSC  (
            .Y (\CLMS_202_109/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [98] ),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I3&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMS_202_109/ntRSCO  (
            .Z (ntR117),
            .I (ntR118));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][21]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_113/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [21] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [21] ),
            .SR (ntR117));
	// ../source/iic_dri.v:4168

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_47_muxf7/FYA/V_FYS */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMS_202_113/FYA/V_FYS  (
            .Z (\CLMS_202_113/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [104] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [100] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [108] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [96] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_47_muxf7/FYB/V_FYSC */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMS_202_113/FYB/V_FYSC  (
            .Z (\CLMS_202_113/ntL5B ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [106] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [110] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [102] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [98] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_47_muxf7/FYC/V_FYS */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMS_202_113/FYC/V_FYS  (
            .Z (\CLMS_202_113/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [105] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [109] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [101] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [97] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_47_muxf7/FYD/V_FYSC */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMS_202_113/FYD/V_FYSC  (
            .Z (\CLMS_202_113/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [107] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [103] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [111] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [99] ));

    V_MUX2 \CLMS_202_113/L6ABMUX/LUTMUX2  (
            .Z (\CLMS_202_113/ntDP0 ),
            .I0 (\CLMS_202_113/ntY0 ),
            .I1 (\CLMS_202_113/ntL5B ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMS_202_113/L6CDMUX/LUTMUX2  (
            .Z (\CLMS_202_113/ntDP1 ),
            .I0 (\CLMS_202_113/ntY2 ),
            .I1 (\CLMS_202_113/ntY3 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMS_202_113/L7MUX/LUTMUX2  (
            .Z (L7OUT1),
            .I0 (\CLMS_202_113/ntDP0 ),
            .I1 (\CLMS_202_113/ntDP1 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ));

    V_BUF \CLMS_202_113/ntRSCO  (
            .Z (ntR116),
            .I (ntR117));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][32]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_117/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [32] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [0] ),
            .SR (ntR116));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[53]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_117/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [53] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_202_117/ntY1 ),
            .SR (ntR116));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][53]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_117/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [53] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [53] ),
            .SR (ntR116));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[53]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_117/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [53] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [53] ),
            .SR (ntR116));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][32]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_117/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [32] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [32] ),
            .SR (ntR116));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][28]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_117/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [28] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [28] ),
            .SR (ntR116));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[53]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10000101100101010110100010010101))
        \CLMS_202_117/FYB/FYSC  (
            .Y (\CLMS_202_117/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [12] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [13] ),
            .I2 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [53] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [14] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [53] ));
	// LUT = (I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I0&~I2&I4)|(I0&I1&I2&I4)|(~I0&~I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMS_202_117/ntRSCO  (
            .Z (ntR115),
            .I (ntR116));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_121/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [10] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_121/ntY0 ),
            .SR (ntR115));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_121/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [11] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_121/ntY2 ),
            .SR (ntR115));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_121/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [12] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_121/ntY3 ),
            .SR (ntR115));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[10]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001111111100000000))
        \CLMS_202_121/FYA/FYS  (
            .Y (\CLMS_202_121/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [11] ),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I3&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/N2685_8/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10000000100000000000000000000000))
        \CLMS_202_121/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u0_trig_unit/_N3090 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [53] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [52] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [54] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [55] ));
	// LUT = I0&I1&I2&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[11]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_202_121/FYC/FYS  (
            .Y (\CLMS_202_121/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [12] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[12]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000111111110000000000000000))
        \CLMS_202_121/FYD/FYSC  (
            .Y (\CLMS_202_121/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_rst ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [13] ));
	// LUT = ~I3&I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMS_202_121/FYD/ntWA[4]  (
            .Z (ntR209),
            .I (\CLMS_222_97/FYD/ntWA [4] ));
	// ../source/sync_vg.v:510

    V_BUF \CLMS_202_121/ntRSCO  (
            .Z (ntR114),
            .I (ntR115));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_125/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [13] ),
            .CE (ntR209),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_125/ntY0 ),
            .SR (ntR114));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[67]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_125/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [67] ),
            .CE (ntR209),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_125/ntY1 ),
            .SR (ntR114));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_125/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [9] ),
            .CE (ntR209),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_125/ntY2 ),
            .SR (ntR114));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[66]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_125/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [66] ),
            .CE (ntR209),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_125/ntY3 ),
            .SR (ntR114));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[13]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b01000100010001000100010001000100))
        \CLMS_202_125/FYA/FYS  (
            .Y (\CLMS_202_125/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [14] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = ~I0&I1 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[67]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMS_202_125/FYB/FYSC  (
            .Y (\CLMS_202_125/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [68] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[9]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_202_125/FYC/FYS  (
            .Y (\CLMS_202_125/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [10] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[66]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000110011000000000011001100))
        \CLMS_202_125/FYD/FYSC  (
            .Y (\CLMS_202_125/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [67] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_rst ),
            .I4 (1'b0));
	// LUT = I1&~I3 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMS_202_125/ntCECO  (
            .Z (ntR208),
            .I (ntR209));
	// ../source/sync_vg.v:510

    V_BUF \CLMS_202_125/ntRSCO  (
            .Z (ntR113),
            .I (ntR114));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_129/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [6] ),
            .CE (ntR208),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_129/ntY0 ),
            .SR (ntR113));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_129/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [36] ),
            .CE (ntR208),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_129/ntY1 ),
            .SR (ntR113));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_129/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [35] ),
            .CE (ntR208),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_129/ntY2 ),
            .SR (ntR113));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_202_129/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [37] ),
            .CE (ntR208),
            .CK (ntclkbufg_1),
            .D (\CLMS_202_129/ntY3 ),
            .SR (ntR113));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[6]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_202_129/FYA/FYS  (
            .Y (\CLMS_202_129/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[36]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMS_202_129/FYB/FYSC  (
            .Y (\CLMS_202_129/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [37] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[35]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMS_202_129/FYC/FYS  (
            .Y (\CLMS_202_129/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [36] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[37]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000111111110000000000000000))
        \CLMS_202_129/FYD/FYSC  (
            .Y (\CLMS_202_129/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/conf_rst ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [38] ));
	// LUT = ~I3&I4 ;
	// ../source/sync_vg.v:510

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[17]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_89/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [17] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [17] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[17]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_89/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [17] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[4]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][18]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_89/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [18] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[18]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_89/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[5]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[18]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_89/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [18] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[16]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_89/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[3]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_93/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [15] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_93/ntY0 ),
            .SR (ntR97));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_93/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [19] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_93/ntY1 ),
            .SR (ntR97));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_93/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [19] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_93/ntY2 ),
            .SR (ntR97));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][19]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_93/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [19] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_93/ntY3 ),
            .SR (ntR97));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][15]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_214_93/FYA/FYS  (
            .Y (\CLMS_214_93/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [15] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][19]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_214_93/FYB/FYSC  (
            .Y (\CLMS_214_93/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [19] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][19]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_214_93/FYC/FYS  (
            .Y (\CLMS_214_93/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[3] [19] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][19]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_214_93/FYD/FYSC  (
            .Y (\CLMS_214_93/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [19] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMS_214_93/LRSPOLMUX/V_INV  (
            .Z (ntR97),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][29]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_97/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [29] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_97/ntY0 ),
            .SR (ntR97));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_97/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [27] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_97/ntY1 ),
            .SR (ntR97));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_97/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [27] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_97/ntY2 ),
            .SR (ntR97));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][27]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_97/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [27] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_97/ntY3 ),
            .SR (ntR97));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][29]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_214_97/FYA/FYS  (
            .Y (\CLMS_214_97/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [29] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][27]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMS_214_97/FYB/FYSC  (
            .Y (\CLMS_214_97/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/trig0_d2 [27] ),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][27]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_214_97/FYC/FYS  (
            .Y (\CLMS_214_97/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[0] [27] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][27]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMS_214_97/FYD/FYSC  (
            .Y (\CLMS_214_97/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_pipe[3] [27] ),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_214_97/ntRSCO  (
            .Z (ntR96),
            .I (ntR97));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][29]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_101/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [29] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_101/ntY0 ),
            .SR (ntR96));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_101/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [29] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_101/ntY1 ),
            .SR (ntR96));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][29]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_101/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [29] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_101/ntY2 ),
            .SR (ntR96));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][27]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_101/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [27] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_101/ntY3 ),
            .SR (ntR96));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][29]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_214_101/FYA/FYS  (
            .Y (\CLMS_214_101/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [29] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][29]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_214_101/FYB/FYSC  (
            .Y (\CLMS_214_101/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[0] [29] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][29]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_214_101/FYC/FYS  (
            .Y (\CLMS_214_101/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[1] [29] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][27]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMS_214_101/FYD/FYSC  (
            .Y (\CLMS_214_101/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/data_pipe[1] [27] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_214_101/ntRSCO  (
            .Z (ntR95),
            .I (ntR96));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][26]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_105/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [26] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_105/ntY0 ),
            .SR (ntR95));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][26]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_105/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [26] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_105/ntY1 ),
            .SR (ntR95));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][26]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_105/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [26] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_105/ntY2 ),
            .SR (ntR95));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][26]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_105/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [26] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_105/ntY3 ),
            .SR (ntR95));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][26]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_214_105/FYA/FYS  (
            .Y (\CLMS_214_105/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [26] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][26]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100000000001100110000000000))
        \CLMS_214_105/FYB/FYSC  (
            .Y (\CLMS_214_105/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_pipe[0] [26] ),
            .I4 (1'b0));
	// LUT = I1&I3 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][26]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_214_105/FYC/FYS  (
            .Y (\CLMS_214_105/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[2] [26] ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][26]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_214_105/FYD/FYSC  (
            .Y (\CLMS_214_105/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[3] [26] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_214_105/ntRSCO  (
            .Z (ntR94),
            .I (ntR95));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_109/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [21] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_109/ntY0 ),
            .SR (ntR94));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[50]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_109/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [50] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_109/ntY1 ),
            .SR (ntR94));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][50]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_109/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [50] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [50] ),
            .SR (ntR94));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[50]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_109/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [50] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (ntR381),
            .SR (ntR94));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][50]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_109/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [50] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[0]),
            .SR (ntR94));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][21]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_214_109/FYA/FYS  (
            .Y (\CLMS_214_109/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [21] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[50]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10010001100101010110100010010101))
        \CLMS_214_109/FYB/FYSC  (
            .Y (\CLMS_214_109/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [21] ),
            .I1 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [50] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [22] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [23] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [50] ));
	// LUT = (I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(I0&I1&I2&I4)|(~I0&~I1&I4)|(~I0&~I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMS_214_109/ntRSCO  (
            .Z (ntR93),
            .I (ntR94));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][12]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_113/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [12] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [12] ),
            .SR (ntR93));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[12]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_113/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [12] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [12] ),
            .SR (ntR93));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][12]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_113/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [12] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_vs),
            .SR (ntR93));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[36]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_113/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [36] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_113/ntY3 ),
            .SR (ntR93));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/data_start/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_113/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/data_start ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (1'b1),
            .SR (ntR93));
	// ../source/iic_dri.v:4078

    V_FFASYN /* u_CORES/u_debug_core_0/data_start_d1/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_113/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/data_start_d1 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_start ),
            .SR (ntR93));
	// ../source/iic_dri.v:4078

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[36]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b10110100010000110100101100001011))
        \CLMS_214_113/FYD/FYSC  (
            .Y (\CLMS_214_113/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [36] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [65] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [63] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [64] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [36] ));
	// LUT = (~I0&I1&I2&I3&~I4)|(~I1&~I2&~I4)|(I0&~I2&~I4)|(~I0&I1&I2&~I3&I4)|(~I0&I1&~I2&I3&I4)|(~I1&I2&I3&I4)|(I0&I2&I3&I4)|(~I1&~I2&~I3) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMS_214_113/ntRSCO  (
            .Z (ntR92),
            .I (ntR93));
	// ../source/iic_dri.v:4078

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_117/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [23] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_214_117/ntY0 ),
            .SR (ntR92));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_117/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [26] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_214_117/ntY1 ),
            .SR (ntR92));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_117/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [46] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_214_117/ntY2 ),
            .SR (ntR92));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_117/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [51] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_214_117/ntY3 ),
            .SR (ntR92));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[23]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMS_214_117/FYA/FYS  (
            .Y (\CLMS_214_117/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [24] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[26]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMS_214_117/FYB/FYSC  (
            .Y (\CLMS_214_117/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [27] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[46]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMS_214_117/FYC/FYS  (
            .Y (\CLMS_214_117/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [47] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[51]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001111111100000000))
        \CLMS_214_117/FYD/FYSC  (
            .Y (\CLMS_214_117/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [52] ),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I3&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMS_214_117/ntRSCO  (
            .Z (ntR91),
            .I (ntR92));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[48]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_121/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [48] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_121/ntY0 ),
            .SR (ntR91));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[57]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_121/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [57] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [57] ),
            .SR (ntR91));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[49]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_121/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [49] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_121/ntY2 ),
            .SR (ntR91));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[49]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_121/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [49] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [49] ),
            .SR (ntR91));
	// ../source/sync_vg.v:604

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[48]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10011001000101010110100110000101))
        \CLMS_214_121/FYA/FYS  (
            .Y (\CLMS_214_121/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [27] ),
            .I1 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [48] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [29] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [28] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [48] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(I0&I1&I3&I4)|(~I0&~I1&I4)|(~I0&~I2&~I3)|(I0&I1&~I2&I3)|(~I0&~I1&~I2) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[49]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11010010001001010010000011011101))
        \CLMS_214_121/FYC/FYS  (
            .Y (\CLMS_214_121/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [26] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [49] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [25] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [24] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [49] ));
	// LUT = (I1&~I3&~I4)|(~I0&~I3&~I4)|(I0&~I1&I2&I3&~I4)|(I0&~I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(I1&I2&I3&I4)|(~I0&I2&I3&I4)|(~I0&~I2&~I3) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMS_214_121/ntRSCO  (
            .Z (ntR90),
            .I (ntR91));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_125/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [40] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_214_125/ntY0 ),
            .SR (ntR90));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_125/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [47] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_214_125/ntY1 ),
            .SR (ntR90));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_125/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_214_125/ntY2 ),
            .SR (ntR90));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_125/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [29] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_214_125/ntY3 ),
            .SR (ntR90));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[40]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001111111100000000))
        \CLMS_214_125/FYA/FYS  (
            .Y (\CLMS_214_125/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [41] ),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I3&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[47]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMS_214_125/FYB/FYSC  (
            .Y (\CLMS_214_125/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [48] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[49]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_214_125/FYC/FYS  (
            .Y (\CLMS_214_125/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [50] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[29]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_214_125/FYD/FYSC  (
            .Y (\CLMS_214_125/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [30] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMS_214_125/ntRSCO  (
            .Z (ntR89),
            .I (ntR90));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_129/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [44] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_129/ntY0 ),
            .SR (ntR89));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[42]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_129/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [42] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_129/ntY1 ),
            .SR (ntR89));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[43]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_129/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [43] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_129/ntY2 ),
            .SR (ntR89));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[42]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_129/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [42] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [42] ),
            .SR (ntR89));
	// ../source/sync_vg.v:604

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[44]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10010010011001001010000001011111))
        \CLMS_214_129/FYA/FYS  (
            .Y (\CLMS_214_129/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [44] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [44] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [40] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [39] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [41] ));
	// LUT = (~I2&~I3&~I4)|(~I0&~I3&~I4)|(I0&I2&I3&~I4)|(I0&~I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(~I0&I1&~I3)|(I0&I1&I2&I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[42]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11000001011010010000111110000101))
        \CLMS_214_129/FYB/FYSC  (
            .Y (\CLMS_214_129/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [47] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [46] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [45] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [42] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [42] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(~I2&I3&~I4)|(~I0&~I2&~I4)|(I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4)|(I1&I2&I3&I4)|(~I0&I1&I2&I4)|(~I0&~I1&~I2) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[43]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11000000000111110110100010010101))
        \CLMS_214_129/FYC/FYS  (
            .Y (\CLMS_214_129/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [44] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [43] ),
            .I2 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [43] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [42] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [43] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I2&~I3&I4)|(I1&I2&I3&I4)|(~I0&~I2&~I3)|(~I0&~I1&~I3)|(~I0&I1&I2&I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/N2683_12/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMS_214_129/FYD/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u0_trig_unit/_N3103 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [45] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [42] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [43] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [44] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [41] ));
	// LUT = I0&I1&I2&I3&I4 ;

    V_BUF \CLMS_214_129/ntRSCO  (
            .Z (ntR88),
            .I (ntR89));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[44]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_133/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [44] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [44] ),
            .SR (ntR88));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][52]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_133/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [52] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_133/ntY1 ),
            .SR (ntR88));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][56]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_133/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [56] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_133/ntY2 ),
            .SR (ntR88));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][42]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_133/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [42] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (grid_data_out[10]),
            .SR (ntR88));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][43]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_133/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [43] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [43] ),
            .SR (ntR88));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][52]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_214_133/FYB/FYSC  (
            .Y (\CLMS_214_133/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [52] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][56]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_214_133/FYC/FYS  (
            .Y (\CLMS_214_133/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [56] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_214_133/ntRSCO  (
            .Z (ntR87),
            .I (ntR88));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][56]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_137/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [56] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_137/ntY0 ),
            .SR (ntR87));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][56]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_137/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [56] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_137/ntY1 ),
            .SR (ntR87));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][55]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_137/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [55] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_137/ntY2 ),
            .SR (ntR87));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][55]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_214_137/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [55] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_214_137/ntY3 ),
            .SR (ntR87));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][56]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_214_137/FYA/FYS  (
            .Y (\CLMS_214_137/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [56] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][56]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_214_137/FYB/FYSC  (
            .Y (\CLMS_214_137/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[3] [56] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][55]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_214_137/FYC/FYS  (
            .Y (\CLMS_214_137/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[2] [55] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][55]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_214_137/FYD/FYSC  (
            .Y (\CLMS_214_137/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[0] [55] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][25]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_89/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [25] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_89/ntY0 ),
            .SR (\CLMS_218_89/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_89/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_89/ntY1 ),
            .SR (\CLMS_218_89/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][25]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_218_89/FYA/FYS  (
            .Y (\CLMS_218_89/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [25] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][18]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_218_89/FYB/FYSC  (
            .Y (\CLMS_218_89/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [18] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMS_218_89/LRSPOLMUX/V_INV  (
            .Z (\CLMS_218_89/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[21]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_93/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [21] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [21] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[25]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_93/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [25] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [25] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[25]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_93/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [25] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [4] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_97/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [21] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_97/ntY0 ),
            .SR (\CLMS_218_97/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][21]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_97/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [21] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_97/ntY1 ),
            .SR (\CLMS_218_97/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_97/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [25] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_97/ntY2 ),
            .SR (\CLMS_218_97/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][25]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_97/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [25] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_97/ntY3 ),
            .SR (\CLMS_218_97/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][21]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMS_218_97/FYA/FYS  (
            .Y (\CLMS_218_97/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/data_pipe[3] [21] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][21]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_218_97/FYB/FYSC  (
            .Y (\CLMS_218_97/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [21] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][25]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_218_97/FYC/FYS  (
            .Y (\CLMS_218_97/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[3] [25] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][25]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_218_97/FYD/FYSC  (
            .Y (\CLMS_218_97/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[1] [25] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMS_218_97/LRSPOLMUX/V_INV  (
            .Z (\CLMS_218_97/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[24]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_101/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [24] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [3] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][21]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_101/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [21] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [21] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][25]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_101/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [25] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [25] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][27]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_101/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [27] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [27] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][29]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_101/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [29] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [29] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[21]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_101/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [21] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [0] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* wav_display_1/sample_cnt[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_105/FF0/FF  (
            .Q (\wav_display_1/sample_cnt [0] ),
            .CE (\CLMS_218_105/FYD/ntWA [4] ),
            .CK (ntclkbufg_3),
            .D (\CLMS_218_105/ntY0 ),
            .SR (\CLMS_218_105/ntRSCO ));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wren/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_105/FF1/FF  (
            .Q (\wav_display_1/wren ),
            .CE (\CLMS_218_105/FYD/ntWA [4] ),
            .CK (ntclkbufg_3),
            .D (\wav_display_1/N80 ),
            .SR (\CLMS_218_105/ntRSCO ));
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/sample_cnt[0]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_218_105/FYA/FYS  (
            .Y (\CLMS_218_105/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\wav_display_1/sample_cnt [0] ));
	// LUT = ~I4 ;
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/wren/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b01110111111111111111111111111111))
        \CLMS_218_105/FYB/FYSC  (
            .Y (\wav_display_1/N80 ),
            .I0 (\wav_display_1/_N3712 ),
            .I1 (\wav_display_1/sample_cnt [0] ),
            .I2 (1'b0),
            .I3 (\wav_display_1/_N3713 ),
            .I4 (\wav_display_1/sample_cnt [9] ));
	// LUT = (~I4)|(~I3)|(~I1)|(~I0) ;
	// ../source/wav_display.v:76

    V_INV \CLMS_218_105/LRSPOLMUX/V_INV  (
            .Z (\CLMS_218_105/ntRSCO ),
            .I (nt_rst_n));
	// ../source/wav_display.v:76

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_109/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [12] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_109/ntY0 ),
            .SR (ntR101));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_109/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16 [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_109/ntY1 ),
            .SR (ntR101));
	// ../source/sync_vg.v:685

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_109/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [14] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_109/ntY2 ),
            .SR (ntR101));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[14]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_109/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [14] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [14] ),
            .SR (ntR101));
	// ../source/sync_vg.v:604

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[12]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10001000001101110110100010000111))
        \CLMS_218_109/FYA/FYS  (
            .Y (\CLMS_218_109/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [136] ),
            .I1 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [12] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [137] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [135] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [12] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I1&~I3&I4)|(I0&I1&I3&I4)|(~I1&~I2&~I3)|(~I0&~I2&~I3)|(I0&I1&~I2&I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_16[0]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMS_218_109/FYB/FYSC  (
            .Y (\CLMS_218_109/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/_N3125 ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [14] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/_N3133 ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [15] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/_N3129 ));
	// LUT = I0&I1&I2&I3&I4 ;
	// ../source/sync_vg.v:685

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[14]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11010010001001010010110100001101))
        \CLMS_218_109/FYC/FYS  (
            .Y (\CLMS_218_109/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [131] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [14] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [129] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [130] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [14] ));
	// LUT = (I0&~I1&I2&I3&~I4)|(I1&~I2&~I4)|(~I0&~I2&~I4)|(I0&~I1&I2&~I3&I4)|(I0&~I1&~I2&I3&I4)|(I1&I2&I3&I4)|(~I0&I2&I3&I4)|(~I0&~I2&~I3) ;
	// ../source/sync_vg.v:652

    V_INV \CLMS_218_109/LRSPOLMUX/V_INV  (
            .Z (ntR101),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][14]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_113/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [14] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_ad_data_in[1]),
            .SR (ntR101));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][14]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_113/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [14] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [14] ),
            .SR (ntR101));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_113/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_113/ntY2 ),
            .SR (ntR101));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[10]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_113/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [10] ),
            .SR (ntR101));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][36]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_113/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [36] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [36] ),
            .SR (ntR101));
	// ../source/iic_dri.v:4168

    V_LUT5 /* wav_display_1/N119_8/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10000000100000000000000000000000))
        \CLMS_218_113/FYB/FYSC  (
            .Y (\wav_display_1/_N3713 ),
            .I0 (\wav_display_1/sample_cnt [5] ),
            .I1 (\wav_display_1/sample_cnt [8] ),
            .I2 (\wav_display_1/sample_cnt [7] ),
            .I3 (1'b0),
            .I4 (\wav_display_1/sample_cnt [6] ));
	// LUT = I0&I1&I2&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[10]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10010110100110010001100001010101))
        \CLMS_218_113/FYC/FYS  (
            .Y (\CLMS_218_113/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [141] ),
            .I1 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [10] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [10] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [143] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [142] ));
	// LUT = (~I0&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(I0&I1&~I3&I4)|(I0&~I1&~I2&I3&I4)|(~I0&I1&~I2&I3&I4)|(I0&I1&I2&I4)|(~I0&~I1&~I3)|(~I0&~I1&I2) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* wav_display_1/N119_7/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b10000000100000000000000000000000))
        \CLMS_218_113/FYD/FYSC  (
            .Y (\wav_display_1/_N3712 ),
            .I0 (\wav_display_1/sample_cnt [1] ),
            .I1 (\wav_display_1/sample_cnt [2] ),
            .I2 (\wav_display_1/sample_cnt [3] ),
            .I3 (1'b0),
            .I4 (\wav_display_1/sample_cnt [4] ));
	// LUT = I0&I1&I2&I4 ;

    V_BUF \CLMS_218_113/ntRSCO  (
            .Z (ntR100),
            .I (ntR101));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_117/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [57] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_218_117/ntY0 ),
            .SR (ntR100));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_117/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [31] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_218_117/ntY1 ),
            .SR (ntR100));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_117/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [30] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_218_117/ntY2 ),
            .SR (ntR100));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_117/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [60] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_218_117/ntY3 ),
            .SR (ntR100));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[57]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMS_218_117/FYA/FYS  (
            .Y (\CLMS_218_117/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [58] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[31]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMS_218_117/FYB/FYSC  (
            .Y (\CLMS_218_117/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/conf_rst ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [32] ));
	// LUT = ~I0&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[30]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMS_218_117/FYC/FYS  (
            .Y (\CLMS_218_117/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [31] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[60]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_218_117/FYD/FYSC  (
            .Y (\CLMS_218_117/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [61] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMS_218_117/ntRSCO  (
            .Z (ntR99),
            .I (ntR100));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][48]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_121/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [48] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [48] ),
            .SR (ntR99));
	// ../source/iic_dri.v:4168

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_125_muxf7/FYA/V_FYS */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMS_218_121/FYA/V_FYS  (
            .Z (\CLMS_218_121/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [56] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [52] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [60] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [48] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_125_muxf7/FYB/V_FYSC */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMS_218_121/FYB/V_FYSC  (
            .Z (\CLMS_218_121/ntL5B ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [58] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [62] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [54] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [50] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_125_muxf7/FYC/V_FYS */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMS_218_121/FYC/V_FYS  (
            .Z (\CLMS_218_121/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [57] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [61] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [53] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_125_muxf7/FYD/V_FYSC */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMS_218_121/FYD/V_FYSC  (
            .Z (\CLMS_218_121/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [59] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [55] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [63] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [51] ));

    V_MUX2 \CLMS_218_121/L6ABMUX/LUTMUX2  (
            .Z (\CLMS_218_121/ntDP0 ),
            .I0 (\CLMS_218_121/ntY0 ),
            .I1 (\CLMS_218_121/ntL5B ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMS_218_121/L6CDMUX/LUTMUX2  (
            .Z (\CLMS_218_121/ntDP1 ),
            .I0 (\CLMS_218_121/ntY2 ),
            .I1 (\CLMS_218_121/ntY3 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMS_218_121/L7MUX/LUTMUX2  (
            .Z (L7OUT3),
            .I0 (\CLMS_218_121/ntDP0 ),
            .I1 (\CLMS_218_121/ntDP1 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ));

    V_BUF \CLMS_218_121/ntRSCO  (
            .Z (ntR98),
            .I (ntR99));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_125/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [61] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_218_125/ntY0 ),
            .SR (ntR98));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_125/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [62] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_218_125/ntY1 ),
            .SR (ntR98));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_125/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [50] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_218_125/ntY2 ),
            .SR (ntR98));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_125/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [48] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_218_125/ntY3 ),
            .SR (ntR98));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[61]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001111000011110000))
        \CLMS_218_125/FYA/FYS  (
            .Y (\CLMS_218_125/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [62] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I2&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[62]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_218_125/FYB/FYSC  (
            .Y (\CLMS_218_125/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [63] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[50]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_218_125/FYC/FYS  (
            .Y (\CLMS_218_125/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [51] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[48]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001111000011110000))
        \CLMS_218_125/FYD/FYSC  (
            .Y (\CLMS_218_125/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [49] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I2&~I4 ;
	// ../source/sync_vg.v:510

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[53]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_129/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [53] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [53] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[53]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_129/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [53] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[3]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[52]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_129/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [52] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [52] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[52]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_129/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [52] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[2]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[56]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_129/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [56] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_da_data_out[6]),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[56]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_129/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [56] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [56] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][51]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_133/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [51] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_133/ntY0 ),
            .SR (ntR136));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][49]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_133/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [49] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_data[18]),
            .SR (ntR136));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_133/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [53] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_133/ntY2 ),
            .SR (ntR136));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][40]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_133/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [40] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (grid_data_out[0]),
            .SR (ntR136));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][51]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_218_133/FYA/FYS  (
            .Y (\CLMS_218_133/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [51] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][53]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_218_133/FYC/FYS  (
            .Y (\CLMS_218_133/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [53] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMS_218_133/LRSPOLMUX/V_INV  (
            .Z (ntR136),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][51]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_137/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [51] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_137/ntY0 ),
            .SR (ntR136));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][51]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_137/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [51] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_137/ntY1 ),
            .SR (ntR136));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][51]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_137/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [51] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_137/ntY2 ),
            .SR (ntR136));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_137/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [51] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_218_137/ntY3 ),
            .SR (ntR136));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][51]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMS_218_137/FYA/FYS  (
            .Y (\CLMS_218_137/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_pipe[0] [51] ),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][51]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_218_137/FYB/FYSC  (
            .Y (\CLMS_218_137/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [51] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][51]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_218_137/FYC/FYS  (
            .Y (\CLMS_218_137/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[1] [51] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][51]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMS_218_137/FYD/FYSC  (
            .Y (\CLMS_218_137/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/trig0_d2 [51] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_218_137/ntRSCO  (
            .Z (ntR135),
            .I (ntR136));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][43]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_141/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [43] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (grid_data_out[13]),
            .SR (ntR135));
	// ../source/iic_dri.v:4168

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N403_5/gateop_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000000001000100010001))
        \CLMS_218_157/FYA/FYS  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3601 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [5] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [13] ));
	// LUT = ~I0&~I1&~I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N403_19/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000010000000000000000))
        \CLMS_218_157/FYB/FYSC  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3615 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [11] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [1] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [2] ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [10] ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3601 ));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N539/gateop_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010101111111111111111))
        \CLMS_218_157/FYC/FYS  (
            .Y (\CLMA_222_152/ntRS ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N612 [0] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ));
	// LUT = (~I4)|(I0) ;
	// ../source/ms7210_ctl.v:105

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N403_14/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMS_218_157/FYD/FYSC  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3610 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [7] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [12] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [8] ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [9] ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [4] ));
	// LUT = I0&I1&I2&I3&I4 ;

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_218_161/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_218_161/ntY0 ),
            .SR (\CLMA_222_152/ntRS ));
	// ../source/ms7210_ctl.v:218

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt[0]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_218_161/FYA/FYS  (
            .Y (\CLMS_218_161/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [0] ));
	// LUT = ~I4 ;
	// ../source/ms7210_ctl.v:218

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N403_22/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10001000000000000000000000000000))
        \CLMS_218_161/FYB/FYSC  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/N612 [0] ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3614 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3610 ),
            .I2 (1'b0),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3606 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3615 ));
	// LUT = I0&I1&I3&I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N403_18/gateop_perm/FYA/FYS */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMS_218_165/FYA/FYS  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3614 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [0] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [15] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [20] ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [21] ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [14] ));
	// LUT = I0&I1&I2&I3&I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N403_10/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000010000000000000000))
        \CLMS_218_165/FYB/FYSC  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3606 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [19] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [16] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [17] ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [18] ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/delay_cnt [3] ));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_93/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [13] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_93/ntY0 ),
            .SR (ntR193));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_93/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [13] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_93/ntY1 ),
            .SR (ntR193));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][13]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_93/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [13] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_93/ntY2 ),
            .SR (ntR193));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_93/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [21] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_93/ntY3 ),
            .SR (ntR193));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][13]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_93/FYA/FYS  (
            .Y (\CLMS_222_93/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [13] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][13]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11000000110000001100000011000000))
        \CLMS_222_93/FYB/FYSC  (
            .Y (\CLMS_222_93/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [13] ),
            .I2 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I1&I2 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][13]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_93/FYC/FYS  (
            .Y (\CLMS_222_93/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [13] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][21]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b10001000100010001000100010001000))
        \CLMS_222_93/FYD/FYSC  (
            .Y (\CLMS_222_93/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [21] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I0&I1 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMS_222_93/LRSPOLMUX/V_INV  (
            .Z (ntR193),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[132]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_97/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [132] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_97/ntY0 ),
            .SR (ntR193));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[133]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_97/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [133] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_97/ntY1 ),
            .SR (ntR193));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[134]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_97/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [134] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_97/ntY2 ),
            .SR (ntR193));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[131]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_97/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [131] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_97/ntY3 ),
            .SR (ntR193));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[132]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_222_97/FYA/FYS  (
            .Y (\CLMS_222_97/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [133] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[133]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_222_97/FYB/FYSC  (
            .Y (\CLMS_222_97/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [134] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[134]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00110011000000000011001100000000))
        \CLMS_222_97/FYC/FYS  (
            .Y (\CLMS_222_97/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [135] ),
            .I4 (1'b0));
	// LUT = ~I1&I3 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[131]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMS_222_97/FYD/FYSC  (
            .Y (\CLMS_222_97/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [132] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[23]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_101/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [23] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/sample_cnt [2] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_93_muxf7/FYA/V_FYS */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMS_222_101/FYA/V_FYS  (
            .Z (\CLMS_222_101/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [168] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [164] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [172] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [160] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_93_muxf7/FYB/V_FYSC */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMS_222_101/FYB/V_FYSC  (
            .Z (\CLMS_222_101/ntL5B ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [170] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [166] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [174] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [162] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_93_muxf7/FYC/V_FYS */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMS_222_101/FYC/V_FYS  (
            .Z (\CLMS_222_101/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [169] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [173] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [165] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [161] ));

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_93_muxf7/FYD/FYSC */ #(
            .INIT(32'b11111010010100001110111001000100))
        \CLMS_222_101/FYD/FYSC  (
            .Y (\CLMS_222_101/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [163] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [171] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [167] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ));
	// LUT = (~I0&I1&~I4)|(~I0&I2&I4)|(I0&I3) ;

    V_MUX2 \CLMS_222_101/L6ABMUX/LUTMUX2  (
            .Z (\CLMS_222_101/ntDP0 ),
            .I0 (\CLMS_222_101/ntY0 ),
            .I1 (\CLMS_222_101/ntL5B ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMS_222_101/L6CDMUX/LUTMUX2  (
            .Z (\CLMS_222_101/ntDP1 ),
            .I0 (\CLMS_222_101/ntY2 ),
            .I1 (\CLMS_222_101/ntY3 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMS_222_101/L7MUX/LUTMUX2  (
            .Z (L7OUT2),
            .I0 (\CLMS_222_101/ntDP0 ),
            .I1 (\CLMS_222_101/ntDP1 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ));

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_105/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [23] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_105/ntY0 ),
            .SR (ntR153));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][23]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_105/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [23] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_105/ntY1 ),
            .SR (ntR153));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][22]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_105/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [22] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_105/ntY2 ),
            .SR (ntR153));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][22]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_105/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [22] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_105/ntY3 ),
            .SR (ntR153));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][23]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_105/FYA/FYS  (
            .Y (\CLMS_222_105/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [23] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][23]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_105/FYB/FYSC  (
            .Y (\CLMS_222_105/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [23] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][22]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_222_105/FYC/FYS  (
            .Y (\CLMS_222_105/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [22] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][22]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMS_222_105/FYD/FYSC  (
            .Y (\CLMS_222_105/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_pipe[2] [22] ),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMS_222_105/LRSPOLMUX/V_INV  (
            .Z (ntR153),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_109/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_109/ntY0 ),
            .SR (ntR153));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[11]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_109/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [11] ),
            .SR (ntR153));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[11]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_109/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_109/ntY2 ),
            .SR (ntR153));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][11]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_109/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [11] ),
            .SR (ntR153));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][9]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_222_109/FYA/FYS  (
            .Y (\CLMS_222_109/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [9] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/N2679_12/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMS_222_109/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u0_trig_unit/_N3133 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [12] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [9] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [11] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [13] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [10] ));
	// LUT = I0&I1&I2&I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[11]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10011100010000110110001100100011))
        \CLMS_222_109/FYC/FYS  (
            .Y (\CLMS_222_109/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [11] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [138] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [140] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [139] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [11] ));
	// LUT = (~I0&I1&I2&I3&~I4)|(~I1&~I2&~I4)|(I0&~I1&~I4)|(~I0&I1&I2&~I3&I4)|(I1&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I3&I4)|(~I1&~I2&~I3) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMS_222_109/ntRSCO  (
            .Z (ntR152),
            .I (ntR153));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[138]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_113/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [138] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_113/ntY0 ),
            .SR (ntR152));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[139]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_113/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [139] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_113/ntY1 ),
            .SR (ntR152));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[140]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_113/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [140] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_113/ntY2 ),
            .SR (ntR152));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[142]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_113/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [142] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_113/ntY3 ),
            .SR (ntR152));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[138]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMS_222_113/FYA/FYS  (
            .Y (\CLMS_222_113/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [139] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[139]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_222_113/FYB/FYSC  (
            .Y (\CLMS_222_113/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [140] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[140]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_222_113/FYC/FYS  (
            .Y (\CLMS_222_113/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [141] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[142]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00001111000011110000000000000000))
        \CLMS_222_113/FYD/FYSC  (
            .Y (\CLMS_222_113/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/conf_rst ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [143] ));
	// LUT = ~I2&I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMS_222_113/FYD/ntWA[4]  (
            .Z (ntR214),
            .I (\CLMS_222_97/FYD/ntWA [4] ));
	// ../source/sync_vg.v:510

    V_BUF \CLMS_222_113/ntRSCO  (
            .Z (ntR151),
            .I (ntR152));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[145]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_117/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [145] ),
            .CE (ntR214),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_117/ntY0 ),
            .SR (ntR151));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[141]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_117/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [141] ),
            .CE (ntR214),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_117/ntY1 ),
            .SR (ntR151));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_117/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [54] ),
            .CE (ntR214),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_117/ntY2 ),
            .SR (ntR151));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_117/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [137] ),
            .CE (ntR214),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_117/ntY3 ),
            .SR (ntR151));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[145]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMS_222_117/FYA/FYS  (
            .Y (\CLMS_222_117/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [146] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[141]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_222_117/FYB/FYSC  (
            .Y (\CLMS_222_117/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [142] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[54]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMS_222_117/FYC/FYS  (
            .Y (\CLMS_222_117/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [55] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[137]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_222_117/FYD/FYSC  (
            .Y (\CLMS_222_117/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [138] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMS_222_117/ntCECO  (
            .Z (ntR213),
            .I (ntR214));
	// ../source/sync_vg.v:510

    V_BUF \CLMS_222_117/ntRSCO  (
            .Z (ntR150),
            .I (ntR151));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[144]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_121/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [144] ),
            .CE (ntR213),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_121/ntY0 ),
            .SR (ntR150));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[148]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_121/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [148] ),
            .CE (ntR213),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_121/ntY1 ),
            .SR (ntR150));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[146]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_121/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [146] ),
            .CE (ntR213),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_121/ntY2 ),
            .SR (ntR150));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[147]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_121/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [147] ),
            .CE (ntR213),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_121/ntY3 ),
            .SR (ntR150));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[144]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_222_121/FYA/FYS  (
            .Y (\CLMS_222_121/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [145] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[148]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_222_121/FYB/FYSC  (
            .Y (\CLMS_222_121/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [149] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[146]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_222_121/FYC/FYS  (
            .Y (\CLMS_222_121/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [147] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[147]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00001100000011000000110000001100))
        \CLMS_222_121/FYD/FYSC  (
            .Y (\CLMS_222_121/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [148] ),
            .I2 (\u_CORES/u_debug_core_0/conf_rst ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I1&~I2 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMS_222_121/ntRSCO  (
            .Z (ntR149),
            .I (ntR150));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][31]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_125/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [31] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_125/ntY0 ),
            .SR (ntR149));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][31]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_125/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [31] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_125/ntY1 ),
            .SR (ntR149));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][32]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_125/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [32] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_125/ntY2 ),
            .SR (ntR149));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][31]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_125/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [31] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_125/ntY3 ),
            .SR (ntR149));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][31]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_125/FYA/FYS  (
            .Y (\CLMS_222_125/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [31] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][31]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_125/FYB/FYSC  (
            .Y (\CLMS_222_125/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [31] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][32]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_125/FYC/FYS  (
            .Y (\CLMS_222_125/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [32] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][31]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_125/FYD/FYSC  (
            .Y (\CLMS_222_125/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [31] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_222_125/ntRSCO  (
            .Z (ntR148),
            .I (ntR149));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][34]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_129/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [34] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_129/ntY0 ),
            .SR (ntR148));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][31]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_129/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [31] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_129/ntY1 ),
            .SR (ntR148));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][34]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_129/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [34] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_129/ntY2 ),
            .SR (ntR148));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][34]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_129/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [34] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_129/ntY3 ),
            .SR (ntR148));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][34]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_129/FYA/FYS  (
            .Y (\CLMS_222_129/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [34] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][31]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_222_129/FYB/FYSC  (
            .Y (\CLMS_222_129/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[1] [31] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][34]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_129/FYC/FYS  (
            .Y (\CLMS_222_129/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [34] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][34]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_222_129/FYD/FYSC  (
            .Y (\CLMS_222_129/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[0] [34] ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_222_129/ntRSCO  (
            .Z (ntR147),
            .I (ntR148));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[153]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_133/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [153] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_222_133/ntY0 ),
            .SR (ntR147));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[153]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMS_222_133/FYA/FYS  (
            .Y (\CLMS_222_133/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [154] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I0&~I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMS_222_133/ntRSCO  (
            .Z (ntR146),
            .I (ntR147));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][54]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_137/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [54] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_137/ntY0 ),
            .SR (ntR146));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][52]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_137/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [52] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_137/ntY1 ),
            .SR (ntR146));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][52]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_137/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [52] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_137/ntY2 ),
            .SR (ntR146));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][52]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_137/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [52] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_137/ntY3 ),
            .SR (ntR146));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][54]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_137/FYA/FYS  (
            .Y (\CLMS_222_137/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [54] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][52]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_137/FYB/FYSC  (
            .Y (\CLMS_222_137/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[1] [52] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][52]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11001100000000001100110000000000))
        \CLMS_222_137/FYC/FYS  (
            .Y (\CLMS_222_137/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [52] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I4 (1'b0));
	// LUT = I1&I3 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][52]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_137/FYD/FYSC  (
            .Y (\CLMS_222_137/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [52] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_222_137/ntRSCO  (
            .Z (ntR145),
            .I (ntR146));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][54]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_141/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [54] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_141/ntY0 ),
            .SR (ntR145));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][54]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_141/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [54] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_141/ntY1 ),
            .SR (ntR145));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][54]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_141/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [54] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_141/ntY2 ),
            .SR (ntR145));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][52]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_141/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [52] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_141/ntY3 ),
            .SR (ntR145));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][54]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_141/FYA/FYS  (
            .Y (\CLMS_222_141/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [54] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][54]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_141/FYB/FYSC  (
            .Y (\CLMS_222_141/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [54] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][54]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11001100000000001100110000000000))
        \CLMS_222_141/FYC/FYS  (
            .Y (\CLMS_222_141/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [54] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I4 (1'b0));
	// LUT = I1&I3 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][52]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_141/FYD/FYSC  (
            .Y (\CLMS_222_141/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [52] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_222_141/ntRSCO  (
            .Z (ntR144),
            .I (ntR145));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][53]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_145/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [53] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_145/ntY0 ),
            .SR (ntR144));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][54]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_145/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [54] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_222_145/ntY1 ),
            .SR (ntR144));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][53]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_222_145/FYA/FYS  (
            .Y (\CLMS_222_145/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [53] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][54]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMS_222_145/FYB/FYSC  (
            .Y (\CLMS_222_145/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_pipe[3] [54] ),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N405_9/gateop_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001000000000000000))
        \CLMS_222_149/FYA/FYS  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/N405 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [0] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [3] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [2] ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [4] ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [1] ));
	// LUT = I0&I1&I2&I3&~I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N382/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000000000000000010000))
        \CLMS_222_149/FYB/FYSC  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/N382 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [3] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [2] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [0] ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [4] ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [1] ));
	// LUT = ~I0&~I1&I2&~I3&~I4 ;
	// ../source/ms7210_ctl.v:136

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt[3]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_153/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [3] ),
            .CE (\CLMS_222_153/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_222_153/ntY1 ),
            .SR (ntR35));
	// ../source/ms7210_ctl.v:170

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt[2]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_153/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [2] ),
            .CE (\CLMS_222_153/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_222_153/ntY2 ),
            .SR (ntR35));
	// ../source/ms7210_ctl.v:170

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N536_or[1]_5/gateop_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000000100000001000000))
        \CLMS_222_153/FYA/FYS  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3035 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N405 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/busy_tx ));
	// LUT = ~I0&I1&I2&~I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt[3]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b01111111100000000000000000000000))
        \CLMS_222_153/FYB/FYSC  (
            .Y (\CLMS_222_153/ntY1 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [0] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [2] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [1] ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [3] ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3052 ));
	// LUT = (I0&I1&I2&~I3&I4)|(~I2&I3&I4)|(~I1&I3&I4)|(~I0&I3&I4) ;
	// ../source/ms7210_ctl.v:170

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt[2]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b01110111100010000000000000000000))
        \CLMS_222_153/FYC/FYS  (
            .Y (\CLMS_222_153/ntY2 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [0] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [1] ),
            .I2 (1'b0),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [2] ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3052 ));
	// LUT = (I0&I1&~I3&I4)|(~I1&I3&I4)|(~I0&I3&I4) ;
	// ../source/ms7210_ctl.v:170

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N62_sum4/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b01101100110011001100110011001100))
        \CLMS_222_153/FYD/FYSC  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/N62 [4] ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [2] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [4] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [3] ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [0] ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [1] ));
	// LUT = (I1&~I4)|(I0&~I1&I2&I3&I4)|(I1&~I3)|(I1&~I2)|(~I0&I1) ;

    V_INV \CLMS_222_153/LRSPOLMUX/V_INV  (
            .Z (ntR35),
            .I (\hdmi_color/ms72xx_ctl/rstn ));
	// ../source/ms7210_ctl.v:170

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/state_4/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_222_157/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_222_157/ntY0 ),
            .SR (ntR35));
	// ../source/ms7210_ctl.v:118

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/state_4/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111111010011000100110001001100))
        \CLMS_222_157/FYA/FYS  (
            .Y (\CLMS_222_157/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N405 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_falling ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N612 [0] ));
	// LUT = (I3&I4)|(I1&~I2)|(~I0&I1) ;
	// ../source/ms7210_ctl.v:118

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N556_4/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000000000000000010001))
        \CLMS_222_157/FYB/FYSC  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3128 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [3] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [2] ),
            .I2 (1'b0),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [1] ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [4] ));
	// LUT = ~I0&~I1&~I3&~I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N390_4/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00000001000000000000000000000000))
        \CLMS_222_157/FYC/FYS  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/N390 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [3] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [2] ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [0] ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [4] ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/dri_cnt [1] ));
	// LUT = ~I0&~I1&~I2&I3&I4 ;

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_85/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_85/ntY0 ),
            .SR (ntR28));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][2]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_85/FYA/FYS  (
            .Y (\CLMS_226_85/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMS_226_85/LRSPOLMUX/V_INV  (
            .Z (ntR28),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_89/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [14] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_89/ntY0 ),
            .SR (ntR28));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][14]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_89/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [14] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_89/ntY1 ),
            .SR (ntR28));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_89/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [14] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_89/ntY2 ),
            .SR (ntR28));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_89/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [14] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_89/ntY3 ),
            .SR (ntR28));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][14]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_89/FYA/FYS  (
            .Y (\CLMS_226_89/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [14] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][14]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_89/FYB/FYSC  (
            .Y (\CLMS_226_89/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[3] [14] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][14]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_226_89/FYC/FYS  (
            .Y (\CLMS_226_89/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [14] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][14]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_89/FYD/FYSC  (
            .Y (\CLMS_226_89/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[1] [14] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_226_89/ntRSCO  (
            .Z (ntR27),
            .I (ntR28));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_93/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_93/ntY0 ),
            .SR (ntR27));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_93/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_93/ntY1 ),
            .SR (ntR27));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_93/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_93/ntY2 ),
            .SR (ntR27));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_93/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_93/ntY3 ),
            .SR (ntR27));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][3]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_93/FYA/FYS  (
            .Y (\CLMS_226_93/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][2]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10100000101000001010000010100000))
        \CLMS_226_93/FYB/FYSC  (
            .Y (\CLMS_226_93/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[3] [2] ),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I0&I2 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][3]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_226_93/FYC/FYS  (
            .Y (\CLMS_226_93/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[3] [3] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][2]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_226_93/FYD/FYSC  (
            .Y (\CLMS_226_93/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[2] [2] ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_226_93/ntRSCO  (
            .Z (ntR26),
            .I (ntR27));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[166]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_97/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [166] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_226_97/ntY0 ),
            .SR (ntR26));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[166]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMS_226_97/FYA/FYS  (
            .Y (\CLMS_226_97/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [167] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMS_226_97/ntRSCO  (
            .Z (ntR25),
            .I (ntR26));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[1]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_101/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [1] ),
            .SR (ntR25));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_101/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_101/ntY1 ),
            .SR (ntR25));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_101/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_101/ntY2 ),
            .SR (ntR25));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_101/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_101/ntY3 ),
            .SR (ntR25));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][9]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_101/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [9] ),
            .SR (ntR25));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][4]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMS_226_101/FYB/FYSC  (
            .Y (\CLMS_226_101/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[2] [4] ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][4]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_226_101/FYC/FYS  (
            .Y (\CLMS_226_101/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[3] [4] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][4]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMS_226_101/FYD/FYSC  (
            .Y (\CLMS_226_101/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/data_pipe[0] [4] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_226_101/ntRSCO  (
            .Z (ntR24),
            .I (ntR25));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[2]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_105/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_105/ntY0 ),
            .SR (ntR24));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_105/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_105/ntY1 ),
            .SR (ntR24));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][1]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_105/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [1] ),
            .SR (ntR24));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][2]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_105/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [2] ),
            .SR (ntR24));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][2]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_105/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [2] ),
            .SR (ntR24));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[2]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10100001000011110110100110000011))
        \CLMS_226_105/FYA/FYS  (
            .Y (\CLMS_226_105/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [166] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [167] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [165] ),
            .I3 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [2] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [2] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(I0&I1&~I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I2&~I3&I4)|(I0&I2&I3&I4)|(~I1&~I2&~I3)|(I0&~I1&I2&I3)|(~I0&~I1&~I2) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[1]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10000011100100110110100010010011))
        \CLMS_226_105/FYB/FYSC  (
            .Y (\CLMS_226_105/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [169] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [168] ),
            .I2 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [1] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [170] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [1] ));
	// LUT = (I0&I1&~I2&I3&~I4)|(I0&~I1&I2&I3&~I4)|(~I0&I1&I2&I3&~I4)|(~I1&~I2&I4)|(I0&I1&I2&I4)|(~I1&~I2&~I3)|(I0&I1&I2&~I3)|(~I0&~I1&~I3) ;
	// ../source/sync_vg.v:652

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/N2679_4/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b10001000000000000000000000000000))
        \CLMS_226_105/FYD/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u0_trig_unit/_N3125 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [1] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [2] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [0] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [3] ));
	// LUT = I0&I1&I3&I4 ;

    V_BUF \CLMS_226_105/ntRSCO  (
            .Z (ntR23),
            .I (ntR24));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[169]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_109/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [169] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_226_109/ntY0 ),
            .SR (ntR23));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[170]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_109/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [170] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_226_109/ntY1 ),
            .SR (ntR23));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[164]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_109/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [164] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_226_109/ntY2 ),
            .SR (ntR23));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_109/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [163] ),
            .CE (\CLMS_222_97/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_226_109/ntY3 ),
            .SR (ntR23));
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[169]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_226_109/FYA/FYS  (
            .Y (\CLMS_226_109/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [170] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[170]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMS_226_109/FYB/FYSC  (
            .Y (\CLMS_226_109/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [171] ));
	// LUT = ~I1&I4 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[164]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000111100000000000011110000))
        \CLMS_226_109/FYC/FYS  (
            .Y (\CLMS_226_109/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [165] ),
            .I3 (\u_CORES/u_debug_core_0/conf_rst ),
            .I4 (1'b0));
	// LUT = I2&~I3 ;
	// ../source/sync_vg.v:510

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/conf_reg[163]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00001010000010100000101000001010))
        \CLMS_226_109/FYD/FYSC  (
            .Y (\CLMS_226_109/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [164] ),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/conf_rst ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I0&~I2 ;
	// ../source/sync_vg.v:510

    V_BUF \CLMS_226_109/ntRSCO  (
            .Z (ntR22),
            .I (ntR23));
	// ../source/sync_vg.v:510

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_113/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_113/ntY0 ),
            .SR (ntR22));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[4]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_113/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [4] ),
            .SR (ntR22));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][9]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_113/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [9] ),
            .SR (ntR22));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][10]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_113/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [10] ),
            .SR (ntR22));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][10]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_113/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_de),
            .SR (ntR22));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[4]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10011010001001010010000011001111))
        \CLMS_226_113/FYA/FYS  (
            .Y (\CLMS_226_113/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [160] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [4] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [161] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [159] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [4] ));
	// LUT = (~I2&~I3&~I4)|(I1&~I3&~I4)|(I0&~I1&I2&I3&~I4)|(I0&~I1&I2&~I3&I4)|(I0&~I2&I3&I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I3&I4)|(~I0&~I2&~I3) ;
	// ../source/sync_vg.v:652

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_174/gateop/FYB/V_FYSC */ #(
            .INIT(32'b11110000101010101010101011001100))
        \CLMS_226_113/FYB/V_FYSC  (
            .Z (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N740 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N707 ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N738 ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N645 ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [7] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N675 ));

    V_BUF \CLMS_226_113/ntRSCO  (
            .Z (ntR21),
            .I (ntR22));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][8]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_117/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [8] ),
            .SR (ntR21));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][8]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_117/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [8] ),
            .SR (ntR21));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[37]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_117/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_extend [37] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_117/ntY2 ),
            .SR (ntR21));
	// ../source/sync_vg.v:652

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[37]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_117/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [37] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [37] ),
            .SR (ntR21));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][37]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_117/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [37] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [5] ),
            .SR (ntR21));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_3/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11111000111100001000100000000000))
        \CLMS_226_117/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3191 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [31] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2430 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [0] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2414 ),
            .I4 (\u_CORES/u_debug_core_0/ram_rdat [0] ));
	// LUT = (I2&I4)|(I0&I1&I3) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/match_single[37]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10001001011010010011001110000011))
        \CLMS_226_117/FYC/FYS  (
            .Y (\CLMS_226_117/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [61] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [60] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [62] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [37] ),
            .I4 (\u_CORES/u_debug_core_0/TRIG0_ff[1] [37] ));
	// LUT = (I0&I1&I2&~I3&~I4)|(~I1&I3&~I4)|(~I1&~I2&~I4)|(I0&~I1&I2&~I3&I4)|(~I0&I1&I2&~I3&I4)|(I0&I1&I3&I4)|(I0&I1&~I2&I4)|(~I0&~I1&~I2) ;
	// ../source/sync_vg.v:652

    V_BUF \CLMS_226_117/ntRSCO  (
            .Z (ntR20),
            .I (ntR21));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[9]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_121/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [9] ),
            .SR (ntR20));
	// ../source/sync_vg.v:604

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_79_muxf7/FYA/V_FYS */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMS_226_121/FYA/V_FYS  (
            .Z (\CLMS_226_121/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [152] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [148] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [156] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [144] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_79_muxf7/FYB/V_FYSC */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMS_226_121/FYB/V_FYSC  (
            .Z (\CLMS_226_121/ntL5B ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [154] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [158] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [150] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [146] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_79_muxf7/FYC/V_FYS */ #(
            .INIT(32'b11100010111000101110111000100010))
        \CLMS_226_121/FYC/V_FYS  (
            .Z (\CLMS_226_121/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [153] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [157] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [149] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [145] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N323_79_muxf7/FYD/V_FYSC */ #(
            .INIT(32'b11101110001000101110001011100010))
        \CLMS_226_121/FYD/V_FYSC  (
            .Z (\CLMS_226_121/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [155] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [2] ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [151] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [159] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .ID (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [147] ));

    V_MUX2 \CLMS_226_121/L6ABMUX/LUTMUX2  (
            .Z (\CLMS_226_121/ntDP0 ),
            .I0 (\CLMS_226_121/ntY0 ),
            .I1 (\CLMS_226_121/ntL5B ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMS_226_121/L6CDMUX/LUTMUX2  (
            .Z (\CLMS_226_121/ntDP1 ),
            .I0 (\CLMS_226_121/ntY2 ),
            .I1 (\CLMS_226_121/ntY3 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [1] ));

    V_MUX2 \CLMS_226_121/L7MUX/LUTMUX2  (
            .Z (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N645 ),
            .I0 (\CLMS_226_121/ntDP0 ),
            .I1 (\CLMS_226_121/ntDP1 ),
            .SEL (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ));

    V_BUF \CLMS_226_121/ntRSCO  (
            .Z (ntR19),
            .I (ntR20));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][33]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_125/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [33] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_125/ntY0 ),
            .SR (ntR19));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][33]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_125/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [33] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_125/ntY1 ),
            .SR (ntR19));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][33]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_125/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [33] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_125/ntY2 ),
            .SR (ntR19));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][32]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_125/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [32] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_125/ntY3 ),
            .SR (ntR19));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][33]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_125/FYA/FYS  (
            .Y (\CLMS_226_125/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [33] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][33]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_125/FYB/FYSC  (
            .Y (\CLMS_226_125/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [33] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][33]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_125/FYC/FYS  (
            .Y (\CLMS_226_125/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [33] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][32]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b10001000100010001000100010001000))
        \CLMS_226_125/FYD/FYSC  (
            .Y (\CLMS_226_125/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [32] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I0&I1 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_226_125/ntRSCO  (
            .Z (ntR18),
            .I (ntR19));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][34]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_129/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [34] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_129/ntY0 ),
            .SR (ntR18));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly[39]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_129/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/signal_ff_dly [39] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[1] [39] ),
            .SR (ntR18));
	// ../source/sync_vg.v:604

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][39]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_129/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [39] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/q [7] ),
            .SR (ntR18));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][36]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_129/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [36] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_129/ntY3 ),
            .SR (ntR18));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][45]/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_129/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [45] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_data[8]),
            .SR (ntR18));
	// ../source/iic_dri.v:4168

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][34]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_129/FYA/FYS  (
            .Y (\CLMS_226_129/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [34] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_23/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000010000000000000000000))
        \CLMS_226_129/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N1995 ),
            .I0 (\u_CORES/u_debug_core_0/ram_rdat [40] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2400 ));
	// LUT = I0&I1&~I2&~I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][36]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11110000000000001111000000000000))
        \CLMS_226_129/FYD/FYSC  (
            .Y (\CLMS_226_129/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I3 (\u_CORES/u_debug_core_0/data_pipe[0] [36] ),
            .I4 (1'b0));
	// LUT = I2&I3 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_226_129/ntRSCO  (
            .Z (ntR17),
            .I (ntR18));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][35]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_133/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [35] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_133/ntY0 ),
            .SR (ntR17));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][35]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_133/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [35] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_133/ntY1 ),
            .SR (ntR17));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][35]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_133/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [35] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_133/ntY2 ),
            .SR (ntR17));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][34]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_133/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [34] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_133/ntY3 ),
            .SR (ntR17));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][35]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_133/FYA/FYS  (
            .Y (\CLMS_226_133/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [35] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][35]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_133/FYB/FYSC  (
            .Y (\CLMS_226_133/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [35] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][35]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_226_133/FYC/FYS  (
            .Y (\CLMS_226_133/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[3] [35] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][34]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_133/FYD/FYSC  (
            .Y (\CLMS_226_133/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [34] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_226_133/ntRSCO  (
            .Z (ntR16),
            .I (ntR17));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][49]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_137/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [49] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_137/ntY0 ),
            .SR (ntR16));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][42]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_137/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [42] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_137/ntY1 ),
            .SR (ntR16));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][42]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_137/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [42] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_137/ntY2 ),
            .SR (ntR16));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][42]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_137/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [42] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_137/ntY3 ),
            .SR (ntR16));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][49]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMS_226_137/FYA/FYS  (
            .Y (\CLMS_226_137/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_pipe[1] [49] ),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][42]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_137/FYB/FYSC  (
            .Y (\CLMS_226_137/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [42] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][42]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_137/FYC/FYS  (
            .Y (\CLMS_226_137/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [42] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][42]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_137/FYD/FYSC  (
            .Y (\CLMS_226_137/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [42] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_226_137/ntRSCO  (
            .Z (ntR15),
            .I (ntR16));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][45]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_141/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [45] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_141/ntY0 ),
            .SR (ntR15));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][45]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_141/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [45] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_141/ntY1 ),
            .SR (ntR15));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][45]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_141/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [45] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_141/ntY2 ),
            .SR (ntR15));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][45]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_141/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [45] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_141/ntY3 ),
            .SR (ntR15));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][45]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_141/FYA/FYS  (
            .Y (\CLMS_226_141/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [45] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][45]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_141/FYB/FYSC  (
            .Y (\CLMS_226_141/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [45] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][45]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_141/FYC/FYS  (
            .Y (\CLMS_226_141/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [45] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][45]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_141/FYD/FYSC  (
            .Y (\CLMS_226_141/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [45] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_226_141/ntRSCO  (
            .Z (ntR14),
            .I (ntR15));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][48]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_145/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [48] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_145/ntY0 ),
            .SR (ntR14));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][45]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_145/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [45] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_145/ntY1 ),
            .SR (ntR14));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][35]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_145/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [35] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_145/ntY2 ),
            .SR (ntR14));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][35]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_145/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [35] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_226_145/ntY3 ),
            .SR (ntR14));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][48]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_145/FYA/FYS  (
            .Y (\CLMS_226_145/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/trig0_d2 [48] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][45]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_145/FYB/FYSC  (
            .Y (\CLMS_226_145/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/trig0_d2 [45] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][35]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_145/FYC/FYS  (
            .Y (\CLMS_226_145/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [35] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][35]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_226_145/FYD/FYSC  (
            .Y (\CLMS_226_145/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [35] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[1]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_149/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_in_tx [1] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_226_149/ntY0 ),
            .SR (ntR13));
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[1]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11101110111011101010101010101010))
        \CLMS_226_149/FYA/FYS  (
            .Y (\CLMS_226_149/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N589 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [1] ));
	// LUT = (I1&I4)|(I0) ;
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N537_1/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00110011001101110000000000000101))
        \CLMS_226_149/FYB/FYSC  (
            .Y (\CLMS_222_153/FYD/ntWA [4] ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I1 (\hdmi_color/ms72xx_ctl/busy_tx ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d ));
	// LUT = (~I1&I4)|(~I0&~I2&~I3) ;

    V_INV \CLMS_226_149/LRSPOLMUX/V_INV  (
            .Z (ntR13),
            .I (\hdmi_color/ms72xx_ctl/rstn ));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/iic_trig/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_153/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_trig_tx ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_226_153/ntY0 ),
            .SR (ntR13));
	// ../source/ms7210_ctl.v:231

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/state_1/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_153/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_226_153/ntY1 ),
            .SR (ntR13));
	// ../source/ms7210_ctl.v:118

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/state_2/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_153/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_226_153/ntY2 ),
            .SR (ntR13));
	// ../source/ms7210_ctl.v:118

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/state_3/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_153/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_226_153/ntY3 ),
            .SR (ntR13));
	// ../source/ms7210_ctl.v:118

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/iic_trig/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111111111100100000111100000010))
        \CLMS_226_153/FYA/FYS  (
            .Y (\CLMS_226_153/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d ),
            .I1 (\hdmi_color/ms72xx_ctl/busy_tx ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N612 [0] ));
	// LUT = (I2&I4)|(~I2&I3)|(I0&~I1&~I2) ;
	// ../source/ms7210_ctl.v:231

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/state_1/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10111111101010101111111110101010))
        \CLMS_226_153/FYB/FYSC  (
            .Y (\CLMS_226_153/ntY1 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_falling ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N382 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_1 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3586 ));
	// LUT = (I3&~I4)|(~I2&I3)|(~I1&I3)|(I0) ;
	// ../source/ms7210_ctl.v:118

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/state_2/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11111111111111111011111100000000))
        \CLMS_226_153/FYC/FYS  (
            .Y (\CLMS_226_153/ntY2 ),
            .I0 (\hdmi_color/ms72xx_ctl/busy_tx ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N390 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N586 ));
	// LUT = (I4)|(~I2&I3)|(~I1&I3)|(I0&I3) ;
	// ../source/ms7210_ctl.v:118

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/state_3/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b10001000000000001111100011110000))
        \CLMS_226_153/FYD/FYSC  (
            .Y (\CLMS_226_153/ntY3 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N390 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_falling ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N612 [0] ));
	// LUT = (I2&~I4)|(I0&I1&I3) ;
	// ../source/ms7210_ctl.v:118

    V_BUF \CLMS_226_153/ntRSCO  (
            .Z (ntR12),
            .I (ntR13));
	// ../source/ms7210_ctl.v:118

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[6]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_157/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_in_tx [6] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_226_157/ntY0 ),
            .SR (ntR12));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[8]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_157/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/addr_tx [8] ),
            .CE (\CLMS_226_157/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_226_157/ntY1 ),
            .SR (ntR12));
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/data_in[6]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11101110111011101010101010101010))
        \CLMS_226_157/FYA/FYS  (
            .Y (\CLMS_226_157/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7200_ctl/state_0 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N589 ));
	// LUT = (I1&I4)|(I0) ;
	// ../source/ms7210_ctl.v:313

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/addr[8]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11101110111011101100110011001100))
        \CLMS_226_157/FYB/FYSC  (
            .Y (\CLMS_226_157/ntY1 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [16] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_5 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N589 ));
	// LUT = (I0&I4)|(I1) ;
	// ../source/ms7210_ctl.v:313

    V_BUF \CLMS_226_157/ntRSCO  (
            .Z (ntR11),
            .I (ntR12));
	// ../source/ms7210_ctl.v:313

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/w_r/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_226_161/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/w_r_tx ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_226_161/ntY0 ),
            .SR (ntR11));
	// ../source/ms7210_ctl.v:249

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/w_r_1d/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_161/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/w_r_1d ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/w_r_tx ),
            .SR (ntR11));
	// ../source/iic_dri.v:113

    V_FFSYN /* hdmi_color/ms72xx_ctl/ms7210_ctl/state_5/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_226_161/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_5 ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_226_161/ntY2 ),
            .SR (ntR11));
	// ../source/ms7210_ctl.v:118

    V_LUT5M /* hdmi_color/ms72xx_ctl/ms7210_ctl/w_r/opit_0_inv_MUX4TO1Q/FYA/V_FYS */ #(
            .INIT(32'b11111101000000001111110100000001))
        \CLMS_226_161/FYA/V_FYS  (
            .Z (\CLMS_226_161/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N612 [1] ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N556 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3623 ),
            .I3 (\hdmi_color/ms72xx_ctl/w_r_tx ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .ID (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N2391 ));
	// ../source/ms7210_ctl.v:249

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N36/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b01000100010001000000000000000000))
        \CLMS_226_161/FYB/FYSC  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/N612 [1] ),
            .I0 (\hdmi_color/ms72xx_ctl/busy_tx ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N405 ));
	// LUT = ~I0&I1&I4 ;
	// ../source/ms7210_ctl.v:154

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/state_5/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11011100110011001100110011001100))
        \CLMS_226_161/FYC/FYS  (
            .Y (\CLMS_226_161/ntY2 ),
            .I0 (\hdmi_color/ms72xx_ctl/busy_tx ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_5 ),
            .I2 (\hdmi_color/ms72xx_ctl/ms7210_ctl/busy_1d ),
            .I3 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_4 ),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/N405 ));
	// LUT = (~I0&I2&I3&I4)|(I1) ;
	// ../source/ms7210_ctl.v:118

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N559_5/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b11111111111111111110111011101110))
        \CLMS_226_161/FYD/FYSC  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3623 ),
            .I0 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_5 ),
            .I1 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_2 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/ms7210_ctl/state_3 ));
	// LUT = (I4)|(I1)|(I0) ;

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][11]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_85/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [11] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_89/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_89/ntY0 ),
            .SR (\CLMS_242_89/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][12]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_89/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [12] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_89/ntY1 ),
            .SR (\CLMS_242_89/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_89/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_89/ntY2 ),
            .SR (\CLMS_242_89/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_89/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [12] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_89/ntY3 ),
            .SR (\CLMS_242_89/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][11]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_242_89/FYA/FYS  (
            .Y (\CLMS_242_89/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [11] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][12]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_242_89/FYB/FYSC  (
            .Y (\CLMS_242_89/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[3] [12] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][6]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMS_242_89/FYC/FYS  (
            .Y (\CLMS_242_89/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[2] [6] ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][12]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMS_242_89/FYD/FYSC  (
            .Y (\CLMS_242_89/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/data_pipe[2] [12] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMS_242_89/LRSPOLMUX/V_INV  (
            .Z (\CLMS_242_89/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_93/FF0/FF  (
            .Q (\u_CORES/u_jtag_hub/shift_data [0] ),
            .CE (\CLMS_242_93/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_242_93/ntY0 ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_FFSYN /* u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_93/FF1/FF  (
            .Q (\u_CORES/u_jtag_hub/shift_data [1] ),
            .CE (\CLMS_242_93/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_242_93/ntY1 ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_FFSYN /* u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_93/FF2/FF  (
            .Q (\u_CORES/u_jtag_hub/shift_data [2] ),
            .CE (\CLMS_242_93/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_242_93/ntY2 ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_FFSYN /* u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_93/FF3/FF  (
            .Q (\u_CORES/u_jtag_hub/shift_data [3] ),
            .CE (\CLMS_242_93/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_242_93/ntY3 ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_LUT5 /* u_CORES/u_jtag_hub/shft.shift_data[0]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111111111111110011001100110011))
        \CLMS_242_93/FYA/FYS  (
            .Y (\CLMS_242_93/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/shift_wire ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_jtag_hub/shift_data [1] ));
	// LUT = (I4)|(~I1) ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_LUT5 /* u_CORES/u_jtag_hub/shft.shift_data[1]/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_242_93/FYB/FYSC  (
            .Y (\CLMS_242_93/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/shift_wire ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_jtag_hub/shift_data [2] ));
	// LUT = I1&I4 ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_LUT5 /* u_CORES/u_jtag_hub/shft.shift_data[2]/opit_0_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMS_242_93/FYC/FYS  (
            .Y (\CLMS_242_93/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/shift_wire ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_jtag_hub/shift_data [3] ));
	// LUT = I2&I4 ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_LUT5 /* u_CORES/u_jtag_hub/shft.shift_data[3]/opit_0_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMS_242_93/FYD/FYSC  (
            .Y (\CLMS_242_93/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/shift_wire ),
            .I4 (\u_CORES/u_jtag_hub/shift_data [4] ));
	// LUT = I3&I4 ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][12]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_97/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [12] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_97/ntY0 ),
            .SR (\CLMS_242_97/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_97/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_97/ntY1 ),
            .SR (\CLMS_242_97/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_97/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_97/ntY2 ),
            .SR (\CLMS_242_97/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_97/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_97/ntY3 ),
            .SR (\CLMS_242_97/ntRSCO ));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][12]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_242_97/FYA/FYS  (
            .Y (\CLMS_242_97/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [12] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][7]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_242_97/FYB/FYSC  (
            .Y (\CLMS_242_97/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[2] [7] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][7]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010000000001010101000000000))
        \CLMS_242_97/FYC/FYS  (
            .Y (\CLMS_242_97/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [7] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I4 (1'b0));
	// LUT = I0&I3 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][7]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_242_97/FYD/FYSC  (
            .Y (\CLMS_242_97/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMS_242_97/LRSPOLMUX/V_INV  (
            .Z (\CLMS_242_97/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][10]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_101/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [10] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][12]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_101/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [12] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [12] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][6]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_101/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [6] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[11]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_101/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [11] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d1[11]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_101/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d1 [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (nt_vout_hs),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N118_1/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_242_101/FYA/FYS  (
            .Y (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2412 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4] ));
	// LUT = I1&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N1210_1/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000000011001100110011))
        \CLMS_242_101/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2405 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3] ));
	// LUT = ~I1&~I4 ;

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[2]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_105/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_id_o [2] ),
            .CE (\u_CORES/conf_sel [0] ),
            .CK (ntclkbufg_4),
            .D (\u_CORES/id_o [2] ),
            .SR (\CLMS_242_105/ntRSCO ));
	// ../source/ms72xx_ctl.v:311

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[4]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_105/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_id_o [4] ),
            .CE (\u_CORES/conf_sel [0] ),
            .CK (ntclkbufg_4),
            .D (\u_CORES/id_o [4] ),
            .SR (\CLMS_242_105/ntRSCO ));
	// ../source/ms72xx_ctl.v:311

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[1]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_105/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_id_o [1] ),
            .CE (\u_CORES/conf_sel [0] ),
            .CK (ntclkbufg_4),
            .D (\u_CORES/id_o [1] ),
            .SR (\CLMS_242_105/ntRSCO ));
	// ../source/ms72xx_ctl.v:311

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/id_sample.conf_id[0]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_105/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_id_o [0] ),
            .CE (\u_CORES/conf_sel [0] ),
            .CK (ntclkbufg_4),
            .D (\u_CORES/id_o [0] ),
            .SR (\CLMS_242_105/ntRSCO ));
	// ../source/ms72xx_ctl.v:311

    V_LUT5M /* u_CORES/u_debug_core_0/u_hub_data_decode/N150_3/gateop/FYA/V_FYS */ #(
            .INIT(32'b10101010000000000000000010000000))
        \CLMS_242_105/FYA/V_FYS  (
            .Z (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2085 ),
            .I0 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4] ),
            .I1 (\u_CORES/u_debug_core_0/conf_id_o [4] ),
            .I2 (\u_CORES/u_debug_core_0/conf_id_o [0] ),
            .I3 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3] ),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1] ),
            .ID (\u_CORES/u_debug_core_0/u_hub_data_decode/_N3220 ));

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N622_inv/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11111111111111110111111111111111))
        \CLMS_242_105/FYB/FYSC  (
            .Y (\CLMA_242_104/ntCE ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117 ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3244 ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4] ));
	// LUT = (I4)|(~I3)|(~I2)|(~I1)|(~I0) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117/gateop_perm/FYC/FYS */ #(
            .INIT(32'b11000000110000000000000000000000))
        \CLMS_242_105/FYC/FYS  (
            .Y (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/_N2434 ),
            .I2 (\u_CORES/u_debug_core_0/conf_rden [0] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_sel_o ));
	// LUT = I1&I2&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N255/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00001000000000000000000000000000))
        \CLMS_242_105/FYD/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_hub_data_decode/N255 ),
            .I0 (\u_CORES/u_debug_core_0/conf_id_o [1] ),
            .I1 (\u_CORES/u_debug_core_0/conf_id_o [4] ),
            .I2 (\u_CORES/u_debug_core_0/conf_id_o [3] ),
            .I3 (\u_CORES/u_debug_core_0/conf_id_o [2] ),
            .I4 (\u_CORES/u_debug_core_0/conf_id_o [0] ));
	// LUT = I0&I1&~I2&I3&I4 ;
	// ../source/ms72xx_ctl.v:561

    V_INV \CLMS_242_105/LRSPOLMUX/V_INV  (
            .Z (\CLMS_242_105/ntRSCO ),
            .I (1'b1));
	// ../source/ms72xx_ctl.v:311

    V_FFASYN /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_109/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ),
            .CE (\CLMA_242_104/ntCE ),
            .CK (ntclkbufg_1),
            .D (\CLMS_242_109/ntY0 ),
            .SR (\CLMS_242_109/ntRSCO ));
	// ../source/ad9708_sin_wave.v:116

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt[0]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00010101010101010000000000000000))
        \CLMS_242_109/FYA/FYS  (
            .Y (\CLMS_242_109/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [0] ),
            .I1 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3244 ),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3240 ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [3] ),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N117 ));
	// LUT = (~I0&~I3&I4)|(~I0&~I2&I4)|(~I0&~I1&I4) ;
	// ../source/ad9708_sin_wave.v:116

    V_LUT5 /* u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/N357_3/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b01010101010101010000000000000000))
        \CLMS_242_109/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/_N3240 ),
            .I0 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [4] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u0_trig_unit/u_cfg_reg_file/bit_cnt [5] ));
	// LUT = ~I0&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_9/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00001100001110000000100000101000))
        \CLMS_242_109/FYC/FYS  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3046 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2400 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2417 ));
	// LUT = (~I1&I2&~I3&I4)|(I1&~I2&I3&I4)|(I0&~I1&I2&~I3)|(I0&I1&~I2) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N258_7/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000000000000010000000))
        \CLMS_242_109/FYD/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_hub_data_decode/N258 ),
            .I0 (\u_CORES/u_debug_core_0/conf_id_o [3] ),
            .I1 (\u_CORES/u_debug_core_0/conf_id_o [4] ),
            .I2 (\u_CORES/u_debug_core_0/conf_id_o [2] ),
            .I3 (\u_CORES/u_debug_core_0/conf_id_o [1] ),
            .I4 (\u_CORES/u_debug_core_0/conf_id_o [0] ));
	// LUT = I0&I1&I2&~I3&~I4 ;

    V_INV \CLMS_242_109/LRSPOLMUX/V_INV  (
            .Z (\CLMS_242_109/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/ad9708_sin_wave.v:116

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_242_113/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMS_242_113/ntY0 ),
            .SR (\CLMS_242_113/ntRSCO ));
	// ../source/ms7200_ctl.v:304

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[4]/opit_0_inv_MUX4TO1Q/FYA/V_FYS */ #(
            .INIT(32'b11110100111101001111110011111000))
        \CLMS_242_113/FYA/V_FYS  (
            .Z (\CLMS_242_113/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N143 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [4] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N501 ),
            .I3 (\u_CORES/u_debug_core_0/conf_sel_int [21] ),
            .I4 (\u_CORES/u_debug_core_0/conf_sel_int [20] ),
            .ID (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2413 ));
	// ../source/ms7200_ctl.v:304

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N115[22:20]_4/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_242_113/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/conf_sel_int [22] ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/N258 ));
	// LUT = I1&I4 ;
	// ../source/ms72xx_ctl.v:571

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N321/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00000000000100010000000000000000))
        \CLMS_242_113/FYC/FYS  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [8] ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2400 ));
	// LUT = ~I0&~I1&~I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N110_3/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000000100000000000101000000000))
        \CLMS_242_113/FYD/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_hub_data_decode/N110 ),
            .I0 (\u_CORES/u_debug_core_0/conf_id_o [4] ),
            .I1 (\u_CORES/u_debug_core_0/conf_id_o [2] ),
            .I2 (\u_CORES/u_debug_core_0/conf_id_o [1] ),
            .I3 (\u_CORES/u_debug_core_0/conf_id_o [3] ),
            .I4 (\u_CORES/u_debug_core_0/conf_id_o [0] ));
	// LUT = (I0&~I2&I3&~I4)|(I0&I1&I2&~I3&I4) ;

    V_INV \CLMS_242_113/LRSPOLMUX/V_INV  (
            .Z (\CLMS_242_113/ntRSCO ),
            .I (1'b1));
	// ../source/ms7200_ctl.v:304

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_242_117/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMS_242_117/ntY0 ),
            .SR (\CLMS_242_117/ntRSCO ));
	// ../source/ms7200_ctl.v:304

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_242_117/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMS_242_117/ntY1 ),
            .SR (\CLMS_242_117/ntRSCO ));
	// ../source/ms7200_ctl.v:304

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_242_117/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMS_242_117/ntY2 ),
            .SR (\CLMS_242_117/ntRSCO ));
	// ../source/ms7200_ctl.v:304

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_MUX4TO1Q/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_242_117/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMS_242_117/ntY3 ),
            .SR (\CLMS_242_117/ntRSCO ));
	// ../source/ms7200_ctl.v:304

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[3]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111111101010101110111010101010))
        \CLMS_242_117/FYA/FYS  (
            .Y (\CLMS_242_117/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N501 ),
            .I1 (\u_CORES/u_debug_core_0/conf_sel_int [20] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [3] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2977_2 ));
	// LUT = (I3&I4)|(I1&I3)|(I0) ;
	// ../source/ms7200_ctl.v:304

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[1]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10101110111011101010111010101010))
        \CLMS_242_117/FYB/FYSC  (
            .Y (\CLMS_242_117/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N501 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [1] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N143 ),
            .I3 (\u_CORES/u_debug_core_0/conf_sel_int [20] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2977_2 ));
	// LUT = (I1&~I3&I4)|(I1&~I2&I3)|(I0) ;
	// ../source/ms7200_ctl.v:304

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[5]/opit_0_inv_L5Q/FYC/FYS */ #(
            .INIT(32'b11101110111011101110111011101100))
        \CLMS_242_117/FYC/FYS  (
            .Y (\CLMS_242_117/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [5] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N501 ),
            .I2 (\u_CORES/u_debug_core_0/conf_sel_int [20] ),
            .I3 (\u_CORES/u_debug_core_0/conf_sel_int [21] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2413 ));
	// LUT = (I0&I4)|(I0&I3)|(I0&I2)|(I1) ;
	// ../source/ms7200_ctl.v:304

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/confck_same.counter[6]/opit_0_inv_MUX4TO1Q/FYD/V_FYSC */ #(
            .INIT(32'b11110100111101001111110011111000))
        \CLMS_242_117/FYD/V_FYSC  (
            .Z (\CLMS_242_117/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N143 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [6] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N501 ),
            .I3 (\u_CORES/u_debug_core_0/conf_sel_int [22] ),
            .I4 (\u_CORES/u_debug_core_0/conf_sel_int [20] ),
            .ID (\u_CORES/u_debug_core_0/conf_sel_int [21] ));
	// ../source/ms7200_ctl.v:304

    V_INV \CLMS_242_117/LRSPOLMUX/V_INV  (
            .Z (\CLMS_242_117/ntRSCO ),
            .I (1'b1));
	// ../source/ms7200_ctl.v:304

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][5]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_121/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [5] ),
            .SR (\CLMS_242_121/ntRSCO ));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[0][7]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_121/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[0] [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/ref_rd_addr [7] ),
            .SR (\CLMS_242_121/ntRSCO ));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][5]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_121/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [5] ),
            .SR (\CLMS_242_121/ntRSCO ));
	// ../source/iic_dri.v:4168

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][7]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_121/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [7] ),
            .SR (\CLMS_242_121/ntRSCO ));
	// ../source/iic_dri.v:4168

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_242_121/FYA/V_FYS  (
            .COUT (\CLMS_242_121/ntCYA ),
            .S (\u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [1] ),
            .CIN (1'b0),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/ms7200_ctl.v:298

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_1/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_242_121/FYB/V_FYSC  (
            .COUT (\CLMS_242_121/ntCYB ),
            .S (\u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [2] ),
            .CIN (\CLMS_242_121/ntCYA ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/ms7200_ctl.v:298

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_3/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_242_121/FYC/V_FYS  (
            .COUT (\CLMS_242_121/ntCYC ),
            .S (\u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [3] ),
            .CIN (\CLMS_242_121/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7200_ctl.v:298

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_3/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_242_121/FYD/V_FYSC  (
            .COUT (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N52 ),
            .S (\u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [4] ),
            .CIN (\CLMS_242_121/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7200_ctl.v:298

    V_INV \CLMS_242_121/LRSPOLMUX/V_INV  (
            .Z (\CLMS_242_121/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4168

    V_FFSYN /* u_CORES/u_debug_core_0/trig0_d2[6]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_125/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/trig0_d2 [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trig0_d1 [6] ),
            .SR (1'b0));
	// ../source/iic_dri.v:3862

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_5/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_242_125/FYA/V_FYS  (
            .COUT (\CLMS_242_125/ntCYA ),
            .S (\u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [5] ),
            .CIN (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N52 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7200_ctl.v:298

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_5/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_242_125/FYB/V_FYSC  (
            .COUT (\CLMS_242_125/ntCYB ),
            .S (\u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [6] ),
            .CIN (\CLMS_242_125/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7200_ctl.v:298

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_rd_addr_gen/N2_1_7/gateop/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_242_125/FYC/V_FYS  (
            .COUT (),
            .S (\u_CORES/u_debug_core_0/u_rd_addr_gen/N514 [7] ),
            .CIN (\CLMS_242_125/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7200_ctl.v:298

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_364/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000000010000000000000))
        \CLMS_242_125/FYD/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2430 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7] ));
	// LUT = I0&~I1&I2&I3&~I4 ;

    V_FFSYN /* wav_display_1/timing_gen_xy_m0/i_data_d1[8]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_129/FF0/FF  (
            .Q (\wav_display_1/pos_data [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/timing_gen_xy_m0/i_data_d0 [8] ),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* wav_display_1/timing_gen_xy_m0/i_data_d0[0]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_129/FF1/FF  (
            .Q (\wav_display_1/timing_gen_xy_m0/i_data_d0 [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (grid_data_out[0]),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* wav_display_1/timing_gen_xy_m0/i_data_d0[8]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_129/FF2/FF  (
            .Q (\wav_display_1/timing_gen_xy_m0/i_data_d0 [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (grid_data_out[8]),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* wav_display_1/timing_gen_xy_m0/i_data_d1[0]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_129/FF3/FF  (
            .Q (\wav_display_1/pos_data [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/timing_gen_xy_m0/i_data_d0 [0] ),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* u_CORES/u_debug_core_0/DATA_ff[0][33]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_129/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/DATA_ff[0] [33] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/data_pipe[4] [33] ),
            .SR (1'b0));
	// ../source/iic_dri.v:4119

    V_LUT5 /* wav_display_1/N151_11/gateop_perm/FYA/FYS */ #(
            .INIT(32'b10010000000000000000000010010000))
        \CLMS_242_129/FYA/FYS  (
            .Y (\wav_display_1/_N3780 ),
            .I0 (\wav_display_1/N46 [7] ),
            .I1 (\wav_display_1/q [5] ),
            .I2 (\wav_display_1/_N3778 ),
            .I3 (\wav_display_1/N46 [8] ),
            .I4 (\wav_display_1/q [6] ));
	// LUT = (~I0&~I1&I2&~I3&~I4)|(I0&I1&I2&~I3&~I4)|(~I0&~I1&I2&I3&I4)|(I0&I1&I2&I3&I4) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_359/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000000000000000000010))
        \CLMS_242_129/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2400 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [3] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [1] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7] ));
	// LUT = I0&~I1&~I2&~I3&~I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N65_2_3/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000000000000000001010))
        \CLMS_242_129/FYD/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3035 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6] ),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [4] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ));
	// LUT = I0&~I2&~I3&~I4 ;

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][40]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_133/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [40] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_133/ntY0 ),
            .SR (ntR172));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][40]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_133/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [40] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_133/ntY1 ),
            .SR (ntR172));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[0][38]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_133/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[0] [38] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_133/ntY2 ),
            .SR (ntR172));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][38]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_133/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [38] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_133/ntY3 ),
            .SR (ntR172));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][40]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_242_133/FYA/FYS  (
            .Y (\CLMS_242_133/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[2] [40] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][40]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_242_133/FYB/FYSC  (
            .Y (\CLMS_242_133/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [40] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[0][38]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b10101010101010100000000000000000))
        \CLMS_242_133/FYC/FYS  (
            .Y (\CLMS_242_133/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/trig0_d2 [38] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I0&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][38]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_242_133/FYD/FYSC  (
            .Y (\CLMS_242_133/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[1] [38] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_INV \CLMS_242_133/LRSPOLMUX/V_INV  (
            .Z (ntR172),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][43]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_137/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [43] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_137/ntY0 ),
            .SR (ntR172));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][43]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_137/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [43] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_137/ntY1 ),
            .SR (ntR172));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][40]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_137/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [40] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_137/ntY2 ),
            .SR (ntR172));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][40]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_137/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [40] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_137/ntY3 ),
            .SR (ntR172));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][43]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_242_137/FYA/FYS  (
            .Y (\CLMS_242_137/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [43] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][43]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_242_137/FYB/FYSC  (
            .Y (\CLMS_242_137/ntY1 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[1] [43] ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][40]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_242_137/FYC/FYS  (
            .Y (\CLMS_242_137/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[1] [40] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][40]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11000000110000001100000011000000))
        \CLMS_242_137/FYD/FYSC  (
            .Y (\CLMS_242_137/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [40] ),
            .I2 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I1&I2 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_242_137/ntRSCO  (
            .Z (ntR171),
            .I (ntR172));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][44]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_141/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [44] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_141/ntY0 ),
            .SR (ntR171));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][44]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_141/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [44] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_141/ntY1 ),
            .SR (ntR171));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][44]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_141/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [44] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_141/ntY2 ),
            .SR (ntR171));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][44]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_141/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [44] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_141/ntY3 ),
            .SR (ntR171));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][44]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMS_242_141/FYA/FYS  (
            .Y (\CLMS_242_141/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[1] [44] ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][44]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMS_242_141/FYB/FYSC  (
            .Y (\CLMS_242_141/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[2] [44] ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][44]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_242_141/FYC/FYS  (
            .Y (\CLMS_242_141/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[0] [44] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][44]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_242_141/FYD/FYSC  (
            .Y (\CLMS_242_141/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [44] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_BUF \CLMS_242_141/ntRSCO  (
            .Z (ntR170),
            .I (ntR171));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[2][47]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_145/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[2] [47] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_145/ntY0 ),
            .SR (ntR170));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[3][47]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_145/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[3] [47] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_145/ntY1 ),
            .SR (ntR170));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L5Q/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_145/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[1] [47] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_145/ntY2 ),
            .SR (ntR170));
	// ../source/iic_dri.v:4091

    V_FFASYN /* u_CORES/u_debug_core_0/data_pipe[4][47]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_145/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/data_pipe[4] [47] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_242_145/ntY3 ),
            .SR (ntR170));
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[2][47]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111111000000000000000000000000))
        \CLMS_242_145/FYA/FYS  (
            .Y (\CLMS_242_145/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/data_pipe[1] [47] ),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I3&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[3][47]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMS_242_145/FYB/FYSC  (
            .Y (\CLMS_242_145/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_pipe[2] [47] ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[1][47]/opit_0_inv_L5Q/FYC/FYS */ #(
            .INIT(32'b10001000100010001000100010001000))
        \CLMS_242_145/FYC/FYS  (
            .Y (\CLMS_242_145/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/data_pipe[0] [47] ),
            .I1 (\u_CORES/u_debug_core_0/data_start_d1 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0));
	// LUT = I0&I1 ;
	// ../source/iic_dri.v:4091

    V_LUT5 /* u_CORES/u_debug_core_0/data_pipe[4][47]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_242_145/FYD/FYSC  (
            .Y (\CLMS_242_145/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/data_pipe[3] [47] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/data_start_d1 ));
	// LUT = I1&I4 ;
	// ../source/iic_dri.v:4091

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/data_out[1]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_149/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_out_tx [1] ),
            .CE (\CLMS_242_149/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [1] ),
            .SR (1'b0));
	// ../source/iic_dri.v:340

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/data_out[6]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_149/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_out_tx [6] ),
            .CE (\CLMS_242_149/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [6] ),
            .SR (1'b0));
	// ../source/iic_dri.v:340

    V_LUT5 /* hdmi_color/ms72xx_ctl/ms7210_ctl/N14_6/gateop_perm/FYA/FYS */ #(
            .INIT(32'b10000000100000000000000000000000))
        \CLMS_242_149/FYA/FYS  (
            .Y (\hdmi_color/ms72xx_ctl/ms7210_ctl/_N3584 ),
            .I0 (\hdmi_color/ms72xx_ctl/data_out_tx [1] ),
            .I1 (\hdmi_color/ms72xx_ctl/data_out_tx [4] ),
            .I2 (\hdmi_color/ms72xx_ctl/data_out_tx [6] ),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/data_out_tx [3] ));
	// LUT = I0&I1&I2&I4 ;

    V_BUF \CLMS_242_149/FYD/ntWA[4]  (
            .Z (ntR202),
            .I (\CLMS_242_149/FYD/ntWA [4] ));
	// ../source/iic_dri.v:340

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/data_out[5]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_153/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_out_tx [5] ),
            .CE (ntR202),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [5] ),
            .SR (1'b0));
	// ../source/iic_dri.v:340

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/data_out[4]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_153/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_out_tx [4] ),
            .CE (ntR202),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [4] ),
            .SR (1'b0));
	// ../source/iic_dri.v:340

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/data_out[0]/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_153/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_out_tx [0] ),
            .CE (ntR202),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [0] ),
            .SR (1'b0));
	// ../source/iic_dri.v:340

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/data_out[7]/opit_0/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_153/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_out_tx [7] ),
            .CE (ntR202),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [7] ),
            .SR (1'b0));
	// ../source/iic_dri.v:340

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/data_out[3]/opit_0/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_153/FFAB/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_out_tx [3] ),
            .CE (ntR202),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [3] ),
            .SR (1'b0));
	// ../source/iic_dri.v:340

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/data_out[2]/opit_0/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_153/FFCD/FF  (
            .Q (\hdmi_color/ms72xx_ctl/data_out_tx [2] ),
            .CE (ntR202),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/iic_dri_tx/receiv_data [2] ),
            .SR (1'b0));
	// ../source/iic_dri.v:340

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N165_5/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMS_242_153/FYB/FYSC  (
            .Y (\CLMS_242_149/FYD/ntWA [4] ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [2] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_4 ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [0] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [1] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/half_cycle ));
	// LUT = I0&I1&I2&I3&I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N460/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b11111111101010100000000000000000))
        \CLMS_242_153/FYD/FYSC  (
            .Y (\CLMA_242_156/ntCE ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_3 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/start_en ),
            .I4 (\CLMA_246_148/ntCE ));
	// LUT = (I3&I4)|(I0&I4) ;
	// ../source/iic_dri.v:231

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[4]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_157/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/send_data [4] ),
            .CE (\CLMA_242_156/ntCE ),
            .CK (ntclkbufg_2),
            .D (\CLMS_242_157/ntY0 ),
            .SR (1'b0));
	// ../source/iic_dri.v:231

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/send_data[4]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001011000010111011))
        \CLMS_242_157/FYA/FYS  (
            .Y (\CLMS_242_157/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/addr_tx [4] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N995 ),
            .I2 (\hdmi_color/ms72xx_ctl/data_in_tx [4] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N997 ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N1259 ));
	// LUT = (~I1&~I3&~I4)|(I0&~I3&~I4)|(~I1&I2&~I4)|(I0&I2&~I4) ;
	// ../source/iic_dri.v:231

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N165_1/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10001000000000000000000000000000))
        \CLMS_242_157/FYB/FYSC  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/N519 [5] ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [1] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [0] ),
            .I2 (1'b0),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [2] ),
            .I4 (\CLMS_246_153/FYD/ntWA [4] ));
	// LUT = I0&I1&I3&I4 ;

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte[1]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_161/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [1] ),
            .CE (\CLMS_242_161/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_242_161/ntY0 ),
            .SR (\CLMS_246_161/FYD/ntWA [4] ));
	// ../source/iic_dri.v:380

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte[0]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_161/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [0] ),
            .CE (\CLMS_242_161/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_242_161/ntY1 ),
            .SR (\CLMS_246_161/FYD/ntWA [4] ));
	// ../source/iic_dri.v:380

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte[3]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_242_161/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [3] ),
            .CE (\CLMS_242_161/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_242_161/ntY2 ),
            .SR (\CLMS_246_161/FYD/ntWA [4] ));
	// ../source/iic_dri.v:380

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte[1]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00110011001100111100110011001100))
        \CLMS_242_161/FYA/FYS  (
            .Y (\CLMS_242_161/ntY0 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [0] ));
	// LUT = I4^I1 ;
	// ../source/iic_dri.v:380

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte[0]/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_242_161/FYB/FYSC  (
            .Y (\CLMS_242_161/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [0] ));
	// LUT = ~I4 ;
	// ../source/iic_dri.v:380

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte[3]/opit_0_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b01101010011010101010101010101010))
        \CLMS_242_161/FYC/FYS  (
            .Y (\CLMS_242_161/ntY2 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [3] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [2] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [1] ),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [0] ));
	// LUT = (I0&~I4)|(~I0&I1&I2&I4)|(I0&~I2)|(I0&~I1) ;
	// ../source/iic_dri.v:380

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N461_5/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001111111111101010))
        \CLMS_242_161/FYD/FYSC  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N997 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [2] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/w_r_2d ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3151 ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [3] ),
            .I4 (\CLMS_246_161/FYD/ntWA [4] ));
	// LUT = (I3&~I4)|(I1&I2&~I4)|(I0&~I4) ;
	// ../source/iic_dri.v:231

    V_FFSYN /* u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_89/FF0/FF  (
            .Q (\u_CORES/u_jtag_hub/shift_data [4] ),
            .CE (\CLMS_242_93/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_246_89/ntY0 ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_LUT5 /* u_CORES/u_jtag_hub/shft.shift_data[4]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111111111111110101010101010101))
        \CLMS_246_89/FYA/FYS  (
            .Y (\CLMS_246_89/ntY0 ),
            .I0 (\u_CORES/shift_wire ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_jtag_hub/shift_data [5] ));
	// LUT = (I4)|(~I0) ;
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:405

    V_FFSYN /* u_CORES/u_jtag_hub/shift/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_93/FF0/FF  (
            .Q (\u_CORES/u_jtag_hub/shift ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\u_CORES/shift_d ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:363

    V_FFSYN /* u_CORES/u_jtag_hub/shift_dr_d/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_93/FF1/FF  (
            .Q (\u_CORES/shift_d ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\u_CORES/shift_wire ),
            .SR (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_rom_v1_5_rom_sin_wave.v:363

    V_LUT5 /* u_CORES/u_jtag_hub/N176_0/gateop_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001100110111001101))
        \CLMS_246_93/FYA/FYS  (
            .Y (\CLMS_242_93/FYD/ntWA [4] ),
            .I0 (\u_CORES/u_jtag_hub/shift ),
            .I1 (\u_CORES/shift_wire ),
            .I2 (\u_CORES/shift_d ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_jtag_hub/data_ctrl ));
	// LUT = (~I0&~I2&~I4)|(I1&~I4) ;

    V_LUT5 /* u_CORES/u_jtag_hub/N99_25/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11111111111111111110111011101110))
        \CLMS_246_93/FYB/FYSC  (
            .Y (\u_CORES/u_jtag_hub/_N237_4 ),
            .I0 (\u_CORES/u_jtag_hub/shift_data [6] ),
            .I1 (\u_CORES/u_jtag_hub/shift_data [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_jtag_hub/shift_data [7] ));
	// LUT = (I4)|(I1)|(I0) ;

    V_LUT5 /* u_CORES/u_jtag_hub/_N237_1_inv/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00100010111000100010001000100010))
        \CLMS_246_93/FYC/FYS  (
            .Y (\u_CORES/tdo1_wire ),
            .I0 (\u_CORES/u_jtag_hub/shift_data [0] ),
            .I1 (\u_CORES/u_jtag_hub/data_ctrl ),
            .I2 (\CLMA_246_88/ntY1 ),
            .I3 (\u_CORES/u_jtag_hub/_N237_4 ),
            .I4 (\u_CORES/hub_tdo [0] ));
	// LUT = (I1&I2&~I3&I4)|(I0&~I1) ;

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_97/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_rden [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMS_246_97/ntY0 ),
            .SR (\CLMS_246_97/ntRSCO ));
	// ../source/ms72xx_ctl.v:636

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_97/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_rst ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMS_246_97/ntY2 ),
            .SR (\CLMS_246_97/ntRSCO ));
	// ../source/ms72xx_ctl.v:390

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_97/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_rb ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMS_246_97/ntY3 ),
            .SR (\CLMS_246_97/ntRSCO ));
	// ../source/ms72xx_ctl.v:578

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_rden[18]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_246_97/FYA/FYS  (
            .Y (\CLMS_246_97/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_hub_data_decode/N216 [18] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/N1210 ));
	// LUT = I1&I4 ;
	// ../source/ms72xx_ctl.v:636

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N368/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11101110111011101100110011001100))
        \CLMS_246_97/FYB/FYSC  (
            .Y (\CLMA_250_96/ntCE ),
            .I0 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_rb ),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/shift_d ));
	// LUT = (I0&I4)|(I1) ;
	// ../source/ms72xx_ctl.v:622

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/newrst.conf_rst/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00100000000000000000000000000000))
        \CLMS_246_97/FYC/FYS  (
            .Y (\CLMS_246_97/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2] ),
            .I1 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0] ),
            .I2 (\u_CORES/u_debug_core_0/conf_sel_o ),
            .I3 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4] ),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2405 ));
	// LUT = I0&~I1&I2&I3&I4 ;
	// ../source/ms72xx_ctl.v:390

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/newselrb.conf_sel_rb/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000010000000000000000000))
        \CLMS_246_97/FYD/FYSC  (
            .Y (\CLMS_246_97/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1 ),
            .I2 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1] ),
            .I3 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2] ),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2412 ));
	// LUT = I0&I1&~I2&~I3&I4 ;
	// ../source/ms72xx_ctl.v:578

    V_INV \CLMS_246_97/LRSPOLMUX/V_INV  (
            .Z (\CLMS_246_97/ntRSCO ),
            .I (1'b1));
	// ../source/ms72xx_ctl.v:390

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_101/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_sel_int [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMS_246_101/ntY0 ),
            .SR (\CLMS_246_101/ntRSCO ));
	// ../source/ms72xx_ctl.v:449

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_101/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_sel_int [16] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMS_246_101/ntY1 ),
            .SR (\CLMS_246_101/ntRSCO ));
	// ../source/ms72xx_ctl.v:449

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_101/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_sel_int [18] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\CLMS_246_101/ntY2 ),
            .SR (\CLMS_246_101/ntRSCO ));
	// ../source/ms72xx_ctl.v:449

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/newconfsel.conf_id_d1[0]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_101/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_1),
            .D (\u_CORES/u_debug_core_0/conf_id_o [0] ),
            .SR (\CLMS_246_101/ntRSCO ));
	// ../source/ms72xx_ctl.v:439

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[0]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000010000000000000000))
        \CLMS_246_101/FYA/FYS  (
            .Y (\CLMS_246_101/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [1] ),
            .I1 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [2] ),
            .I2 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [0] ),
            .I3 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [3] ),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2387 ));
	// LUT = ~I0&~I1&~I2&~I3&I4 ;
	// ../source/ms72xx_ctl.v:449

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[16]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000010000000000000000000000))
        \CLMS_246_101/FYB/FYSC  (
            .Y (\CLMS_246_101/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2421 ),
            .I2 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1 ),
            .I3 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [1] ),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [4] ));
	// LUT = ~I0&I1&I2&~I3&I4 ;
	// ../source/ms72xx_ctl.v:449

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_int[18]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00100000000000000000000000000000))
        \CLMS_246_101/FYC/FYS  (
            .Y (\CLMS_246_101/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [1] ),
            .I1 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [0] ),
            .I2 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [4] ),
            .I3 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1 ),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2421 ));
	// LUT = I0&~I1&I2&I3&I4 ;
	// ../source/ms72xx_ctl.v:449

    V_LUT5 /* u_CORES/u_debug_core_0/u_hub_data_decode/N713_1/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMS_246_101/FYD/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_hub_data_decode/_N2387 ),
            .I0 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_sel_ini_d1 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_d1 [4] ));
	// LUT = I0&~I4 ;

    V_INV \CLMS_246_101/LRSPOLMUX/V_INV  (
            .Z (\CLMS_246_101/ntRSCO ),
            .I (1'b1));
	// ../source/ms72xx_ctl.v:449

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[2]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_105/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_4),
            .D (\u_CORES/id_o [2] ),
            .SR (\CLMS_246_105/ntRSCO ));
	// ../source/ms72xx_ctl.v:359

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[3]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_105/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_4),
            .D (\u_CORES/id_o [3] ),
            .SR (\CLMS_246_105/ntRSCO ));
	// ../source/ms72xx_ctl.v:359

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[4]/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_105/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_4),
            .D (\u_CORES/id_o [4] ),
            .SR (\CLMS_246_105/ntRSCO ));
	// ../source/ms72xx_ctl.v:359

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[1]/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_105/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_4),
            .D (\u_CORES/id_o [1] ),
            .SR (\CLMS_246_105/ntRSCO ));
	// ../source/ms72xx_ctl.v:359

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_id_ini[0]/opit_0_inv/FFAB/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_105/FFAB/FF  (
            .Q (\u_CORES/u_debug_core_0/u_hub_data_decode/conf_id_ini [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_4),
            .D (\u_CORES/id_o [0] ),
            .SR (\CLMS_246_105/ntRSCO ));
	// ../source/ms72xx_ctl.v:359

    V_FFASYN /* u_CORES/u_debug_core_0/u_hub_data_decode/newconfini.conf_sel_ini/opit_0_inv/FFCD/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_105/FFCD/FF  (
            .Q (\u_CORES/u_debug_core_0/conf_sel_o ),
            .CE (1'b1),
            .CK (ntclkbufg_4),
            .D (\u_CORES/conf_sel [0] ),
            .SR (\CLMS_246_105/ntRSCO ));
	// ../source/ms72xx_ctl.v:359

    V_INV \CLMS_246_105/LRSPOLMUX/V_INV  (
            .Z (\CLMS_246_105/ntRSCO ),
            .I (1'b1));
	// ../source/ms72xx_ctl.v:359

    V_FFASYN /* u_CORES/u_debug_core_0/start_d2/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_109/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/start_d2 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/start_d1 ),
            .SR (\CLMS_246_109/ntRSCO ));
	// ../source/iic_dri.v:5085

    V_FFASYN /* u_CORES/u_debug_core_0/start_d1/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_109/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/start_d1 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/start ),
            .SR (\CLMS_246_109/ntRSCO ));
	// ../source/iic_dri.v:5085

    V_FFASYN /* u_CORES/u_debug_core_0/start_d3/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_109/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/start_d3 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/start_d2 ),
            .SR (\CLMS_246_109/ntRSCO ));
	// ../source/iic_dri.v:5085

    V_FFASYN /* u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_109/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/trigger ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_246_109/ntY3 ),
            .SR (\CLMS_246_109/ntRSCO ));
	// ../source/timing_gen_xy.v:486

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_5/gateop/FYA/V_FYS */ #(
            .INIT(32'b10101010101010100000000010000000))
        \CLMS_246_109/FYA/V_FYS  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N94 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_ram ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N159 ),
            .I2 (\u_CORES/u_debug_core_0/_N2434 ),
            .I3 (\u_CORES/u_debug_core_0/conf_reg_rbo [3] ),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/N258 ),
            .ID (\u_CORES/u_debug_core_0/conf_reg_rbo [0] ));

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_13/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b01010101010000000101010100000000))
        \CLMS_246_109/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3050 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2399 ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2400 ));
	// LUT = (~I0&I1&I2&I4)|(~I0&I3) ;

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_mux_s_6/gateop/FYC/V_FYS */ #(
            .INIT(32'b11111111111111101010101010101010))
        \CLMS_246_109/FYC/V_FYS  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N95 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3156 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3162 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3160 ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3157 ),
            .I4 (\u_CORES/u_debug_core_0/u_hub_data_decode/N257 ),
            .ID (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N94 ));

    V_LUT5 /* u_CORES/u_debug_core_0/u_Trigger_Condition/bool_match[0]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11110101010111110101111111110101))
        \CLMS_246_109/FYD/FYSC  (
            .Y (\CLMS_246_109/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [1] ),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u0_trig_unit/match_single_to_all ),
            .I3 (\u_CORES/u_debug_core_0/u0_trig_unit/conf_reg_buf [174] ),
            .I4 (\u_CORES/u_debug_core_0/u_Trigger_Condition/conf_reg [0] ));
	// LUT = (I2&~I3&~I4)|(~I2&I3&~I4)|(~I2&~I3&I4)|(I2&I3&I4)|(~I0) ;
	// ../source/timing_gen_xy.v:486

    V_INV \CLMS_246_109/LRSPOLMUX/V_INV  (
            .Z (\CLMS_246_109/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:5085

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[9]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_246_113/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [9] ),
            .CE (\CLMS_246_121/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMS_246_113/ntY0 ),
            .SR (\CLMS_246_113/ntRSCO ));
	// ../source/ms7200_ctl.v:387

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[9]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111111111111111111000011110000))
        \CLMS_246_113/FYA/FYS  (
            .Y (\CLMS_246_113/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2 ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/status [9] ));
	// LUT = (I4)|(I2) ;
	// ../source/ms7200_ctl.v:387

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N67_8/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11111110111011101110111011101110))
        \CLMS_246_113/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3162 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/N66 [9] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3158 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2414 ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2399 ));
	// LUT = (I2&I3&I4)|(I1)|(I0) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N67_4/gateop_perm/FYC/FYS */ #(
            .INIT(32'b11111111100000001000000010000000))
        \CLMS_246_113/FYC/FYS  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3158 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [4] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2399 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2415 ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [8] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [8] ));
	// LUT = (I3&I4)|(I0&I1&I2) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N66_9/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000010000000000000000000000000))
        \CLMS_246_113/FYD/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/N66 [9] ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [9] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2400 ));
	// LUT = I0&~I1&~I2&I3&I4 ;
	// ../source/ms7200_ctl.v:416

    V_INV \CLMS_246_113/LRSPOLMUX/V_INV  (
            .Z (\CLMS_246_113/ntRSCO ),
            .I (1'b1));
	// ../source/ms7200_ctl.v:387

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[1]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_246_117/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en [0] ),
            .SR (\CLMS_246_117/ntRSCO ));
	// ../source/ms7200_ctl.v:372

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en[0]/opit_0_inv/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_246_117/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff_en [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (1'b0),
            .SR (\CLMS_246_117/ntRSCO ));
	// ../source/ms7200_ctl.v:372

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N67_2/gateop/FYA/V_FYS */ #(
            .INIT(32'b00000000000010000000000000001000))
        \CLMS_246_117/FYA/V_FYS  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3156 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [3] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2416 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .ID (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [2] ));

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N65_27/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00010001000100010000000000000000))
        \CLMS_246_117/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2415 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ));
	// LUT = ~I0&~I1&I4 ;

    V_LUT5M /* u_CORES/u_debug_core_0/u_rd_addr_gen/N67_6/gateop/FYC/V_FYS */ #(
            .INIT(32'b00000000000010000000000000001000))
        \CLMS_246_117/FYC/V_FYS  (
            .Z (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3160 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [1] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2399 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .ID (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [0] ));

    V_INV \CLMS_246_117/LRSPOLMUX/V_INV  (
            .Z (\CLMS_246_117/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/conf_sel_int [21] ));
	// ../source/ms7200_ctl.v:372

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[8]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_246_121/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [8] ),
            .CE (\CLMS_246_121/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMS_246_121/ntY0 ),
            .SR (\CLMS_246_121/ntRSCO ));
	// ../source/ms7200_ctl.v:387

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[7]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_246_121/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [7] ),
            .CE (\CLMS_246_121/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMS_246_121/ntY1 ),
            .SR (\CLMS_246_121/ntRSCO ));
	// ../source/ms7200_ctl.v:387

    V_FFASYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[6]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_246_121/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff [6] ),
            .CE (\CLMS_246_121/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMS_246_121/ntY2 ),
            .SR (\CLMS_246_121/ntRSCO ));
	// ../source/ms7200_ctl.v:387

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[8]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111111111111111100110011001100))
        \CLMS_246_121/FYA/FYS  (
            .Y (\CLMS_246_121/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/status [8] ));
	// LUT = (I4)|(I1) ;
	// ../source/ms7200_ctl.v:387

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[7]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11111111111111111010101010101010))
        \CLMS_246_121/FYB/FYSC  (
            .Y (\CLMS_246_121/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/status [7] ));
	// LUT = (I4)|(I0) ;
	// ../source/ms7200_ctl.v:387

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/status_ff[6]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11111111111111111010101010101010))
        \CLMS_246_121/FYC/FYS  (
            .Y (\CLMS_246_121/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/status [6] ));
	// LUT = (I4)|(I0) ;
	// ../source/ms7200_ctl.v:387

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N313/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000001000000010000000000000000))
        \CLMS_246_121/FYD/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/power_of_counter [0] ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2399 ));
	// LUT = ~I0&~I1&~I2&I4 ;

    V_INV \CLMS_246_121/LRSPOLMUX/V_INV  (
            .Z (\CLMS_246_121/ntRSCO ),
            .I (1'b1));
	// ../source/ms7200_ctl.v:387

    V_FFSYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_125/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d2 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1 ),
            .SR (1'b0));
	// ../source/ms7200_ctl.v:379

    V_FFSYN /* u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_125/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_rd_addr_gen/rst_conf_d1 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/conf_rst ),
            .SR (1'b0));
	// ../source/ms7200_ctl.v:379

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_15/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11111111111111111111111011101110))
        \CLMS_246_125/FYA/FYS  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3052 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N1948 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3051 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2414 ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2430 ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3041 ));
	// LUT = (I4)|(I2&I3)|(I1)|(I0) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N65_26/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00100010001000100000000000000000))
        \CLMS_246_125/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2414 ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ));
	// LUT = I0&~I1&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N65_1_14/gateop_perm/FYC/FYS */ #(
            .INIT(32'b11110000000000000000000000000000))
        \CLMS_246_125/FYC/FYS  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3051 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2399 ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [5] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [2] ));
	// LUT = I2&I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_rd_addr_gen/N69_1_25/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b11101110111011111110111011101110))
        \CLMS_246_125/FYD/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_rd_addr_gen/tdo_ram ),
            .I0 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3209 ),
            .I1 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N3211 ),
            .I2 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [6] ),
            .I3 (\u_CORES/u_debug_core_0/u_rd_addr_gen/counter [7] ),
            .I4 (\u_CORES/u_debug_core_0/u_rd_addr_gen/_N2000 ));
	// LUT = (~I2&~I3&I4)|(I1)|(I0) ;

    V_FFASYN /* u_CORES/u_debug_core_0/TRIG0_ff[1][6]/opit_0_inv/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_129/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/TRIG0_ff[1] [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/TRIG0_ff[0] [6] ),
            .SR (\CLMS_246_129/ntRSCO ));
	// ../source/iic_dri.v:4168

    V_LUT5CARRY /* wav_display_1/N46_1.fsub_1/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_246_129/FYA/V_FYS  (
            .COUT (\CLMS_246_129/ntCYA ),
            .S (\wav_display_1/N46 [6] ),
            .CIN (1'b0),
            .I0 (\wav_display_1/pos_y [5] ),
            .I1 (\wav_display_1/pos_y [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/wav_display.v:68

    V_LUT5CARRY /* wav_display_1/N46_1.fsub_1/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b00011110000111100000000100000001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_246_129/FYB/V_FYSC  (
            .COUT (\CLMS_246_129/ntCYB ),
            .S (\wav_display_1/N46 [7] ),
            .CIN (\CLMS_246_129/ntCYA ),
            .I0 (\wav_display_1/pos_y [5] ),
            .I1 (\wav_display_1/pos_y [6] ),
            .I2 (\wav_display_1/pos_y [7] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I1&~I2)|(I0&~I2)|(~I0&~I1&I2) ;
	// CARRY = (~I0&~I1&~I2) ? CIN : (I4) ;
	// ../source/wav_display.v:68

    V_LUT5CARRY /* wav_display_1/N46_1.fsub_3/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_246_129/FYC/V_FYS  (
            .COUT (\CLMS_246_129/ntCYC ),
            .S (\wav_display_1/N46 [8] ),
            .CIN (\CLMS_246_129/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../source/wav_display.v:68

    V_LUT5CARRY /* wav_display_1/N46_1.fsub_3/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_246_129/FYD/V_FYSC  (
            .COUT (\wav_display_1/N46_1.co [4] ),
            .S (\wav_display_1/N46 [9] ),
            .CIN (\CLMS_246_129/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../source/wav_display.v:68

    V_INV \CLMS_246_129/LRSPOLMUX/V_INV  (
            .Z (\CLMS_246_129/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:4168

    V_FFSYN /* wav_display_1/v_data[10]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_133/FF0/FF  (
            .Q (nt_vout_data[10]),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/pos_data [10] ),
            .SR (\CLMS_246_133/ntRS ));
	// ../source/wav_display.v:65

    V_FFSYN /* wav_display_1/v_data[18]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_246_133/FF1/FF  (
            .Q (nt_vout_data[18]),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\wav_display_1/pos_data [10] ),
            .SR (\CLMS_246_133/ntRS ));
	// ../source/wav_display.v:65

    V_LUT5CARRY /* wav_display_1/N46_1.fsub_5/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_246_133/FYA/V_FYS  (
            .COUT (\CLMS_246_133/ntCYA ),
            .S (\wav_display_1/N46 [10] ),
            .CIN (\wav_display_1/N46_1.co [4] ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [10] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/wav_display.v:68

    V_LUT5CARRY /* wav_display_1/N46_1.fsub_5/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b10011001100110010011001100110011), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_246_133/FYB/V_FYSC  (
            .COUT (\CLMS_246_133/ntCYB ),
            .S (\wav_display_1/N46 [11] ),
            .CIN (\CLMS_246_133/ntCYA ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_y [11] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = ~I1^CIN ;
	// CARRY = (~I1) ? CIN : (I4) ;
	// ../source/wav_display.v:68

    V_LUT5CARRY /* wav_display_1/N46_1.fsub_7/gateop/FYC/V_FYS */ #(
            .INIT(32'b01010101010101011111111111111111), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_246_133/FYC/V_FYS  (
            .COUT (),
            .S (\wav_display_1/N46 [12] ),
            .CIN (\CLMS_246_133/ntCYB ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = ~CIN ;
	// CARRY = (1'b1) ? CIN : (I4) ;
	// ../source/wav_display.v:68

    V_LUT5 /* wav_display_1/N151_4/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000000000000000100010))
        \CLMS_246_133/FYD/FYSC  (
            .Y (\wav_display_1/_N3773 ),
            .I0 (\wav_display_1/region_active ),
            .I1 (\wav_display_1/N46 [11] ),
            .I2 (1'b0),
            .I3 (\wav_display_1/N46 [10] ),
            .I4 (\wav_display_1/N46 [12] ));
	// LUT = I0&~I1&~I3&~I4 ;

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_145/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [3] ),
            .CE (\CLMS_246_145/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_246_145/ntY0 ),
            .SR (1'b0));
	// ../source/iic_dri.v:190

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[0]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_145/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [0] ),
            .CE (\CLMS_246_145/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_246_145/ntY1 ),
            .SR (1'b0));
	// ../source/iic_dri.v:190

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[1]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_145/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [1] ),
            .CE (\CLMS_246_145/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_246_145/ntY2 ),
            .SR (1'b0));
	// ../source/iic_dri.v:190

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_145/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [2] ),
            .CE (\CLMS_246_145/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_246_145/ntY3 ),
            .SR (1'b0));
	// ../source/iic_dri.v:190

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[3]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b01100110110011001000100011001100))
        \CLMS_246_145/FYA/FYS  (
            .Y (\CLMS_246_145/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [2] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [3] ),
            .I2 (1'b0),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [1] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [0] ));
	// LUT = (I0&I1&~I4)|(I0&~I1&I3&I4)|(~I0&I1&I4)|(I1&~I3) ;
	// ../source/iic_dri.v:190

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[0]/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00100011001000110011001100110011))
        \CLMS_246_145/FYB/FYSC  (
            .Y (\CLMS_246_145/ntY1 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [2] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [0] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [1] ),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [3] ));
	// LUT = (~I1&~I4)|(~I1&~I2)|(I0&~I1) ;
	// ../source/iic_dri.v:190

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[1]/opit_0_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b01010101010101011000101010001010))
        \CLMS_246_145/FYC/FYS  (
            .Y (\CLMS_246_145/ntY2 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [1] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [2] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [3] ),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [0] ));
	// LUT = (I0&~I2&~I4)|(I0&I1&~I4)|(~I0&I4) ;
	// ../source/iic_dri.v:190

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt[2]/opit_0_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b01110111011101111000100010001000))
        \CLMS_246_145/FYD/FYSC  (
            .Y (\CLMS_246_145/ntY3 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [1] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [2] ));
	// LUT = (I0&I1&~I4)|(~I1&I4)|(~I0&I4) ;
	// ../source/iic_dri.v:190

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/twr_en/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_149/FF0/FF  (
            .Q (\CLMS_246_145/FYD/ntWA [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_246_149/ntY0 ),
            .SR (1'b0));
	// ../source/iic_dri.v:180

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/busy/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_149/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/busy_tx ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_246_149/ntY1 ),
            .SR (1'b0));
	// ../source/iic_dri.v:203

    V_FFSYN /* hdmi_color/ms72xx_ctl/rstn/opit_0/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_149/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/rstn ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\hdmi_color/ms72xx_ctl/rstn_temp2 ),
            .SR (1'b0));
	// ../source/ms72xx_ctl.v:42

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_en/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_149/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_en ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_246_149/ntY3 ),
            .SR (1'b0));
	// ../source/iic_dri.v:156

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/twr_en/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11101110111011101010101010101010))
        \CLMS_246_149/FYA/FYS  (
            .Y (\CLMS_246_149/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3546 ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_6 ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\CLMS_246_153/FYD/ntWA [4] ));
	// LUT = (I1&I4)|(I0) ;
	// ../source/iic_dri.v:180

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/busy/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11111111101010101011111110101010))
        \CLMS_246_149/FYB/FYSC  (
            .Y (\CLMS_246_149/ntY1 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/start_en ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3628 ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [1] ),
            .I3 (\hdmi_color/ms72xx_ctl/busy_tx ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [0] ));
	// LUT = (I3&I4)|(~I2&I3)|(~I1&I3)|(I0) ;
	// ../source/iic_dri.v:203

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N345_2/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_246_149/FYC/FYS  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N3628 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/twr_cnt [2] ));
	// LUT = I1&~I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_en/opit_0_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b10111010111110100011000011110000))
        \CLMS_246_149/FYD/FYSC  (
            .Y (\CLMS_246_149/ntY3 ),
            .I0 (\CLMA_246_148/ntCE ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/start_h ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_en ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_6 ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/start_en ));
	// LUT = (I0&I4)|(I2&~I3)|(~I1&I2) ;
	// ../source/iic_dri.v:156

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit[1]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_153/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [1] ),
            .CE (\CLMS_246_153/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_246_153/ntY0 ),
            .SR (\CLMS_246_153/ntRS ));
	// ../source/iic_dri.v:367

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit[2]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_153/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [2] ),
            .CE (\CLMS_246_153/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_246_153/ntY1 ),
            .SR (\CLMS_246_153/ntRS ));
	// ../source/iic_dri.v:367

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit[0]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_153/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [0] ),
            .CE (\CLMS_246_153/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_246_153/ntY2 ),
            .SR (\CLMS_246_153/ntRS ));
	// ../source/iic_dri.v:367

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit[1]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00110011001100111100110011001100))
        \CLMS_246_153/FYA/FYS  (
            .Y (\CLMS_246_153/ntY0 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [0] ));
	// LUT = I4^I1 ;
	// ../source/iic_dri.v:367

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit[2]/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00111111001111111100000011000000))
        \CLMS_246_153/FYB/FYSC  (
            .Y (\CLMS_246_153/ntY1 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [1] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [0] ),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [2] ));
	// LUT = (I1&I2&~I4)|(~I2&I4)|(~I1&I4) ;
	// ../source/iic_dri.v:367

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit[0]/opit_0_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_246_153/FYC/FYS  (
            .Y (\CLMS_246_153/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_bit [0] ));
	// LUT = ~I4 ;
	// ../source/iic_dri.v:367

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N39/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMS_246_153/FYD/FYSC  (
            .Y (\CLMS_246_161/FYD/ntWA [4] ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\CLMA_246_148/ntCE ),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/start_en ));
	// LUT = I2&I4 ;
	// ../source/iic_dri.v:110

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte_max[2]/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_161/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte_max [2] ),
            .CE (\CLMS_246_161/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (1'b1),
            .SR (1'b0));
	// ../source/iic_dri.v:262

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte_max[0]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_246_161/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte_max [0] ),
            .CE (\CLMS_246_161/FYD/ntWA [4] ),
            .CK (ntclkbufg_2),
            .D (\CLMS_246_161/ntY2 ),
            .SR (1'b0));
	// ../source/iic_dri.v:262

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/iic_dri_tx/N136.lt_0/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b00000010000000100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_246_161/FYA/V_FYS  (
            .COUT (\CLMS_246_161/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte_max [0] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [0] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [1] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I0&~I1&~I2 ;
	// CARRY = (1'b0) ? CIN : (I0&~I1&~I2) ;
	// ../source/iic_dri.v:305

    V_LUT5CARRY /* hdmi_color/ms72xx_ctl/iic_dri_tx/N136.lt_0/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b00000010000000100000100100001001), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_246_161/FYB/V_FYSC  (
            .COUT (_N1),
            .S (),
            .CIN (\CLMS_246_161/ntCYA ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte_max [2] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [2] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [3] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I0&~I1&~I2 ;
	// CARRY = ((~I0&~I1&~I2)|(I0&I1&~I2)) ? CIN : (I0&~I1&~I2) ;
	// ../source/iic_dri.v:305

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte_max[0]/opit_0_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_246_161/FYC/FYS  (
            .Y (\CLMS_246_161/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/w_r_2d ));
	// LUT = ~I4 ;
	// ../source/iic_dri.v:262

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/state_fsm[2:0]_39_3/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000000110011000000000011000000))
        \CLMS_246_161/FYD/FYSC  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/_N2936 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/state_3 ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [2] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/w_r_2d ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_byte [3] ));
	// LUT = (I1&~I3&I4)|(I1&I2&~I3) ;

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_97/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_97/ntY0 ),
            .SR (ntR182));
	// ../source/ms7210_ctl.v:874

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMS_254_97/FYA/FYS  (
            .Y (\CLMS_254_97/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/trigger ));
	// LUT = ~I1&I4 ;
	// ../source/ms7210_ctl.v:874

    V_INV \CLMS_254_97/LRSPOLMUX/V_INV  (
            .Z (ntR182),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/ms7210_ctl.v:874

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_101/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4] ),
            .CE (\CLMS_254_101/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_254_101/ntY2 ),
            .SR (ntR182));
	// ../source/ms7210_ctl.v:551

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_101/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [0] ),
            .CE (\CLMS_254_101/FYD/ntWA [4] ),
            .CK (ntclkbufg_1),
            .D (\CLMS_254_101/ntY3 ),
            .SR (ntR182));
	// ../source/ms7210_ctl.v:551

    V_LUT5M /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N195_13_muxf6/FYA/V_FYS */ #(
            .INIT(32'b11001010110010101010111110100000))
        \CLMS_254_101/FYA/V_FYS  (
            .Z (\CLMS_254_101/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [1] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [0] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0] ),
            .ID (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [8] ));

    V_LUT5M /* u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/N195_13_muxf6/FYB/V_FYSC */ #(
            .INIT(32'b10111000101110001011101110001000))
        \CLMS_254_101/FYB/V_FYSC  (
            .Z (\CLMS_254_101/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [3] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [0] ),
            .ID (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ));

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[4]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001111000011110000))
        \CLMS_254_101/FYC/FYS  (
            .Y (\CLMS_254_101/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [5] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I2&~I4 ;
	// ../source/ms7210_ctl.v:551

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[0]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00110011000000000011001100000000))
        \CLMS_254_101/FYD/FYSC  (
            .Y (\CLMS_254_101/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/conf_rst ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [1] ),
            .I4 (1'b0));
	// LUT = ~I1&I3 ;
	// ../source/ms7210_ctl.v:551

    V_BUF \CLMS_254_101/FYD/ntWA[4]  (
            .Z (ntR221),
            .I (\CLMS_254_101/FYD/ntWA [4] ));
	// ../source/ms7210_ctl.v:551

    V_MUX2 \CLMS_254_101/L6ABMUX/LUTMUX2  (
            .Z (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/_N775 ),
            .I0 (\CLMS_254_101/ntY0 ),
            .I1 (\CLMS_254_101/ntY1 ),
            .SEL (\u_CORES/u_debug_core_0/u_Storage_Condition/u_cfg_reg_file/bit_cnt [2] ));

    V_BUF \CLMS_254_101/ntRSCO  (
            .Z (ntR181),
            .I (ntR182));
	// ../source/ms7210_ctl.v:551

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_105/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10] ),
            .CE (ntR221),
            .CK (ntclkbufg_1),
            .D (\CLMS_254_105/ntY0 ),
            .SR (ntR181));
	// ../source/ms7210_ctl.v:551

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_105/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [2] ),
            .CE (ntR221),
            .CK (ntclkbufg_1),
            .D (\CLMS_254_105/ntY2 ),
            .SR (ntR181));
	// ../source/ms7210_ctl.v:551

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_105/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [3] ),
            .CE (ntR221),
            .CK (ntclkbufg_1),
            .D (\CLMS_254_105/ntY3 ),
            .SR (ntR181));
	// ../source/ms7210_ctl.v:551

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[10]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_254_105/FYA/FYS  (
            .Y (\CLMS_254_105/ntY0 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/ms7210_ctl.v:551

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N346/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000000001000000000000))
        \CLMS_254_105/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/N304 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11] ));
	// LUT = ~I0&~I1&I2&I3&~I4 ;
	// ../source/ms7210_ctl.v:664

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[2]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_254_105/FYC/FYS  (
            .Y (\CLMS_254_105/ntY2 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/ms7210_ctl.v:551

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg[3]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_254_105/FYD/FYSC  (
            .Y (\CLMS_254_105/ntY3 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/conf_rst ));
	// LUT = I1&~I4 ;
	// ../source/ms7210_ctl.v:551

    V_BUF \CLMS_254_105/ntRSCO  (
            .Z (ntR180),
            .I (ntR181));
	// ../source/ms7210_ctl.v:551

    V_FFASYN /* u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_109/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_wdat0 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_109/ntY0 ),
            .SR (ntR180));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/ram_wren/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_109/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/ram_wren ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_109/ntY1 ),
            .SR (ntR180));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1/opit_0_inv/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_109/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/trigger ),
            .SR (ntR180));
	// ../source/ms7210_ctl.v:862

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win/opit_0_inv/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_109/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p ),
            .SR (ntR180));
	// ../source/ms7210_ctl.v:989

    V_LUT5M /* u_CORES/u_debug_core_0/ram_wdat0/opit_0_inv_MUX4TO1Q/FYA/V_FYS */ #(
            .INIT(32'b01001100010011000101010100000000))
        \CLMS_254_109/FYA/V_FYS  (
            .Z (\CLMS_254_109/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/N359_inv_1 ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/trigger_nsa_d1 ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1 ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/N316 ),
            .ID (\u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win ));
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/ram_wren/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11110000111100001111010011111111))
        \CLMS_254_109/FYB/FYSC  (
            .Y (\CLMS_254_109/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/trigger_d1 ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/N316 ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/N304 ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [9] ));
	// LUT = (~I3&~I4)|(~I0&I1&~I4)|(I2) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N316/gateop_perm/FYC/FYS */ #(
            .INIT(32'b11110000111100000000000000000000))
        \CLMS_254_109/FYC/FYS  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/N316 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ));
	// LUT = I2&I4 ;
	// ../source/ms7210_ctl.v:1095

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/position_p_3[2]/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b01111111111011001111111111001100))
        \CLMS_254_109/FYD/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/_N90 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11] ));
	// LUT = (I1&~I4)|(I0&~I1&I2&I4)|(I1&~I3)|(~I1&I3)|(I1&~I2)|(~I0&I1) ;

    V_BUF \CLMS_254_109/ntRSCO  (
            .Z (ntR179),
            .I (ntR180));
	// ../source/ms7210_ctl.v:862

    V_FFASYN /* u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_113/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/status [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_113/ntY2 ),
            .SR (ntR179));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_113/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/status [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_113/ntY3 ),
            .SR (ntR179));
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/position_p_18[1]/gateop_perm/FYA/FYS */ #(
            .INIT(32'b10000000000100010000000000010011))
        \CLMS_254_113/FYA/FYS  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/position_p [4] ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9] ));
	// LUT = (~I1&~I2&~I3&~I4)|(I0&I1&I2&I3&I4)|(~I0&~I1&~I3) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/position_p_3[1]/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b01101110111011101110111011101110))
        \CLMS_254_113/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/_N89 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9] ));
	// LUT = (I0&~I4)|(I0&~I3)|(I0&~I2)|(I0&~I1)|(~I0&I1) ;

    V_LUT5 /* u_CORES/u_debug_core_0/status[2]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b11111111101000000101111100000000))
        \CLMS_254_113/FYC/FYS  (
            .Y (\CLMS_254_113/ntY2 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I1 (1'b0),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [2] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2] ));
	// LUT = (I0&I2&I4)|(~I2&I3)|(~I0&I3) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/status[4]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b10111011111111111000100000000000))
        \CLMS_254_113/FYD/FYSC  (
            .Y (\CLMS_254_113/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [4] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [4] ));
	// LUT = (~I3&I4)|(~I1&I4)|(I0&I1&I3) ;
	// ../source/iic_dri.v:5929

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N284_1_1/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_117/FYA/V_FYS  (
            .COUT (\CLMS_254_117/ntCYA ),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [1] ),
            .CIN (1'b0),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1072

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N284_1_1/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_117/FYB/V_FYSC  (
            .COUT (\CLMS_254_117/ntCYB ),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [2] ),
            .CIN (\CLMS_254_117/ntCYA ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [0] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [2] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1072

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N284_1_3/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_117/FYC/V_FYS  (
            .COUT (\CLMS_254_117/ntCYC ),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [3] ),
            .CIN (\CLMS_254_117/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1072

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N284_1_3/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_117/FYD/V_FYSC  (
            .COUT (\u_CORES/u_debug_core_0/u_Storage_Condition/_N43 ),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [4] ),
            .CIN (\CLMS_254_117/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1072

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N284_1_5/gateop_A2/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_121/FYA/V_FYS  (
            .COUT (\CLMS_254_121/ntCYA ),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [5] ),
            .CIN (\u_CORES/u_debug_core_0/u_Storage_Condition/_N43 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1072

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N284_1_5/gateop_A2/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_121/FYB/V_FYSC  (
            .COUT (\CLMS_254_121/ntCYB ),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [6] ),
            .CIN (\CLMS_254_121/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1072

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N284_1_7/gateop_A2/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_121/FYC/V_FYS  (
            .COUT (\CLMS_254_121/ntCYC ),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [7] ),
            .CIN (\CLMS_254_121/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1072

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/N284_1_7/gateop_A2/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_121/FYD/V_FYSC  (
            .COUT (),
            .S (\u_CORES/u_debug_core_0/u_Storage_Condition/N416 [8] ),
            .CIN (\CLMS_254_121/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:1072

    V_FFASYN /* u_CORES/u_debug_core_0/status[1]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_125/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/status [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_125/ntY0 ),
            .SR (\CLMS_254_125/ntRSCO ));
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/status[1]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11011101111111111000100000000000))
        \CLMS_254_125/FYA/FYS  (
            .Y (\CLMS_254_125/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [1] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [1] ));
	// LUT = (~I3&I4)|(~I0&I4)|(I0&I1&I3) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/position_p_3[2]_1/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b10000000000000000000000000000001))
        \CLMS_254_125/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/position_p [8] ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ));
	// LUT = (~I0&~I1&~I2&~I3&~I4)|(I0&I1&I2&I3&I4) ;

    V_INV \CLMS_254_125/LRSPOLMUX/V_INV  (
            .Z (\CLMS_254_125/ntRSCO ),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/iic_dri.v:5929

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/x_cnt[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_129/FF0/FF  (
            .Q (\wav_display_1/pos_x [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_129/ntY0 ),
            .SR (ntR51));
	// ../source/timing_gen_xy.v:44

    V_LUT5 /* wav_display_1/timing_gen_xy_m0/x_cnt[0]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMS_254_129/FYA/FYS  (
            .Y (\CLMS_254_129/ntY0 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_x [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\wav_display_1/timing_gen_xy_m0/de_d0 ));
	// LUT = ~I1&I4 ;
	// ../source/timing_gen_xy.v:44

    V_LUT5 /* wav_display_1/N28_mux8_7/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11111110000000001111101000000000))
        \CLMS_254_129/FYB/FYSC  (
            .Y (\wav_display_1/_N3915 ),
            .I0 (\wav_display_1/pos_x [2] ),
            .I1 (\wav_display_1/pos_x [1] ),
            .I2 (\wav_display_1/pos_x [3] ),
            .I3 (\wav_display_1/pos_x [5] ),
            .I4 (\wav_display_1/pos_x [0] ));
	// LUT = (I1&I3&I4)|(I2&I3)|(I0&I3) ;

    V_LUT5 /* wav_display_1/N24_mux4_3/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00011111111111111111111111111111))
        \CLMS_254_129/FYC/FYS  (
            .Y (\wav_display_1/_N704 ),
            .I0 (\wav_display_1/pos_x [2] ),
            .I1 (\wav_display_1/pos_x [1] ),
            .I2 (\wav_display_1/pos_x [4] ),
            .I3 (\wav_display_1/pos_x [3] ),
            .I4 (\wav_display_1/pos_x [5] ));
	// LUT = (~I4)|(~I3)|(~I2)|(~I0&~I1) ;

    V_INV \CLMS_254_129/LRSPOLMUX/V_INV  (
            .Z (ntR51),
            .I (nt_rst_n));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/x_cnt[2]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_133/FF0/FF  (
            .Q (\wav_display_1/pos_x [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_133/ntY0 ),
            .SR (ntR51));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/x_cnt[2]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_133/FF1/FF  (
            .Q (\wav_display_1/pos_x [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_133/ntY1 ),
            .SR (ntR51));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/x_cnt[4]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_133/FF2/FF  (
            .Q (\wav_display_1/pos_x [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_133/ntY2 ),
            .SR (ntR51));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/x_cnt[4]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_133/FF3/FF  (
            .Q (\wav_display_1/pos_x [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_133/ntY3 ),
            .SR (ntR51));
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/x_cnt[2]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_133/FYA/V_FYS  (
            .COUT (\CLMS_254_133/ntCYA ),
            .S (\CLMS_254_133/ntY0 ),
            .CIN (1'b0),
            .I0 (\wav_display_1/pos_x [0] ),
            .I1 (\wav_display_1/pos_x [1] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/x_cnt[2]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01110000100000001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_133/FYB/V_FYSC  (
            .COUT (\CLMS_254_133/ntCYB ),
            .S (\CLMS_254_133/ntY1 ),
            .CIN (\CLMS_254_133/ntCYA ),
            .I0 (\wav_display_1/pos_x [0] ),
            .I1 (\wav_display_1/pos_x [1] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (\wav_display_1/pos_x [2] ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I0&I1&I2&~I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/x_cnt[4]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_133/FYC/V_FYS  (
            .COUT (\CLMS_254_133/ntCYC ),
            .S (\CLMS_254_133/ntY2 ),
            .CIN (\CLMS_254_133/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_x [3] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/x_cnt[4]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_133/FYD/V_FYSC  (
            .COUT (\wav_display_1/timing_gen_xy_m0/_N974 ),
            .S (\CLMS_254_133/ntY3 ),
            .CIN (\CLMS_254_133/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_x [4] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_BUF \CLMS_254_133/ntRSCO  (
            .Z (ntR50),
            .I (ntR51));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/x_cnt[6]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_137/FF0/FF  (
            .Q (\wav_display_1/pos_x [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_137/ntY0 ),
            .SR (ntR50));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/x_cnt[6]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_137/FF1/FF  (
            .Q (\wav_display_1/pos_x [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_137/ntY1 ),
            .SR (ntR50));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_137/FF2/FF  (
            .Q (\wav_display_1/pos_x [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_137/ntY2 ),
            .SR (ntR50));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_137/FF3/FF  (
            .Q (\wav_display_1/pos_x [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_137/ntY3 ),
            .SR (ntR50));
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/x_cnt[6]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_137/FYA/V_FYS  (
            .COUT (\CLMS_254_137/ntCYA ),
            .S (\CLMS_254_137/ntY0 ),
            .CIN (\wav_display_1/timing_gen_xy_m0/_N974 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_x [5] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/x_cnt[6]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_137/FYB/V_FYSC  (
            .COUT (\CLMS_254_137/ntCYB ),
            .S (\CLMS_254_137/ntY1 ),
            .CIN (\CLMS_254_137/ntCYA ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_x [6] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_137/FYC/V_FYS  (
            .COUT (\CLMS_254_137/ntCYC ),
            .S (\CLMS_254_137/ntY2 ),
            .CIN (\CLMS_254_137/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_x [7] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_137/FYD/V_FYSC  (
            .COUT (\wav_display_1/timing_gen_xy_m0/_N978 ),
            .S (\CLMS_254_137/ntY3 ),
            .CIN (\CLMS_254_137/ntCYC ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_x [8] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_BUF \CLMS_254_137/ntRSCO  (
            .Z (ntR49),
            .I (ntR50));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/x_cnt[10]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_141/FF0/FF  (
            .Q (\wav_display_1/pos_x [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_141/ntY0 ),
            .SR (ntR49));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/x_cnt[10]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_141/FF1/FF  (
            .Q (\wav_display_1/pos_x [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_141/ntY1 ),
            .SR (ntR49));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* wav_display_1/timing_gen_xy_m0/x_cnt[11]/opit_0_inv_AQ/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_141/FF2/FF  (
            .Q (\wav_display_1/pos_x [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_254_141/ntY2 ),
            .SR (ntR49));
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/x_cnt[10]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_141/FYA/V_FYS  (
            .COUT (\CLMS_254_141/ntCYA ),
            .S (\CLMS_254_141/ntY0 ),
            .CIN (\wav_display_1/timing_gen_xy_m0/_N978 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_x [9] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/x_cnt[10]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_141/FYB/V_FYSC  (
            .COUT (\CLMS_254_141/ntCYB ),
            .S (\CLMS_254_141/ntY1 ),
            .CIN (\CLMS_254_141/ntCYA ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_x [10] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* wav_display_1/timing_gen_xy_m0/x_cnt[11]/opit_0_inv_AQ/FYC/V_FYS */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_254_141/FYC/V_FYS  (
            .COUT (),
            .S (\CLMS_254_141/ntY2 ),
            .CIN (\CLMS_254_141/ntCYB ),
            .I0 (1'b0),
            .I1 (\wav_display_1/pos_x [11] ),
            .I2 (\wav_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/scl_out/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_254_149/FF0/FF  (
            .Q (nt_iic_tx_scl),
            .CE (\hdmi_color/ms72xx_ctl/iic_dri_tx/N72 ),
            .CK (ntclkbufg_2),
            .D (\CLMS_254_149/ntY0 ),
            .SR (\CLMS_254_149/ntRSCO ));
	// ../source/iic_dri.v:215

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/scl_out/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_254_149/FYA/FYS  (
            .Y (\CLMS_254_149/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (nt_iic_tx_scl));
	// LUT = ~I4 ;
	// ../source/iic_dri.v:215

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/N72/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000001001000000000000000000))
        \CLMS_254_149/FYB/FYSC  (
            .Y (\hdmi_color/ms72xx_ctl/iic_dri_tx/N72 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [0] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [4] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [1] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [2] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [3] ));
	// LUT = (~I0&I1&~I2&~I3&I4)|(I0&~I1&I2&~I3&I4) ;
	// ../source/iic_dri.v:219

    V_INV \CLMS_254_149/LRSPOLMUX/V_INV  (
            .Z (\CLMS_254_149/ntRSCO ),
            .I (\hdmi_color/ms72xx_ctl/iic_dri_tx/trans_en ));
	// ../source/iic_dri.v:215

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[2]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_153/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_254_153/ntY0 ),
            .SR (\CLMS_254_153/ntRS ));
	// ../source/iic_dri.v:59

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_153/FF1/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_254_153/ntY1 ),
            .SR (\CLMS_254_153/ntRS ));
	// ../source/iic_dri.v:59

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_153/FF2/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_254_153/ntY2 ),
            .SR (\CLMS_254_153/ntRS ));
	// ../source/iic_dri.v:59

    V_FFSYN /* hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_254_153/FF3/FF  (
            .Q (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_254_153/ntY3 ),
            .SR (\CLMS_254_153/ntRS ));
	// ../source/iic_dri.v:59

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[2]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b01100110011001101100110011001100))
        \CLMS_254_153/FYA/FYS  (
            .Y (\CLMS_254_153/ntY0 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [1] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [2] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [0] ));
	// LUT = (I1&~I4)|(I0&~I1&I4)|(~I0&I1) ;
	// ../source/iic_dri.v:59

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[0]/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_254_153/FYB/FYSC  (
            .Y (\CLMS_254_153/ntY1 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [0] ));
	// LUT = ~I4 ;
	// ../source/iic_dri.v:59

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[3]/opit_0_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b01101100011011001100110011001100))
        \CLMS_254_153/FYC/FYS  (
            .Y (\CLMS_254_153/ntY2 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [2] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [3] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [1] ),
            .I3 (1'b0),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [0] ));
	// LUT = (I1&~I4)|(I0&~I1&I2&I4)|(I1&~I2)|(~I0&I1) ;
	// ../source/iic_dri.v:59

    V_LUT5 /* hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt[4]/opit_0_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b01111111111111111000000000000000))
        \CLMS_254_153/FYD/FYSC  (
            .Y (\CLMS_254_153/ntY3 ),
            .I0 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [3] ),
            .I1 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [0] ),
            .I2 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [1] ),
            .I3 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [2] ),
            .I4 (\hdmi_color/ms72xx_ctl/iic_dri_tx/fre_cnt [4] ));
	// LUT = (I0&I1&I2&I3&~I4)|(~I3&I4)|(~I2&I4)|(~I1&I4)|(~I0&I4) ;
	// ../source/iic_dri.v:59

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_262_101/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa ),
            .CE (\CLMA_262_124/ntCE ),
            .CK (ntclkbufg_0),
            .D (\CLMS_262_101/ntY0 ),
            .SR (ntR71));
	// ../source/ms7210_ctl.v:995

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_nsa/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMS_262_101/FYA/FYS  (
            .Y (\CLMS_262_101/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/N243 ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/rst_trig [1] ));
	// LUT = I0&~I4 ;
	// ../source/ms7210_ctl.v:995

    V_INV \CLMS_262_101/LRSPOLMUX/V_INV  (
            .Z (ntR71),
            .I (\u_CORES/u_debug_core_0/resetn ));
	// ../source/ms7210_ctl.v:995

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_262_105/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_262_105/ntY3 ),
            .SR (ntR71));
	// ../source/ms7210_ctl.v:976

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N248_2/gateop_perm/FYA/FYS */ #(
            .INIT(32'b01100110111111111111111101100110))
        \CLMS_262_105/FYA/FYS  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3076 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [1] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [2] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [2] ));
	// LUT = (I3&~I4)|(~I3&I4)|(I0&~I1)|(~I0&I1) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N243_8/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11111111111111111111111111111110))
        \CLMS_262_105/FYB/FYSC  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3074 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [6] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [8] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [7] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [1] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [0] ));
	// LUT = (I4)|(I3)|(I2)|(I1)|(I0) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/N248_5/gateop_perm/FYC/FYS */ #(
            .INIT(32'b11111111011001100110011011111111))
        \CLMS_262_105/FYC/FYS  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/_N3079 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [7] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/N414 [7] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [0] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [0] ));
	// LUT = (~I3&~I4)|(I3&I4)|(I0&~I1)|(~I0&I1) ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/win_simplify.trig_mask_win_p/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b11111111101010000000000010101000))
        \CLMS_262_105/FYD/FYSC  (
            .Y (\CLMS_262_105/ntY3 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/N248 ),
            .I1 (\u_CORES/u_debug_core_0/trigger ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/trig_mask_win_p ),
            .I3 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/N243 ));
	// LUT = (I3&I4)|(I0&I2&~I3)|(I0&I1&~I3) ;
	// ../source/ms7210_ctl.v:976

    V_BUF \CLMS_262_105/ntRSCO  (
            .Z (ntR70),
            .I (ntR71));
	// ../source/ms7210_ctl.v:976

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_262_109/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1] ),
            .CE (\CLMS_262_109/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMS_262_109/ntY1 ),
            .SR (ntR70));
	// ../source/ms7210_ctl.v:916

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_262_109/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [2] ),
            .CE (\CLMS_262_109/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMS_262_109/ntY2 ),
            .SR (ntR70));
	// ../source/ms7210_ctl.v:916

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_262_109/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [3] ),
            .CE (\CLMS_262_109/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMS_262_109/ntY3 ),
            .SR (ntR70));
	// ../source/ms7210_ctl.v:916

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/FYA/V_FYS */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_262_109/FYA/V_FYS  (
            .COUT (\CLMS_262_109/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../source/ms7210_ctl.v:916

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[1]/opit_0_inv_A2Q1/FYB/V_FYSC */ #(
            .INIT(32'b11111111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_262_109/FYB/V_FYSC  (
            .COUT (\CLMS_262_109/ntCYB ),
            .S (\CLMS_262_109/ntY1 ),
            .CIN (\CLMS_262_109/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [1] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/N226_inv ),
            .I3 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:916

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b11111111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_262_109/FYC/V_FYS  (
            .COUT (\CLMS_262_109/ntCYC ),
            .S (\CLMS_262_109/ntY2 ),
            .CIN (\CLMS_262_109/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [2] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/N226_inv ),
            .I3 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:916

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[3]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b11111111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_262_109/FYD/V_FYSC  (
            .COUT (\u_CORES/u_debug_core_0/u_Storage_Condition/_N68 ),
            .S (\CLMS_262_109/ntY3 ),
            .CIN (\CLMS_262_109/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [3] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/N226_inv ),
            .I3 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:916

    V_BUF \CLMS_262_109/FYD/ntWA[4]  (
            .Z (ntR226),
            .I (\CLMS_262_109/FYD/ntWA [4] ));
	// ../source/ms7210_ctl.v:916

    V_BUF \CLMS_262_109/ntRSCO  (
            .Z (ntR69),
            .I (ntR70));
	// ../source/ms7210_ctl.v:916

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_262_113/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [4] ),
            .CE (ntR226),
            .CK (ntclkbufg_0),
            .D (\CLMS_262_113/ntY0 ),
            .SR (ntR69));
	// ../source/ms7210_ctl.v:916

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_262_113/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [5] ),
            .CE (ntR226),
            .CK (ntclkbufg_0),
            .D (\CLMS_262_113/ntY1 ),
            .SR (ntR69));
	// ../source/ms7210_ctl.v:916

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_262_113/FF2/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [6] ),
            .CE (ntR226),
            .CK (ntclkbufg_0),
            .D (\CLMS_262_113/ntY2 ),
            .SR (ntR69));
	// ../source/ms7210_ctl.v:916

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_262_113/FF3/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [7] ),
            .CE (ntR226),
            .CK (ntclkbufg_0),
            .D (\CLMS_262_113/ntY3 ),
            .SR (ntR69));
	// ../source/ms7210_ctl.v:916

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b11111111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_262_113/FYA/V_FYS  (
            .COUT (\CLMS_262_113/ntCYA ),
            .S (\CLMS_262_113/ntY0 ),
            .CIN (\u_CORES/u_debug_core_0/u_Storage_Condition/_N68 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [4] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/N226_inv ),
            .I3 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:916

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[5]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b11111111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_262_113/FYB/V_FYSC  (
            .COUT (\CLMS_262_113/ntCYB ),
            .S (\CLMS_262_113/ntY1 ),
            .CIN (\CLMS_262_113/ntCYA ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [5] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/N226_inv ),
            .I3 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:916

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b11111111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_262_113/FYC/V_FYS  (
            .COUT (\CLMS_262_113/ntCYC ),
            .S (\CLMS_262_113/ntY2 ),
            .CIN (\CLMS_262_113/ntCYB ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [6] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/N226_inv ),
            .I3 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:916

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[7]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b11111111011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_262_113/FYD/V_FYSC  (
            .COUT (\u_CORES/u_debug_core_0/u_Storage_Condition/_N72 ),
            .S (\CLMS_262_113/ntY3 ),
            .CIN (\CLMS_262_113/ntCYC ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [7] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/N226_inv ),
            .I3 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:916

    V_BUF \CLMS_262_113/ntCECO  (
            .Z (ntR225),
            .I (ntR226));
	// ../source/ms7210_ctl.v:916

    V_BUF \CLMS_262_113/ntRSCO  (
            .Z (ntR68),
            .I (ntR69));
	// ../source/ms7210_ctl.v:916

    V_FFASYN /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_AQ_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("SET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b1))
        \CLMS_262_117/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8] ),
            .CE (ntR225),
            .CK (ntclkbufg_0),
            .D (\CLMS_262_117/ntY0 ),
            .SR (ntR68));
	// ../source/ms7210_ctl.v:916

    V_LUT5CARRY /* u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p[8]/opit_0_inv_AQ_perm/FYA/V_FYS */ #(
            .INIT(32'b11001101111011101111111100000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_262_117/FYA/V_FYS  (
            .COUT (),
            .S (\CLMS_262_117/ntY0 ),
            .CIN (\u_CORES/u_debug_core_0/u_Storage_Condition/_N72 ),
            .I0 (1'b0),
            .I1 (\u_CORES/u_debug_core_0/rst_trig [1] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [9] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win_p [8] ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I3)|(~CIN&~I2&I3)|(I1) ;
	// CARRY = (I3) ? CIN : (I4) ;
	// ../source/ms7210_ctl.v:916

    V_LUT5 /* wav_display_1/N144_22/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000001000000000000000000000))
        \CLMS_262_117/FYB/FYSC  (
            .Y (\wav_display_1/_N3736 ),
            .I0 (\wav_display_1/wait_cnt [0] ),
            .I1 (\wav_display_1/wait_cnt [2] ),
            .I2 (\wav_display_1/wait_cnt [25] ),
            .I3 (\wav_display_1/wait_cnt [1] ),
            .I4 (\wav_display_1/_N3733 ));
	// LUT = I0&~I1&I2&~I3&I4 ;

    V_LUT5 /* u_CORES/u_debug_core_0/u_Storage_Condition/position_p_18[0]/gateop_perm/FYC/FYS */ #(
            .INIT(32'b10000000000000000001010100010101))
        \CLMS_262_117/FYC/FYS  (
            .Y (\u_CORES/u_debug_core_0/u_Storage_Condition/position_p [3] ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [11] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [10] ),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [9] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ));
	// LUT = (~I0&~I2&~I4)|(~I0&~I1&~I4)|(I0&I1&I2&I3&I4) ;

    V_BUF \CLMS_262_117/ntRSCO  (
            .Z (ntR67),
            .I (ntR68));
	// ../source/ms7210_ctl.v:916

    V_FFASYN /* u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_262_121/FF0/FF  (
            .Q (\u_CORES/u_debug_core_0/status [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_262_121/ntY0 ),
            .SR (ntR67));
	// ../source/iic_dri.v:5929

    V_FFASYN /* u_CORES/u_debug_core_0/status[8]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_262_121/FF1/FF  (
            .Q (\u_CORES/u_debug_core_0/status [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_262_121/ntY1 ),
            .SR (ntR67));
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/status[6]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b11111111100010000111011100000000))
        \CLMS_262_121/FYA/FYS  (
            .Y (\CLMS_262_121/ntY0 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I2 (1'b0),
            .I3 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [6] ),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [6] ));
	// LUT = (I0&I1&I4)|(~I1&I3)|(~I0&I3) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* u_CORES/u_debug_core_0/status[8]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11011000110110001111000011110000))
        \CLMS_262_121/FYB/FYSC  (
            .Y (\CLMS_262_121/ntY1 ),
            .I0 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [13] ),
            .I1 (\u_CORES/u_debug_core_0/u_Storage_Condition/address_nsa [8] ),
            .I2 (\u_CORES/u_debug_core_0/u_Storage_Condition/counter_win [8] ),
            .I3 (1'b0),
            .I4 (\u_CORES/u_debug_core_0/u_Storage_Condition/conf_reg [12] ));
	// LUT = (I2&~I4)|(I0&I1&I4)|(~I0&I2) ;
	// ../source/iic_dri.v:5929

    V_LUT5 /* wav_display_1/N144_6/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000000000000000000001))
        \CLMS_262_121/FYC/FYS  (
            .Y (\wav_display_1/_N3720 ),
            .I0 (\wav_display_1/wait_cnt [5] ),
            .I1 (\wav_display_1/wait_cnt [10] ),
            .I2 (\wav_display_1/wait_cnt [6] ),
            .I3 (\wav_display_1/wait_cnt [11] ),
            .I4 (\wav_display_1/wait_cnt [3] ));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    V_LUT5 /* wav_display_1/N144_18/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b10000000000000000000000000000000))
        \CLMS_262_121/FYD/FYSC  (
            .Y (\wav_display_1/_N3732 ),
            .I0 (\wav_display_1/wait_cnt [8] ),
            .I1 (\wav_display_1/wait_cnt [9] ),
            .I2 (\wav_display_1/wait_cnt [14] ),
            .I3 (\wav_display_1/wait_cnt [7] ),
            .I4 (\wav_display_1/wait_cnt [4] ));
	// LUT = I0&I1&I2&I3&I4 ;

    V_FFSYN /* wav_display_1/wait_cnt[16]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_262_125/FF0/FF  (
            .Q (\wav_display_1/wait_cnt [16] ),
            .CE (\CLMS_266_113/FYD/ntWA [4] ),
            .CK (ntclkbufg_3),
            .D (\CLMS_262_125/ntY0 ),
            .SR (ntR66));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[15]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_262_125/FF1/FF  (
            .Q (\wav_display_1/wait_cnt [15] ),
            .CE (\CLMS_266_113/FYD/ntWA [4] ),
            .CK (ntclkbufg_3),
            .D (\CLMS_262_125/ntY1 ),
            .SR (ntR66));
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/wait_cnt[16]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMS_262_125/FYA/FYS  (
            .Y (\CLMS_262_125/ntY0 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/N192 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\wav_display_1/N88 [16] ));
	// LUT = ~I1&I4 ;
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/wait_cnt[15]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMS_262_125/FYB/FYSC  (
            .Y (\CLMS_262_125/ntY1 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/N192 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\wav_display_1/N88 [15] ));
	// LUT = ~I1&I4 ;
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/N144_26/gateop_perm/FYC/FYS */ #(
            .INIT(32'b10001000000000000000000000000000))
        \CLMS_262_125/FYC/FYS  (
            .Y (\wav_display_1/N192 [0] ),
            .I0 (\wav_display_1/_N3720 ),
            .I1 (\wav_display_1/_N3736 ),
            .I2 (1'b0),
            .I3 (\wav_display_1/_N3724 ),
            .I4 (\wav_display_1/_N3738 ));
	// LUT = I0&I1&I3&I4 ;

    V_LUT5 /* wav_display_1/N144_10/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000000000000000000001))
        \CLMS_262_125/FYD/FYSC  (
            .Y (\wav_display_1/_N3724 ),
            .I0 (\wav_display_1/wait_cnt [13] ),
            .I1 (\wav_display_1/wait_cnt [18] ),
            .I2 (\wav_display_1/wait_cnt [19] ),
            .I3 (\wav_display_1/wait_cnt [17] ),
            .I4 (\wav_display_1/wait_cnt [12] ));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    V_BUF \CLMS_262_125/FYD/ntWA[4]  (
            .Z (ntR236),
            .I (\CLMS_266_113/FYD/ntWA [4] ));
	// ../source/wav_display.v:76

    V_INV \CLMS_262_125/LRSPOLMUX/V_INV  (
            .Z (ntR66),
            .I (nt_rst_n));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[14]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_262_129/FF0/FF  (
            .Q (\wav_display_1/wait_cnt [14] ),
            .CE (ntR236),
            .CK (ntclkbufg_3),
            .D (\CLMS_262_129/ntY0 ),
            .SR (ntR66));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[25]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_262_129/FF1/FF  (
            .Q (\wav_display_1/wait_cnt [25] ),
            .CE (ntR236),
            .CK (ntclkbufg_3),
            .D (\CLMS_262_129/ntY1 ),
            .SR (ntR66));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[9]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_262_129/FF3/FF  (
            .Q (\wav_display_1/wait_cnt [9] ),
            .CE (ntR236),
            .CK (ntclkbufg_3),
            .D (\CLMS_262_129/ntY3 ),
            .SR (ntR66));
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/wait_cnt[14]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_262_129/FYA/FYS  (
            .Y (\CLMS_262_129/ntY0 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/N88 [14] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\wav_display_1/N192 [0] ));
	// LUT = I1&~I4 ;
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/wait_cnt[25]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_262_129/FYB/FYSC  (
            .Y (\CLMS_262_129/ntY1 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/N88 [25] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\wav_display_1/N192 [0] ));
	// LUT = I1&~I4 ;
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/N144_11/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000000101010101010101))
        \CLMS_262_129/FYC/FYS  (
            .Y (\wav_display_1/_N3725 ),
            .I0 (\wav_display_1/wait_cnt [21] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\wav_display_1/wait_cnt [20] ));
	// LUT = ~I0&~I4 ;

    V_LUT5 /* wav_display_1/wait_cnt[9]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMS_262_129/FYD/FYSC  (
            .Y (\CLMS_262_129/ntY3 ),
            .I0 (\wav_display_1/N88 [9] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\wav_display_1/N192 [0] ));
	// LUT = I0&~I4 ;
	// ../source/wav_display.v:76

    V_FFSYN /* grid_display_1/v_data[0]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_262_133/FF3/FF  (
            .Q (grid_data_out[0]),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_262_133/ntY3 ),
            .SR (\CLMA_262_132/ntRS ));
	// ../source/grid_display.v:55

    V_LUT5 /* grid_display_1/N14_7_muxf6_perm/FYA/FYS */ #(
            .INIT(32'b00010011001100110000001100110011))
        \CLMS_262_133/FYA/FYS  (
            .Y (\CLMS_262_133/ntY0 ),
            .I0 (\grid_display_1/pos_x [6] ),
            .I1 (\grid_display_1/pos_x [9] ),
            .I2 (\grid_display_1/pos_x [8] ),
            .I3 (\grid_display_1/pos_x [7] ),
            .I4 (\grid_display_1/_N192 ));
	// LUT = (~I0&~I1&I4)|(~I1&~I3)|(~I1&~I2) ;

    V_LUT5 /* grid_display_1/N14_7_muxf6_perm/FYB/FYSC */ #(
            .INIT(32'b11111100111111001111110011111000))
        \CLMS_262_133/FYB/FYSC  (
            .Y (\CLMS_262_133/ntY1 ),
            .I0 (\grid_display_1/pos_x [3] ),
            .I1 (\grid_display_1/_N3168 ),
            .I2 (\grid_display_1/pos_x [9] ),
            .I3 (\grid_display_1/pos_x [2] ),
            .I4 (\grid_display_1/pos_x [1] ));
	// LUT = (I1&I4)|(I1&I3)|(I2)|(I0&I1) ;

    V_LUT5 /* wav_display_1/N144_24/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00000000000100000000000000000000))
        \CLMS_262_133/FYC/FYS  (
            .Y (\wav_display_1/_N3738 ),
            .I0 (\wav_display_1/wait_cnt [22] ),
            .I1 (\wav_display_1/wait_cnt [24] ),
            .I2 (\wav_display_1/_N3725 ),
            .I3 (\wav_display_1/wait_cnt [23] ),
            .I4 (\wav_display_1/_N3732 ));
	// LUT = ~I0&~I1&I2&~I3&I4 ;

    V_LUT5 /* grid_display_1/v_data[0]/opit_0_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMS_262_133/FYD/FYSC  (
            .Y (\CLMS_262_133/ntY3 ),
            .I0 (1'b0),
            .I1 (\grid_display_1/region_active ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (grid_de_out));
	// LUT = ~I1&I4 ;
	// ../source/grid_display.v:55

    V_MUX2 \CLMS_262_133/L6ABMUX/LUTMUX2  (
            .Z (\grid_display_1/_N3534_4 ),
            .I0 (\CLMS_262_133/ntY0 ),
            .I1 (\CLMS_262_133/ntY1 ),
            .SEL (\grid_display_1/pos_x [10] ));

    V_FFSYN /* wav_display_1/wait_cnt[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_113/FF0/FF  (
            .Q (\wav_display_1/wait_cnt [0] ),
            .CE (\CLMS_266_113/FYD/ntWA [4] ),
            .CK (ntclkbufg_3),
            .D (\CLMS_266_113/ntY0 ),
            .SR (ntR60));
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/wait_cnt[0]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_266_113/FYA/FYS  (
            .Y (\CLMS_266_113/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\wav_display_1/wait_cnt [0] ));
	// LUT = ~I4 ;
	// ../source/wav_display.v:76

    V_BUF \CLMS_266_113/FYD/ntWA[4]  (
            .Z (ntR230),
            .I (\CLMS_266_113/FYD/ntWA [4] ));
	// ../source/wav_display.v:76

    V_INV \CLMS_266_113/LRSPOLMUX/V_INV  (
            .Z (ntR60),
            .I (nt_rst_n));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[1]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_117/FF0/FF  (
            .Q (\wav_display_1/wait_cnt [1] ),
            .CE (ntR230),
            .CK (ntclkbufg_3),
            .D (\CLMS_266_117/ntY0 ),
            .SR (ntR60));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[4]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_117/FF1/FF  (
            .Q (\wav_display_1/wait_cnt [4] ),
            .CE (ntR230),
            .CK (ntclkbufg_3),
            .D (\CLMS_266_117/ntY1 ),
            .SR (ntR60));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[7]/opit_0_inv_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_117/FF2/FF  (
            .Q (\wav_display_1/wait_cnt [7] ),
            .CE (ntR230),
            .CK (ntclkbufg_3),
            .D (\CLMS_266_117/ntY2 ),
            .SR (ntR60));
	// ../source/wav_display.v:76

    V_FFSYN /* wav_display_1/wait_cnt[8]/opit_0_inv_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_117/FF3/FF  (
            .Q (\wav_display_1/wait_cnt [8] ),
            .CE (ntR230),
            .CK (ntclkbufg_3),
            .D (\CLMS_266_117/ntY3 ),
            .SR (ntR60));
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/wait_cnt[1]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001100110011001100))
        \CLMS_266_117/FYA/FYS  (
            .Y (\CLMS_266_117/ntY0 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/N88 [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\wav_display_1/N192 [0] ));
	// LUT = I1&~I4 ;
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/wait_cnt[4]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMS_266_117/FYB/FYSC  (
            .Y (\CLMS_266_117/ntY1 ),
            .I0 (\wav_display_1/N88 [4] ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\wav_display_1/N192 [0] ));
	// LUT = I0&~I4 ;
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/wait_cnt[7]/opit_0_inv_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00110011001100110000000000000000))
        \CLMS_266_117/FYC/FYS  (
            .Y (\CLMS_266_117/ntY2 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/N192 [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\wav_display_1/N88 [7] ));
	// LUT = ~I1&I4 ;
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/wait_cnt[8]/opit_0_inv_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001111000011110000))
        \CLMS_266_117/FYD/FYSC  (
            .Y (\CLMS_266_117/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (\wav_display_1/N88 [8] ),
            .I3 (1'b0),
            .I4 (\wav_display_1/N192 [0] ));
	// LUT = I2&~I4 ;
	// ../source/wav_display.v:76

    V_LUT5 /* wav_display_1/N144_19/gateop_perm/FYA/FYS */ #(
            .INIT(32'b11001100110011000000000000000000))
        \CLMS_266_121/FYA/FYS  (
            .Y (\wav_display_1/_N3733 ),
            .I0 (1'b0),
            .I1 (\wav_display_1/wait_cnt [15] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\wav_display_1/wait_cnt [16] ));
	// LUT = I1&I4 ;

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/x_cnt[2]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_129/FF0/FF  (
            .Q (\grid_display_1/pos_x [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_266_129/ntY0 ),
            .SR (ntR41));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/x_cnt[2]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_129/FF1/FF  (
            .Q (\grid_display_1/pos_x [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_266_129/ntY1 ),
            .SR (ntR41));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/x_cnt[4]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_129/FF2/FF  (
            .Q (\grid_display_1/pos_x [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_266_129/ntY2 ),
            .SR (ntR41));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/x_cnt[4]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_129/FF3/FF  (
            .Q (\grid_display_1/pos_x [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_266_129/ntY3 ),
            .SR (ntR41));
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/x_cnt[2]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100000011000000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_266_129/FYA/V_FYS  (
            .COUT (\CLMS_266_129/ntCYA ),
            .S (\CLMS_266_129/ntY0 ),
            .CIN (1'b0),
            .I0 (\grid_display_1/pos_x [0] ),
            .I1 (\grid_display_1/pos_x [1] ),
            .I2 (\grid_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = (I0&~I1&I2)|(~I0&I1&I2) ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/x_cnt[2]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01110000100000001000100000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_266_129/FYB/V_FYSC  (
            .COUT (\CLMS_266_129/ntCYB ),
            .S (\CLMS_266_129/ntY1 ),
            .CIN (\CLMS_266_129/ntCYA ),
            .I0 (\grid_display_1/pos_x [0] ),
            .I1 (\grid_display_1/pos_x [1] ),
            .I2 (\grid_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (\grid_display_1/pos_x [2] ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I0&I1&I2&~I3)|(~I1&I2&I3)|(~I0&I2&I3) ;
	// CARRY = (I0&I1&I3) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/x_cnt[4]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_266_129/FYC/V_FYS  (
            .COUT (\CLMS_266_129/ntCYC ),
            .S (\CLMS_266_129/ntY2 ),
            .CIN (\CLMS_266_129/ntCYB ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_x [3] ),
            .I2 (\grid_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/x_cnt[4]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_266_129/FYD/V_FYSC  (
            .COUT (\grid_display_1/timing_gen_xy_m0/_N925 ),
            .S (\CLMS_266_129/ntY3 ),
            .CIN (\CLMS_266_129/ntCYC ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_x [4] ),
            .I2 (\grid_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_INV \CLMS_266_129/LRSPOLMUX/V_INV  (
            .Z (ntR41),
            .I (nt_rst_n));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/x_cnt[6]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_133/FF0/FF  (
            .Q (\grid_display_1/pos_x [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_266_133/ntY0 ),
            .SR (ntR41));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/x_cnt[6]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_133/FF1/FF  (
            .Q (\grid_display_1/pos_x [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_266_133/ntY1 ),
            .SR (ntR41));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_133/FF2/FF  (
            .Q (\grid_display_1/pos_x [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_266_133/ntY2 ),
            .SR (ntR41));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_133/FF3/FF  (
            .Q (\grid_display_1/pos_x [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_266_133/ntY3 ),
            .SR (ntR41));
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/x_cnt[6]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_266_133/FYA/V_FYS  (
            .COUT (\CLMS_266_133/ntCYA ),
            .S (\CLMS_266_133/ntY0 ),
            .CIN (\grid_display_1/timing_gen_xy_m0/_N925 ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_x [5] ),
            .I2 (\grid_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/x_cnt[6]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_266_133/FYB/V_FYSC  (
            .COUT (\CLMS_266_133/ntCYB ),
            .S (\CLMS_266_133/ntY1 ),
            .CIN (\CLMS_266_133/ntCYA ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_x [6] ),
            .I2 (\grid_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_266_133/FYC/V_FYS  (
            .COUT (\CLMS_266_133/ntCYC ),
            .S (\CLMS_266_133/ntY2 ),
            .CIN (\CLMS_266_133/ntCYB ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_x [7] ),
            .I2 (\grid_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/x_cnt[8]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_266_133/FYD/V_FYSC  (
            .COUT (\grid_display_1/timing_gen_xy_m0/_N929 ),
            .S (\CLMS_266_133/ntY3 ),
            .CIN (\CLMS_266_133/ntCYC ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_x [8] ),
            .I2 (\grid_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_BUF \CLMS_266_133/ntRSCO  (
            .Z (ntR40),
            .I (ntR41));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/x_cnt[10]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_137/FF0/FF  (
            .Q (\grid_display_1/pos_x [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_266_137/ntY0 ),
            .SR (ntR40));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/x_cnt[10]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_137/FF1/FF  (
            .Q (\grid_display_1/pos_x [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_266_137/ntY1 ),
            .SR (ntR40));
	// ../source/timing_gen_xy.v:44

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/x_cnt[11]/opit_0_inv_AQ_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_266_137/FF2/FF  (
            .Q (\grid_display_1/pos_x [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_266_137/ntY2 ),
            .SR (ntR40));
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/x_cnt[10]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_266_137/FYA/V_FYS  (
            .COUT (\CLMS_266_137/ntCYA ),
            .S (\CLMS_266_137/ntY0 ),
            .CIN (\grid_display_1/timing_gen_xy_m0/_N929 ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_x [9] ),
            .I2 (\grid_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/x_cnt[10]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01100000011000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_266_137/FYB/V_FYSC  (
            .COUT (\CLMS_266_137/ntCYB ),
            .S (\CLMS_266_137/ntY1 ),
            .CIN (\CLMS_266_137/ntCYA ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_x [10] ),
            .I2 (\grid_display_1/timing_gen_xy_m0/de_d0 ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/x_cnt[11]/opit_0_inv_AQ_perm/FYC/V_FYS */ #(
            .INIT(32'b01100110000000001100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_266_137/FYC/V_FYS  (
            .COUT (),
            .S (\CLMS_266_137/ntY2 ),
            .CIN (\CLMS_266_137/ntCYB ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_x [11] ),
            .I2 (1'b0),
            .I3 (\grid_display_1/timing_gen_xy_m0/de_d0 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&I3)|(~CIN&I1&I3) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:44

    V_LUT5 /* grid_display_1/N44_24/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000000000000000001000))
        \CLMS_266_137/FYD/FYSC  (
            .Y (\grid_display_1/_N3521_6 ),
            .I0 (\grid_display_1/_N3168 ),
            .I1 (\grid_display_1/region_active ),
            .I2 (\grid_display_1/pos_x [11] ),
            .I3 (\grid_display_1/pos_x [9] ),
            .I4 (\grid_display_1/pos_x [3] ));
	// LUT = I0&I1&~I2&~I3&~I4 ;

    V_FFSYN /* hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_89/FF0/FF  (
            .Q (\hdmi_color/rstn_1ms [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_270_89/ntY0 ),
            .SR (ntR3));
	// ../source/hdmi_test.v:71

    V_FFSYN /* hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_89/FF1/FF  (
            .Q (\hdmi_color/rstn_1ms [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_270_89/ntY1 ),
            .SR (ntR3));
	// ../source/hdmi_test.v:71

    V_FFSYN /* hdmi_color/rstn_1ms[4]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_89/FF2/FF  (
            .Q (\hdmi_color/rstn_1ms [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_270_89/ntY2 ),
            .SR (ntR3));
	// ../source/hdmi_test.v:71

    V_FFSYN /* hdmi_color/rstn_1ms[4]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_89/FF3/FF  (
            .Q (\hdmi_color/rstn_1ms [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_270_89/ntY3 ),
            .SR (ntR3));
	// ../source/hdmi_test.v:71

    V_LUT5CARRY /* hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_89/FYA/V_FYS  (
            .COUT (\CLMS_270_89/ntCYA ),
            .S (\CLMS_270_89/ntY0 ),
            .CIN (1'b0),
            .I0 (\hdmi_color/rstn_1ms [0] ),
            .I1 (\hdmi_color/rstn_1ms [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/hdmi_test.v:71

    V_LUT5CARRY /* hdmi_color/rstn_1ms[2]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_89/FYB/V_FYSC  (
            .COUT (\CLMS_270_89/ntCYB ),
            .S (\CLMS_270_89/ntY1 ),
            .CIN (\CLMS_270_89/ntCYA ),
            .I0 (\hdmi_color/rstn_1ms [0] ),
            .I1 (\hdmi_color/rstn_1ms [1] ),
            .I2 (\hdmi_color/rstn_1ms [2] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/hdmi_test.v:71

    V_LUT5CARRY /* hdmi_color/rstn_1ms[4]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_89/FYC/V_FYS  (
            .COUT (\CLMS_270_89/ntCYC ),
            .S (\CLMS_270_89/ntY2 ),
            .CIN (\CLMS_270_89/ntCYB ),
            .I0 (1'b0),
            .I1 (\hdmi_color/rstn_1ms [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/hdmi_test.v:71

    V_LUT5CARRY /* hdmi_color/rstn_1ms[4]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_89/FYD/V_FYSC  (
            .COUT (\hdmi_color/_N804 ),
            .S (\CLMS_270_89/ntY3 ),
            .CIN (\CLMS_270_89/ntCYC ),
            .I0 (1'b0),
            .I1 (\hdmi_color/rstn_1ms [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/hdmi_test.v:71

    V_INV \CLMS_270_89/LRSPOLMUX/V_INV  (
            .Z (ntR3),
            .I (\hdmi_color/locked ));
	// ../source/hdmi_test.v:71

    V_FFSYN /* hdmi_color/rstn_1ms[5]/opit_0_inv_AQ/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_93/FF0/FF  (
            .Q (\hdmi_color/rstn_1ms [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_270_93/ntY0 ),
            .SR (ntR3));
	// ../source/hdmi_test.v:71

    V_FFSYN /* hdmi_color/rstn_1ms[0]/opit_0_inv_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_93/FF1/FF  (
            .Q (\hdmi_color/rstn_1ms [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (\CLMS_270_93/ntY1 ),
            .SR (ntR3));
	// ../source/hdmi_test.v:71

    V_LUT5CARRY /* hdmi_color/rstn_1ms[5]/opit_0_inv_AQ/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_93/FYA/V_FYS  (
            .COUT (),
            .S (\CLMS_270_93/ntY0 ),
            .CIN (\hdmi_color/_N804 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/rstn_1ms [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/hdmi_test.v:71

    V_LUT5 /* hdmi_color/rstn_1ms[0]/opit_0_inv_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000001010101010101010))
        \CLMS_270_93/FYB/FYSC  (
            .Y (\CLMS_270_93/ntY1 ),
            .I0 (\CLMS_274_121/ntRS ),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/rstn_1ms [0] ));
	// LUT = I0&~I4 ;
	// ../source/hdmi_test.v:71

    V_LUT5 /* hdmi_color/N45_3/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000000011001100110011))
        \CLMS_270_93/FYC/FYS  (
            .Y (\hdmi_color/_N3564 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/rstn_1ms [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/rstn_1ms [4] ));
	// LUT = ~I1&~I4 ;

    V_LUT5 /* hdmi_color/ms72xx_ctl/N0/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b11111111111111111111111111011111))
        \CLMS_270_93/FYD/FYSC  (
            .Y (\CLMS_274_121/ntRS ),
            .I0 (\hdmi_color/_N3564 ),
            .I1 (\hdmi_color/rstn_1ms [2] ),
            .I2 (\hdmi_color/rstn_1ms [5] ),
            .I3 (\hdmi_color/rstn_1ms [0] ),
            .I4 (\hdmi_color/rstn_1ms [1] ));
	// LUT = (I4)|(I3)|(~I2)|(I1)|(~I0) ;

    V_FFSYN /* grid_display_1/grid_x[2]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_129/FF0/FF  (
            .Q (\grid_display_1/grid_x [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_270_129/ntY0 ),
            .SR (\CLMS_270_129/ntRS ));
	// ../source/grid_display.v:36

    V_FFSYN /* grid_display_1/grid_x[1]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_129/FF1/FF  (
            .Q (\grid_display_1/grid_x [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_270_129/ntY1 ),
            .SR (\CLMS_270_129/ntRS ));
	// ../source/grid_display.v:36

    V_FFSYN /* grid_display_1/grid_x[0]/opit_0_L5Q_perm/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_129/FF2/FF  (
            .Q (\grid_display_1/grid_x [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_270_129/ntY2 ),
            .SR (\CLMS_270_129/ntRS ));
	// ../source/grid_display.v:36

    V_LUT5 /* grid_display_1/grid_x[2]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b01100110011001101010101010101010))
        \CLMS_270_129/FYA/FYS  (
            .Y (\CLMS_270_129/ntY0 ),
            .I0 (\grid_display_1/grid_x [2] ),
            .I1 (\grid_display_1/grid_x [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\grid_display_1/grid_x [0] ));
	// LUT = (I0&~I4)|(~I0&I1&I4)|(I0&~I1) ;
	// ../source/grid_display.v:36

    V_LUT5 /* grid_display_1/grid_x[1]/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b00110011001100111100110011001100))
        \CLMS_270_129/FYB/FYSC  (
            .Y (\CLMS_270_129/ntY1 ),
            .I0 (1'b0),
            .I1 (\grid_display_1/grid_x [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\grid_display_1/grid_x [1] ));
	// LUT = I4^I1 ;
	// ../source/grid_display.v:36

    V_LUT5 /* grid_display_1/grid_x[0]/opit_0_L5Q_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_270_129/FYC/FYS  (
            .Y (\CLMS_270_129/ntY2 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\grid_display_1/grid_x [0] ));
	// LUT = ~I4 ;
	// ../source/grid_display.v:36

    V_LUT5 /* grid_display_1/timing_gen_xy_m0/N26/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000000111100001100110011111100))
        \CLMS_270_129/FYD/FYSC  (
            .Y (\CLMS_270_133/FYD/ntWA [4] ),
            .I0 (1'b0),
            .I1 (grid_de_out),
            .I2 (\grid_display_1/timing_gen_xy_m0/vs_d0 ),
            .I3 (grid_vs_out),
            .I4 (\grid_display_1/timing_gen_xy_m0/de_d0 ));
	// LUT = (I1&~I4)|(I2&~I3) ;
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/y_cnt[1]/opit_0_inv_A2Q1/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_133/FF1/FF  (
            .Q (\grid_display_1/pos_y [1] ),
            .CE (\CLMS_270_133/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMS_270_133/ntY1 ),
            .SR (ntR43));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/y_cnt[3]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_133/FF2/FF  (
            .Q (\grid_display_1/pos_y [2] ),
            .CE (\CLMS_270_133/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMS_270_133/ntY2 ),
            .SR (ntR43));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/y_cnt[3]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_133/FF3/FF  (
            .Q (\grid_display_1/pos_y [3] ),
            .CE (\CLMS_270_133/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMS_270_133/ntY3 ),
            .SR (ntR43));
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/y_cnt[1]/opit_0_inv_A2Q1/FYA/V_FYS */ #(
            .INIT(32'b11001100110011000000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("FALSE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_133/FYA/V_FYS  (
            .COUT (\CLMS_270_133/ntCYA ),
            .S (),
            .CIN (1'b0),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_y [0] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1 ;
	// CARRY = (1'b0) ? CIN : (I1) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/y_cnt[1]/opit_0_inv_A2Q1/FYB/V_FYSC */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_133/FYB/V_FYSC  (
            .COUT (\CLMS_270_133/ntCYB ),
            .S (\CLMS_270_133/ntY1 ),
            .CIN (\CLMS_270_133/ntCYA ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_y [1] ),
            .I2 (grid_vs_out),
            .I3 (\grid_display_1/timing_gen_xy_m0/vs_d0 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/y_cnt[3]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_133/FYC/V_FYS  (
            .COUT (\CLMS_270_133/ntCYC ),
            .S (\CLMS_270_133/ntY2 ),
            .CIN (\CLMS_270_133/ntCYB ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_y [2] ),
            .I2 (grid_vs_out),
            .I3 (\grid_display_1/timing_gen_xy_m0/vs_d0 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/y_cnt[3]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_133/FYD/V_FYSC  (
            .COUT (\grid_display_1/timing_gen_xy_m0/_N791 ),
            .S (\CLMS_270_133/ntY3 ),
            .CIN (\CLMS_270_133/ntCYC ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_y [3] ),
            .I2 (grid_vs_out),
            .I3 (\grid_display_1/timing_gen_xy_m0/vs_d0 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_BUF \CLMS_270_133/FYD/ntWA[4]  (
            .Z (ntR201),
            .I (\CLMS_270_133/FYD/ntWA [4] ));
	// ../source/timing_gen_xy.v:53

    V_INV \CLMS_270_133/LRSPOLMUX/V_INV  (
            .Z (ntR43),
            .I (nt_rst_n));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/y_cnt[5]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_137/FF0/FF  (
            .Q (\grid_display_1/pos_y [4] ),
            .CE (ntR201),
            .CK (ntclkbufg_0),
            .D (\CLMS_270_137/ntY0 ),
            .SR (ntR43));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/y_cnt[5]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_137/FF1/FF  (
            .Q (\grid_display_1/pos_y [5] ),
            .CE (ntR201),
            .CK (ntclkbufg_0),
            .D (\CLMS_270_137/ntY1 ),
            .SR (ntR43));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/y_cnt[7]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_137/FF2/FF  (
            .Q (\grid_display_1/pos_y [6] ),
            .CE (ntR201),
            .CK (ntclkbufg_0),
            .D (\CLMS_270_137/ntY2 ),
            .SR (ntR43));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/y_cnt[7]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_137/FF3/FF  (
            .Q (\grid_display_1/pos_y [7] ),
            .CE (ntR201),
            .CK (ntclkbufg_0),
            .D (\CLMS_270_137/ntY3 ),
            .SR (ntR43));
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/y_cnt[5]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_137/FYA/V_FYS  (
            .COUT (\CLMS_270_137/ntCYA ),
            .S (\CLMS_270_137/ntY0 ),
            .CIN (\grid_display_1/timing_gen_xy_m0/_N791 ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_y [4] ),
            .I2 (grid_vs_out),
            .I3 (\grid_display_1/timing_gen_xy_m0/vs_d0 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/y_cnt[5]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_137/FYB/V_FYSC  (
            .COUT (\CLMS_270_137/ntCYB ),
            .S (\CLMS_270_137/ntY1 ),
            .CIN (\CLMS_270_137/ntCYA ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_y [5] ),
            .I2 (grid_vs_out),
            .I3 (\grid_display_1/timing_gen_xy_m0/vs_d0 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/y_cnt[7]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_137/FYC/V_FYS  (
            .COUT (\CLMS_270_137/ntCYC ),
            .S (\CLMS_270_137/ntY2 ),
            .CIN (\CLMS_270_137/ntCYB ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_y [6] ),
            .I2 (grid_vs_out),
            .I3 (\grid_display_1/timing_gen_xy_m0/vs_d0 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/y_cnt[7]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_137/FYD/V_FYSC  (
            .COUT (\grid_display_1/timing_gen_xy_m0/_N795 ),
            .S (\CLMS_270_137/ntY3 ),
            .CIN (\CLMS_270_137/ntCYC ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_y [7] ),
            .I2 (grid_vs_out),
            .I3 (\grid_display_1/timing_gen_xy_m0/vs_d0 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_BUF \CLMS_270_137/ntCECO  (
            .Z (ntR200),
            .I (ntR201));
	// ../source/timing_gen_xy.v:53

    V_BUF \CLMS_270_137/ntRSCO  (
            .Z (ntR42),
            .I (ntR43));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/y_cnt[9]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_141/FF0/FF  (
            .Q (\grid_display_1/pos_y [8] ),
            .CE (ntR200),
            .CK (ntclkbufg_0),
            .D (\CLMS_270_141/ntY0 ),
            .SR (ntR42));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/y_cnt[9]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_141/FF1/FF  (
            .Q (\grid_display_1/pos_y [9] ),
            .CE (ntR200),
            .CK (ntclkbufg_0),
            .D (\CLMS_270_141/ntY1 ),
            .SR (ntR42));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_141/FF2/FF  (
            .Q (\grid_display_1/pos_y [10] ),
            .CE (ntR200),
            .CK (ntclkbufg_0),
            .D (\CLMS_270_141/ntY2 ),
            .SR (ntR42));
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* grid_display_1/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_141/FF3/FF  (
            .Q (\grid_display_1/pos_y [11] ),
            .CE (ntR200),
            .CK (ntclkbufg_0),
            .D (\CLMS_270_141/ntY3 ),
            .SR (ntR42));
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/y_cnt[9]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_141/FYA/V_FYS  (
            .COUT (\CLMS_270_141/ntCYA ),
            .S (\CLMS_270_141/ntY0 ),
            .CIN (\grid_display_1/timing_gen_xy_m0/_N795 ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_y [8] ),
            .I2 (grid_vs_out),
            .I3 (\grid_display_1/timing_gen_xy_m0/vs_d0 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/y_cnt[9]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_141/FYB/V_FYSC  (
            .COUT (\CLMS_270_141/ntCYB ),
            .S (\CLMS_270_141/ntY1 ),
            .CIN (\CLMS_270_141/ntCYA ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_y [9] ),
            .I2 (grid_vs_out),
            .I3 (\grid_display_1/timing_gen_xy_m0/vs_d0 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_141/FYC/V_FYS  (
            .COUT (\CLMS_270_141/ntCYC ),
            .S (\CLMS_270_141/ntY2 ),
            .CIN (\CLMS_270_141/ntCYB ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_y [10] ),
            .I2 (grid_vs_out),
            .I3 (\grid_display_1/timing_gen_xy_m0/vs_d0 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_LUT5CARRY /* grid_display_1/timing_gen_xy_m0/y_cnt[11]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b01100000011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_270_141/FYD/V_FYSC  (
            .COUT (),
            .S (\CLMS_270_141/ntY3 ),
            .CIN (\CLMS_270_141/ntCYC ),
            .I0 (1'b0),
            .I1 (\grid_display_1/pos_y [11] ),
            .I2 (grid_vs_out),
            .I3 (\grid_display_1/timing_gen_xy_m0/vs_d0 ),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (CIN&~I1&~I3)|(~CIN&I1&~I3)|(CIN&~I1&I2)|(~CIN&I1&I2) ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/timing_gen_xy.v:53

    V_FFASYN /* hdmi_color/ms72xx_ctl/rstn_temp1/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_270_149/FF0/FF  (
            .Q (\hdmi_color/ms72xx_ctl/rstn_temp1 ),
            .CE (1'b1),
            .CK (ntclkbufg_2),
            .D (1'b1),
            .SR (\CLMS_274_121/ntRS ));
	// ../source/ms72xx_ctl.v:34

    V_LUT5 /* hdmi_color/sync_vg/N41_mux4/gateop_perm/FYA/FYS */ #(
            .INIT(32'b00000000001100110000000000110111))
        \CLMS_274_117/FYA/FYS  (
            .Y (\hdmi_color/sync_vg/_N572 ),
            .I0 (\hdmi_color/sync_vg/v_count [2] ),
            .I1 (\hdmi_color/sync_vg/v_count [3] ),
            .I2 (\hdmi_color/sync_vg/v_count [0] ),
            .I3 (\hdmi_color/sync_vg/v_count [4] ),
            .I4 (\hdmi_color/sync_vg/v_count [1] ));
	// LUT = (~I0&~I2&~I3&~I4)|(~I1&~I3) ;

    V_LUT5 /* hdmi_color/sync_vg/N45_mux6_2/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000000000001000000010))
        \CLMS_274_117/FYB/FYSC  (
            .Y (\hdmi_color/sync_vg/_N3171 ),
            .I0 (\hdmi_color/sync_vg/v_count [2] ),
            .I1 (\hdmi_color/sync_vg/v_count [3] ),
            .I2 (\hdmi_color/sync_vg/v_count [4] ),
            .I3 (1'b0),
            .I4 (\hdmi_color/sync_vg/v_count [1] ));
	// LUT = I0&~I1&~I2&~I4 ;

    V_FFSYN /* hdmi_color/sync_vg/v_count[2]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_274_121/FF0/FF  (
            .Q (\hdmi_color/sync_vg/v_count [2] ),
            .CE (\CLMS_274_121/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMS_274_121/ntY0 ),
            .SR (\CLMS_274_121/ntRS ));
	// ../source/sync_vg.v:75

    V_FFSYN /* hdmi_color/sync_vg/v_count[0]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_274_121/FF3/FF  (
            .Q (\hdmi_color/sync_vg/v_count [0] ),
            .CE (\CLMS_274_121/FYD/ntWA [4] ),
            .CK (ntclkbufg_0),
            .D (\CLMS_274_121/ntY3 ),
            .SR (\CLMS_274_121/ntRS ));
	// ../source/sync_vg.v:75

    V_LUT5 /* hdmi_color/sync_vg/v_count[2]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10110000101100001111000011110000))
        \CLMS_274_121/FYA/FYS  (
            .Y (\CLMS_274_121/ntY0 ),
            .I0 (\hdmi_color/sync_vg/_N3178 ),
            .I1 (\hdmi_color/sync_vg/_N3171 ),
            .I2 (\hdmi_color/sync_vg/N116 [2] ),
            .I3 (1'b0),
            .I4 (\hdmi_color/sync_vg/_N3675 ));
	// LUT = (I2&~I4)|(~I1&I2)|(I0&I2) ;
	// ../source/sync_vg.v:75

    V_LUT5 /* hdmi_color/sync_vg/N96_5/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b11111111111111111111111111111110))
        \CLMS_274_121/FYB/FYSC  (
            .Y (\hdmi_color/sync_vg/_N3170 ),
            .I0 (\hdmi_color/sync_vg/v_count [4] ),
            .I1 (\hdmi_color/sync_vg/v_count [2] ),
            .I2 (\hdmi_color/sync_vg/v_count [3] ),
            .I3 (\hdmi_color/sync_vg/v_count [0] ),
            .I4 (\hdmi_color/sync_vg/v_count [1] ));
	// LUT = (I4)|(I3)|(I2)|(I1)|(I0) ;

    V_LUT5M /* hdmi_color/sync_vg/N58_3/gateop/FYC/V_FYS */ #(
            .INIT(32'b00011111001111110011110100111100))
        \CLMS_274_121/FYC/V_FYS  (
            .Z (\hdmi_color/sync_vg/_N3705 ),
            .I0 (\hdmi_color/sync_vg/_N3170 ),
            .I1 (\hdmi_color/sync_vg/_N3178 ),
            .I2 (\hdmi_color/sync_vg/v_count [10] ),
            .I3 (\hdmi_color/sync_vg/v_count [5] ),
            .I4 (\hdmi_color/sync_vg/v_count [6] ),
            .ID (\hdmi_color/sync_vg/_N572 ));

    V_LUT5 /* hdmi_color/sync_vg/v_count[0]/opit_0_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00001010000011110000111100001111))
        \CLMS_274_121/FYD/FYSC  (
            .Y (\CLMS_274_121/ntY3 ),
            .I0 (\hdmi_color/sync_vg/_N3178 ),
            .I1 (1'b0),
            .I2 (\hdmi_color/sync_vg/v_count [0] ),
            .I3 (\hdmi_color/sync_vg/_N3675 ),
            .I4 (\hdmi_color/sync_vg/_N3171 ));
	// LUT = (~I2&~I4)|(~I2&~I3)|(I0&~I2) ;
	// ../source/sync_vg.v:75

    V_BUF \CLMS_274_121/FYD/ntWA[4]  (
            .Z (ntR199),
            .I (\CLMS_274_121/FYD/ntWA [4] ));
	// ../source/sync_vg.v:75

    V_BUF \CLMS_274_121/ntRS_vname  (
            .Z (ntR2),
            .I (\CLMS_274_121/ntRS ));
    // defparam \CLMS_274_121/ntRS_vname .orig_name = \CLMS_274_121/ntRS ;
	// ../source/sync_vg.v:75

    V_FFSYN /* hdmi_color/sync_vg/v_count[5]/opit_0_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_274_125/FF0/FF  (
            .Q (\hdmi_color/sync_vg/v_count [5] ),
            .CE (ntR199),
            .CK (ntclkbufg_0),
            .D (\CLMS_274_125/ntY0 ),
            .SR (ntR2));
	// ../source/sync_vg.v:75

    V_FFSYN /* hdmi_color/sync_vg/v_count[10]/opit_0_L5Q_perm/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_274_125/FF1/FF  (
            .Q (\hdmi_color/sync_vg/v_count [10] ),
            .CE (ntR199),
            .CK (ntclkbufg_0),
            .D (\CLMS_274_125/ntY1 ),
            .SR (ntR2));
	// ../source/sync_vg.v:75

    V_LUT5 /* hdmi_color/sync_vg/v_count[5]/opit_0_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b10111111101111110000000000000000))
        \CLMS_274_125/FYA/FYS  (
            .Y (\CLMS_274_125/ntY0 ),
            .I0 (\hdmi_color/sync_vg/_N3178 ),
            .I1 (\hdmi_color/sync_vg/_N3171 ),
            .I2 (\hdmi_color/sync_vg/_N3675 ),
            .I3 (1'b0),
            .I4 (\hdmi_color/sync_vg/N116 [5] ));
	// LUT = (~I2&I4)|(~I1&I4)|(I0&I4) ;
	// ../source/sync_vg.v:75

    V_LUT5 /* hdmi_color/sync_vg/v_count[10]/opit_0_L5Q_perm/FYB/FYSC */ #(
            .INIT(32'b11011101111111110000000000000000))
        \CLMS_274_125/FYB/FYSC  (
            .Y (\CLMS_274_125/ntY1 ),
            .I0 (\hdmi_color/sync_vg/_N3171 ),
            .I1 (\hdmi_color/sync_vg/_N3178 ),
            .I2 (1'b0),
            .I3 (\hdmi_color/sync_vg/_N3675 ),
            .I4 (\hdmi_color/sync_vg/N116 [10] ));
	// LUT = (~I3&I4)|(I1&I4)|(~I0&I4) ;
	// ../source/sync_vg.v:75

    V_LUT5 /* hdmi_color/sync_vg/N45_mux4_3/gateop_perm/FYC/FYS */ #(
            .INIT(32'b11111111111111001111111111111100))
        \CLMS_274_125/FYC/FYS  (
            .Y (\hdmi_color/sync_vg/_N3178 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/v_count [8] ),
            .I2 (\hdmi_color/sync_vg/v_count [9] ),
            .I3 (\hdmi_color/sync_vg/v_count [7] ),
            .I4 (1'b0));
	// LUT = (I3)|(I2)|(I1) ;

    V_LUT5 /* hdmi_color/sync_vg/N91_5/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000000000000000000001))
        \CLMS_274_125/FYD/FYSC  (
            .Y (\hdmi_color/sync_vg/_N3179 ),
            .I0 (\hdmi_color/sync_vg/v_count [6] ),
            .I1 (\hdmi_color/sync_vg/v_count [10] ),
            .I2 (\hdmi_color/sync_vg/v_count [7] ),
            .I3 (\hdmi_color/sync_vg/v_count [9] ),
            .I4 (\hdmi_color/sync_vg/v_count [8] ));
	// LUT = ~I0&~I1&~I2&~I3&~I4 ;

    V_FFSYN /* grid_display_1/grid_y[0]/opit_0_inv_L5Q_perm/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_274_129/FF0/FF  (
            .Q (\grid_display_1/grid_y [0] ),
            .CE (ntR198),
            .CK (ntclkbufg_0),
            .D (\CLMS_274_129/ntY0 ),
            .SR (\CLMS_274_129/ntRS ));
	// ../source/grid_display.v:44

    V_LUT5 /* grid_display_1/grid_y[0]/opit_0_inv_L5Q_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_274_129/FYA/FYS  (
            .Y (\CLMS_274_129/ntY0 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\grid_display_1/grid_y [0] ));
	// LUT = ~I4 ;
	// ../source/grid_display.v:44

    V_LUT5 /* grid_display_1/N133_5/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000000000000011001100))
        \CLMS_274_129/FYB/FYSC  (
            .Y (\grid_display_1/_N3841 ),
            .I0 (1'b0),
            .I1 (\grid_display_1/grid_y [0] ),
            .I2 (1'b0),
            .I3 (\grid_display_1/grid_y [3] ),
            .I4 (\grid_display_1/grid_y [1] ));
	// LUT = I1&~I3&~I4 ;

    V_INV \CLMS_274_129/LCEPOLMUX/V_INV  (
            .Z (ntR198),
            .I (_N3521_1));
	// ../source/grid_display.v:44

    V_BUF \CLMS_274_129/ntRS_vname  (
            .Z (ntR1),
            .I (\CLMS_274_129/ntRS ));
    // defparam \CLMS_274_129/ntRS_vname .orig_name = \CLMS_274_129/ntRS ;
	// ../source/grid_display.v:44

    V_FFSYN /* grid_display_1/grid_y[2]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_274_133/FF0/FF  (
            .Q (\grid_display_1/grid_y [1] ),
            .CE (ntR198),
            .CK (ntclkbufg_0),
            .D (\CLMS_274_133/ntY0 ),
            .SR (ntR1));
	// ../source/grid_display.v:44

    V_FFSYN /* grid_display_1/grid_y[2]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_274_133/FF1/FF  (
            .Q (\grid_display_1/grid_y [2] ),
            .CE (ntR198),
            .CK (ntclkbufg_0),
            .D (\CLMS_274_133/ntY1 ),
            .SR (ntR1));
	// ../source/grid_display.v:44

    V_FFSYN /* grid_display_1/grid_y[4]/opit_0_inv_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_274_133/FF2/FF  (
            .Q (\grid_display_1/grid_y [3] ),
            .CE (ntR198),
            .CK (ntclkbufg_0),
            .D (\CLMS_274_133/ntY2 ),
            .SR (ntR1));
	// ../source/grid_display.v:44

    V_FFSYN /* grid_display_1/grid_y[4]/opit_0_inv_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_274_133/FF3/FF  (
            .Q (\grid_display_1/grid_y [4] ),
            .CE (ntR198),
            .CK (ntclkbufg_0),
            .D (\CLMS_274_133/ntY3 ),
            .SR (ntR1));
	// ../source/grid_display.v:44

    V_LUT5CARRY /* grid_display_1/grid_y[2]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_274_133/FYA/V_FYS  (
            .COUT (\CLMS_274_133/ntCYA ),
            .S (\CLMS_274_133/ntY0 ),
            .CIN (1'b0),
            .I0 (\grid_display_1/grid_y [0] ),
            .I1 (\grid_display_1/grid_y [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/grid_display.v:44

    V_LUT5CARRY /* grid_display_1/grid_y[2]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_274_133/FYB/V_FYSC  (
            .COUT (\CLMS_274_133/ntCYB ),
            .S (\CLMS_274_133/ntY1 ),
            .CIN (\CLMS_274_133/ntCYA ),
            .I0 (\grid_display_1/grid_y [0] ),
            .I1 (\grid_display_1/grid_y [1] ),
            .I2 (\grid_display_1/grid_y [2] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/grid_display.v:44

    V_LUT5CARRY /* grid_display_1/grid_y[4]/opit_0_inv_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_274_133/FYC/V_FYS  (
            .COUT (\CLMS_274_133/ntCYC ),
            .S (\CLMS_274_133/ntY2 ),
            .CIN (\CLMS_274_133/ntCYB ),
            .I0 (1'b0),
            .I1 (\grid_display_1/grid_y [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/grid_display.v:44

    V_LUT5CARRY /* grid_display_1/grid_y[4]/opit_0_inv_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_274_133/FYD/V_FYSC  (
            .COUT (\grid_display_1/_N918 ),
            .S (\CLMS_274_133/ntY3 ),
            .CIN (\CLMS_274_133/ntCYC ),
            .I0 (1'b0),
            .I1 (\grid_display_1/grid_y [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/grid_display.v:44

    V_BUF \CLMS_274_133/ntCECO  (
            .Z (ntR197),
            .I (ntR198));
	// ../source/grid_display.v:44

    V_BUF \CLMS_274_133/ntRSCO  (
            .Z (ntR0),
            .I (ntR1));
	// ../source/grid_display.v:44

    V_FFSYN /* grid_display_1/grid_y[6]/opit_0_inv_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_274_137/FF0/FF  (
            .Q (\grid_display_1/grid_y [5] ),
            .CE (ntR197),
            .CK (ntclkbufg_0),
            .D (\CLMS_274_137/ntY0 ),
            .SR (ntR0));
	// ../source/grid_display.v:44

    V_FFSYN /* grid_display_1/grid_y[6]/opit_0_inv_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_274_137/FF1/FF  (
            .Q (\grid_display_1/grid_y [6] ),
            .CE (ntR197),
            .CK (ntclkbufg_0),
            .D (\CLMS_274_137/ntY1 ),
            .SR (ntR0));
	// ../source/grid_display.v:44

    V_LUT5CARRY /* grid_display_1/grid_y[6]/opit_0_inv_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_274_137/FYA/V_FYS  (
            .COUT (\CLMS_274_137/ntCYA ),
            .S (\CLMS_274_137/ntY0 ),
            .CIN (\grid_display_1/_N918 ),
            .I0 (1'b0),
            .I1 (\grid_display_1/grid_y [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/grid_display.v:44

    V_LUT5CARRY /* grid_display_1/grid_y[6]/opit_0_inv_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_274_137/FYB/V_FYSC  (
            .COUT (),
            .S (\CLMS_274_137/ntY1 ),
            .CIN (\CLMS_274_137/ntCYA ),
            .I0 (1'b0),
            .I1 (\grid_display_1/grid_y [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/grid_display.v:44

    V_LUT5 /* grid_display_1/N78_2_7/gateop_perm/FYC/FYS */ #(
            .INIT(32'b00000000000000100000000000000000))
        \CLMS_274_137/FYC/FYS  (
            .Y (\grid_display_1/_N2884 ),
            .I0 (\grid_display_1/_N3824 ),
            .I1 (\grid_display_1/pos_y [2] ),
            .I2 (\grid_display_1/pos_y [0] ),
            .I3 (\grid_display_1/pos_y [1] ),
            .I4 (\grid_display_1/_N3825 ));
	// LUT = I0&~I1&~I2&~I3&I4 ;

    V_LUT5 /* grid_display_1/N78_1_3/gateop_perm/FYD/FYSC */ #(
            .INIT(32'b11111111111110101111111111101010))
        \CLMS_274_137/FYD/FYSC  (
            .Y (\grid_display_1/N78 ),
            .I0 (\grid_display_1/_N2884 ),
            .I1 (\grid_display_1/_N2888 ),
            .I2 (\grid_display_1/pos_y [0] ),
            .I3 (\grid_display_1/N133 ),
            .I4 (\grid_display_1/_N2887 ));
	// LUT = (I2&I4)|(I3)|(I1&I2)|(I0) ;

    V_LUT5 /* grid_display_1/N133_7/gateop_perm/FYA/FYS */ #(
            .INIT(32'b00000000100000000000000000000000))
        \CLMS_274_141/FYA/FYS  (
            .Y (\grid_display_1/N133 ),
            .I0 (\grid_display_1/grid_y [2] ),
            .I1 (\grid_display_1/grid_y [5] ),
            .I2 (\grid_display_1/grid_y [6] ),
            .I3 (\grid_display_1/grid_y [4] ),
            .I4 (\grid_display_1/_N3841 ));
	// LUT = I0&I1&I2&~I3&I4 ;

    V_LUT5 /* hdmi_color/sync_vg/N29_mux3/gateop_perm/FYA/FYS */ #(
            .INIT(32'b01010101010101010111011111111111))
        \CLMS_282_113/FYA/FYS  (
            .Y (\hdmi_color/sync_vg/_N550 ),
            .I0 (\hdmi_color/sync_vg/h_count [5] ),
            .I1 (\hdmi_color/sync_vg/h_count [3] ),
            .I2 (1'b0),
            .I3 (\hdmi_color/sync_vg/h_count [2] ),
            .I4 (\hdmi_color/sync_vg/h_count [4] ));
	// LUT = (~I3&~I4)|(~I1&~I4)|(~I0) ;

    V_FFSYN /* hdmi_color/sync_vg/h_count[2]/opit_0_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_282_117/FF0/FF  (
            .Q (\hdmi_color/sync_vg/h_count [1] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_282_117/ntY0 ),
            .SR (\CLMS_282_117/ntRS ));
	// ../source/sync_vg.v:61

    V_FFSYN /* hdmi_color/sync_vg/h_count[2]/opit_0_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_282_117/FF1/FF  (
            .Q (\hdmi_color/sync_vg/h_count [2] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_282_117/ntY1 ),
            .SR (\CLMS_282_117/ntRS ));
	// ../source/sync_vg.v:61

    V_FFSYN /* hdmi_color/sync_vg/h_count[4]/opit_0_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_282_117/FF2/FF  (
            .Q (\hdmi_color/sync_vg/h_count [3] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_282_117/ntY2 ),
            .SR (\CLMS_282_117/ntRS ));
	// ../source/sync_vg.v:61

    V_FFSYN /* hdmi_color/sync_vg/h_count[4]/opit_0_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_282_117/FF3/FF  (
            .Q (\hdmi_color/sync_vg/h_count [4] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_282_117/ntY3 ),
            .SR (\CLMS_282_117/ntRS ));
	// ../source/sync_vg.v:61

    V_LUT5CARRY /* hdmi_color/sync_vg/h_count[2]/opit_0_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100110011001100000000000000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_282_117/FYA/V_FYS  (
            .COUT (\CLMS_282_117/ntCYA ),
            .S (\CLMS_282_117/ntY0 ),
            .CIN (1'b0),
            .I0 (\hdmi_color/sync_vg/h_count [0] ),
            .I1 (\hdmi_color/sync_vg/h_count [1] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b1),
            .ID (1'b0));
	// LUT = I1^I0 ;
	// CARRY = (1'b0) ? CIN : (I4) ;
	// ../source/sync_vg.v:61

    V_LUT5CARRY /* hdmi_color/sync_vg/h_count[2]/opit_0_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01111000011110001000000010000000), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("FALSE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_282_117/FYB/V_FYSC  (
            .COUT (\CLMS_282_117/ntCYB ),
            .S (\CLMS_282_117/ntY1 ),
            .CIN (\CLMS_282_117/ntCYA ),
            .I0 (\hdmi_color/sync_vg/h_count [0] ),
            .I1 (\hdmi_color/sync_vg/h_count [1] ),
            .I2 (\hdmi_color/sync_vg/h_count [2] ),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = (I0&I1&~I2)|(~I1&I2)|(~I0&I2) ;
	// CARRY = (I0&I1&I2) ? CIN : (I4) ;
	// ../source/sync_vg.v:61

    V_LUT5CARRY /* hdmi_color/sync_vg/h_count[4]/opit_0_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_282_117/FYC/V_FYS  (
            .COUT (\CLMS_282_117/ntCYC ),
            .S (\CLMS_282_117/ntY2 ),
            .CIN (\CLMS_282_117/ntCYB ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/h_count [3] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:61

    V_LUT5CARRY /* hdmi_color/sync_vg/h_count[4]/opit_0_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_282_117/FYD/V_FYSC  (
            .COUT (\hdmi_color/sync_vg/_N847 ),
            .S (\CLMS_282_117/ntY3 ),
            .CIN (\CLMS_282_117/ntCYC ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/h_count [4] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:61

    V_BUF \CLMS_282_117/ntRS_vname  (
            .Z (ntR37),
            .I (\CLMS_282_117/ntRS ));
    // defparam \CLMS_282_117/ntRS_vname .orig_name = \CLMS_282_117/ntRS ;
	// ../source/sync_vg.v:61

    V_FFSYN /* hdmi_color/sync_vg/h_count[6]/opit_0_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_282_121/FF0/FF  (
            .Q (\hdmi_color/sync_vg/h_count [5] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_282_121/ntY0 ),
            .SR (ntR37));
	// ../source/sync_vg.v:61

    V_FFSYN /* hdmi_color/sync_vg/h_count[6]/opit_0_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_282_121/FF1/FF  (
            .Q (\hdmi_color/sync_vg/h_count [6] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_282_121/ntY1 ),
            .SR (ntR37));
	// ../source/sync_vg.v:61

    V_FFSYN /* hdmi_color/sync_vg/h_count[8]/opit_0_A2Q21/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_282_121/FF2/FF  (
            .Q (\hdmi_color/sync_vg/h_count [7] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_282_121/ntY2 ),
            .SR (ntR37));
	// ../source/sync_vg.v:61

    V_FFSYN /* hdmi_color/sync_vg/h_count[8]/opit_0_A2Q21/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_282_121/FF3/FF  (
            .Q (\hdmi_color/sync_vg/h_count [8] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_282_121/ntY3 ),
            .SR (ntR37));
	// ../source/sync_vg.v:61

    V_LUT5CARRY /* hdmi_color/sync_vg/h_count[6]/opit_0_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_282_121/FYA/V_FYS  (
            .COUT (\CLMS_282_121/ntCYA ),
            .S (\CLMS_282_121/ntY0 ),
            .CIN (\hdmi_color/sync_vg/_N847 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/h_count [5] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:61

    V_LUT5CARRY /* hdmi_color/sync_vg/h_count[6]/opit_0_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_282_121/FYB/V_FYSC  (
            .COUT (\CLMS_282_121/ntCYB ),
            .S (\CLMS_282_121/ntY1 ),
            .CIN (\CLMS_282_121/ntCYA ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/h_count [6] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:61

    V_LUT5CARRY /* hdmi_color/sync_vg/h_count[8]/opit_0_A2Q21/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_282_121/FYC/V_FYS  (
            .COUT (\CLMS_282_121/ntCYC ),
            .S (\CLMS_282_121/ntY2 ),
            .CIN (\CLMS_282_121/ntCYB ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/h_count [7] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:61

    V_LUT5CARRY /* hdmi_color/sync_vg/h_count[8]/opit_0_A2Q21/FYD/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_282_121/FYD/V_FYSC  (
            .COUT (\hdmi_color/sync_vg/_N851 ),
            .S (\CLMS_282_121/ntY3 ),
            .CIN (\CLMS_282_121/ntCYC ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/h_count [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:61

    V_BUF \CLMS_282_121/ntRSCO  (
            .Z (ntR36),
            .I (ntR37));
	// ../source/sync_vg.v:61

    V_FFSYN /* hdmi_color/sync_vg/h_count[10]/opit_0_A2Q21/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_282_125/FF0/FF  (
            .Q (\hdmi_color/sync_vg/h_count [9] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_282_125/ntY0 ),
            .SR (ntR36));
	// ../source/sync_vg.v:61

    V_FFSYN /* hdmi_color/sync_vg/h_count[10]/opit_0_A2Q21/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_282_125/FF1/FF  (
            .Q (\hdmi_color/sync_vg/h_count [10] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_282_125/ntY1 ),
            .SR (ntR36));
	// ../source/sync_vg.v:61

    V_FFSYN /* hdmi_color/sync_vg/h_count[11]/opit_0_AQ/FF2/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_282_125/FF2/FF  (
            .Q (\hdmi_color/sync_vg/h_count [11] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_282_125/ntY2 ),
            .SR (ntR36));
	// ../source/sync_vg.v:61

    V_FFSYN /* hdmi_color/sync_vg/h_count[0]/opit_0_L5Q_perm/FF3/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_282_125/FF3/FF  (
            .Q (\hdmi_color/sync_vg/h_count [0] ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\CLMS_282_125/ntY3 ),
            .SR (ntR36));
	// ../source/sync_vg.v:61

    V_LUT5CARRY /* hdmi_color/sync_vg/h_count[10]/opit_0_A2Q21/FYA/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_282_125/FYA/V_FYS  (
            .COUT (\CLMS_282_125/ntCYA ),
            .S (\CLMS_282_125/ntY0 ),
            .CIN (\hdmi_color/sync_vg/_N851 ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/h_count [9] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:61

    V_LUT5CARRY /* hdmi_color/sync_vg/h_count[10]/opit_0_A2Q21/FYB/V_FYSC */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_282_125/FYB/V_FYSC  (
            .COUT (\CLMS_282_125/ntCYB ),
            .S (\CLMS_282_125/ntY1 ),
            .CIN (\CLMS_282_125/ntCYA ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/h_count [10] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:61

    V_LUT5CARRY /* hdmi_color/sync_vg/h_count[11]/opit_0_AQ/FYC/V_FYS */ #(
            .INIT(32'b01100110011001101100110011001100), 
            .ID_TO_LUT("FALSE"), 
            .CIN_TO_LUT("TRUE"), 
            .I4_TO_CARRY("TRUE"), 
            .I4_TO_LUT("FALSE"))
        \CLMS_282_125/FYC/V_FYS  (
            .COUT (),
            .S (\CLMS_282_125/ntY2 ),
            .CIN (\CLMS_282_125/ntCYB ),
            .I0 (1'b0),
            .I1 (\hdmi_color/sync_vg/h_count [11] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (1'b0),
            .ID (1'b0));
	// LUT = I1^CIN ;
	// CARRY = (I1) ? CIN : (I4) ;
	// ../source/sync_vg.v:61

    V_LUT5 /* hdmi_color/sync_vg/h_count[0]/opit_0_L5Q_perm/FYD/FYSC */ #(
            .INIT(32'b00000000000000001111111111111111))
        \CLMS_282_125/FYD/FYSC  (
            .Y (\CLMS_282_125/ntY3 ),
            .I0 (1'b0),
            .I1 (1'b0),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/sync_vg/h_count [0] ));
	// LUT = ~I4 ;
	// ../source/sync_vg.v:61

    V_FFSYN /* wav_display_1/timing_gen_xy_m0/hs_d0/opit_0/FF0/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_282_129/FF0/FF  (
            .Q (\wav_display_1/timing_gen_xy_m0/hs_d0 ),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (grid_hs_out),
            .SR (1'b0));
	// ../source/timing_gen_xy.v:33

    V_FFSYN /* hdmi_color/pattern_vg/b_out[0]/opit_0/FF1/FF */ #(
            .GRS_EN("TRUE"), 
            .SET_RESET("RESET"), 
            .LRS_EN("TRUE"), 
            .INIT(1'b0))
        \CLMS_282_129/FF1/FF  (
            .Q (hdmi_r_out[7]),
            .CE (1'b1),
            .CK (ntclkbufg_0),
            .D (\hdmi_color/de ),
            .SR (1'b0));
	// ../source/pattern_vg.v:46

    V_LUT5 /* hdmi_color/sync_vg/N4_mux6_1/gateop_perm/FYA/FYS */ #(
            .INIT(32'b00000000000000000001000100010001))
        \CLMS_282_129/FYA/FYS  (
            .Y (\hdmi_color/sync_vg/_N3125 ),
            .I0 (\hdmi_color/sync_vg/h_count [9] ),
            .I1 (\hdmi_color/sync_vg/h_count [8] ),
            .I2 (1'b0),
            .I3 (1'b0),
            .I4 (\hdmi_color/sync_vg/h_count [10] ));
	// LUT = ~I0&~I1&~I4 ;

    V_LUT5 /* hdmi_color/sync_vg/N82_14/gateop_perm/FYB/FYSC */ #(
            .INIT(32'b00000000000000000000010000000000))
        \CLMS_282_129/FYB/FYSC  (
            .Y (\hdmi_color/sync_vg/_N3682 ),
            .I0 (\hdmi_color/sync_vg/h_count [9] ),
            .I1 (\hdmi_color/sync_vg/h_count [11] ),
            .I2 (\hdmi_color/sync_vg/h_count [10] ),
            .I3 (\hdmi_color/sync_vg/h_count [4] ),
            .I4 (\hdmi_color/sync_vg/h_count [8] ));
	// LUT = ~I0&I1&~I2&I3&~I4 ;

    V_DRM18K /* a_sin_wave/u_rom/U_ipml_rom_rom_sin_wave/U_ipml_spram_rom_sin_wave/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/V_DRM18K */ #(
            .GRS_EN("FALSE"), 
            .CSA_MASK(3'b000), 
            .CSB_MASK(3'b000), 
            .DATA_WIDTH_A(8), 
            .DATA_WIDTH_B(8), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("ASYNC"), 
            .RAM_MODE("TRUE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b010011000010010111010010110010010101010010101010010100010010011010010010010010010010010001010010000010001111010001110010001110010001101010001100010001011010001010010001010010001001010001000010000111010000111010000110010000101010000100010000011010000011010000010010000001010000000010000000), 
            .INIT_01(288'b010110000010101111010101110010101110010101101010101100010101011010101011010101010010101001010101000010101000010100111010100110010100101010100101010100100010100011010100010010100010010100001010100000010011111010011111010011110010011101010011100010011100010011011010011010010011001010011000), 
            .INIT_02(288'b011000110011000101011000101011000100011000011011000011011000010011000001011000001011000000010111111010111111010111110010111101010111101010111100010111011010111010010111010010111001010111000010111000010110111010110110010110110010110101010110100010110011010110011010110010010110001010110000), 
            .INIT_03(288'b011011001011011001011011000011011000011010111011010111011010110011010101011010101011010100011010100011010011011010011011010010011010001011010001011010000011001111011001111011001110011001110011001101011001100011001100011001011011001010011001010011001001011001001011001000011000111011000111), 
            .INIT_04(288'b011101001011101001011101001011101000011101000011100111011100111011100110011100110011100101011100101011100100011100100011100011011100011011100010011100010011100001011100001011100000011100000011011111011011111011011110011011110011011101011011101011011100011011100011011011011011011011011010), 
            .INIT_05(288'b011110101011110101011110101011110101011110100011110100011110100011110011011110011011110011011110010011110010011110001011110001011110001011110000011110000011110000011101111011101111011101110011101110011101110011101101011101101011101100011101100011101100011101011011101011011101010011101010), 
            .INIT_06(288'b011111101011111101011111101011111100011111100011111100011111100011111100011111011011111011011111011011111011011111011011111010011111010011111010011111010011111010011111001011111001011111001011111001011111000011111000011111000011110111011110111011110111011110111011110110011110110011110110), 
            .INIT_07(288'b011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111110011111110011111110011111110011111110011111110011111110011111110011111101011111101011111101011111101), 
            .INIT_08(288'b011111101011111101011111101011111110011111110011111110011111110011111110011111110011111110011111110011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111011111111), 
            .INIT_09(288'b011110110011110110011110111011110111011110111011110111011111000011111000011111000011111001011111001011111001011111001011111010011111010011111010011111010011111010011111011011111011011111011011111011011111011011111100011111100011111100011111100011111100011111101011111101011111101011111101), 
            .INIT_0A(288'b011101010011101011011101011011101100011101100011101100011101101011101101011101110011101110011101110011101111011101111011110000011110000011110000011110001011110001011110001011110010011110010011110011011110011011110011011110100011110100011110100011110101011110101011110101011110101011110110), 
            .INIT_0B(288'b011011011011011011011011100011011100011011101011011101011011110011011110011011111011011111011100000011100000011100001011100001011100010011100010011100011011100011011100100011100100011100101011100101011100110011100110011100111011100111011101000011101000011101001011101001011101001011101010), 
            .INIT_0C(288'b011000111011001000011001001011001001011001010011001010011001011011001100011001100011001101011001110011001110011001111011001111011010000011010001011010001011010010011010011011010011011010100011010100011010101011010101011010110011010111011010111011011000011011000011011001011011001011011010), 
            .INIT_0D(288'b010110001010110010010110011010110011010110100010110101010110110010110110010110111010111000010111000010111001010111010010111010010111011010111100010111101010111101010111110010111111010111111011000000011000001011000001011000010011000011011000011011000100011000101011000101011000110011000111), 
            .INIT_0E(288'b010011001010011010010011011010011100010011100010011101010011110010011111010011111010100000010100001010100010010100010010100011010100100010100101010100101010100110010100111010101000010101000010101001010101010010101011010101011010101100010101101010101110010101110010101111010110000010110000), 
            .INIT_0F(288'b010000000010000001010000010010000011010000011010000100010000101010000110010000111010000111010001000010001001010001010010001010010001011010001100010001101010001110010001110010001111010010000010010001010010010010010010010010011010010100010010101010010101010010110010010111010011000010011000), 
            .INIT_10(288'b001100111001101000001101001001101010001101010001101011001101100001101101001101101001101110001101111001110000001110001001110001001110010001110011001110100001110101001110101001110110001110111001111000001111000001111001001111010001111011001111100001111100001111101001111110001111111010000000), 
            .INIT_11(288'b001001111001010000001010001001010001001010010001010011001010100001010100001010101001010110001010111001010111001011000001011001001011010001011010001011011001011100001011101001011101001011110001011111001100000001100000001100001001100010001100011001100011001100100001100101001100110001100111), 
            .INIT_12(288'b000111001000111010000111010000111011000111100000111100000111101000111110000111110000111111001000000001000000001000001001000010001000010001000011001000100001000101001000101001000110001000111001000111001001000001001001001001001001001010001001011001001100001001100001001101001001110001001111), 
            .INIT_13(288'b000100110000100110000100111000100111000101000000101000000101001000101010000101010000101011000101011000101100000101100000101101000101110000101110000101111000110000000110000000110001000110001000110010000110011000110011000110100000110101000110101000110110000110110000110111000111000000111000), 
            .INIT_14(288'b000010110000010110000010110000010111000010111000011000000011000000011001000011001000011010000011010000011011000011011000011100000011100000011101000011101000011110000011110000011111000011111000100000000100000000100001000100001000100010000100010000100011000100011000100100000100100000100101), 
            .INIT_15(288'b000001010000001010000001010000001010000001011000001011000001011000001100000001100000001100000001101000001101000001110000001110000001110000001111000001111000001111000010000000010000000010001000010001000010001000010010000010010000010011000010011000010011000010100000010100000010101000010101), 
            .INIT_16(288'b000000010000000010000000010000000011000000011000000011000000011000000011000000100000000100000000100000000100000000100000000101000000101000000101000000101000000101000000110000000110000000110000000110000000111000000111000000111000001000000001000000001000000001000000001001000001001000001001), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000001000000001000000001000000001000000001000000001000000001000000010000000010000000010000000010), 
            .INIT_18(288'b000000010000000010000000010000000001000000001000000001000000001000000001000000001000000001000000001000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000001001000001001000001000000001000000001000000001000000000111000000111000000111000000110000000110000000110000000110000000101000000101000000101000000101000000101000000100000000100000000100000000100000000100000000011000000011000000011000000011000000011000000010000000010000000010000000010), 
            .INIT_1A(288'b000010101000010100000010100000010011000010011000010011000010010000010010000010001000010001000010001000010000000010000000001111000001111000001111000001110000001110000001110000001101000001101000001100000001100000001100000001011000001011000001011000001010000001010000001010000001010000001001), 
            .INIT_1B(288'b000100100000100100000100011000100011000100010000100010000100001000100001000100000000100000000011111000011111000011110000011110000011101000011101000011100000011100000011011000011011000011010000011010000011001000011001000011000000011000000010111000010111000010110000010110000010110000010101), 
            .INIT_1C(288'b000111000000110111000110110000110110000110101000110101000110100000110011000110011000110010000110001000110001000110000000110000000101111000101110000101110000101101000101100000101100000101011000101011000101010000101010000101001000101000000101000000100111000100111000100110000100110000100101), 
            .INIT_1D(288'b001001110001001101001001100001001100001001011001001010001001001001001001001001000001000111001000111001000110001000101001000101001000100001000011001000010001000010001000001001000000001000000000111111000111110000111110000111101000111100000111100000111011000111010000111010000111001000111000), 
            .INIT_1E(288'b001100110001100101001100100001100011001100011001100010001100001001100000001100000001011111001011110001011101001011101001011100001011011001011010001011010001011001001011000001010111001010111001010110001010101001010100001010100001010011001010010001010001001010001001010000001001111001001111), 
            .INIT_1F(288'b001111111001111110001111101001111100001111100001111011001111010001111001001111000001111000001110111001110110001110101001110101001110100001110011001110010001110001001110001001110000001101111001101110001101101001101101001101100001101011001101010001101010001101001001101000001100111001100111), 
            .INIT_20(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_21(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_22(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_23(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_24(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_25(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(9), 
            .RAM_ADDR_WIDTH(11), 
            .INIT_FORMAT("BIN"))
        \DRM_178_24/V_DRM18K  (
            .DOA ({\DRM_178_24/V_DRM18K_DOA[17]_floating , \DRM_178_24/V_DRM18K_DOA[16]_floating , \DRM_178_24/V_DRM18K_DOA[15]_floating , \DRM_178_24/V_DRM18K_DOA[14]_floating , \DRM_178_24/V_DRM18K_DOA[13]_floating , \DRM_178_24/V_DRM18K_DOA[12]_floating , \DRM_178_24/V_DRM18K_DOA[11]_floating , \DRM_178_24/V_DRM18K_DOA[10]_floating , \DRM_178_24/V_DRM18K_DOA[9]_floating , \DRM_178_24/V_DRM18K_DOA[8]_floating , nt_da_data_out[7], nt_da_data_out[6], nt_da_data_out[5], nt_da_data_out[4], nt_da_data_out[3], nt_da_data_out[2], nt_da_data_out[1], nt_da_data_out[0]}),
            .DOB (),
            .ADDRA ({1'b0, \a_sin_wave/rom_addr [9] , \a_sin_wave/rom_addr [8] , \a_sin_wave/rom_addr [7] , \a_sin_wave/rom_addr [6] , \a_sin_wave/rom_addr [5] , \a_sin_wave/rom_addr [4] , \a_sin_wave/rom_addr [3] , \a_sin_wave/rom_addr [2] , \a_sin_wave/rom_addr [1] , \a_sin_wave/rom_addr [0] , 1'b0, 1'b0, 1'b0}),
            .ADDRB ({1'b0, \a_sin_wave/rom_addr [9] , \a_sin_wave/rom_addr [8] , \a_sin_wave/rom_addr [7] , \a_sin_wave/rom_addr [6] , \a_sin_wave/rom_addr [5] , \a_sin_wave/rom_addr [4] , \a_sin_wave/rom_addr [3] , \a_sin_wave/rom_addr [2] , \a_sin_wave/rom_addr [1] , \a_sin_wave/rom_addr [0] , 1'b0, 1'b0, 1'b0}),
            .CSA ({1'b0, 1'b0, 1'b0}),
            .CSB ({1'b0, 1'b0, 1'b0}),
            .DIA ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WWCONF (),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (1'b0),
            .CLKA (ntclkbufg_5),
            .CLKB (ntclkbufg_5),
            .ORCEA (1'b0),
            .ORCEB (1'b0),
            .RSTA (\DRM_178_24/ntRSTA_0 ),
            .RSTB (\DRM_178_24/ntRSTB_0 ),
            .WEA (1'b0),
            .WEB (1'b0));
	// ../ipcore/rom_sin_wave/rtl/ipml_spram_v1_5_rom_sin_wave.v:570

    V_INV \DRM_178_24/V_RSTA_0_INV  (
            .Z (\DRM_178_24/ntRSTA_0 ),
            .I (nt_rst_n));
	// ../ipcore/rom_sin_wave/rtl/ipml_spram_v1_5_rom_sin_wave.v:570

    V_INV \DRM_178_24/V_RSTB_0_INV  (
            .Z (\DRM_178_24/ntRSTB_0 ),
            .I (nt_rst_n));
	// ../ipcore/rom_sin_wave/rtl/ipml_spram_v1_5_rom_sin_wave.v:570

    V_DRM18K /* u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_0/iGopDrm/V_DRM18K */ #(
            .GRS_EN("TRUE"), 
            .CSA_MASK(3'b111), 
            .CSB_MASK(3'b111), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("SIMPLE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_20(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_21(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_22(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_23(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_24(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_25(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(9), 
            .RAM_ADDR_WIDTH(11), 
            .INIT_FORMAT("BIN"))
        \DRM_234_88/V_DRM18K  (
            .DOA ({\DRM_234_88/V_DRM18K_DOA[17]_floating , \u_CORES/u_debug_core_0/ram_rdat [15] , \u_CORES/u_debug_core_0/ram_rdat [14] , \u_CORES/u_debug_core_0/ram_rdat [13] , \u_CORES/u_debug_core_0/ram_rdat [12] , \u_CORES/u_debug_core_0/ram_rdat [11] , \u_CORES/u_debug_core_0/ram_rdat [10] , \u_CORES/u_debug_core_0/ram_rdat [9] , \u_CORES/u_debug_core_0/ram_rdat [8] , \DRM_234_88/V_DRM18K_DOA[8]_floating , \u_CORES/u_debug_core_0/ram_rdat [7] , \u_CORES/u_debug_core_0/ram_rdat [6] , \u_CORES/u_debug_core_0/ram_rdat [5] , \u_CORES/u_debug_core_0/ram_rdat [4] , \u_CORES/u_debug_core_0/ram_rdat [3] , \u_CORES/u_debug_core_0/ram_rdat [2] , \u_CORES/u_debug_core_0/ram_rdat [1] , \u_CORES/u_debug_core_0/ram_rdat [0] }),
            .DOB ({\DRM_234_88/V_DRM18K_DOB[17]_floating , \u_CORES/u_debug_core_0/ram_rdat [31] , \u_CORES/u_debug_core_0/ram_rdat [30] , \u_CORES/u_debug_core_0/ram_rdat [29] , \u_CORES/u_debug_core_0/ram_rdat [28] , \u_CORES/u_debug_core_0/ram_rdat [27] , \u_CORES/u_debug_core_0/ram_rdat [26] , \u_CORES/u_debug_core_0/ram_rdat [25] , \u_CORES/u_debug_core_0/ram_rdat [24] , \DRM_234_88/V_DRM18K_DOB[8]_floating , \u_CORES/u_debug_core_0/ram_rdat [23] , \u_CORES/u_debug_core_0/ram_rdat [22] , \u_CORES/u_debug_core_0/ram_rdat [21] , \u_CORES/u_debug_core_0/ram_rdat [20] , \u_CORES/u_debug_core_0/ram_rdat [19] , \u_CORES/u_debug_core_0/ram_rdat [18] , \u_CORES/u_debug_core_0/ram_rdat [17] , \u_CORES/u_debug_core_0/ram_rdat [16] }),
            .ADDRA ({\u_CORES/u_debug_core_0/ram_wadr [8] , \u_CORES/u_debug_core_0/ram_wadr [7] , \u_CORES/u_debug_core_0/ram_wadr [6] , \u_CORES/u_debug_core_0/ram_wadr [5] , \u_CORES/u_debug_core_0/ram_wadr [4] , \u_CORES/u_debug_core_0/ram_wadr [3] , \u_CORES/u_debug_core_0/ram_wadr [2] , \u_CORES/u_debug_core_0/ram_wadr [1] , \u_CORES/u_debug_core_0/ram_wadr [0] , 1'b1, 1'b1, 1'b1, 1'b1, 1'b1}),
            .ADDRB ({\u_CORES/u_debug_core_0/ram_radr [8] , \u_CORES/u_debug_core_0/ram_radr [7] , \u_CORES/u_debug_core_0/ram_radr [6] , \u_CORES/u_debug_core_0/ram_radr [5] , \u_CORES/u_debug_core_0/ram_radr [4] , \u_CORES/u_debug_core_0/ram_radr [3] , \u_CORES/u_debug_core_0/ram_radr [2] , \u_CORES/u_debug_core_0/ram_radr [1] , \u_CORES/u_debug_core_0/ram_radr [0] , 1'b1, 1'b1, 1'b1, 1'b1, 1'b1}),
            .CSA ({1'b1, 1'b1, 1'b1}),
            .CSB ({1'b1, 1'b1, 1'b1}),
            .DIA ({1'b0, \u_CORES/u_debug_core_0/DATA_ff[0] [14] , \u_CORES/u_debug_core_0/DATA_ff[0] [13] , \u_CORES/u_debug_core_0/DATA_ff[0] [12] , \u_CORES/u_debug_core_0/DATA_ff[0] [11] , \u_CORES/u_debug_core_0/DATA_ff[0] [10] , \u_CORES/u_debug_core_0/DATA_ff[0] [9] , \u_CORES/u_debug_core_0/DATA_ff[0] [8] , \u_CORES/u_debug_core_0/DATA_ff[0] [7] , 1'b0, \u_CORES/u_debug_core_0/DATA_ff[0] [6] , \u_CORES/u_debug_core_0/DATA_ff[0] [5] , \u_CORES/u_debug_core_0/DATA_ff[0] [4] , \u_CORES/u_debug_core_0/DATA_ff[0] [3] , \u_CORES/u_debug_core_0/DATA_ff[0] [2] , \u_CORES/u_debug_core_0/DATA_ff[0] [1] , \u_CORES/u_debug_core_0/DATA_ff[0] [0] , \u_CORES/u_debug_core_0/ram_wdat0 }),
            .DIB ({1'b0, \u_CORES/u_debug_core_0/DATA_ff[0] [30] , \u_CORES/u_debug_core_0/DATA_ff[0] [29] , \u_CORES/u_debug_core_0/DATA_ff[0] [28] , \u_CORES/u_debug_core_0/DATA_ff[0] [27] , \u_CORES/u_debug_core_0/DATA_ff[0] [26] , \u_CORES/u_debug_core_0/DATA_ff[0] [25] , \u_CORES/u_debug_core_0/DATA_ff[0] [24] , \u_CORES/u_debug_core_0/DATA_ff[0] [23] , 1'b0, \u_CORES/u_debug_core_0/DATA_ff[0] [22] , \u_CORES/u_debug_core_0/DATA_ff[0] [21] , \u_CORES/u_debug_core_0/DATA_ff[0] [20] , \u_CORES/u_debug_core_0/DATA_ff[0] [19] , \u_CORES/u_debug_core_0/DATA_ff[0] [18] , \u_CORES/u_debug_core_0/DATA_ff[0] [17] , \u_CORES/u_debug_core_0/DATA_ff[0] [16] , \u_CORES/u_debug_core_0/DATA_ff[0] [15] }),
            .WWCONF (),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (1'b1),
            .CLKA (ntclkbufg_0),
            .CLKB (ntclkbufg_1),
            .ORCEA (1'b0),
            .ORCEB (1'b0),
            .RSTA (1'b0),
            .RSTB (1'b0),
            .WEA (\u_CORES/u_debug_core_0/ram_wren ),
            .WEB (1'b0));
	// ../source/hdmi_test.v:122

    V_DRM18K /* wav_display_1/u_ram/U_ipml_sdpram_ram1024x8/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm_inv/V_DRM18K */ #(
            .GRS_EN("FALSE"), 
            .CSA_MASK(3'b000), 
            .CSB_MASK(3'b000), 
            .DATA_WIDTH_A(16), 
            .DATA_WIDTH_B(16), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("ASYNC"), 
            .RAM_MODE("TRUE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_20(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_21(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_22(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_23(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_24(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_25(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(9), 
            .RAM_ADDR_WIDTH(11), 
            .INIT_FORMAT("BIN"))
        \DRM_234_108/V_DRM18K  (
            .DOA (),
            .DOB ({\DRM_234_108/V_DRM18K_DOB[17]_floating , \DRM_234_108/V_DRM18K_DOB[16]_floating , \DRM_234_108/V_DRM18K_DOB[15]_floating , \DRM_234_108/V_DRM18K_DOB[14]_floating , \DRM_234_108/V_DRM18K_DOB[13]_floating , \DRM_234_108/V_DRM18K_DOB[12]_floating , \DRM_234_108/V_DRM18K_DOB[11]_floating , \DRM_234_108/V_DRM18K_DOB[10]_floating , \DRM_234_108/V_DRM18K_DOB[9]_floating , \DRM_234_108/V_DRM18K_DOB[8]_floating , \wav_display_1/q [7] , \wav_display_1/q [6] , \wav_display_1/q [5] , \wav_display_1/q [4] , \wav_display_1/q [3] , \wav_display_1/q [2] , \wav_display_1/q [1] , \wav_display_1/q [0] }),
            .ADDRA ({\wav_display_1/sample_cnt [9] , \wav_display_1/sample_cnt [8] , \wav_display_1/sample_cnt [7] , \wav_display_1/sample_cnt [6] , \wav_display_1/sample_cnt [5] , \wav_display_1/sample_cnt [4] , \wav_display_1/sample_cnt [3] , \wav_display_1/sample_cnt [2] , \wav_display_1/sample_cnt [1] , \wav_display_1/sample_cnt [0] , 1'b0, 1'b0, 1'b1, 1'b1}),
            .ADDRB ({\wav_display_1/ref_rd_addr [9] , \wav_display_1/ref_rd_addr [8] , \wav_display_1/ref_rd_addr [7] , \wav_display_1/ref_rd_addr [6] , \wav_display_1/ref_rd_addr [5] , \wav_display_1/ref_rd_addr [4] , \wav_display_1/ref_rd_addr [3] , \wav_display_1/ref_rd_addr [2] , \wav_display_1/ref_rd_addr [1] , \wav_display_1/ref_rd_addr [0] , 1'b0, 1'b0, 1'b1, 1'b1}),
            .CSA ({1'b0, 1'b0, 1'b0}),
            .CSB ({1'b0, 1'b0, 1'b0}),
            .DIA ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, nt_ad_data_in[7], nt_ad_data_in[6], nt_ad_data_in[5], nt_ad_data_in[4], nt_ad_data_in[3], nt_ad_data_in[2], nt_ad_data_in[1], nt_ad_data_in[0]}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .WWCONF (),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (1'b1),
            .CLKA (ntclkbufg_3),
            .CLKB (ntclkbufg_0),
            .ORCEA (1'b0),
            .ORCEB (1'b0),
            .RSTA (\DRM_234_108/ntRSTA_0 ),
            .RSTB (\DRM_234_108/ntRSTB_0 ),
            .WEA (\wav_display_1/wren ),
            .WEB (1'b0));
	// ../ipcore/ram1024x8/rtl/ipml_sdpram_v1_6_ram1024x8.v:851

    V_INV \DRM_234_108/V_RSTA_0_INV  (
            .Z (\DRM_234_108/ntRSTA_0 ),
            .I (nt_rst_n));
	// ../ipcore/ram1024x8/rtl/ipml_sdpram_v1_6_ram1024x8.v:851

    V_INV \DRM_234_108/V_RSTB_0_INV  (
            .Z (\DRM_234_108/ntRSTB_0 ),
            .I (nt_rst_n));
	// ../ipcore/ram1024x8/rtl/ipml_sdpram_v1_6_ram1024x8.v:851

    V_DRM18K /* u_CORES/u_debug_core_0/u_Data_Capture_Memory/block_ram.ram_data_1/iGopDrm/V_DRM18K */ #(
            .GRS_EN("TRUE"), 
            .CSA_MASK(3'b111), 
            .CSB_MASK(3'b111), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("SIMPLE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .WRITE_COLLISION_ARBITER("NULL"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_01(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_02(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_03(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_04(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_05(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_20(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_21(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_22(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_23(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_24(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_25(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_26(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_27(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_28(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_29(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_2F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_30(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_31(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_32(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_33(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_34(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_35(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_36(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_37(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_38(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_39(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_3F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(9), 
            .RAM_ADDR_WIDTH(11), 
            .INIT_FORMAT("BIN"))
        \DRM_234_128/V_DRM18K  (
            .DOA ({\DRM_234_128/V_DRM18K_DOA[17]_floating , \u_CORES/u_debug_core_0/ram_rdat [47] , \u_CORES/u_debug_core_0/ram_rdat [46] , \u_CORES/u_debug_core_0/ram_rdat [45] , \u_CORES/u_debug_core_0/ram_rdat [44] , \u_CORES/u_debug_core_0/ram_rdat [43] , \u_CORES/u_debug_core_0/ram_rdat [42] , \u_CORES/u_debug_core_0/ram_rdat [41] , \u_CORES/u_debug_core_0/ram_rdat [40] , \DRM_234_128/V_DRM18K_DOA[8]_floating , \u_CORES/u_debug_core_0/ram_rdat [39] , \u_CORES/u_debug_core_0/ram_rdat [38] , \u_CORES/u_debug_core_0/ram_rdat [37] , \u_CORES/u_debug_core_0/ram_rdat [36] , \u_CORES/u_debug_core_0/ram_rdat [35] , \u_CORES/u_debug_core_0/ram_rdat [34] , \u_CORES/u_debug_core_0/ram_rdat [33] , \u_CORES/u_debug_core_0/ram_rdat [32] }),
            .DOB ({\DRM_234_128/V_DRM18K_DOB[17]_floating , \DRM_234_128/V_DRM18K_DOB[16]_floating , \DRM_234_128/V_DRM18K_DOB[15]_floating , \DRM_234_128/V_DRM18K_DOB[14]_floating , \DRM_234_128/V_DRM18K_DOB[13]_floating , \DRM_234_128/V_DRM18K_DOB[12]_floating , \u_CORES/u_debug_core_0/ram_rdat [58] , \u_CORES/u_debug_core_0/ram_rdat [57] , \u_CORES/u_debug_core_0/ram_rdat [56] , \DRM_234_128/V_DRM18K_DOB[8]_floating , \u_CORES/u_debug_core_0/ram_rdat [55] , \u_CORES/u_debug_core_0/ram_rdat [54] , \u_CORES/u_debug_core_0/ram_rdat [53] , \u_CORES/u_debug_core_0/ram_rdat [52] , \u_CORES/u_debug_core_0/ram_rdat [51] , \u_CORES/u_debug_core_0/ram_rdat [50] , \u_CORES/u_debug_core_0/ram_rdat [49] , \u_CORES/u_debug_core_0/ram_rdat [48] }),
            .ADDRA ({\u_CORES/u_debug_core_0/ram_wadr [8] , \u_CORES/u_debug_core_0/ram_wadr [7] , \u_CORES/u_debug_core_0/ram_wadr [6] , \u_CORES/u_debug_core_0/ram_wadr [5] , \u_CORES/u_debug_core_0/ram_wadr [4] , \u_CORES/u_debug_core_0/ram_wadr [3] , \u_CORES/u_debug_core_0/ram_wadr [2] , \u_CORES/u_debug_core_0/ram_wadr [1] , \u_CORES/u_debug_core_0/ram_wadr [0] , 1'b1, 1'b1, 1'b1, 1'b1, 1'b1}),
            .ADDRB ({\u_CORES/u_debug_core_0/ram_radr [8] , \u_CORES/u_debug_core_0/ram_radr [7] , \u_CORES/u_debug_core_0/ram_radr [6] , \u_CORES/u_debug_core_0/ram_radr [5] , \u_CORES/u_debug_core_0/ram_radr [4] , \u_CORES/u_debug_core_0/ram_radr [3] , \u_CORES/u_debug_core_0/ram_radr [2] , \u_CORES/u_debug_core_0/ram_radr [1] , \u_CORES/u_debug_core_0/ram_radr [0] , 1'b1, 1'b1, 1'b1, 1'b1, 1'b1}),
            .CSA ({1'b1, 1'b1, 1'b1}),
            .CSB ({1'b1, 1'b1, 1'b1}),
            .DIA ({1'b0, \u_CORES/u_debug_core_0/DATA_ff[0] [46] , \u_CORES/u_debug_core_0/DATA_ff[0] [45] , \u_CORES/u_debug_core_0/DATA_ff[0] [44] , \u_CORES/u_debug_core_0/DATA_ff[0] [43] , \u_CORES/u_debug_core_0/DATA_ff[0] [42] , \u_CORES/u_debug_core_0/DATA_ff[0] [41] , \u_CORES/u_debug_core_0/DATA_ff[0] [40] , \u_CORES/u_debug_core_0/DATA_ff[0] [39] , 1'b0, \u_CORES/u_debug_core_0/DATA_ff[0] [38] , \u_CORES/u_debug_core_0/DATA_ff[0] [37] , \u_CORES/u_debug_core_0/DATA_ff[0] [36] , \u_CORES/u_debug_core_0/DATA_ff[0] [35] , \u_CORES/u_debug_core_0/DATA_ff[0] [34] , \u_CORES/u_debug_core_0/DATA_ff[0] [33] , \u_CORES/u_debug_core_0/DATA_ff[0] [32] , \u_CORES/u_debug_core_0/DATA_ff[0] [31] }),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, \u_CORES/u_debug_core_0/DATA_ff[0] [57] , \u_CORES/u_debug_core_0/DATA_ff[0] [56] , \u_CORES/u_debug_core_0/DATA_ff[0] [55] , 1'b0, \u_CORES/u_debug_core_0/DATA_ff[0] [54] , \u_CORES/u_debug_core_0/DATA_ff[0] [53] , \u_CORES/u_debug_core_0/DATA_ff[0] [52] , \u_CORES/u_debug_core_0/DATA_ff[0] [51] , \u_CORES/u_debug_core_0/DATA_ff[0] [50] , \u_CORES/u_debug_core_0/DATA_ff[0] [49] , \u_CORES/u_debug_core_0/DATA_ff[0] [48] , \u_CORES/u_debug_core_0/DATA_ff[0] [47] }),
            .WWCONF (),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (1'b1),
            .CLKA (ntclkbufg_0),
            .CLKB (ntclkbufg_1),
            .ORCEA (1'b0),
            .ORCEB (1'b0),
            .RSTA (1'b0),
            .RSTB (1'b0),
            .WEA (\u_CORES/u_debug_core_0/ram_wren ),
            .WEB (1'b0));
	// ../source/hdmi_test.v:122

    V_DRM9K /* hdmi_color/ms72xx_ctl/ms7210_ctl/N325_1_concat_2/iGopDrm/V_DRM9K_0 */ #(
            .GRS_EN("TRUE"), 
            .DATA_WIDTH_A(32), 
            .DATA_WIDTH_B(32), 
            .DOA_REG(0), 
            .DOB_REG(0), 
            .DOA_REG_CLKINV(0), 
            .DOB_REG_CLKINV(0), 
            .RST_TYPE("SYNC"), 
            .RAM_MODE("SIMPLE_DUAL_PORT"), 
            .WRITE_MODE_A("NORMAL_WRITE"), 
            .WRITE_MODE_B("NORMAL_WRITE"), 
            .SIM_DEVICE("LOGOS"), 
            .INIT_00(288'b000000000000001001010001100000100001000000000000000000000110000010001000000000000000000000001010111010000000000000000000000000001000111010000000000000000000000000000111000001001000000000000000000000001001000000001000000000000000000000010110000000100000000000000000000100000001000000100100), 
            .INIT_01(288'b000000000000001000011111000000111010000000000000001000001111100000000010000000000000001001000101010000100010000000000000001001000100010000100010000000000000001001000011000000111010000000000000001000000100000001001010000000000000001000000001010000111010000000000000001000000000001000000010), 
            .INIT_02(288'b000000000000001001000110110011101010000000000000001001000000010011110010000000000000001000000110000000100010000000000000001000000111000000110001000000000000000000001011000000000000000000000000001110000000111011110001000000000000000000011000001000000000000000000000001001000000000011110010), 
            .INIT_03(288'b000000000000001000001001000000010001000000000000001000001010100000010001000000000000001000001110000000000001000000000000000000001011000010001000000000000000001000010000000000001010000000000000001001001001000001000010000000000000001001001000100001000010000000000000001001000111000001101010), 
            .INIT_04(288'b000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101010011000001000000000000001000001101000010001001000000000000001000001101000000110001000000000000001000001011000001101001), 
            .INIT_05(288'b000000000000001000001110010000000001000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101000000000001000000000000001000001101000000000001), 
            .INIT_06(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001000000111000000000001), 
            .INIT_07(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_08(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_09(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_0F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_10(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_11(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_12(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_13(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_14(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_15(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_16(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_17(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_18(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_19(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1A(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1B(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1C(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1D(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1E(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_1F(288'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000), 
            .INIT_FILE("NONE"), 
            .BLOCK_X(0), 
            .BLOCK_Y(0), 
            .RAM_DATA_WIDTH(9), 
            .RAM_ADDR_WIDTH(10), 
            .INIT_FORMAT("BIN"))
        \DRM_234_148/V_DRM9K_0  (
            .DOA ({\DRM_234_148/V_DRM9K_0_DOA[17]_floating , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [12] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [11] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [10] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [9] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [8] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [7] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [6] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [5] , \DRM_234_148/V_DRM9K_0_DOA[8]_floating , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [4] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [3] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [2] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [1] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [0] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [17] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [19] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [18] }),
            .DOB ({\DRM_234_148/V_DRM9K_0_DOB[17]_floating , \DRM_234_148/V_DRM9K_0_DOB[16]_floating , \DRM_234_148/V_DRM9K_0_DOB[15]_floating , \DRM_234_148/V_DRM9K_0_DOB[14]_floating , \DRM_234_148/V_DRM9K_0_DOB[13]_floating , \DRM_234_148/V_DRM9K_0_DOB[12]_floating , \DRM_234_148/V_DRM9K_0_DOB[11]_floating , \DRM_234_148/V_DRM9K_0_DOB[10]_floating , \DRM_234_148/V_DRM9K_0_DOB[9]_floating , \DRM_234_148/V_DRM9K_0_DOB[8]_floating , \DRM_234_148/V_DRM9K_0_DOB[7]_floating , \DRM_234_148/V_DRM9K_0_DOB[6]_floating , \DRM_234_148/V_DRM9K_0_DOB[5]_floating , \DRM_234_148/V_DRM9K_0_DOB[4]_floating , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [16] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [15] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [14] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_iic [13] }),
            .ADDRA ({1'b0, 1'b0, \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [5] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [4] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [3] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [2] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [1] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [0] , 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ADDRB ({1'b0, 1'b0, \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [5] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [4] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [3] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [2] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [1] , \hdmi_color/ms72xx_ctl/ms7210_ctl/cmd_index [0] , 1'b1, 1'b1, 1'b1, 1'b1, 1'b1}),
            .DIA ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DIB ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ADDRA_HOLD (1'b0),
            .ADDRB_HOLD (1'b0),
            .CEA (1'b1),
            .CEB (1'b1),
            .CLKA (ntclkbufg_2),
            .CLKB (ntclkbufg_2),
            .ORCEA (1'b0),
            .ORCEB (1'b0),
            .RSTA (\hdmi_color/ms72xx_ctl/ms7200_ctl/N1918 ),
            .RSTB (\hdmi_color/ms72xx_ctl/ms7200_ctl/N1918 ),
            .WEA (1'b0),
            .WEB (1'b0));

    V_GRS GRS_INST (
            .GRS_N (1'b1));

    V_OBUF /* led_int_obuf/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_16_376/obuf  (
            .O (led_int),
            .I (\led_int_obuf/ntO ));
	// ../source/ad_da_hdmi_top.v:8

    V_IBUF /* ad_data_in_ibuf[7]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_113_0/ibuf  (
            .O (\ad_data_in_ibuf[7]/ntD ),
            .I (ad_data_in[7]));
	// ../source/ad_da_hdmi_top.v:10

    V_OBUF /* da_clk_obuf/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_121_0/obuf  (
            .O (da_clk),
            .I (\da_clk_obuf/ntO ));
	// ../source/ad_da_hdmi_top.v:12

    V_OBUF /* da_data_out_obuf[2]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_133_0/obuf  (
            .O (da_data_out[2]),
            .I (\da_data_out_obuf[2]/ntO ));
	// ../source/ad_da_hdmi_top.v:13

    V_OBUF /* da_data_out_obuf[0]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_149_0/obuf  (
            .O (da_data_out[0]),
            .I (\da_data_out_obuf[0]/ntO ));
	// ../source/ad_da_hdmi_top.v:13

    V_IBUF /* ad_data_in_ibuf[3]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_153_0/ibuf  (
            .O (\ad_data_in_ibuf[3]/ntD ),
            .I (ad_data_in[3]));
	// ../source/ad_da_hdmi_top.v:10

    V_OBUF /* da_data_out_obuf[4]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_157_0/obuf  (
            .O (da_data_out[4]),
            .I (\da_data_out_obuf[4]/ntO ));
	// ../source/ad_da_hdmi_top.v:13

    V_OBUF /* da_data_out_obuf[6]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBD_165_0/obuf  (
            .O (da_data_out[6]),
            .I (\da_data_out_obuf[6]/ntO ));
	// ../source/ad_da_hdmi_top.v:13

    V_IBUF /* ad_data_in_ibuf[5]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_169_0/ibuf  (
            .O (\ad_data_in_ibuf[5]/ntD ),
            .I (ad_data_in[5]));
	// ../source/ad_da_hdmi_top.v:10

    V_IBUF /* ad_data_in_ibuf[1]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBD_185_0/ibuf  (
            .O (\ad_data_in_ibuf[1]/ntD ),
            .I (ad_data_in[1]));
	// ../source/ad_da_hdmi_top.v:10

    V_OBUF /* vout_data_obuf[6]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBR_LR_328_136/obuf  (
            .O (vout_data[6]),
            .I (\vout_data_obuf[6]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* da_data_out_obuf[1]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBR_TB_148_0/obuf  (
            .O (da_data_out[1]),
            .I (\da_data_out_obuf[1]/ntO ));
	// ../source/ad_da_hdmi_top.v:13

    V_OBUF /* rstn_out_obuf/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_41/obuf  (
            .O (rstn_out),
            .I (\rstn_out_obuf/ntO ));
	// ../source/ad_da_hdmi_top.v:4

    V_IBUF /* hdmi_color.ms72xx_ctl.iic_tx_sda_tri/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_LR_328_44/ibuf  (
            .O (\hdmi_color.ms72xx_ctl.iic_tx_sda_tri/ntI ),
            .I (iic_tx_sda));
	// ../source/ad_da_hdmi_top.v:7

    V_OBUFT /* hdmi_color.ms72xx_ctl.iic_tx_sda_tri/opit_0/obuft */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_44/obuft  (
            .O (iic_tx_sda),
            .I (\hdmi_color.ms72xx_ctl.iic_tx_sda_tri/ntO ),
            .T (\hdmi_color.ms72xx_ctl.iic_tx_sda_tri/ntT ));
	// ../source/ad_da_hdmi_top.v:7

    V_OBUF /* iic_tx_scl_obuf/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_45/obuf  (
            .O (iic_tx_scl),
            .I (\iic_tx_scl_obuf/ntO ));
	// ../source/ad_da_hdmi_top.v:6

    V_OBUF /* vout_data_obuf[10]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_108/obuf  (
            .O (vout_data[10]),
            .I (\vout_data_obuf[10]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[9]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_109/obuf  (
            .O (vout_data[9]),
            .I (\vout_data_obuf[9]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[12]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_120/obuf  (
            .O (vout_data[12]),
            .I (\vout_data_obuf[12]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[11]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_121/obuf  (
            .O (vout_data[11]),
            .I (\vout_data_obuf[11]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[7]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_137/obuf  (
            .O (vout_data[7]),
            .I (\vout_data_obuf[7]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_de_obuf/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_140/obuf  (
            .O (vout_de),
            .I (\vout_de_obuf/ntO ));
	// ../source/ad_da_hdmi_top.v:16

    V_OBUF /* vout_hs_obuf/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_141/obuf  (
            .O (vout_hs),
            .I (\vout_hs_obuf/ntO ));
	// ../source/ad_da_hdmi_top.v:14

    V_OBUF /* vout_vs_obuf/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_145/obuf  (
            .O (vout_vs),
            .I (\vout_vs_obuf/ntO ));
	// ../source/ad_da_hdmi_top.v:15

    V_OBUF /* vout_data_obuf[1]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_148/obuf  (
            .O (vout_data[1]),
            .I (\vout_data_obuf[1]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[0]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_149/obuf  (
            .O (vout_data[0]),
            .I (\vout_data_obuf[0]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[3]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_164/obuf  (
            .O (vout_data[3]),
            .I (\vout_data_obuf[3]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[2]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_165/obuf  (
            .O (vout_data[2]),
            .I (\vout_data_obuf[2]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[5]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_168/obuf  (
            .O (vout_data[5]),
            .I (\vout_data_obuf[5]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[4]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_169/obuf  (
            .O (vout_data[4]),
            .I (\vout_data_obuf[4]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_clk_obuf/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_200/obuf  (
            .O (vout_clk),
            .I (\vout_clk_obuf/ntO ));
	// ../source/ad_da_hdmi_top.v:17

    V_OBUF /* vout_data_obuf[8]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_201/obuf  (
            .O (vout_data[8]),
            .I (\vout_data_obuf[8]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[17]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_208/obuf  (
            .O (vout_data[17]),
            .I (\vout_data_obuf[17]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_IBUF /* clk_50M_ibuf/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_LR_328_209/ibuf  (
            .O (\clk_50M_ibuf/ntD ),
            .I (clk_50M));
	// ../source/ad_da_hdmi_top.v:2

    V_OBUF /* vout_data_obuf[20]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_212/obuf  (
            .O (vout_data[20]),
            .I (\vout_data_obuf[20]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[18]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_228/obuf  (
            .O (vout_data[18]),
            .I (\vout_data_obuf[18]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[19]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_229/obuf  (
            .O (vout_data[19]),
            .I (\vout_data_obuf[19]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[13]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_232/obuf  (
            .O (vout_data[13]),
            .I (\vout_data_obuf[13]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[14]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_233/obuf  (
            .O (vout_data[14]),
            .I (\vout_data_obuf[14]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[22]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_236/obuf  (
            .O (vout_data[22]),
            .I (\vout_data_obuf[22]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[21]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_237/obuf  (
            .O (vout_data[21]),
            .I (\vout_data_obuf[21]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[15]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_240/obuf  (
            .O (vout_data[15]),
            .I (\vout_data_obuf[15]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_OBUF /* vout_data_obuf[16]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_241/obuf  (
            .O (vout_data[16]),
            .I (\vout_data_obuf[16]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_IBUF /* rst_n_ibuf/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_LR_328_256/ibuf  (
            .O (\rst_n_ibuf/ntD ),
            .I (rst_n));
	// ../source/ad_da_hdmi_top.v:3

    V_OBUF /* vout_data_obuf[23]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_LR_328_272/obuf  (
            .O (vout_data[23]),
            .I (\vout_data_obuf[23]/ntO ));
	// ../source/ad_da_hdmi_top.v:18

    V_IBUF /* ad_data_in_ibuf[6]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_TB_112_0/ibuf  (
            .O (\ad_data_in_ibuf[6]/ntD ),
            .I (ad_data_in[6]));
	// ../source/ad_da_hdmi_top.v:10

    V_OBUF /* ad_clk_obuf/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_TB_120_0/obuf  (
            .O (ad_clk),
            .I (\ad_clk_obuf/ntO ));
	// ../source/ad_da_hdmi_top.v:11

    V_OBUF /* da_data_out_obuf[3]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_TB_132_0/obuf  (
            .O (da_data_out[3]),
            .I (\da_data_out_obuf[3]/ntO ));
	// ../source/ad_da_hdmi_top.v:13

    V_IBUF /* ad_data_in_ibuf[2]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_TB_152_0/ibuf  (
            .O (\ad_data_in_ibuf[2]/ntD ),
            .I (ad_data_in[2]));
	// ../source/ad_da_hdmi_top.v:10

    V_OBUF /* da_data_out_obuf[5]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_TB_156_0/obuf  (
            .O (da_data_out[5]),
            .I (\da_data_out_obuf[5]/ntO ));
	// ../source/ad_da_hdmi_top.v:13

    V_OBUF /* da_data_out_obuf[7]/opit_0/obuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .SLEW_RATE("SLOW"), 
            .DRIVE_STRENGTH("8"))
        \IOBS_TB_164_0/obuf  (
            .O (da_data_out[7]),
            .I (\da_data_out_obuf[7]/ntO ));
	// ../source/ad_da_hdmi_top.v:13

    V_IBUF /* ad_data_in_ibuf[4]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_TB_168_0/ibuf  (
            .O (\ad_data_in_ibuf[4]/ntD ),
            .I (ad_data_in[4]));
	// ../source/ad_da_hdmi_top.v:10

    V_IBUF /* ad_data_in_ibuf[0]/opit_0/ibuf */ #(
            .IOSTANDARD("LVCMOS33"), 
            .TERM_DDR("ON"))
        \IOBS_TB_184_0/ibuf  (
            .O (\ad_data_in_ibuf[0]/ntD ),
            .I (ad_data_in[0]));
	// ../source/ad_da_hdmi_top.v:10

    V_MUX2 \IOL_19_374/MIPI_OUT/V_MUX2  (
            .Z (\led_int_obuf/ntO ),
            .I0 (nt_led_int),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:8

    V_BUF \IOL_115_5/ntDI  (
            .Z (nt_ad_data_in[6]),
            .I (\ad_data_in_ibuf[6]/ntD ));
	// ../source/ad_da_hdmi_top.v:10

    V_BUF \IOL_115_6/ntDI  (
            .Z (nt_ad_data_in[7]),
            .I (\ad_data_in_ibuf[7]/ntD ));
	// ../source/ad_da_hdmi_top.v:10

    V_MUX2 \IOL_123_5/MIPI_OUT/V_MUX2  (
            .Z (\ad_clk_obuf/ntO ),
            .I0 (ntR383),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:11

    V_MUX2 \IOL_123_6/MIPI_OUT/V_MUX2  (
            .Z (\da_clk_obuf/ntO ),
            .I0 (ntR382),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:12

    V_MUX2 \IOL_135_5/MIPI_OUT/V_MUX2  (
            .Z (\da_data_out_obuf[3]/ntO ),
            .I0 (nt_da_data_out[3]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:13

    V_MUX2 \IOL_135_6/MIPI_OUT/V_MUX2  (
            .Z (\da_data_out_obuf[2]/ntO ),
            .I0 (nt_da_data_out[2]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:13

    V_MUX2 \IOL_151_5/MIPI_OUT/V_MUX2  (
            .Z (\da_data_out_obuf[1]/ntO ),
            .I0 (nt_da_data_out[1]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:13

    V_MUX2 \IOL_151_6/MIPI_OUT/V_MUX2  (
            .Z (\da_data_out_obuf[0]/ntO ),
            .I0 (nt_da_data_out[0]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:13

    V_BUF \IOL_155_5/ntDI  (
            .Z (nt_ad_data_in[2]),
            .I (\ad_data_in_ibuf[2]/ntD ));
	// ../source/ad_da_hdmi_top.v:10

    V_BUF \IOL_155_6/ntDI  (
            .Z (nt_ad_data_in[3]),
            .I (\ad_data_in_ibuf[3]/ntD ));
	// ../source/ad_da_hdmi_top.v:10

    V_MUX2 \IOL_159_5/MIPI_OUT/V_MUX2  (
            .Z (\da_data_out_obuf[5]/ntO ),
            .I0 (nt_da_data_out[5]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:13

    V_MUX2 \IOL_159_6/MIPI_OUT/V_MUX2  (
            .Z (\da_data_out_obuf[4]/ntO ),
            .I0 (nt_da_data_out[4]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:13

    V_MUX2 \IOL_167_5/MIPI_OUT/V_MUX2  (
            .Z (\da_data_out_obuf[7]/ntO ),
            .I0 (nt_da_data_out[7]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:13

    V_MUX2 \IOL_167_6/MIPI_OUT/V_MUX2  (
            .Z (\da_data_out_obuf[6]/ntO ),
            .I0 (nt_da_data_out[6]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:13

    V_BUF \IOL_171_5/ntDI  (
            .Z (nt_ad_data_in[4]),
            .I (\ad_data_in_ibuf[4]/ntD ));
	// ../source/ad_da_hdmi_top.v:10

    V_BUF \IOL_171_6/ntDI  (
            .Z (nt_ad_data_in[5]),
            .I (\ad_data_in_ibuf[5]/ntD ));
	// ../source/ad_da_hdmi_top.v:10

    V_BUF \IOL_187_5/ntDI  (
            .Z (nt_ad_data_in[0]),
            .I (\ad_data_in_ibuf[0]/ntD ));
	// ../source/ad_da_hdmi_top.v:10

    V_BUF \IOL_187_6/ntDI  (
            .Z (nt_ad_data_in[1]),
            .I (\ad_data_in_ibuf[1]/ntD ));
	// ../source/ad_da_hdmi_top.v:10

    V_MUX2 \IOL_327_42/MIPI_OUT/V_MUX2  (
            .Z (\rstn_out_obuf/ntO ),
            .I0 (nt_rstn_out),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:4

    V_MUX2 \IOL_327_45/MIPI_OUT/V_MUX2  (
            .Z (\hdmi_color.ms72xx_ctl.iic_tx_sda_tri/ntO ),
            .I0 (\hdmi_color/ms72xx_ctl/sda_tx_out ),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:7

    V_BUF \IOL_327_45/ntDI  (
            .Z (_N0),
            .I (\hdmi_color.ms72xx_ctl.iic_tx_sda_tri/ntI ));
	// ../source/ad_da_hdmi_top.v:7

    V_BUF \IOL_327_45/ntTS_CTRL[0]  (
            .Z (\hdmi_color.ms72xx_ctl.iic_tx_sda_tri/ntT ),
            .I (\hdmi_color/ms72xx_ctl/iic_dri_tx/N80 ));
	// ../source/ad_da_hdmi_top.v:7

    V_MUX2 \IOL_327_46/MIPI_OUT/V_MUX2  (
            .Z (\iic_tx_scl_obuf/ntO ),
            .I0 (nt_iic_tx_scl),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:6

    V_MUX2 \IOL_327_109/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[10]/ntO ),
            .I0 (nt_vout_data[10]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_110/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[9]/ntO ),
            .I0 (nt_vout_data[8]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_121/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[12]/ntO ),
            .I0 (nt_vout_data[8]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_122/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[11]/ntO ),
            .I0 (nt_vout_data[0]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_137/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[6]/ntO ),
            .I0 (1'b0),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_138/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[7]/ntO ),
            .I0 (nt_vout_data[0]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_141/MIPI_OUT/V_MUX2  (
            .Z (\vout_de_obuf/ntO ),
            .I0 (nt_vout_de),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:16

    V_MUX2 \IOL_327_142/MIPI_OUT/V_MUX2  (
            .Z (\vout_hs_obuf/ntO ),
            .I0 (nt_vout_hs),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:14

    V_MUX2 \IOL_327_146/MIPI_OUT/V_MUX2  (
            .Z (\vout_vs_obuf/ntO ),
            .I0 (nt_vout_vs),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:15

    V_MUX2 \IOL_327_149/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[1]/ntO ),
            .I0 (nt_vout_data[0]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_150/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[0]/ntO ),
            .I0 (nt_vout_data[0]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_165/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[3]/ntO ),
            .I0 (nt_vout_data[0]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_166/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[2]/ntO ),
            .I0 (1'b0),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_169/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[5]/ntO ),
            .I0 (1'b0),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_170/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[4]/ntO ),
            .I0 (nt_vout_data[0]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_201/MIPI_OUT/V_MUX2  (
            .Z (\vout_clk_obuf/ntO ),
            .I0 (ntR384),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:17

    V_MUX2 \IOL_327_202/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[8]/ntO ),
            .I0 (nt_vout_data[8]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_209/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[17]/ntO ),
            .I0 (nt_vout_data[16]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_BUF \IOL_327_210/ntDI  (
            .Z (_N2),
            .I (\clk_50M_ibuf/ntD ));
	// ../source/ad_da_hdmi_top.v:2

    V_MUX2 \IOL_327_213/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[20]/ntO ),
            .I0 (nt_vout_data[16]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_229/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[18]/ntO ),
            .I0 (nt_vout_data[18]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_230/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[19]/ntO ),
            .I0 (nt_vout_data[16]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_233/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[13]/ntO ),
            .I0 (nt_vout_data[13]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_234/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[14]/ntO ),
            .I0 (nt_vout_data[10]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_237/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[22]/ntO ),
            .I0 (nt_vout_data[18]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_238/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[21]/ntO ),
            .I0 (nt_vout_data[18]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_241/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[15]/ntO ),
            .I0 (nt_vout_data[8]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_MUX2 \IOL_327_242/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[16]/ntO ),
            .I0 (nt_vout_data[16]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_BUF \IOL_327_257/ntDI  (
            .Z (nt_rst_n),
            .I (\rst_n_ibuf/ntD ));
	// ../source/ad_da_hdmi_top.v:3

    V_MUX2 \IOL_327_273/MIPI_OUT/V_MUX2  (
            .Z (\vout_data_obuf[23]/ntO ),
            .I0 (nt_vout_data[16]),
            .I1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:18

    V_PLL_E3 /* hdmi_color/u_pll/u_pll_e3/goppll/V_PLL_E3 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIOM_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(4), 
            .STATIC_RATIOM(1), 
            .STATIC_RATIO0(8), 
            .STATIC_RATIO1(119), 
            .STATIC_RATIO2(16), 
            .STATIC_RATIO3(16), 
            .STATIC_RATIO4(16), 
            .STATIC_RATIOF(95), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .STATIC_DUTY0(8), 
            .STATIC_DUTY1(119), 
            .STATIC_DUTY2(16), 
            .STATIC_DUTY3(16), 
            .STATIC_DUTY4(16), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(0), 
            .STATIC_CPHASE1(0), 
            .STATIC_CPHASE2(0), 
            .STATIC_CPHASE3(0), 
            .STATIC_CPHASE4(0), 
            .STATIC_CPHASEF(0), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("FALSE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .DYNAMIC_LOOP_EN("FALSE"), 
            .LOOP_MAPPING_EN("FALSE"), 
            .BANDWIDTH("LOW"))
        \PLL_158_55/V_PLL_E3  (
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ICP_SEL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .LPFRES_SEL ({1'b0, 1'b0, 1'b0}),
            .PHASE_SEL ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOM ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (nt_vout_clk),
            .CLKOUT0_EXT (),
            .CLKOUT1 (\hdmi_color/cfg_clk ),
            .CLKOUT2 (),
            .CLKOUT3 (),
            .CLKOUT4 (),
            .CLKOUT5 (),
            .CLKSWITCH_FLAG (),
            .LOCK (\hdmi_color/locked ),
            .CLKFB (1'b0),
            .CLKIN1 (_N2),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (1'b0),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .CRIPPLE_SEL (1'b0),
            .ICP_BASE (1'b0),
            .LOAD_PHASE (1'b0),
            .PFDEN (1'b0),
            .PHASE_DIR (1'b0),
            .PHASE_STEP_N (1'b0),
            .PLL_PWD (1'b0),
            .RST (1'b0),
            .RSTODIV (1'b0));
	// ../ipcore/pll/pll.v:232

    V_PLL_E3 /* u_pll_adda/u_pll_e3/goppll/V_PLL_E3 */ #(
            .CLKIN_FREQ(50), 
            .PFDEN_EN("FALSE"), 
            .VCOCLK_DIV2(1'b0), 
            .DYNAMIC_RATIOI_EN("FALSE"), 
            .DYNAMIC_RATIOM_EN("FALSE"), 
            .DYNAMIC_RATIO0_EN("FALSE"), 
            .DYNAMIC_RATIO1_EN("FALSE"), 
            .DYNAMIC_RATIO2_EN("FALSE"), 
            .DYNAMIC_RATIO3_EN("FALSE"), 
            .DYNAMIC_RATIO4_EN("FALSE"), 
            .DYNAMIC_RATIOF_EN("FALSE"), 
            .STATIC_RATIOI(5), 
            .STATIC_RATIOM(1), 
            .STATIC_RATIO0(10), 
            .STATIC_RATIO1(40), 
            .STATIC_RATIO2(16), 
            .STATIC_RATIO3(16), 
            .STATIC_RATIO4(16), 
            .STATIC_RATIOF(118), 
            .DYNAMIC_DUTY0_EN("FALSE"), 
            .DYNAMIC_DUTY1_EN("FALSE"), 
            .DYNAMIC_DUTY2_EN("FALSE"), 
            .DYNAMIC_DUTY3_EN("FALSE"), 
            .DYNAMIC_DUTY4_EN("FALSE"), 
            .STATIC_DUTY0(10), 
            .STATIC_DUTY1(40), 
            .STATIC_DUTY2(16), 
            .STATIC_DUTY3(16), 
            .STATIC_DUTY4(16), 
            .STATIC_PHASE0(0), 
            .STATIC_PHASE1(0), 
            .STATIC_PHASE2(0), 
            .STATIC_PHASE3(0), 
            .STATIC_PHASE4(0), 
            .STATIC_PHASEF(0), 
            .STATIC_CPHASE0(0), 
            .STATIC_CPHASE1(0), 
            .STATIC_CPHASE2(0), 
            .STATIC_CPHASE3(0), 
            .STATIC_CPHASE4(0), 
            .STATIC_CPHASEF(0), 
            .CLK_CAS1_EN("FALSE"), 
            .CLK_CAS2_EN("FALSE"), 
            .CLK_CAS3_EN("FALSE"), 
            .CLK_CAS4_EN("FALSE"), 
            .CLKOUT5_SEL(0), 
            .CLKIN_BYPASS_EN("FALSE"), 
            .CLKOUT0_SYN_EN("FALSE"), 
            .CLKOUT0_EXT_SYN_EN("FALSE"), 
            .CLKOUT1_SYN_EN("FALSE"), 
            .CLKOUT2_SYN_EN("FALSE"), 
            .CLKOUT3_SYN_EN("FALSE"), 
            .CLKOUT4_SYN_EN("FALSE"), 
            .CLKOUT5_SYN_EN("FALSE"), 
            .INTERNAL_FB("ENABLE"), 
            .EXTERNAL_FB("DISABLE"), 
            .DYNAMIC_LOOP_EN("FALSE"), 
            .LOOP_MAPPING_EN("FALSE"), 
            .BANDWIDTH("LOW"))
        \PLL_158_75/V_PLL_E3  (
            .DUTY0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .DUTY4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .ICP_SEL ({1'b0, 1'b0, 1'b0, 1'b0}),
            .LPFRES_SEL ({1'b0, 1'b0, 1'b0}),
            .PHASE_SEL ({1'b0, 1'b0, 1'b0}),
            .RATIO0 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO1 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO2 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO3 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIO4 ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOF ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOI ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .RATIOM ({1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0, 1'b0}),
            .CLKOUT0 (nt_da_clk),
            .CLKOUT0_EXT (),
            .CLKOUT1 (nt_ad_clk),
            .CLKOUT2 (),
            .CLKOUT3 (),
            .CLKOUT4 (),
            .CLKOUT5 (),
            .CLKSWITCH_FLAG (),
            .LOCK (),
            .CLKFB (1'b0),
            .CLKIN1 (_N2),
            .CLKIN2 (1'b0),
            .CLKIN_SEL (1'b0),
            .CLKIN_SEL_EN (1'b0),
            .CLKOUT0_EXT_SYN (1'b0),
            .CLKOUT0_SYN (1'b0),
            .CLKOUT1_SYN (1'b0),
            .CLKOUT2_SYN (1'b0),
            .CLKOUT3_SYN (1'b0),
            .CLKOUT4_SYN (1'b0),
            .CLKOUT5_SYN (1'b0),
            .CRIPPLE_SEL (1'b0),
            .ICP_BASE (1'b0),
            .LOAD_PHASE (1'b0),
            .PFDEN (1'b0),
            .PHASE_DIR (1'b0),
            .PHASE_STEP_N (1'b0),
            .PLL_PWD (1'b0),
            .RST (1'b0),
            .RSTODIV (1'b0));
	// ../ipcore/pll_adda/pll_adda.v:232

    V_BUF \RCKB_327_72/rckb_buf  (
            .Z (ntR385),
            .I (\u_CORES/sel1_wire ));

    V_SCANCHAIN_E1 /* u_CORES/u_GTP_SCANCHAIN_PG/scanchain/V_SCANCHAIN_E1 */ #(
            .IDCODE(32'b10101010101010100101010101010101), 
            .CHAIN_NUM(1))
        \SCANCHAIN_325_0/V_SCANCHAIN_E1  (
            .CAPDR (\u_CORES/capt_o ),
            .FLG_USER (\u_CORES/sel1_wire ),
            .JCLK (),
            .JRTI (),
            .RST (),
            .SHFTDR (\u_CORES/shift_wire ),
            .TCK_USER (\u_CORES/drck_o ),
            .TDI_USER (\u_CORES/conf_tdi ),
            .TDO (),
            .TMS_USER (),
            .UPDR (\u_CORES/update_wire ),
            .TCK (1'b0),
            .TDI (1'b0),
            .TDO_USER (\u_CORES/tdo1_wire ),
            .TMS (1'b0));
	// ../source/ad_da_hdmi_top.v:122

    V_USCM /* clkbufg_3/gopclkbufg/V_USCM */ #(
            .USCM_MODE("BUF_A"), 
            .SIM_DEVICE("LOGOS"))
        \USCM_84_108/V_USCM  (
            .CLKOUT (ntclkbufg_0),
            .CLK0 (nt_vout_clk),
            .CLK1 (1'b0),
            .SEL (1'b0));
	// ../ipcore/pll/pll.v:232

    V_USCM /* clkbufg_5/gopclkbufg/V_USCM */ #(
            .USCM_MODE("BUF_A"), 
            .SIM_DEVICE("LOGOS"))
        \USCM_84_109/V_USCM  (
            .CLKOUT (ntclkbufg_2),
            .CLK0 (\hdmi_color/cfg_clk ),
            .CLK1 (1'b0),
            .SEL (1'b0));
	// ../ipcore/pll/pll.v:232

    V_USCM /* clkbufg_6/gopclkbufg/V_USCM */ #(
            .USCM_MODE("BUF_A"), 
            .SIM_DEVICE("LOGOS"))
        \USCM_84_110/V_USCM  (
            .CLKOUT (ntclkbufg_3),
            .CLK0 (nt_ad_clk),
            .CLK1 (1'b0),
            .SEL (1'b0));
	// ../ipcore/pll_adda/pll_adda.v:232

    V_USCM /* clkbufg_8/gopclkbufg/V_USCM */ #(
            .USCM_MODE("BUF_A"), 
            .SIM_DEVICE("LOGOS"))
        \USCM_84_111/V_USCM  (
            .CLKOUT (ntclkbufg_5),
            .CLK0 (nt_da_clk),
            .CLK1 (1'b0),
            .SEL (1'b0));
	// ../ipcore/pll_adda/pll_adda.v:232

    V_USCM /* clkbufg_4/gopclkbufg/V_USCM */ #(
            .USCM_MODE("BUF_A"), 
            .SIM_DEVICE("LOGOS"))
        \USCM_84_112/V_USCM  (
            .CLKOUT (ntclkbufg_1),
            .CLK0 (\u_CORES/drck_o ),
            .CLK1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:122

    V_USCM /* clkbufg_7/gopclkbufg/V_USCM */ #(
            .USCM_MODE("BUF_A"), 
            .SIM_DEVICE("LOGOS"))
        \USCM_84_113/V_USCM  (
            .CLKOUT (ntclkbufg_4),
            .CLK0 (\u_CORES/capt_o ),
            .CLK1 (1'b0),
            .SEL (1'b0));
	// ../source/ad_da_hdmi_top.v:122

    V_USCM /* USCMROUTE_1/V_USCM */ #(
            .USCM_MODE("BUF_A"), 
            .SIM_DEVICE("LOGOS"))
        \USCM_84_114/V_USCM  (
            .CLKOUT (ntR383),
            .CLK0 (nt_ad_clk),
            .CLK1 (1'b0),
            .SEL (1'b0));

    V_USCM /* USCMROUTE_0/V_USCM */ #(
            .USCM_MODE("BUF_A"), 
            .SIM_DEVICE("LOGOS"))
        \USCM_84_115/V_USCM  (
            .CLKOUT (ntR382),
            .CLK0 (nt_da_clk),
            .CLK1 (1'b0),
            .SEL (1'b0));

    V_USCM /* USCMROUTE_2/V_USCM */ #(
            .USCM_MODE("BUF_B"), 
            .SIM_DEVICE("LOGOS"))
        \USCM_84_154/V_USCM  (
            .CLKOUT (ntR384),
            .CLK0 (1'b0),
            .CLK1 (nt_vout_clk),
            .SEL (1'b0));


endmodule

