#! /opt/homebrew/Cellar/icarus-verilog/11.0/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/11.0/lib/ivl/v2009.vpi";
S_0x12ee8ff40 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12ee8ecd0 .scope module, "addiu_tb" "addiu_tb" 3 1;
 .timescale 0 0;
v0x12eea58b0_0 .net "active", 0 0, L_0x12eeaec30;  1 drivers
v0x12eea5960_0 .var "clk", 0 0;
v0x12eea5a70_0 .var "clk_enable", 0 0;
v0x12eea5b00_0 .net "data_address", 31 0, v0x12eea3690_0;  1 drivers
v0x12eea5b90_0 .net "data_read", 0 0, L_0x12eeae390;  1 drivers
v0x12eea5c20_0 .var "data_readdata", 31 0;
v0x12eea5cb0_0 .net "data_write", 0 0, L_0x12eeadd00;  1 drivers
v0x12eea5d40_0 .net "data_writedata", 31 0, v0x12ee9c330_0;  1 drivers
v0x12eea5e10_0 .net "instr_address", 31 0, L_0x12eeaed60;  1 drivers
v0x12eea5f20_0 .var "instr_readdata", 31 0;
v0x12eea5fb0_0 .net "register_v0", 31 0, L_0x12eeac5d0;  1 drivers
v0x12eea6080_0 .var "reset", 0 0;
S_0x12ee6d790 .scope begin, "$unm_blk_3" "$unm_blk_3" 3 36, 3 36 0, S_0x12ee8ecd0;
 .timescale 0 0;
v0x12ee23fe0_0 .var "imm", 15 0;
v0x12ee993a0_0 .var "imm_instr", 31 0;
v0x12ee99440_0 .var "opcode", 5 0;
v0x12ee994f0_0 .var "rs", 4 0;
v0x12ee995a0_0 .var "rt", 4 0;
E_0x12ee5aed0 .event posedge, v0x12ee9c6a0_0;
S_0x12ee99690 .scope module, "dut" "mips_cpu_harvard" 3 113, 4 1 0, S_0x12ee8ecd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 1 "active";
    .port_info 3 /OUTPUT 32 "register_v0";
    .port_info 4 /INPUT 1 "clk_enable";
    .port_info 5 /OUTPUT 32 "instr_address";
    .port_info 6 /INPUT 32 "instr_readdata";
    .port_info 7 /OUTPUT 32 "data_address";
    .port_info 8 /OUTPUT 1 "data_write";
    .port_info 9 /OUTPUT 1 "data_read";
    .port_info 10 /OUTPUT 32 "data_writedata";
    .port_info 11 /INPUT 32 "data_readdata";
L_0x12eea7720 .functor OR 1, L_0x12eea73d0, L_0x12eea75e0, C4<0>, C4<0>;
L_0x12eea7810 .functor BUFZ 1, L_0x12eea6ec0, C4<0>, C4<0>, C4<0>;
L_0x12eea7ba0 .functor BUFZ 1, L_0x12eea6fe0, C4<0>, C4<0>, C4<0>;
L_0x12eea7cf0 .functor AND 1, L_0x12eea6ec0, L_0x12eea7e40, C4<1>, C4<1>;
L_0x12eea7fe0 .functor OR 1, L_0x12eea7cf0, L_0x12eea7d60, C4<0>, C4<0>;
L_0x12eea8120 .functor OR 1, L_0x12eea7fe0, L_0x12eea7ac0, C4<0>, C4<0>;
L_0x12eea8210 .functor OR 1, L_0x12eea8120, L_0x12eea94b0, C4<0>, C4<0>;
L_0x12eea8300 .functor OR 1, L_0x12eea8210, L_0x12eea8f90, C4<0>, C4<0>;
L_0x12eea8e50 .functor AND 1, L_0x12eea8960, L_0x12eea8a80, C4<1>, C4<1>;
L_0x12eea8f90 .functor OR 1, L_0x12eea8700, L_0x12eea8e50, C4<0>, C4<0>;
L_0x12eea94b0 .functor AND 1, L_0x12eea8c30, L_0x12eea9120, C4<1>, C4<1>;
L_0x12eea9a30 .functor OR 1, L_0x12eea9350, L_0x12eea96e0, C4<0>, C4<0>;
L_0x12eea6c70 .functor OR 1, L_0x12eea9dc0, L_0x12eeaa070, C4<0>, C4<0>;
L_0x12eeaa450 .functor AND 1, L_0x12eea79c0, L_0x12eea6c70, C4<1>, C4<1>;
L_0x12eeaa5e0 .functor OR 1, L_0x12eeaa230, L_0x12eeaa720, C4<0>, C4<0>;
L_0x12eeaa3e0 .functor OR 1, L_0x12eeaa5e0, L_0x12eeaa9d0, C4<0>, C4<0>;
L_0x12eeaab30 .functor AND 1, L_0x12eea6ec0, L_0x12eeaa3e0, C4<1>, C4<1>;
L_0x12eeaa800 .functor AND 1, L_0x12eea6ec0, L_0x12eeaacf0, C4<1>, C4<1>;
L_0x12eea8d70 .functor AND 1, L_0x12eea6ec0, L_0x12eeaa870, C4<1>, C4<1>;
L_0x12eeab740 .functor AND 1, v0x12eea3570_0, v0x12eea55b0_0, C4<1>, C4<1>;
L_0x12eeab7b0 .functor AND 1, L_0x12eeab740, L_0x12eea8300, C4<1>, C4<1>;
L_0x12eeab990 .functor OR 1, L_0x12eea8f90, L_0x12eea94b0, C4<0>, C4<0>;
L_0x12eeac640 .functor BUFZ 32, L_0x12eeac270, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12eeac7f0 .functor BUFZ 32, L_0x12eeac520, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12eead650 .functor AND 1, v0x12eea5a70_0, L_0x12eeaab30, C4<1>, C4<1>;
L_0x12eead790 .functor AND 1, L_0x12eead650, v0x12eea3570_0, C4<1>, C4<1>;
L_0x12eeabfd0 .functor AND 1, L_0x12eead790, L_0x12eead8a0, C4<1>, C4<1>;
L_0x12eeadc90 .functor AND 1, v0x12eea3570_0, v0x12eea55b0_0, C4<1>, C4<1>;
L_0x12eeadd00 .functor AND 1, L_0x12eeadc90, L_0x12eea8490, C4<1>, C4<1>;
L_0x12eead9e0 .functor OR 1, L_0x12eeadbb0, L_0x12eeadee0, C4<0>, C4<0>;
L_0x12eeae220 .functor AND 1, L_0x12eead9e0, L_0x12eeadad0, C4<1>, C4<1>;
L_0x12eeae390 .functor OR 1, L_0x12eea7ac0, L_0x12eeae220, C4<0>, C4<0>;
L_0x12eeaec30 .functor BUFZ 1, v0x12eea3570_0, C4<0>, C4<0>, C4<0>;
L_0x12eeaed60 .functor BUFZ 32, v0x12eea3600_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ee9e6e0_0 .net *"_ivl_102", 31 0, L_0x12eea9080;  1 drivers
L_0x1100684d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ee9e770_0 .net *"_ivl_105", 25 0, L_0x1100684d8;  1 drivers
L_0x110068520 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ee9e800_0 .net/2u *"_ivl_106", 31 0, L_0x110068520;  1 drivers
v0x12ee9e890_0 .net *"_ivl_108", 0 0, L_0x12eea8c30;  1 drivers
v0x12ee9e920_0 .net *"_ivl_111", 5 0, L_0x12eea92b0;  1 drivers
L_0x110068568 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12ee9e9c0_0 .net/2u *"_ivl_112", 5 0, L_0x110068568;  1 drivers
v0x12ee9ea70_0 .net *"_ivl_114", 0 0, L_0x12eea9120;  1 drivers
v0x12ee9eb10_0 .net *"_ivl_118", 31 0, L_0x12eea9640;  1 drivers
L_0x1100680a0 .functor BUFT 1, C4<100011>, C4<0>, C4<0>, C4<0>;
v0x12ee9ebc0_0 .net/2u *"_ivl_12", 5 0, L_0x1100680a0;  1 drivers
L_0x1100685b0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ee9ecd0_0 .net *"_ivl_121", 25 0, L_0x1100685b0;  1 drivers
L_0x1100685f8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x12ee9ed80_0 .net/2u *"_ivl_122", 31 0, L_0x1100685f8;  1 drivers
v0x12ee9ee30_0 .net *"_ivl_124", 0 0, L_0x12eea9350;  1 drivers
v0x12ee9eed0_0 .net *"_ivl_126", 31 0, L_0x12eea9810;  1 drivers
L_0x110068640 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ee9ef80_0 .net *"_ivl_129", 25 0, L_0x110068640;  1 drivers
L_0x110068688 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12ee9f030_0 .net/2u *"_ivl_130", 31 0, L_0x110068688;  1 drivers
v0x12ee9f0e0_0 .net *"_ivl_132", 0 0, L_0x12eea96e0;  1 drivers
v0x12ee9f180_0 .net *"_ivl_136", 31 0, L_0x12eea9b20;  1 drivers
L_0x1100686d0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ee9f310_0 .net *"_ivl_139", 25 0, L_0x1100686d0;  1 drivers
L_0x110068718 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ee9f3a0_0 .net/2u *"_ivl_140", 31 0, L_0x110068718;  1 drivers
v0x12ee9f450_0 .net *"_ivl_142", 0 0, L_0x12eea79c0;  1 drivers
v0x12ee9f4f0_0 .net *"_ivl_145", 5 0, L_0x12eea9ed0;  1 drivers
L_0x110068760 .functor BUFT 1, C4<001001>, C4<0>, C4<0>, C4<0>;
v0x12ee9f5a0_0 .net/2u *"_ivl_146", 5 0, L_0x110068760;  1 drivers
v0x12ee9f650_0 .net *"_ivl_148", 0 0, L_0x12eea9dc0;  1 drivers
v0x12ee9f6f0_0 .net *"_ivl_151", 5 0, L_0x12eeaa190;  1 drivers
L_0x1100687a8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x12ee9f7a0_0 .net/2u *"_ivl_152", 5 0, L_0x1100687a8;  1 drivers
v0x12ee9f850_0 .net *"_ivl_154", 0 0, L_0x12eeaa070;  1 drivers
v0x12ee9f8f0_0 .net *"_ivl_157", 0 0, L_0x12eea6c70;  1 drivers
L_0x1100680e8 .functor BUFT 1, C4<101011>, C4<0>, C4<0>, C4<0>;
v0x12ee9f990_0 .net/2u *"_ivl_16", 5 0, L_0x1100680e8;  1 drivers
v0x12ee9fa40_0 .net *"_ivl_161", 1 0, L_0x12eeaa500;  1 drivers
L_0x1100687f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x12ee9faf0_0 .net/2u *"_ivl_162", 1 0, L_0x1100687f0;  1 drivers
v0x12ee9fba0_0 .net *"_ivl_164", 0 0, L_0x12eeaa230;  1 drivers
L_0x110068838 .functor BUFT 1, C4<010001>, C4<0>, C4<0>, C4<0>;
v0x12ee9fc40_0 .net/2u *"_ivl_166", 5 0, L_0x110068838;  1 drivers
v0x12ee9fcf0_0 .net *"_ivl_168", 0 0, L_0x12eeaa720;  1 drivers
v0x12ee9f220_0 .net *"_ivl_171", 0 0, L_0x12eeaa5e0;  1 drivers
L_0x110068880 .functor BUFT 1, C4<010011>, C4<0>, C4<0>, C4<0>;
v0x12ee9ff80_0 .net/2u *"_ivl_172", 5 0, L_0x110068880;  1 drivers
v0x12eea0010_0 .net *"_ivl_174", 0 0, L_0x12eeaa9d0;  1 drivers
v0x12eea00a0_0 .net *"_ivl_177", 0 0, L_0x12eeaa3e0;  1 drivers
L_0x1100688c8 .functor BUFT 1, C4<010000>, C4<0>, C4<0>, C4<0>;
v0x12eea0130_0 .net/2u *"_ivl_180", 5 0, L_0x1100688c8;  1 drivers
v0x12eea01d0_0 .net *"_ivl_182", 0 0, L_0x12eeaacf0;  1 drivers
L_0x110068910 .functor BUFT 1, C4<010010>, C4<0>, C4<0>, C4<0>;
v0x12eea0270_0 .net/2u *"_ivl_186", 5 0, L_0x110068910;  1 drivers
v0x12eea0320_0 .net *"_ivl_188", 0 0, L_0x12eeaa870;  1 drivers
L_0x110068958 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x12eea03c0_0 .net/2u *"_ivl_196", 4 0, L_0x110068958;  1 drivers
v0x12eea0470_0 .net *"_ivl_199", 4 0, L_0x12eeaae30;  1 drivers
v0x12eea0520_0 .net *"_ivl_20", 31 0, L_0x12eea7230;  1 drivers
v0x12eea05d0_0 .net *"_ivl_201", 4 0, L_0x12eeab3f0;  1 drivers
v0x12eea0680_0 .net *"_ivl_202", 4 0, L_0x12eeab490;  1 drivers
v0x12eea0730_0 .net *"_ivl_207", 0 0, L_0x12eeab740;  1 drivers
v0x12eea07d0_0 .net *"_ivl_211", 0 0, L_0x12eeab990;  1 drivers
L_0x1100689a0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x12eea0870_0 .net/2u *"_ivl_212", 31 0, L_0x1100689a0;  1 drivers
v0x12eea0920_0 .net *"_ivl_214", 31 0, L_0x12eeaba00;  1 drivers
v0x12eea09d0_0 .net *"_ivl_216", 31 0, L_0x12eeab530;  1 drivers
v0x12eea0a80_0 .net *"_ivl_218", 31 0, L_0x12eeabca0;  1 drivers
v0x12eea0b30_0 .net *"_ivl_220", 31 0, L_0x12eeabb60;  1 drivers
v0x12eea0be0_0 .net *"_ivl_229", 0 0, L_0x12eead650;  1 drivers
L_0x110068130 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12eea0c80_0 .net *"_ivl_23", 25 0, L_0x110068130;  1 drivers
v0x12eea0d30_0 .net *"_ivl_231", 0 0, L_0x12eead790;  1 drivers
v0x12eea0dd0_0 .net *"_ivl_232", 31 0, L_0x12eead800;  1 drivers
L_0x110068ac0 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12eea0e80_0 .net *"_ivl_235", 30 0, L_0x110068ac0;  1 drivers
L_0x110068b08 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12eea0f30_0 .net/2u *"_ivl_236", 31 0, L_0x110068b08;  1 drivers
v0x12eea0fe0_0 .net *"_ivl_238", 0 0, L_0x12eead8a0;  1 drivers
L_0x110068178 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12eea1080_0 .net/2u *"_ivl_24", 31 0, L_0x110068178;  1 drivers
v0x12eea1130_0 .net *"_ivl_243", 0 0, L_0x12eeadc90;  1 drivers
L_0x110068b50 .functor BUFT 1, C4<101000>, C4<0>, C4<0>, C4<0>;
v0x12eea11d0_0 .net/2u *"_ivl_246", 5 0, L_0x110068b50;  1 drivers
L_0x110068b98 .functor BUFT 1, C4<101001>, C4<0>, C4<0>, C4<0>;
v0x12eea1280_0 .net/2u *"_ivl_250", 5 0, L_0x110068b98;  1 drivers
v0x12eea1330_0 .net *"_ivl_257", 0 0, L_0x12eeadad0;  1 drivers
v0x12ee9fd90_0 .net *"_ivl_259", 0 0, L_0x12eeae220;  1 drivers
v0x12ee9fe30_0 .net *"_ivl_26", 0 0, L_0x12eea73d0;  1 drivers
L_0x110068be0 .functor BUFT 1, C4<100110>, C4<0>, C4<0>, C4<0>;
v0x12ee9fed0_0 .net/2u *"_ivl_262", 5 0, L_0x110068be0;  1 drivers
L_0x110068c28 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x12eea13c0_0 .net/2u *"_ivl_266", 5 0, L_0x110068c28;  1 drivers
v0x12eea1470_0 .net *"_ivl_271", 15 0, L_0x12eeae8d0;  1 drivers
v0x12eea1520_0 .net *"_ivl_272", 17 0, L_0x12eeae480;  1 drivers
L_0x110068cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12eea15d0_0 .net *"_ivl_275", 1 0, L_0x110068cb8;  1 drivers
v0x12eea1680_0 .net *"_ivl_278", 15 0, L_0x12eeaeb90;  1 drivers
v0x12eea1730_0 .net *"_ivl_28", 31 0, L_0x12eea74f0;  1 drivers
L_0x110068d00 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12eea17e0_0 .net *"_ivl_280", 1 0, L_0x110068d00;  1 drivers
v0x12eea1890_0 .net *"_ivl_283", 0 0, L_0x12eeaeab0;  1 drivers
L_0x110068d48 .functor BUFT 1, C4<11111111111111>, C4<0>, C4<0>, C4<0>;
v0x12eea1940_0 .net/2u *"_ivl_284", 13 0, L_0x110068d48;  1 drivers
L_0x110068d90 .functor BUFT 1, C4<00000000000000>, C4<0>, C4<0>, C4<0>;
v0x12eea19f0_0 .net/2u *"_ivl_286", 13 0, L_0x110068d90;  1 drivers
v0x12eea1aa0_0 .net *"_ivl_288", 13 0, L_0x12eeaee50;  1 drivers
L_0x1100681c0 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12eea1b50_0 .net *"_ivl_31", 25 0, L_0x1100681c0;  1 drivers
L_0x110068208 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12eea1c00_0 .net/2u *"_ivl_32", 31 0, L_0x110068208;  1 drivers
v0x12eea1cb0_0 .net *"_ivl_34", 0 0, L_0x12eea75e0;  1 drivers
v0x12eea1d50_0 .net *"_ivl_4", 31 0, L_0x12eea6d90;  1 drivers
v0x12eea1e00_0 .net *"_ivl_41", 2 0, L_0x12eea78c0;  1 drivers
L_0x110068250 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v0x12eea1eb0_0 .net/2u *"_ivl_42", 2 0, L_0x110068250;  1 drivers
v0x12eea1f60_0 .net *"_ivl_49", 2 0, L_0x12eea7c50;  1 drivers
L_0x110068298 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x12eea2010_0 .net/2u *"_ivl_50", 2 0, L_0x110068298;  1 drivers
v0x12eea20c0_0 .net *"_ivl_55", 0 0, L_0x12eea7e40;  1 drivers
v0x12eea2160_0 .net *"_ivl_57", 0 0, L_0x12eea7cf0;  1 drivers
v0x12eea2200_0 .net *"_ivl_59", 0 0, L_0x12eea7fe0;  1 drivers
v0x12eea22a0_0 .net *"_ivl_61", 0 0, L_0x12eea8120;  1 drivers
v0x12eea2340_0 .net *"_ivl_63", 0 0, L_0x12eea8210;  1 drivers
v0x12eea23e0_0 .net *"_ivl_67", 2 0, L_0x12eea83d0;  1 drivers
L_0x1100682e0 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x12eea2490_0 .net/2u *"_ivl_68", 2 0, L_0x1100682e0;  1 drivers
L_0x110068010 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12eea2540_0 .net *"_ivl_7", 25 0, L_0x110068010;  1 drivers
v0x12eea25f0_0 .net *"_ivl_72", 31 0, L_0x12eea8660;  1 drivers
L_0x110068328 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12eea26a0_0 .net *"_ivl_75", 25 0, L_0x110068328;  1 drivers
L_0x110068370 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x12eea2750_0 .net/2u *"_ivl_76", 31 0, L_0x110068370;  1 drivers
v0x12eea2800_0 .net *"_ivl_78", 0 0, L_0x12eea8700;  1 drivers
L_0x110068058 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12eea28a0_0 .net/2u *"_ivl_8", 31 0, L_0x110068058;  1 drivers
v0x12eea2950_0 .net *"_ivl_80", 31 0, L_0x12eea88c0;  1 drivers
L_0x1100683b8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12eea2a00_0 .net *"_ivl_83", 25 0, L_0x1100683b8;  1 drivers
L_0x110068400 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12eea2ab0_0 .net/2u *"_ivl_84", 31 0, L_0x110068400;  1 drivers
v0x12eea2b60_0 .net *"_ivl_86", 0 0, L_0x12eea8960;  1 drivers
v0x12eea2c00_0 .net *"_ivl_89", 0 0, L_0x12eea8820;  1 drivers
v0x12eea2cb0_0 .net *"_ivl_90", 31 0, L_0x12eea8b30;  1 drivers
L_0x110068448 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12eea2d60_0 .net *"_ivl_93", 30 0, L_0x110068448;  1 drivers
L_0x110068490 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x12eea2e10_0 .net/2u *"_ivl_94", 31 0, L_0x110068490;  1 drivers
v0x12eea2ec0_0 .net *"_ivl_96", 0 0, L_0x12eea8a80;  1 drivers
v0x12eea2f60_0 .net *"_ivl_99", 0 0, L_0x12eea8e50;  1 drivers
v0x12eea3000_0 .net "active", 0 0, L_0x12eeaec30;  alias, 1 drivers
v0x12eea30a0_0 .net "alu_op1", 31 0, L_0x12eeac640;  1 drivers
v0x12eea3140_0 .net "alu_op2", 31 0, L_0x12eeac7f0;  1 drivers
v0x12eea31e0_0 .net "alui_instr", 0 0, L_0x12eea7d60;  1 drivers
v0x12eea3280_0 .net "b_flag", 0 0, v0x12ee9a310_0;  1 drivers
v0x12eea3330_0 .net "b_imm", 17 0, L_0x12eeae990;  1 drivers
v0x12eea33c0_0 .net "b_offset", 31 0, L_0x12eeaefd0;  1 drivers
v0x12eea3450_0 .net "clk", 0 0, v0x12eea5960_0;  1 drivers
v0x12eea34e0_0 .net "clk_enable", 0 0, v0x12eea5a70_0;  1 drivers
v0x12eea3570_0 .var "cpu_active", 0 0;
v0x12eea3600_0 .var "curr_addr", 31 0;
v0x12eea3690_0 .var "data_address", 31 0;
v0x12eea3730_0 .net "data_read", 0 0, L_0x12eeae390;  alias, 1 drivers
v0x12eea37d0_0 .net "data_readdata", 31 0, v0x12eea5c20_0;  1 drivers
v0x12eea38b0_0 .net "data_write", 0 0, L_0x12eeadd00;  alias, 1 drivers
v0x12eea3950_0 .net "data_writedata", 31 0, v0x12ee9c330_0;  alias, 1 drivers
v0x12eea39f0_0 .var "delay_slot", 31 0;
v0x12eea3a90_0 .net "effective_addr", 31 0, v0x12ee9a6d0_0;  1 drivers
v0x12eea3b30_0 .net "funct_code", 5 0, L_0x12eea6cf0;  1 drivers
v0x12eea3be0_0 .net "hi_out", 31 0, v0x12ee9c730_0;  1 drivers
v0x12eea3ca0_0 .net "hl_reg_enable", 0 0, L_0x12eeabfd0;  1 drivers
v0x12eea3d70_0 .net "instr_address", 31 0, L_0x12eeaed60;  alias, 1 drivers
v0x12eea3e10_0 .net "instr_opcode", 5 0, L_0x12eea6b90;  1 drivers
v0x12eea3eb0_0 .net "instr_readdata", 31 0, v0x12eea5f20_0;  1 drivers
v0x12eea3f80_0 .net "j_imm", 0 0, L_0x12eea9a30;  1 drivers
v0x12eea4020_0 .net "j_reg", 0 0, L_0x12eeaa450;  1 drivers
v0x12eea40c0_0 .net "link_const", 0 0, L_0x12eea8f90;  1 drivers
v0x12eea4160_0 .net "link_reg", 0 0, L_0x12eea94b0;  1 drivers
v0x12eea4200_0 .net "lo_out", 31 0, v0x12ee9ce40_0;  1 drivers
v0x12eea42a0_0 .net "load_data", 31 0, v0x12ee9b780_0;  1 drivers
v0x12eea4350_0 .net "load_instr", 0 0, L_0x12eea7ac0;  1 drivers
v0x12eea43e0_0 .net "lw", 0 0, L_0x12eea6fe0;  1 drivers
v0x12eea4480_0 .net "lwl", 0 0, L_0x12eeade30;  1 drivers
v0x12eea4520_0 .net "lwr", 0 0, L_0x12eeadfc0;  1 drivers
v0x12eea45c0_0 .net "mem_to_reg", 0 0, L_0x12eea7ba0;  1 drivers
v0x12eea4660_0 .net "mfhi", 0 0, L_0x12eeaa800;  1 drivers
v0x12eea4700_0 .net "mflo", 0 0, L_0x12eea8d70;  1 drivers
v0x12eea47a0_0 .net "movefrom", 0 0, L_0x12eea7720;  1 drivers
v0x12eea4840_0 .net "muldiv", 0 0, L_0x12eeaab30;  1 drivers
v0x12eea48e0_0 .var "next_delay_slot", 31 0;
v0x12eea4990_0 .net "partial_store", 0 0, L_0x12eead9e0;  1 drivers
v0x12eea4a30_0 .net "r_format", 0 0, L_0x12eea6ec0;  1 drivers
v0x12eea4ad0_0 .net "reg_a_read_data", 31 0, L_0x12eeac270;  1 drivers
v0x12eea4b90_0 .net "reg_a_read_index", 4 0, L_0x12eeab190;  1 drivers
v0x12eea4c40_0 .net "reg_b_read_data", 31 0, L_0x12eeac520;  1 drivers
v0x12eea4d10_0 .net "reg_b_read_index", 4 0, L_0x12eeaad90;  1 drivers
v0x12eea4db0_0 .net "reg_dst", 0 0, L_0x12eea7810;  1 drivers
v0x12eea4e40_0 .net "reg_write", 0 0, L_0x12eea8300;  1 drivers
v0x12eea4ee0_0 .net "reg_write_data", 31 0, L_0x12eeabf30;  1 drivers
v0x12eea4fa0_0 .net "reg_write_enable", 0 0, L_0x12eeab7b0;  1 drivers
v0x12eea5050_0 .net "reg_write_index", 4 0, L_0x12eeab2f0;  1 drivers
v0x12eea5100_0 .net "register_v0", 31 0, L_0x12eeac5d0;  alias, 1 drivers
v0x12eea51b0_0 .net "reset", 0 0, v0x12eea6080_0;  1 drivers
v0x12eea5240_0 .net "result", 31 0, v0x12ee9ab20_0;  1 drivers
v0x12eea52f0_0 .net "result_hi", 31 0, v0x12ee9a4c0_0;  1 drivers
v0x12eea53c0_0 .net "result_lo", 31 0, v0x12ee9a620_0;  1 drivers
v0x12eea5490_0 .net "sb", 0 0, L_0x12eeadbb0;  1 drivers
v0x12eea5520_0 .net "sh", 0 0, L_0x12eeadee0;  1 drivers
v0x12eea55b0_0 .var "state", 0 0;
v0x12eea5650_0 .net "store_instr", 0 0, L_0x12eea8490;  1 drivers
v0x12eea56f0_0 .net "sw", 0 0, L_0x12eea7150;  1 drivers
E_0x12ee999e0/0 .event edge, v0x12ee9a310_0, v0x12eea39f0_0, v0x12eea33c0_0, v0x12eea3f80_0;
E_0x12ee999e0/1 .event edge, v0x12ee9a570_0, v0x12eea4020_0, v0x12ee9db00_0, v0x12eea3600_0;
E_0x12ee999e0 .event/or E_0x12ee999e0/0, E_0x12ee999e0/1;
E_0x12ee99a50 .event edge, v0x12eea4480_0, v0x12eea4520_0, v0x12ee9c030_0, v0x12ee9a6d0_0;
L_0x12eea6b90 .part v0x12eea5f20_0, 26, 6;
L_0x12eea6cf0 .part v0x12eea5f20_0, 0, 6;
L_0x12eea6d90 .concat [ 6 26 0 0], L_0x12eea6b90, L_0x110068010;
L_0x12eea6ec0 .cmp/eq 32, L_0x12eea6d90, L_0x110068058;
L_0x12eea6fe0 .cmp/eq 6, L_0x12eea6b90, L_0x1100680a0;
L_0x12eea7150 .cmp/eq 6, L_0x12eea6b90, L_0x1100680e8;
L_0x12eea7230 .concat [ 6 26 0 0], L_0x12eea6b90, L_0x110068130;
L_0x12eea73d0 .cmp/eq 32, L_0x12eea7230, L_0x110068178;
L_0x12eea74f0 .concat [ 6 26 0 0], L_0x12eea6b90, L_0x1100681c0;
L_0x12eea75e0 .cmp/eq 32, L_0x12eea74f0, L_0x110068208;
L_0x12eea78c0 .part L_0x12eea6b90, 3, 3;
L_0x12eea7ac0 .cmp/eq 3, L_0x12eea78c0, L_0x110068250;
L_0x12eea7c50 .part L_0x12eea6b90, 3, 3;
L_0x12eea7d60 .cmp/eq 3, L_0x12eea7c50, L_0x110068298;
L_0x12eea7e40 .reduce/nor L_0x12eeaab30;
L_0x12eea83d0 .part L_0x12eea6b90, 3, 3;
L_0x12eea8490 .cmp/eq 3, L_0x12eea83d0, L_0x1100682e0;
L_0x12eea8660 .concat [ 6 26 0 0], L_0x12eea6b90, L_0x110068328;
L_0x12eea8700 .cmp/eq 32, L_0x12eea8660, L_0x110068370;
L_0x12eea88c0 .concat [ 6 26 0 0], L_0x12eea6b90, L_0x1100683b8;
L_0x12eea8960 .cmp/eq 32, L_0x12eea88c0, L_0x110068400;
L_0x12eea8820 .part v0x12eea5f20_0, 20, 1;
L_0x12eea8b30 .concat [ 1 31 0 0], L_0x12eea8820, L_0x110068448;
L_0x12eea8a80 .cmp/eq 32, L_0x12eea8b30, L_0x110068490;
L_0x12eea9080 .concat [ 6 26 0 0], L_0x12eea6b90, L_0x1100684d8;
L_0x12eea8c30 .cmp/eq 32, L_0x12eea9080, L_0x110068520;
L_0x12eea92b0 .part v0x12eea5f20_0, 0, 6;
L_0x12eea9120 .cmp/eq 6, L_0x12eea92b0, L_0x110068568;
L_0x12eea9640 .concat [ 6 26 0 0], L_0x12eea6b90, L_0x1100685b0;
L_0x12eea9350 .cmp/eq 32, L_0x12eea9640, L_0x1100685f8;
L_0x12eea9810 .concat [ 6 26 0 0], L_0x12eea6b90, L_0x110068640;
L_0x12eea96e0 .cmp/eq 32, L_0x12eea9810, L_0x110068688;
L_0x12eea9b20 .concat [ 6 26 0 0], L_0x12eea6b90, L_0x1100686d0;
L_0x12eea79c0 .cmp/eq 32, L_0x12eea9b20, L_0x110068718;
L_0x12eea9ed0 .part v0x12eea5f20_0, 0, 6;
L_0x12eea9dc0 .cmp/eq 6, L_0x12eea9ed0, L_0x110068760;
L_0x12eeaa190 .part v0x12eea5f20_0, 0, 6;
L_0x12eeaa070 .cmp/eq 6, L_0x12eeaa190, L_0x1100687a8;
L_0x12eeaa500 .part L_0x12eea6cf0, 3, 2;
L_0x12eeaa230 .cmp/eq 2, L_0x12eeaa500, L_0x1100687f0;
L_0x12eeaa720 .cmp/eq 6, L_0x12eea6cf0, L_0x110068838;
L_0x12eeaa9d0 .cmp/eq 6, L_0x12eea6cf0, L_0x110068880;
L_0x12eeaacf0 .cmp/eq 6, L_0x12eea6cf0, L_0x1100688c8;
L_0x12eeaa870 .cmp/eq 6, L_0x12eea6cf0, L_0x110068910;
L_0x12eeab190 .part v0x12eea5f20_0, 21, 5;
L_0x12eeaad90 .part v0x12eea5f20_0, 16, 5;
L_0x12eeaae30 .part v0x12eea5f20_0, 11, 5;
L_0x12eeab3f0 .part v0x12eea5f20_0, 16, 5;
L_0x12eeab490 .functor MUXZ 5, L_0x12eeab3f0, L_0x12eeaae30, L_0x12eea7810, C4<>;
L_0x12eeab2f0 .functor MUXZ 5, L_0x12eeab490, L_0x110068958, L_0x12eea8f90, C4<>;
L_0x12eeaba00 .arith/sum 32, v0x12eea39f0_0, L_0x1100689a0;
L_0x12eeab530 .functor MUXZ 32, v0x12ee9ab20_0, v0x12ee9b780_0, L_0x12eea7ba0, C4<>;
L_0x12eeabca0 .functor MUXZ 32, L_0x12eeab530, v0x12ee9ce40_0, L_0x12eea8d70, C4<>;
L_0x12eeabb60 .functor MUXZ 32, L_0x12eeabca0, v0x12ee9c730_0, L_0x12eeaa800, C4<>;
L_0x12eeabf30 .functor MUXZ 32, L_0x12eeabb60, L_0x12eeaba00, L_0x12eeab990, C4<>;
L_0x12eead800 .concat [ 1 31 0 0], v0x12eea55b0_0, L_0x110068ac0;
L_0x12eead8a0 .cmp/eq 32, L_0x12eead800, L_0x110068b08;
L_0x12eeadbb0 .cmp/eq 6, L_0x12eea6b90, L_0x110068b50;
L_0x12eeadee0 .cmp/eq 6, L_0x12eea6b90, L_0x110068b98;
L_0x12eeadad0 .reduce/nor v0x12eea55b0_0;
L_0x12eeade30 .cmp/eq 6, L_0x12eea6b90, L_0x110068be0;
L_0x12eeadfc0 .cmp/eq 6, L_0x12eea6b90, L_0x110068c28;
L_0x12eeae8d0 .part v0x12eea5f20_0, 0, 16;
L_0x12eeae480 .concat [ 16 2 0 0], L_0x12eeae8d0, L_0x110068cb8;
L_0x12eeaeb90 .part L_0x12eeae480, 0, 16;
L_0x12eeae990 .concat [ 2 16 0 0], L_0x110068d00, L_0x12eeaeb90;
L_0x12eeaeab0 .part L_0x12eeae990, 17, 1;
L_0x12eeaee50 .functor MUXZ 14, L_0x110068d90, L_0x110068d48, L_0x12eeaeab0, C4<>;
L_0x12eeaefd0 .concat [ 18 14 0 0], L_0x12eeae990, L_0x12eeaee50;
S_0x12ee99a80 .scope module, "cpu_alu" "alu" 4 138, 5 1 0, S_0x12ee99690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "op1";
    .port_info 1 /INPUT 32 "op2";
    .port_info 2 /INPUT 32 "instructionword";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 32 "hi";
    .port_info 5 /OUTPUT 32 "lo";
    .port_info 6 /OUTPUT 32 "memaddroffset";
    .port_info 7 /OUTPUT 1 "b_flag";
v0x12ee99de0_0 .net *"_ivl_10", 15 0, L_0x12eead0d0;  1 drivers
L_0x110068a78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x12ee99ea0_0 .net/2u *"_ivl_14", 15 0, L_0x110068a78;  1 drivers
v0x12ee99f50_0 .net *"_ivl_17", 15 0, L_0x12eead210;  1 drivers
v0x12ee9a010_0 .net *"_ivl_5", 0 0, L_0x12eeaca20;  1 drivers
v0x12ee9a0c0_0 .net *"_ivl_6", 15 0, L_0x12eea9f70;  1 drivers
v0x12ee9a1b0_0 .net *"_ivl_9", 15 0, L_0x12eeacdd0;  1 drivers
v0x12ee9a260_0 .net "addr_rt", 4 0, L_0x12eead3f0;  1 drivers
v0x12ee9a310_0 .var "b_flag", 0 0;
v0x12ee9a3b0_0 .net "funct", 5 0, L_0x12eeac980;  1 drivers
v0x12ee9a4c0_0 .var "hi", 31 0;
v0x12ee9a570_0 .net "instructionword", 31 0, v0x12eea5f20_0;  alias, 1 drivers
v0x12ee9a620_0 .var "lo", 31 0;
v0x12ee9a6d0_0 .var "memaddroffset", 31 0;
v0x12ee9a780_0 .var "multresult", 63 0;
v0x12ee9a830_0 .net "op1", 31 0, L_0x12eeac640;  alias, 1 drivers
v0x12ee9a8e0_0 .net "op2", 31 0, L_0x12eeac7f0;  alias, 1 drivers
v0x12ee9a990_0 .net "opcode", 5 0, L_0x12eeac8e0;  1 drivers
v0x12ee9ab20_0 .var "result", 31 0;
v0x12ee9abb0_0 .net "shamt", 4 0, L_0x12eead350;  1 drivers
v0x12ee9ac60_0 .net/s "sign_op1", 31 0, L_0x12eeac640;  alias, 1 drivers
v0x12ee9ad20_0 .net/s "sign_op2", 31 0, L_0x12eeac7f0;  alias, 1 drivers
v0x12ee9adb0_0 .net "simmediatedata", 31 0, L_0x12eead170;  1 drivers
v0x12ee9ae40_0 .net "simmediatedatas", 31 0, L_0x12eead170;  alias, 1 drivers
v0x12ee9aed0_0 .net "uimmediatedata", 31 0, L_0x12eead2b0;  1 drivers
v0x12ee9af60_0 .net "unsign_op1", 31 0, L_0x12eeac640;  alias, 1 drivers
v0x12ee9b030_0 .net "unsign_op2", 31 0, L_0x12eeac7f0;  alias, 1 drivers
v0x12ee9b110_0 .var "unsigned_result", 31 0;
E_0x12ee99d50/0 .event edge, v0x12ee9a990_0, v0x12ee9a3b0_0, v0x12ee9a8e0_0, v0x12ee9abb0_0;
E_0x12ee99d50/1 .event edge, v0x12ee9a830_0, v0x12ee9a780_0, v0x12ee9a260_0, v0x12ee9adb0_0;
E_0x12ee99d50/2 .event edge, v0x12ee9aed0_0, v0x12ee9b110_0;
E_0x12ee99d50 .event/or E_0x12ee99d50/0, E_0x12ee99d50/1, E_0x12ee99d50/2;
L_0x12eeac8e0 .part v0x12eea5f20_0, 26, 6;
L_0x12eeac980 .part v0x12eea5f20_0, 0, 6;
L_0x12eeaca20 .part v0x12eea5f20_0, 15, 1;
LS_0x12eea9f70_0_0 .concat [ 1 1 1 1], L_0x12eeaca20, L_0x12eeaca20, L_0x12eeaca20, L_0x12eeaca20;
LS_0x12eea9f70_0_4 .concat [ 1 1 1 1], L_0x12eeaca20, L_0x12eeaca20, L_0x12eeaca20, L_0x12eeaca20;
LS_0x12eea9f70_0_8 .concat [ 1 1 1 1], L_0x12eeaca20, L_0x12eeaca20, L_0x12eeaca20, L_0x12eeaca20;
LS_0x12eea9f70_0_12 .concat [ 1 1 1 1], L_0x12eeaca20, L_0x12eeaca20, L_0x12eeaca20, L_0x12eeaca20;
L_0x12eea9f70 .concat [ 4 4 4 4], LS_0x12eea9f70_0_0, LS_0x12eea9f70_0_4, LS_0x12eea9f70_0_8, LS_0x12eea9f70_0_12;
L_0x12eeacdd0 .part v0x12eea5f20_0, 0, 16;
L_0x12eead0d0 .concat [ 16 0 0 0], L_0x12eeacdd0;
L_0x12eead170 .concat [ 16 16 0 0], L_0x12eead0d0, L_0x12eea9f70;
L_0x12eead210 .part v0x12eea5f20_0, 0, 16;
L_0x12eead2b0 .concat [ 16 16 0 0], L_0x12eead210, L_0x110068a78;
L_0x12eead350 .part v0x12eea5f20_0, 6, 5;
L_0x12eead3f0 .part v0x12eea5f20_0, 16, 5;
S_0x12ee9b260 .scope module, "cpu_load_block" "load_block" 4 151, 6 1 0, S_0x12ee99690;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 32 "instr_word";
    .port_info 2 /INPUT 32 "datafromMem";
    .port_info 3 /OUTPUT 32 "out_transformed";
v0x12ee9b4b0_0 .net "address", 31 0, v0x12ee9a6d0_0;  alias, 1 drivers
v0x12ee9b570_0 .net "datafromMem", 31 0, v0x12eea5c20_0;  alias, 1 drivers
v0x12ee9b610_0 .net "instr_word", 31 0, v0x12eea5f20_0;  alias, 1 drivers
v0x12ee9b6e0_0 .net "opcode", 5 0, L_0x12eead490;  1 drivers
v0x12ee9b780_0 .var "out_transformed", 31 0;
v0x12ee9b870_0 .net "whichbyte", 1 0, L_0x12eead530;  1 drivers
E_0x12ee9b480 .event edge, v0x12ee9b6e0_0, v0x12ee9b570_0, v0x12ee9b870_0, v0x12ee9a570_0;
L_0x12eead490 .part v0x12eea5f20_0, 26, 6;
L_0x12eead530 .part v0x12ee9a6d0_0, 0, 2;
S_0x12ee9b960 .scope module, "dut" "store_block" 4 214, 7 1 0, S_0x12ee99690;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 32 "regword";
    .port_info 2 /INPUT 32 "dataword";
    .port_info 3 /INPUT 32 "eff_addr";
    .port_info 4 /OUTPUT 32 "storedata";
v0x12ee9bc30_0 .net *"_ivl_1", 1 0, L_0x12eeae0a0;  1 drivers
L_0x110068c70 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x12ee9bcf0_0 .net *"_ivl_5", 0 0, L_0x110068c70;  1 drivers
v0x12ee9bda0_0 .net "bytenum", 2 0, L_0x12eeae670;  1 drivers
v0x12ee9be60_0 .net "dataword", 31 0, v0x12eea5c20_0;  alias, 1 drivers
v0x12ee9bf20_0 .net "eff_addr", 31 0, v0x12ee9a6d0_0;  alias, 1 drivers
v0x12ee9c030_0 .net "opcode", 5 0, L_0x12eea6b90;  alias, 1 drivers
v0x12ee9c0c0_0 .net "regbyte", 7 0, L_0x12eeae750;  1 drivers
v0x12ee9c170_0 .net "reghalfword", 15 0, L_0x12eeae810;  1 drivers
v0x12ee9c220_0 .net "regword", 31 0, L_0x12eeac520;  alias, 1 drivers
v0x12ee9c330_0 .var "storedata", 31 0;
E_0x12ee9bbd0/0 .event edge, v0x12ee9c030_0, v0x12ee9c220_0, v0x12ee9bda0_0, v0x12ee9c0c0_0;
E_0x12ee9bbd0/1 .event edge, v0x12ee9b570_0, v0x12ee9c170_0;
E_0x12ee9bbd0 .event/or E_0x12ee9bbd0/0, E_0x12ee9bbd0/1;
L_0x12eeae0a0 .part v0x12ee9a6d0_0, 0, 2;
L_0x12eeae670 .concat [ 2 1 0 0], L_0x12eeae0a0, L_0x110068c70;
L_0x12eeae750 .part L_0x12eeac520, 0, 8;
L_0x12eeae810 .part L_0x12eeac520, 0, 16;
S_0x12ee9c460 .scope module, "hi" "hl_reg" 4 174, 8 1 0, S_0x12ee99690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12ee9c6a0_0 .net "clk", 0 0, v0x12eea5960_0;  alias, 1 drivers
v0x12ee9c730_0 .var "data", 31 0;
v0x12ee9c7c0_0 .net "data_in", 31 0, v0x12ee9a4c0_0;  alias, 1 drivers
v0x12ee9c890_0 .net "data_out", 31 0, v0x12ee9c730_0;  alias, 1 drivers
v0x12ee9c930_0 .net "enable", 0 0, L_0x12eeabfd0;  alias, 1 drivers
v0x12ee9ca10_0 .net "reset", 0 0, v0x12eea6080_0;  alias, 1 drivers
S_0x12ee9cb30 .scope module, "lo" "hl_reg" 4 166, 8 1 0, S_0x12ee99690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 32 "data_in";
    .port_info 4 /OUTPUT 32 "data_out";
v0x12ee9cdb0_0 .net "clk", 0 0, v0x12eea5960_0;  alias, 1 drivers
v0x12ee9ce40_0 .var "data", 31 0;
v0x12ee9ced0_0 .net "data_in", 31 0, v0x12ee9a620_0;  alias, 1 drivers
v0x12ee9cfa0_0 .net "data_out", 31 0, v0x12ee9ce40_0;  alias, 1 drivers
v0x12ee9d040_0 .net "enable", 0 0, L_0x12eeabfd0;  alias, 1 drivers
v0x12ee9d110_0 .net "reset", 0 0, v0x12eea6080_0;  alias, 1 drivers
S_0x12ee9d220 .scope module, "register" "regfile" 4 109, 9 1 0, S_0x12ee99690;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "r_clk_enable";
    .port_info 3 /INPUT 1 "write_control";
    .port_info 4 /INPUT 5 "read_reg1";
    .port_info 5 /INPUT 5 "read_reg2";
    .port_info 6 /INPUT 5 "write_reg";
    .port_info 7 /INPUT 32 "write_data";
    .port_info 8 /OUTPUT 32 "read_data1";
    .port_info 9 /OUTPUT 32 "read_data2";
    .port_info 10 /OUTPUT 32 "register_v0";
L_0x12eeac270 .functor BUFZ 32, L_0x12eeabe00, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x12eeac520 .functor BUFZ 32, L_0x12eeac360, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ee9de80_2 .array/port v0x12ee9de80, 2;
L_0x12eeac5d0 .functor BUFZ 32, v0x12ee9de80_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x12ee9d550_0 .net *"_ivl_0", 31 0, L_0x12eeabe00;  1 drivers
v0x12ee9d610_0 .net *"_ivl_10", 6 0, L_0x12eeac400;  1 drivers
L_0x110068a30 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ee9d6b0_0 .net *"_ivl_13", 1 0, L_0x110068a30;  1 drivers
v0x12ee9d750_0 .net *"_ivl_2", 6 0, L_0x12eeac190;  1 drivers
L_0x1100689e8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x12ee9d800_0 .net *"_ivl_5", 1 0, L_0x1100689e8;  1 drivers
v0x12ee9d8f0_0 .net *"_ivl_8", 31 0, L_0x12eeac360;  1 drivers
v0x12ee9d9a0_0 .net "r_clk", 0 0, v0x12eea5960_0;  alias, 1 drivers
v0x12ee9da70_0 .net "r_clk_enable", 0 0, v0x12eea5a70_0;  alias, 1 drivers
v0x12ee9db00_0 .net "read_data1", 31 0, L_0x12eeac270;  alias, 1 drivers
v0x12ee9dc10_0 .net "read_data2", 31 0, L_0x12eeac520;  alias, 1 drivers
v0x12ee9dcc0_0 .net "read_reg1", 4 0, L_0x12eeab190;  alias, 1 drivers
v0x12ee9dd50_0 .net "read_reg2", 4 0, L_0x12eeaad90;  alias, 1 drivers
v0x12ee9dde0_0 .net "register_v0", 31 0, L_0x12eeac5d0;  alias, 1 drivers
v0x12ee9de80 .array "registers", 0 31, 31 0;
v0x12ee9e220_0 .net "reset", 0 0, v0x12eea6080_0;  alias, 1 drivers
v0x12ee9e2f0_0 .net "write_control", 0 0, L_0x12eeab7b0;  alias, 1 drivers
v0x12ee9e390_0 .net "write_data", 31 0, L_0x12eeabf30;  alias, 1 drivers
v0x12ee9e520_0 .net "write_reg", 4 0, L_0x12eeab2f0;  alias, 1 drivers
L_0x12eeabe00 .array/port v0x12ee9de80, L_0x12eeac190;
L_0x12eeac190 .concat [ 5 2 0 0], L_0x12eeab190, L_0x1100689e8;
L_0x12eeac360 .array/port v0x12ee9de80, L_0x12eeac400;
L_0x12eeac400 .concat [ 5 2 0 0], L_0x12eeaad90, L_0x110068a30;
S_0x12ee7c2b0 .scope module, "alu_tb" "alu_tb" 10 1;
 .timescale 0 0;
S_0x12ee8df80 .scope module, "convert_endian" "convert_endian" 11 1;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 32 "out";
o0x1100335e0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12eea6190_0 .net "in", 31 0, o0x1100335e0;  0 drivers
v0x12eea6220_0 .var "out", 31 0;
S_0x12ee5d9e0 .scope module, "data_ram" "data_ram" 12 3;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "data_address";
    .port_info 2 /INPUT 1 "data_write";
    .port_info 3 /INPUT 1 "data_read";
    .port_info 4 /INPUT 32 "data_writedata";
    .port_info 5 /OUTPUT 32 "data_readdata";
o0x1100336a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12eea62b0_0 .net "clk", 0 0, o0x1100336a0;  0 drivers
o0x1100336d0 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12eea6340_0 .net "data_address", 31 0, o0x1100336d0;  0 drivers
o0x110033700 .functor BUFZ 1, C4<z>; HiZ drive
v0x12eea63f0_0 .net "data_read", 0 0, o0x110033700;  0 drivers
v0x12eea64a0_0 .var "data_readdata", 31 0;
o0x110033760 .functor BUFZ 1, C4<z>; HiZ drive
v0x12eea6550_0 .net "data_write", 0 0, o0x110033760;  0 drivers
o0x110033790 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12eea6630_0 .net "data_writedata", 31 0, o0x110033790;  0 drivers
S_0x12ee90910 .scope module, "pc" "pc" 13 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "next_addr";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "enable";
    .port_info 4 /OUTPUT 32 "curr_addr";
o0x1100338e0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12eea6770_0 .net "clk", 0 0, o0x1100338e0;  0 drivers
v0x12eea6820_0 .var "curr_addr", 31 0;
o0x110033940 .functor BUFZ 1, C4<z>; HiZ drive
v0x12eea68d0_0 .net "enable", 0 0, o0x110033940;  0 drivers
o0x110033970 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x12eea6980_0 .net "next_addr", 31 0, o0x110033970;  0 drivers
o0x1100339a0 .functor BUFZ 1, C4<z>; HiZ drive
v0x12eea6a30_0 .net "reset", 0 0, o0x1100339a0;  0 drivers
E_0x12ee8d700 .event posedge, v0x12eea6770_0;
    .scope S_0x12ee9d220;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %pushi/vec4 0, 0, 32;
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x12ee9de80, 4, 0;
    %end;
    .thread T_0;
    .scope S_0x12ee9d220;
T_1 ;
    %wait E_0x12ee5aed0;
    %load/vec4 v0x12ee9e220_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 22, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 23, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 24, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 25, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 26, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 27, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 28, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 29, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 30, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 31, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x12ee9da70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x12ee9e2f0_0;
    %load/vec4 v0x12ee9e520_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.4, 8;
    %load/vec4 v0x12ee9e390_0;
    %load/vec4 v0x12ee9e520_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x12ee9de80, 0, 4;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x12ee99a80;
T_2 ;
    %wait E_0x12ee99d50;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
    %load/vec4 v0x12ee9a990_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 6;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.16, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.17, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.18, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_2.19, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_2.20, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.21, 6;
    %jmp T_2.22;
T_2.0 ;
    %load/vec4 v0x12ee9a3b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_2.23, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_2.24, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_2.25, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_2.26, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 6;
    %cmp/u;
    %jmp/1 T_2.27, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 6;
    %cmp/u;
    %jmp/1 T_2.28, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_2.29, 6;
    %dup/vec4;
    %pushi/vec4 25, 0, 6;
    %cmp/u;
    %jmp/1 T_2.30, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 6;
    %cmp/u;
    %jmp/1 T_2.31, 6;
    %dup/vec4;
    %pushi/vec4 27, 0, 6;
    %cmp/u;
    %jmp/1 T_2.32, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 6;
    %cmp/u;
    %jmp/1 T_2.33, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_2.34, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_2.35, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_2.36, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_2.37, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_2.38, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_2.39, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_2.40, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_2.41, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_2.42, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_2.43, 6;
    %jmp T_2.44;
T_2.23 ;
    %load/vec4 v0x12ee9ad20_0;
    %ix/getv 4, v0x12ee9abb0_0;
    %shiftl 4;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.44;
T_2.24 ;
    %load/vec4 v0x12ee9ad20_0;
    %ix/getv 4, v0x12ee9abb0_0;
    %shiftr 4;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.44;
T_2.25 ;
    %load/vec4 v0x12ee9ad20_0;
    %ix/getv 4, v0x12ee9abb0_0;
    %shiftr/s 4;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.44;
T_2.26 ;
    %load/vec4 v0x12ee9ad20_0;
    %load/vec4 v0x12ee9af60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.44;
T_2.27 ;
    %load/vec4 v0x12ee9ad20_0;
    %load/vec4 v0x12ee9af60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.44;
T_2.28 ;
    %load/vec4 v0x12ee9ad20_0;
    %load/vec4 v0x12ee9af60_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.44;
T_2.29 ;
    %load/vec4 v0x12ee9ac60_0;
    %pad/s 64;
    %load/vec4 v0x12ee9ad20_0;
    %pad/s 64;
    %mul;
    %store/vec4 v0x12ee9a780_0, 0, 64;
    %load/vec4 v0x12ee9a780_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12ee9a4c0_0, 0, 32;
    %load/vec4 v0x12ee9a780_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12ee9a620_0, 0, 32;
    %jmp T_2.44;
T_2.30 ;
    %load/vec4 v0x12ee9af60_0;
    %pad/u 64;
    %load/vec4 v0x12ee9b030_0;
    %pad/u 64;
    %mul;
    %store/vec4 v0x12ee9a780_0, 0, 64;
    %load/vec4 v0x12ee9a780_0;
    %parti/s 32, 32, 7;
    %store/vec4 v0x12ee9a4c0_0, 0, 32;
    %load/vec4 v0x12ee9a780_0;
    %parti/s 32, 0, 2;
    %store/vec4 v0x12ee9a620_0, 0, 32;
    %jmp T_2.44;
T_2.31 ;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9ad20_0;
    %mod/s;
    %store/vec4 v0x12ee9a4c0_0, 0, 32;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9ad20_0;
    %div/s;
    %store/vec4 v0x12ee9a620_0, 0, 32;
    %jmp T_2.44;
T_2.32 ;
    %load/vec4 v0x12ee9af60_0;
    %load/vec4 v0x12ee9b030_0;
    %mod;
    %store/vec4 v0x12ee9a4c0_0, 0, 32;
    %load/vec4 v0x12ee9af60_0;
    %load/vec4 v0x12ee9b030_0;
    %div;
    %store/vec4 v0x12ee9a620_0, 0, 32;
    %jmp T_2.44;
T_2.33 ;
    %load/vec4 v0x12ee9a830_0;
    %store/vec4 v0x12ee9a4c0_0, 0, 32;
    %jmp T_2.44;
T_2.34 ;
    %load/vec4 v0x12ee9a830_0;
    %store/vec4 v0x12ee9a620_0, 0, 32;
    %jmp T_2.44;
T_2.35 ;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9ad20_0;
    %add;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.44;
T_2.36 ;
    %load/vec4 v0x12ee9af60_0;
    %load/vec4 v0x12ee9b030_0;
    %add;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.44;
T_2.37 ;
    %load/vec4 v0x12ee9af60_0;
    %load/vec4 v0x12ee9b030_0;
    %sub;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.44;
T_2.38 ;
    %load/vec4 v0x12ee9af60_0;
    %load/vec4 v0x12ee9b030_0;
    %and;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.44;
T_2.39 ;
    %load/vec4 v0x12ee9af60_0;
    %load/vec4 v0x12ee9b030_0;
    %or;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.44;
T_2.40 ;
    %load/vec4 v0x12ee9af60_0;
    %load/vec4 v0x12ee9b030_0;
    %xor;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.44;
T_2.41 ;
    %load/vec4 v0x12ee9af60_0;
    %load/vec4 v0x12ee9b030_0;
    %or;
    %inv;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.44;
T_2.42 ;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9ad20_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_2.45, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.46, 8;
T_2.45 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.46, 8;
 ; End of false expr.
    %blend;
T_2.46;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.44;
T_2.43 ;
    %load/vec4 v0x12ee9af60_0;
    %load/vec4 v0x12ee9b030_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.47, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.48, 8;
T_2.47 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.48, 8;
 ; End of false expr.
    %blend;
T_2.48;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.44;
T_2.44 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.1 ;
    %load/vec4 v0x12ee9a260_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_2.49, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_2.50, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_2.51, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_2.52, 6;
    %jmp T_2.53;
T_2.49 ;
    %load/vec4 v0x12ee9ac60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.54, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
    %jmp T_2.55;
T_2.54 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
T_2.55 ;
    %jmp T_2.53;
T_2.50 ;
    %load/vec4 v0x12ee9ac60_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_2.56, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
    %jmp T_2.57;
T_2.56 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
T_2.57 ;
    %jmp T_2.53;
T_2.51 ;
    %load/vec4 v0x12ee9ac60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.58, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
    %jmp T_2.59;
T_2.58 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
T_2.59 ;
    %jmp T_2.53;
T_2.52 ;
    %load/vec4 v0x12ee9ac60_0;
    %cmpi/s 0, 0, 32;
    %jmp/0xz  T_2.60, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
    %jmp T_2.61;
T_2.60 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
T_2.61 ;
    %jmp T_2.53;
T_2.53 ;
    %pop/vec4 1;
    %jmp T_2.22;
T_2.2 ;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9ad20_0;
    %cmp/e;
    %jmp/0xz  T_2.62, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
    %jmp T_2.63;
T_2.62 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
T_2.63 ;
    %jmp T_2.22;
T_2.3 ;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9a8e0_0;
    %cmp/ne;
    %jmp/0xz  T_2.64, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
    %jmp T_2.65;
T_2.64 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
T_2.65 ;
    %jmp T_2.22;
T_2.4 ;
    %load/vec4 v0x12ee9ac60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz  T_2.66, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
    %jmp T_2.67;
T_2.66 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
T_2.67 ;
    %jmp T_2.22;
T_2.5 ;
    %load/vec4 v0x12ee9ac60_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_2.68, 5;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
    %jmp T_2.69;
T_2.68 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12ee9a310_0, 0, 1;
T_2.69 ;
    %jmp T_2.22;
T_2.6 ;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9adb0_0;
    %add;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.22;
T_2.7 ;
    %load/vec4 v0x12ee9af60_0;
    %load/vec4 v0x12ee9adb0_0;
    %add;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.22;
T_2.8 ;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9adb0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.70, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.71, 8;
T_2.70 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.71, 8;
 ; End of false expr.
    %blend;
T_2.71;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.22;
T_2.9 ;
    %load/vec4 v0x12ee9af60_0;
    %load/vec4 v0x12ee9ae40_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.72, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.73, 8;
T_2.72 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.73, 8;
 ; End of false expr.
    %blend;
T_2.73;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.22;
T_2.10 ;
    %load/vec4 v0x12ee9af60_0;
    %load/vec4 v0x12ee9aed0_0;
    %and;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.22;
T_2.11 ;
    %load/vec4 v0x12ee9af60_0;
    %load/vec4 v0x12ee9aed0_0;
    %or;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.22;
T_2.12 ;
    %load/vec4 v0x12ee9af60_0;
    %load/vec4 v0x12ee9aed0_0;
    %xor;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.22;
T_2.13 ;
    %load/vec4 v0x12ee9aed0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x12ee9b110_0, 0, 32;
    %jmp T_2.22;
T_2.14 ;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9adb0_0;
    %add;
    %store/vec4 v0x12ee9a6d0_0, 0, 32;
    %jmp T_2.22;
T_2.15 ;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9adb0_0;
    %add;
    %store/vec4 v0x12ee9a6d0_0, 0, 32;
    %jmp T_2.22;
T_2.16 ;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9adb0_0;
    %add;
    %store/vec4 v0x12ee9a6d0_0, 0, 32;
    %jmp T_2.22;
T_2.17 ;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9adb0_0;
    %add;
    %store/vec4 v0x12ee9a6d0_0, 0, 32;
    %jmp T_2.22;
T_2.18 ;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9adb0_0;
    %add;
    %store/vec4 v0x12ee9a6d0_0, 0, 32;
    %jmp T_2.22;
T_2.19 ;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9adb0_0;
    %add;
    %store/vec4 v0x12ee9a6d0_0, 0, 32;
    %jmp T_2.22;
T_2.20 ;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9adb0_0;
    %add;
    %store/vec4 v0x12ee9a6d0_0, 0, 32;
    %jmp T_2.22;
T_2.21 ;
    %load/vec4 v0x12ee9ac60_0;
    %load/vec4 v0x12ee9adb0_0;
    %add;
    %store/vec4 v0x12ee9a6d0_0, 0, 32;
    %jmp T_2.22;
T_2.22 ;
    %pop/vec4 1;
    %load/vec4 v0x12ee9b110_0;
    %store/vec4 v0x12ee9ab20_0, 0, 32;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x12ee9b260;
T_3 ;
    %wait E_0x12ee9b480;
    %load/vec4 v0x12ee9b6e0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 8, 0, 2;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ee9b570_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ee9b570_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9b780_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v0x12ee9b870_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %jmp T_3.11;
T_3.7 ;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 1, 7, 4;
    %replicate 24;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9b780_0, 0, 32;
    %jmp T_3.11;
T_3.8 ;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 1, 15, 5;
    %replicate 24;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9b780_0, 0, 32;
    %jmp T_3.11;
T_3.9 ;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 1, 23, 6;
    %replicate 24;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9b780_0, 0, 32;
    %jmp T_3.11;
T_3.10 ;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 1, 31, 6;
    %replicate 24;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9b780_0, 0, 32;
    %jmp T_3.11;
T_3.11 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v0x12ee9b870_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.15, 6;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9b780_0, 0, 32;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9b780_0, 0, 32;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9b780_0, 0, 32;
    %jmp T_3.16;
T_3.15 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9b780_0, 0, 32;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v0x12ee9b870_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %jmp T_3.19;
T_3.17 ;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9b780_0, 0, 32;
    %jmp T_3.19;
T_3.18 ;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9b780_0, 0, 32;
    %jmp T_3.19;
T_3.19 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v0x12ee9b870_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9b780_0, 0, 32;
    %jmp T_3.22;
T_3.21 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x12ee9b570_0;
    %parti/s 16, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9b780_0, 0, 32;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3.6;
T_3.5 ;
    %load/vec4 v0x12ee9b610_0;
    %parti/s 16, 0, 2;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x12ee9b780_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x12ee9cb30;
T_4 ;
    %wait E_0x12ee5aed0;
    %load/vec4 v0x12ee9d110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ee9ce40_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0x12ee9d040_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %load/vec4 v0x12ee9ced0_0;
    %assign/vec4 v0x12ee9ce40_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x12ee9c460;
T_5 ;
    %wait E_0x12ee5aed0;
    %load/vec4 v0x12ee9ca10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x12ee9c730_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x12ee9c930_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x12ee9c7c0_0;
    %assign/vec4 v0x12ee9c730_0, 0;
T_5.2 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12ee9b960;
T_6 ;
    %wait E_0x12ee9bbd0;
    %load/vec4 v0x12ee9c030_0;
    %cmpi/e 43, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x12ee9c220_0;
    %parti/s 8, 24, 6;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee9c330_0, 4, 8;
    %load/vec4 v0x12ee9c220_0;
    %parti/s 8, 16, 6;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee9c330_0, 4, 8;
    %load/vec4 v0x12ee9c220_0;
    %parti/s 8, 8, 5;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee9c330_0, 4, 8;
    %load/vec4 v0x12ee9c220_0;
    %parti/s 8, 0, 2;
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12ee9c330_0, 4, 8;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x12ee9c030_0;
    %cmpi/e 40, 0, 6;
    %jmp/0xz  T_6.2, 4;
    %load/vec4 v0x12ee9bda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %jmp T_6.8;
T_6.4 ;
    %load/vec4 v0x12ee9c0c0_0;
    %load/vec4 v0x12ee9be60_0;
    %parti/s 24, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9c330_0, 0, 32;
    %jmp T_6.8;
T_6.5 ;
    %load/vec4 v0x12ee9be60_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x12ee9c0c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ee9be60_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %pad/u 32;
    %store/vec4 v0x12ee9c330_0, 0, 32;
    %jmp T_6.8;
T_6.6 ;
    %load/vec4 v0x12ee9be60_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12ee9c0c0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ee9be60_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9c330_0, 0, 32;
    %jmp T_6.8;
T_6.7 ;
    %load/vec4 v0x12ee9be60_0;
    %parti/s 24, 8, 5;
    %load/vec4 v0x12ee9c0c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9c330_0, 0, 32;
    %jmp T_6.8;
T_6.8 ;
    %pop/vec4 1;
    %jmp T_6.3;
T_6.2 ;
    %load/vec4 v0x12ee9c030_0;
    %cmpi/e 41, 0, 6;
    %jmp/0xz  T_6.9, 4;
    %load/vec4 v0x12ee9bda0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.12, 6;
    %jmp T_6.13;
T_6.11 ;
    %load/vec4 v0x12ee9c170_0;
    %load/vec4 v0x12ee9be60_0;
    %parti/s 16, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9c330_0, 0, 32;
    %jmp T_6.13;
T_6.12 ;
    %load/vec4 v0x12ee9be60_0;
    %parti/s 16, 16, 6;
    %load/vec4 v0x12ee9c170_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee9c330_0, 0, 32;
    %jmp T_6.13;
T_6.13 ;
    %pop/vec4 1;
T_6.9 ;
T_6.3 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x12ee99690;
T_7 ;
    %wait E_0x12ee99a50;
    %load/vec4 v0x12eea4480_0;
    %flag_set/vec4 8;
    %load/vec4 v0x12eea4520_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_7.0, 9;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x12eea3e10_0;
    %parti/s 1, 5, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x12eea3a90_0;
    %parti/s 30, 2, 3;
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12eea3690_0, 0, 32;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x12ee99690;
T_8 ;
    %wait E_0x12ee999e0;
    %load/vec4 v0x12eea3280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x12eea39f0_0;
    %load/vec4 v0x12eea33c0_0;
    %add;
    %store/vec4 v0x12eea48e0_0, 0, 32;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v0x12eea3f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v0x12eea39f0_0;
    %parti/s 4, 28, 6;
    %load/vec4 v0x12eea3eb0_0;
    %parti/s 26, 0, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v0x12eea48e0_0, 0, 32;
    %jmp T_8.3;
T_8.2 ;
    %load/vec4 v0x12eea4020_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.4, 8;
    %load/vec4 v0x12eea4ad0_0;
    %store/vec4 v0x12eea48e0_0, 0, 32;
    %jmp T_8.5;
T_8.4 ;
    %load/vec4 v0x12eea3600_0;
    %addi 4, 0, 32;
    %store/vec4 v0x12eea48e0_0, 0, 32;
T_8.5 ;
T_8.3 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x12ee99690;
T_9 ;
    %wait E_0x12ee5aed0;
    %load/vec4 v0x12eea34e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x12eea51b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12eea3600_0, 0;
    %pushi/vec4 3217031172, 0, 32;
    %assign/vec4 v0x12eea39f0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12eea3570_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12eea55b0_0, 0;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0x12eea3570_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.4, 8;
    %load/vec4 v0x12eea55b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12eea55b0_0, 0;
    %jmp T_9.7;
T_9.6 ;
    %load/vec4 v0x12eea55b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_9.8, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12eea55b0_0, 0;
    %load/vec4 v0x12eea39f0_0;
    %assign/vec4 v0x12eea3600_0, 0;
    %load/vec4 v0x12eea48e0_0;
    %assign/vec4 v0x12eea39f0_0, 0;
T_9.8 ;
T_9.7 ;
    %load/vec4 v0x12eea39f0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12eea3570_0, 0;
T_9.10 ;
T_9.4 ;
T_9.3 ;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x12ee99690;
T_10 ;
    %wait E_0x12ee5aed0;
    %vpi_call/w 4 281 "$display", "-------------------------------------------------------------------------------" {0 0 0};
    %vpi_call/w 4 282 "$display", "reset=%h, clk_enable=%h", v0x12eea51b0_0, v0x12eea34e0_0 {0 0 0};
    %vpi_call/w 4 283 "$display", "i_word=%b, active=%h, reg_write=%h", v0x12eea3eb0_0, v0x12eea3000_0, v0x12eea4e40_0 {0 0 0};
    %vpi_call/w 4 284 "$display", "reg_a_read_index=%d, reg_b_read_index=%d", v0x12eea4b90_0, v0x12eea4d10_0 {0 0 0};
    %vpi_call/w 4 285 "$display", "reg_a_read_data=%h, reg_b_read_data=%h", v0x12eea4ad0_0, v0x12eea4c40_0 {0 0 0};
    %vpi_call/w 4 286 "$display", "reg_write_data=%h, result=%h, reg_write_index=%d", v0x12eea4ee0_0, v0x12eea5240_0, v0x12eea5050_0 {0 0 0};
    %vpi_call/w 4 287 "$display", "muldiv=%h, result_lo=%h, result_hi=%h, lo_out=%h, hi_out=%h", v0x12eea4840_0, v0x12eea53c0_0, v0x12eea52f0_0, v0x12eea4200_0, v0x12eea3be0_0 {0 0 0};
    %vpi_call/w 4 288 "$display", "pc=%h, state=%h", v0x12eea3600_0, v0x12eea55b0_0 {0 0 0};
    %vpi_call/w 4 289 "$display", "data_writedata=%h", v0x12eea3950_0 {0 0 0};
    %jmp T_10;
    .thread T_10;
    .scope S_0x12ee8ecd0;
T_11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12eea5960_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1000, 0, 32;
T_11.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_11.1, 5;
    %jmp/1 T_11.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12eea5960_0;
    %inv;
    %store/vec4 v0x12eea5960_0, 0, 1;
    %delay 4, 0;
    %jmp T_11.0;
T_11.1 ;
    %pop/vec4 1;
    %end;
    .thread T_11;
    .scope S_0x12ee8ecd0;
T_12 ;
    %fork t_1, S_0x12ee6d790;
    %jmp t_0;
    .scope S_0x12ee6d790;
t_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12eea6080_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x12eea5a70_0, 0, 1;
    %wait E_0x12ee5aed0;
    %delay 2, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12eea6080_0, 0, 1;
    %wait E_0x12ee5aed0;
    %wait E_0x12ee5aed0;
    %delay 2, 0;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x12ee99440_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12ee994f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12ee995a0_0, 0, 5;
    %pushi/vec4 2, 0, 16;
    %store/vec4 v0x12ee23fe0_0, 0, 16;
    %load/vec4 v0x12ee99440_0;
    %load/vec4 v0x12ee994f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ee995a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ee23fe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee993a0_0, 0, 32;
    %load/vec4 v0x12ee993a0_0;
    %store/vec4 v0x12eea5f20_0, 0, 32;
    %wait E_0x12ee5aed0;
    %wait E_0x12ee5aed0;
    %delay 2, 0;
    %load/vec4 v0x12eea5cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %jmp T_12.1;
T_12.0 ;
    %vpi_call/w 3 69 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.1 ;
    %load/vec4 v0x12eea5b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %jmp T_12.3;
T_12.2 ;
    %vpi_call/w 3 70 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.3 ;
    %load/vec4 v0x12eea5fb0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.4, 4;
    %jmp T_12.5;
T_12.4 ;
    %vpi_call/w 3 71 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=2, got output=%d", v0x12eea5fb0_0 {0 0 0};
T_12.5 ;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x12ee99440_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12ee994f0_0, 0, 5;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12ee995a0_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x12ee23fe0_0, 0, 16;
    %load/vec4 v0x12ee99440_0;
    %load/vec4 v0x12ee994f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ee995a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ee23fe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee993a0_0, 0, 32;
    %load/vec4 v0x12ee993a0_0;
    %store/vec4 v0x12eea5f20_0, 0, 32;
    %pushi/vec4 9, 0, 32;
    %store/vec4 v0x12eea5c20_0, 0, 32;
    %delay 2, 0;
    %wait E_0x12ee5aed0;
    %wait E_0x12ee5aed0;
    %delay 2, 0;
    %load/vec4 v0x12eea5cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.6, 8;
    %jmp T_12.7;
T_12.6 ;
    %vpi_call/w 3 88 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.7 ;
    %load/vec4 v0x12eea5b90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.8, 8;
    %jmp T_12.9;
T_12.8 ;
    %vpi_call/w 3 89 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.9 ;
    %load/vec4 v0x12eea5b00_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.10, 4;
    %jmp T_12.11;
T_12.10 ;
    %vpi_call/w 3 90 "$fatal", 32'sb00000000000000000000000000000001, "expected data_addr=%h, got %h", 32'sb00000000000000000000000000000010, v0x12eea5b00_0 {0 0 0};
T_12.11 ;
    %load/vec4 v0x12eea5fb0_0;
    %cmpi/e 2, 0, 32;
    %jmp/0xz  T_12.12, 4;
    %jmp T_12.13;
T_12.12 ;
    %vpi_call/w 3 91 "$fatal", 32'sb00000000000000000000000000000001, "wrong value loaded" {0 0 0};
T_12.13 ;
    %pushi/vec4 9, 0, 6;
    %store/vec4 v0x12ee99440_0, 0, 6;
    %pushi/vec4 3, 0, 5;
    %store/vec4 v0x12ee994f0_0, 0, 5;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x12ee995a0_0, 0, 5;
    %pushi/vec4 65534, 0, 16;
    %store/vec4 v0x12ee23fe0_0, 0, 16;
    %vpi_call/w 3 100 "$display", "%b", v0x12ee23fe0_0 {0 0 0};
    %load/vec4 v0x12ee99440_0;
    %load/vec4 v0x12ee994f0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ee995a0_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12ee23fe0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x12ee993a0_0, 0, 32;
    %load/vec4 v0x12ee993a0_0;
    %store/vec4 v0x12eea5f20_0, 0, 32;
    %wait E_0x12ee5aed0;
    %wait E_0x12ee5aed0;
    %delay 2, 0;
    %load/vec4 v0x12eea5cb0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.14, 8;
    %jmp T_12.15;
T_12.14 ;
    %vpi_call/w 3 107 "$fatal", 32'sb00000000000000000000000000000001, "data_write should not be active but is" {0 0 0};
T_12.15 ;
    %load/vec4 v0x12eea5b90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.16, 8;
    %jmp T_12.17;
T_12.16 ;
    %vpi_call/w 3 108 "$fatal", 32'sb00000000000000000000000000000001, "data_read isn't active but should be" {0 0 0};
T_12.17 ;
    %load/vec4 v0x12eea5fb0_0;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_12.18, 4;
    %jmp T_12.19;
T_12.18 ;
    %vpi_call/w 3 109 "$fatal", 32'sb00000000000000000000000000000001, "expected v0=7, got output=%d", v0x12eea5fb0_0 {0 0 0};
T_12.19 ;
    %end;
    .scope S_0x12ee8ecd0;
t_0 %join;
    %end;
    .thread T_12;
    .scope S_0x12ee90910;
T_13 ;
    %wait E_0x12ee8d700;
    %load/vec4 v0x12eea6a30_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %pushi/vec4 3217031168, 0, 32;
    %assign/vec4 v0x12eea6820_0, 0;
    %jmp T_13.1;
T_13.0 ;
    %load/vec4 v0x12eea68d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.2, 8;
    %load/vec4 v0x12eea6980_0;
    %assign/vec4 v0x12eea6820_0, 0;
T_13.2 ;
T_13.1 ;
    %jmp T_13;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "-";
    "test/tb/addiu_1_harvard_tb.v";
    "rtl/mips_cpu_harvard.v";
    "rtl/mips_cpu/alu.v";
    "rtl/mips_cpu/load_block.v";
    "rtl/mips_cpu/store_block.v";
    "rtl/mips_cpu/hl_reg.v";
    "rtl/mips_cpu/regfile.v";
    "rtl/mips_cpu/alu_tb.v";
    "rtl/mips_cpu/convert_endian.v";
    "rtl/mips_cpu/data_ram.v";
    "rtl/mips_cpu/pc.v";
