// Seed: 1760993377
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_7;
  wire \id_8 ;
  wire id_9;
endmodule
module module_1 #(
    parameter id_12 = 32'd76,
    parameter id_22 = 32'd78,
    parameter id_3  = 32'd88,
    parameter id_8  = 32'd84,
    parameter id_9  = 32'd3
) (
    output wor   id_0,
    input  tri   id_1,
    input  uwire id_2,
    input  tri   _id_3,
    output wand  id_4,
    output logic id_5,
    input  wire  id_6,
    input  tri1  id_7,
    input  wire  _id_8,
    input  wor   _id_9,
    input  tri   id_10,
    output uwire id_11,
    input  tri0  _id_12
);
  wire id_14;
  parameter id_15 = 1;
  wire id_16;
  assign id_5  = -1;
  assign id_14 = id_7;
  always @(posedge id_14 | -1) id_5 <= id_15;
  localparam id_17 = 1'd0;
  wire [id_9 : id_12] id_18;
  module_0 modCall_1 (
      id_17,
      id_18,
      id_14,
      id_14,
      id_15,
      id_16
  );
  localparam  id_19  =  1 'b0 ,  id_20  =  id_20  ,  id_21  =  id_20  &  id_3  ,  id_22  =  id_19  [  id_8  :  id_3  &  id_22  ]  ,  id_23  =  id_6  ,  id_24  =  id_22  ,  id_25  =  id_22  |  1  -  -1  ;
  assign id_0 = id_16;
  assign id_4 = 1 - (-1'b0);
  localparam [-1 'b0 : 1  &  -1  &  id_3  &  1 'd0] id_26 = id_19;
  assign id_18 = id_19;
  wire id_27 = id_6;
endmodule
