
/home/vaillant/ppc2/perf/malardalen/ppc-eabi/gcc-4.4.2/minver/minver.elf:     file format elf32-powerpc


Disassembly of section .init:

01800094 <__init>:
 1800094:	94 21 ff f0 	stwu    r1,-16(r1)
 1800098:	7c 08 02 a6 	mflr    r0
 180009c:	90 01 00 14 	stw     r0,20(r1)
 18000a0:	48 00 00 f9 	bl      1800198 <frame_dummy>
 18000a4:	48 00 0d ed 	bl      1800e90 <__do_global_ctors_aux>
 18000a8:	80 01 00 14 	lwz     r0,20(r1)
 18000ac:	7c 08 03 a6 	mtlr    r0
 18000b0:	38 21 00 10 	addi    r1,r1,16
 18000b4:	4e 80 00 20 	blr

Disassembly of section .text:

018000b8 <__do_global_dtors_aux>:
 18000b8:	94 21 ff e8 	stwu    r1,-24(r1)
 18000bc:	7c 08 02 a6 	mflr    r0
 18000c0:	93 e1 00 14 	stw     r31,20(r1)
 18000c4:	3f e0 01 81 	lis     r31,385
 18000c8:	90 01 00 1c 	stw     r0,28(r1)
 18000cc:	88 1f 11 58 	lbz     r0,4440(r31)
 18000d0:	93 81 00 08 	stw     r28,8(r1)
 18000d4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18000d8:	93 a1 00 0c 	stw     r29,12(r1)
 18000dc:	93 c1 00 10 	stw     r30,16(r1)
 18000e0:	40 9e 00 7c 	bne-    cr7,180015c <__do_global_dtors_aux+0xa4>
 18000e4:	3f 80 01 81 	lis     r28,385
 18000e8:	3f a0 01 81 	lis     r29,385
 18000ec:	3b 9c 10 cc 	addi    r28,r28,4300
 18000f0:	3b bd 10 d0 	addi    r29,r29,4304
 18000f4:	7f bc e8 50 	subf    r29,r28,r29
 18000f8:	3f c0 01 81 	lis     r30,385
 18000fc:	7f bd 16 70 	srawi   r29,r29,2
 1800100:	81 3e 11 5c 	lwz     r9,4444(r30)
 1800104:	3b bd ff ff 	addi    r29,r29,-1
 1800108:	7f 89 e8 40 	cmplw   cr7,r9,r29
 180010c:	40 9c 00 2c 	bge-    cr7,1800138 <__do_global_dtors_aux+0x80>
 1800110:	3b de 11 5c 	addi    r30,r30,4444
 1800114:	39 29 00 01 	addi    r9,r9,1
 1800118:	55 20 10 3a 	rlwinm  r0,r9,2,0,29
 180011c:	91 3e 00 00 	stw     r9,0(r30)
 1800120:	7c 1c 00 2e 	lwzx    r0,r28,r0
 1800124:	7c 09 03 a6 	mtctr   r0
 1800128:	4e 80 04 21 	bctrl
 180012c:	81 3e 00 00 	lwz     r9,0(r30)
 1800130:	7f 89 e8 40 	cmplw   cr7,r9,r29
 1800134:	41 9c ff e0 	blt+    cr7,1800114 <__do_global_dtors_aux+0x5c>
 1800138:	3d 20 00 00 	lis     r9,0
 180013c:	38 09 00 00 	addi    r0,r9,0
 1800140:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800144:	41 9e 00 10 	beq-    cr7,1800154 <__do_global_dtors_aux+0x9c>
 1800148:	3c 60 01 81 	lis     r3,385
 180014c:	38 63 10 00 	addi    r3,r3,4096
 1800150:	4a 7f fe b1 	bl      0 <__init-0x1800094>
 1800154:	38 00 00 01 	li      r0,1
 1800158:	98 1f 11 58 	stb     r0,4440(r31)
 180015c:	80 01 00 1c 	lwz     r0,28(r1)
 1800160:	83 81 00 08 	lwz     r28,8(r1)
 1800164:	7c 08 03 a6 	mtlr    r0
 1800168:	83 a1 00 0c 	lwz     r29,12(r1)
 180016c:	83 c1 00 10 	lwz     r30,16(r1)
 1800170:	83 e1 00 14 	lwz     r31,20(r1)
 1800174:	38 21 00 18 	addi    r1,r1,24
 1800178:	4e 80 00 20 	blr

0180017c <call___do_global_dtors_aux>:
 180017c:	7c 08 02 a6 	mflr    r0
 1800180:	94 21 ff f8 	stwu    r1,-8(r1)
 1800184:	90 01 00 0c 	stw     r0,12(r1)
 1800188:	80 01 00 0c 	lwz     r0,12(r1)
 180018c:	38 21 00 08 	addi    r1,r1,8
 1800190:	7c 08 03 a6 	mtlr    r0
 1800194:	4e 80 00 20 	blr

01800198 <frame_dummy>:
 1800198:	7c 08 02 a6 	mflr    r0
 180019c:	94 21 ff f8 	stwu    r1,-8(r1)
 18001a0:	3d 20 00 00 	lis     r9,0
 18001a4:	90 01 00 0c 	stw     r0,12(r1)
 18001a8:	38 09 00 00 	addi    r0,r9,0
 18001ac:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001b0:	41 9e 00 18 	beq-    cr7,18001c8 <frame_dummy+0x30>
 18001b4:	3c 60 01 81 	lis     r3,385
 18001b8:	3c 80 01 81 	lis     r4,385
 18001bc:	38 63 10 00 	addi    r3,r3,4096
 18001c0:	38 84 11 60 	addi    r4,r4,4448
 18001c4:	4a 7f fe 3d 	bl      0 <__init-0x1800094>
 18001c8:	3c 60 01 81 	lis     r3,385
 18001cc:	80 03 10 d4 	lwz     r0,4308(r3)
 18001d0:	38 63 10 d4 	addi    r3,r3,4308
 18001d4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001d8:	41 9e 00 1c 	beq-    cr7,18001f4 <frame_dummy+0x5c>
 18001dc:	3d 20 00 00 	lis     r9,0
 18001e0:	38 09 00 00 	addi    r0,r9,0
 18001e4:	2f 80 00 00 	cmpwi   cr7,r0,0
 18001e8:	41 9e 00 0c 	beq-    cr7,18001f4 <frame_dummy+0x5c>
 18001ec:	7c 09 03 a6 	mtctr   r0
 18001f0:	4e 80 04 21 	bctrl
 18001f4:	80 01 00 0c 	lwz     r0,12(r1)
 18001f8:	38 21 00 08 	addi    r1,r1,8
 18001fc:	7c 08 03 a6 	mtlr    r0
 1800200:	4e 80 00 20 	blr

01800204 <call_frame_dummy>:
 1800204:	7c 08 02 a6 	mflr    r0
 1800208:	94 21 ff f8 	stwu    r1,-8(r1)
 180020c:	90 01 00 0c 	stw     r0,12(r1)
 1800210:	80 01 00 0c 	lwz     r0,12(r1)
 1800214:	38 21 00 08 	addi    r1,r1,8
 1800218:	7c 08 03 a6 	mtlr    r0
 180021c:	4e 80 00 20 	blr

01800220 <fabs>:
 1800220:	94 21 ff d8 	stwu    r1,-40(r1)
 1800224:	93 e1 00 24 	stw     r31,36(r1)
 1800228:	7c 3f 0b 78 	mr      r31,r1
 180022c:	d8 3f 00 18 	stfd    f1,24(r31)
 1800230:	c9 bf 00 18 	lfd     f13,24(r31)
 1800234:	3c 00 01 80 	lis     r0,384
 1800238:	7c 09 03 78 	mr      r9,r0
 180023c:	c8 09 0f 20 	lfd     f0,3872(r9)
 1800240:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 1800244:	4f dd f3 82 	cror    4*cr7+eq,4*cr7+gt,4*cr7+eq
 1800248:	7c 00 00 26 	mfcr    r0
 180024c:	54 00 ff fe 	rlwinm  r0,r0,31,31,31
 1800250:	54 00 06 3e 	clrlwi  r0,r0,24
 1800254:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800258:	41 9e 00 10 	beq-    cr7,1800268 <fabs+0x48>
 180025c:	c8 1f 00 18 	lfd     f0,24(r31)
 1800260:	d8 1f 00 08 	stfd    f0,8(r31)
 1800264:	48 00 00 10 	b       1800274 <fabs+0x54>
 1800268:	c8 1f 00 18 	lfd     f0,24(r31)
 180026c:	fc 00 00 50 	fneg    f0,f0
 1800270:	d8 1f 00 08 	stfd    f0,8(r31)
 1800274:	c8 1f 00 08 	lfd     f0,8(r31)
 1800278:	fc 20 00 90 	fmr     f1,f0
 180027c:	39 7f 00 28 	addi    r11,r31,40
 1800280:	83 eb ff fc 	lwz     r31,-4(r11)
 1800284:	7d 61 5b 78 	mr      r1,r11
 1800288:	4e 80 00 20 	blr

0180028c <main>:
 180028c:	94 21 ff d0 	stwu    r1,-48(r1)
 1800290:	7c 08 02 a6 	mflr    r0
 1800294:	90 01 00 34 	stw     r0,52(r1)
 1800298:	93 e1 00 2c 	stw     r31,44(r1)
 180029c:	7c 3f 0b 78 	mr      r31,r1
 18002a0:	48 00 0b 3d 	bl      1800ddc <__eabi>
 18002a4:	38 00 06 a4 	li      r0,1700
 18002a8:	90 1f 00 10 	stw     r0,16(r31)
 18002ac:	48 00 01 6c 	b       1800418 <main+0x18c>
 18002b0:	3c 00 01 80 	lis     r0,384
 18002b4:	7c 09 03 78 	mr      r9,r0
 18002b8:	c8 09 0f 28 	lfd     f0,3880(r9)
 18002bc:	d8 1f 00 08 	stfd    f0,8(r31)
 18002c0:	38 00 00 00 	li      r0,0
 18002c4:	90 1f 00 18 	stw     r0,24(r31)
 18002c8:	48 00 00 80 	b       1800348 <main+0xbc>
 18002cc:	38 00 00 00 	li      r0,0
 18002d0:	90 1f 00 14 	stw     r0,20(r31)
 18002d4:	48 00 00 5c 	b       1800330 <main+0xa4>
 18002d8:	81 7f 00 18 	lwz     r11,24(r31)
 18002dc:	80 1f 00 14 	lwz     r0,20(r31)
 18002e0:	81 1f 00 18 	lwz     r8,24(r31)
 18002e4:	81 3f 00 14 	lwz     r9,20(r31)
 18002e8:	3d 40 01 81 	lis     r10,385
 18002ec:	39 4a 11 00 	addi    r10,r10,4352
 18002f0:	1d 08 00 03 	mulli   r8,r8,3
 18002f4:	7d 28 4a 14 	add     r9,r8,r9
 18002f8:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 18002fc:	7d 2a 4a 14 	add     r9,r10,r9
 1800300:	c8 09 00 00 	lfd     f0,0(r9)
 1800304:	3d 20 01 81 	lis     r9,385
 1800308:	39 29 12 08 	addi    r9,r9,4616
 180030c:	1d 6b 00 03 	mulli   r11,r11,3
 1800310:	7c 0b 02 14 	add     r0,r11,r0
 1800314:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800318:	7c 09 02 14 	add     r0,r9,r0
 180031c:	7c 09 03 78 	mr      r9,r0
 1800320:	d8 09 00 00 	stfd    f0,0(r9)
 1800324:	80 1f 00 14 	lwz     r0,20(r31)
 1800328:	30 00 00 01 	addic   r0,r0,1
 180032c:	90 1f 00 14 	stw     r0,20(r31)
 1800330:	80 1f 00 14 	lwz     r0,20(r31)
 1800334:	2f 80 00 02 	cmpwi   cr7,r0,2
 1800338:	40 9d ff a0 	ble+    cr7,18002d8 <main+0x4c>
 180033c:	80 1f 00 18 	lwz     r0,24(r31)
 1800340:	30 00 00 01 	addic   r0,r0,1
 1800344:	90 1f 00 18 	stw     r0,24(r31)
 1800348:	80 1f 00 18 	lwz     r0,24(r31)
 180034c:	2f 80 00 02 	cmpwi   cr7,r0,2
 1800350:	40 9d ff 7c 	ble+    cr7,18002cc <main+0x40>
 1800354:	38 60 00 03 	li      r3,3
 1800358:	38 80 00 03 	li      r4,3
 180035c:	c8 3f 00 08 	lfd     f1,8(r31)
 1800360:	48 00 02 71 	bl      18005d0 <minver>
 1800364:	38 00 00 00 	li      r0,0
 1800368:	90 1f 00 18 	stw     r0,24(r31)
 180036c:	48 00 00 80 	b       18003ec <main+0x160>
 1800370:	38 00 00 00 	li      r0,0
 1800374:	90 1f 00 14 	stw     r0,20(r31)
 1800378:	48 00 00 5c 	b       18003d4 <main+0x148>
 180037c:	81 7f 00 18 	lwz     r11,24(r31)
 1800380:	80 1f 00 14 	lwz     r0,20(r31)
 1800384:	81 1f 00 18 	lwz     r8,24(r31)
 1800388:	81 3f 00 14 	lwz     r9,20(r31)
 180038c:	3d 40 01 81 	lis     r10,385
 1800390:	39 4a 11 00 	addi    r10,r10,4352
 1800394:	1d 08 00 03 	mulli   r8,r8,3
 1800398:	7d 28 4a 14 	add     r9,r8,r9
 180039c:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 18003a0:	7d 2a 4a 14 	add     r9,r10,r9
 18003a4:	c8 09 00 00 	lfd     f0,0(r9)
 18003a8:	3d 20 01 81 	lis     r9,385
 18003ac:	39 29 11 c0 	addi    r9,r9,4544
 18003b0:	1d 6b 00 03 	mulli   r11,r11,3
 18003b4:	7c 0b 02 14 	add     r0,r11,r0
 18003b8:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18003bc:	7c 09 02 14 	add     r0,r9,r0
 18003c0:	7c 09 03 78 	mr      r9,r0
 18003c4:	d8 09 00 00 	stfd    f0,0(r9)
 18003c8:	80 1f 00 14 	lwz     r0,20(r31)
 18003cc:	30 00 00 01 	addic   r0,r0,1
 18003d0:	90 1f 00 14 	stw     r0,20(r31)
 18003d4:	80 1f 00 14 	lwz     r0,20(r31)
 18003d8:	2f 80 00 02 	cmpwi   cr7,r0,2
 18003dc:	40 9d ff a0 	ble+    cr7,180037c <main+0xf0>
 18003e0:	80 1f 00 18 	lwz     r0,24(r31)
 18003e4:	30 00 00 01 	addic   r0,r0,1
 18003e8:	90 1f 00 18 	stw     r0,24(r31)
 18003ec:	80 1f 00 18 	lwz     r0,24(r31)
 18003f0:	2f 80 00 02 	cmpwi   cr7,r0,2
 18003f4:	40 9d ff 7c 	ble+    cr7,1800370 <main+0xe4>
 18003f8:	38 60 00 03 	li      r3,3
 18003fc:	38 80 00 03 	li      r4,3
 1800400:	38 a0 00 03 	li      r5,3
 1800404:	38 c0 00 03 	li      r6,3
 1800408:	48 00 00 35 	bl      180043c <mmul>
 180040c:	80 1f 00 10 	lwz     r0,16(r31)
 1800410:	30 00 ff ff 	addic   r0,r0,-1
 1800414:	90 1f 00 10 	stw     r0,16(r31)
 1800418:	80 1f 00 10 	lwz     r0,16(r31)
 180041c:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800420:	40 9e fe 90 	bne+    cr7,18002b0 <main+0x24>
 1800424:	39 7f 00 30 	addi    r11,r31,48
 1800428:	80 0b 00 04 	lwz     r0,4(r11)
 180042c:	7c 08 03 a6 	mtlr    r0
 1800430:	83 eb ff fc 	lwz     r31,-4(r11)
 1800434:	7d 61 5b 78 	mr      r1,r11
 1800438:	4e 80 00 20 	blr

0180043c <mmul>:
 180043c:	94 21 ff c0 	stwu    r1,-64(r1)
 1800440:	93 e1 00 3c 	stw     r31,60(r1)
 1800444:	7c 3f 0b 78 	mr      r31,r1
 1800448:	90 7f 00 28 	stw     r3,40(r31)
 180044c:	90 9f 00 2c 	stw     r4,44(r31)
 1800450:	90 bf 00 30 	stw     r5,48(r31)
 1800454:	90 df 00 34 	stw     r6,52(r31)
 1800458:	80 1f 00 28 	lwz     r0,40(r31)
 180045c:	90 1f 00 14 	stw     r0,20(r31)
 1800460:	80 1f 00 34 	lwz     r0,52(r31)
 1800464:	90 1f 00 10 	stw     r0,16(r31)
 1800468:	80 1f 00 14 	lwz     r0,20(r31)
 180046c:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800470:	40 9d 00 2c 	ble-    cr7,180049c <mmul+0x60>
 1800474:	80 1f 00 30 	lwz     r0,48(r31)
 1800478:	2f 80 00 00 	cmpwi   cr7,r0,0
 180047c:	40 9d 00 20 	ble-    cr7,180049c <mmul+0x60>
 1800480:	80 1f 00 10 	lwz     r0,16(r31)
 1800484:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800488:	40 9d 00 14 	ble-    cr7,180049c <mmul+0x60>
 180048c:	81 3f 00 2c 	lwz     r9,44(r31)
 1800490:	80 1f 00 30 	lwz     r0,48(r31)
 1800494:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800498:	41 9e 00 0c 	beq-    cr7,18004a4 <mmul+0x68>
 180049c:	38 00 03 e7 	li      r0,999
 18004a0:	48 00 01 1c 	b       18005bc <mmul+0x180>
 18004a4:	38 00 00 00 	li      r0,0
 18004a8:	90 1f 00 20 	stw     r0,32(r31)
 18004ac:	48 00 00 fc 	b       18005a8 <mmul+0x16c>
 18004b0:	38 00 00 00 	li      r0,0
 18004b4:	90 1f 00 1c 	stw     r0,28(r31)
 18004b8:	48 00 00 d4 	b       180058c <mmul+0x150>
 18004bc:	3c 00 01 80 	lis     r0,384
 18004c0:	7c 09 03 78 	mr      r9,r0
 18004c4:	c8 09 0f 20 	lfd     f0,3872(r9)
 18004c8:	d8 1f 00 08 	stfd    f0,8(r31)
 18004cc:	38 00 00 00 	li      r0,0
 18004d0:	90 1f 00 18 	stw     r0,24(r31)
 18004d4:	48 00 00 70 	b       1800544 <mmul+0x108>
 18004d8:	81 7f 00 20 	lwz     r11,32(r31)
 18004dc:	80 1f 00 18 	lwz     r0,24(r31)
 18004e0:	3d 20 01 81 	lis     r9,385
 18004e4:	39 29 11 00 	addi    r9,r9,4352
 18004e8:	1d 6b 00 03 	mulli   r11,r11,3
 18004ec:	7c 0b 02 14 	add     r0,r11,r0
 18004f0:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18004f4:	7c 09 02 14 	add     r0,r9,r0
 18004f8:	7c 09 03 78 	mr      r9,r0
 18004fc:	c9 a9 00 00 	lfd     f13,0(r9)
 1800500:	81 7f 00 18 	lwz     r11,24(r31)
 1800504:	80 1f 00 1c 	lwz     r0,28(r31)
 1800508:	3d 20 01 81 	lis     r9,385
 180050c:	39 29 11 78 	addi    r9,r9,4472
 1800510:	1d 6b 00 03 	mulli   r11,r11,3
 1800514:	7c 0b 02 14 	add     r0,r11,r0
 1800518:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 180051c:	7c 09 02 14 	add     r0,r9,r0
 1800520:	7c 09 03 78 	mr      r9,r0
 1800524:	c8 09 00 00 	lfd     f0,0(r9)
 1800528:	fc 0d 00 32 	fmul    f0,f13,f0
 180052c:	c9 bf 00 08 	lfd     f13,8(r31)
 1800530:	fc 0d 00 2a 	fadd    f0,f13,f0
 1800534:	d8 1f 00 08 	stfd    f0,8(r31)
 1800538:	80 1f 00 18 	lwz     r0,24(r31)
 180053c:	30 00 00 01 	addic   r0,r0,1
 1800540:	90 1f 00 18 	stw     r0,24(r31)
 1800544:	81 3f 00 18 	lwz     r9,24(r31)
 1800548:	80 1f 00 30 	lwz     r0,48(r31)
 180054c:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800550:	41 9c ff 88 	blt+    cr7,18004d8 <mmul+0x9c>
 1800554:	81 7f 00 20 	lwz     r11,32(r31)
 1800558:	80 1f 00 1c 	lwz     r0,28(r31)
 180055c:	3d 20 01 81 	lis     r9,385
 1800560:	39 29 12 50 	addi    r9,r9,4688
 1800564:	1d 6b 00 03 	mulli   r11,r11,3
 1800568:	7c 0b 02 14 	add     r0,r11,r0
 180056c:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800570:	7c 09 02 14 	add     r0,r9,r0
 1800574:	c8 1f 00 08 	lfd     f0,8(r31)
 1800578:	7c 09 03 78 	mr      r9,r0
 180057c:	d8 09 00 00 	stfd    f0,0(r9)
 1800580:	80 1f 00 1c 	lwz     r0,28(r31)
 1800584:	30 00 00 01 	addic   r0,r0,1
 1800588:	90 1f 00 1c 	stw     r0,28(r31)
 180058c:	81 3f 00 1c 	lwz     r9,28(r31)
 1800590:	80 1f 00 10 	lwz     r0,16(r31)
 1800594:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800598:	41 9c ff 24 	blt+    cr7,18004bc <mmul+0x80>
 180059c:	80 1f 00 20 	lwz     r0,32(r31)
 18005a0:	30 00 00 01 	addic   r0,r0,1
 18005a4:	90 1f 00 20 	stw     r0,32(r31)
 18005a8:	81 3f 00 20 	lwz     r9,32(r31)
 18005ac:	80 1f 00 14 	lwz     r0,20(r31)
 18005b0:	7f 89 00 00 	cmpw    cr7,r9,r0
 18005b4:	41 9c fe fc 	blt+    cr7,18004b0 <mmul+0x74>
 18005b8:	38 00 00 00 	li      r0,0
 18005bc:	7c 03 03 78 	mr      r3,r0
 18005c0:	39 7f 00 40 	addi    r11,r31,64
 18005c4:	83 eb ff fc 	lwz     r31,-4(r11)
 18005c8:	7d 61 5b 78 	mr      r1,r11
 18005cc:	4e 80 00 20 	blr

018005d0 <minver>:
 18005d0:	94 21 f7 c0 	stwu    r1,-2112(r1)
 18005d4:	93 e1 08 3c 	stw     r31,2108(r1)
 18005d8:	7c 3f 0b 78 	mr      r31,r1
 18005dc:	90 7f 08 28 	stw     r3,2088(r31)
 18005e0:	90 9f 08 2c 	stw     r4,2092(r31)
 18005e4:	d8 3f 08 30 	stfd    f1,2096(r31)
 18005e8:	80 1f 08 28 	lwz     r0,2088(r31)
 18005ec:	2f 80 00 01 	cmpwi   cr7,r0,1
 18005f0:	40 9d 00 3c 	ble-    cr7,180062c <minver+0x5c>
 18005f4:	80 1f 08 28 	lwz     r0,2088(r31)
 18005f8:	2f 80 01 f4 	cmpwi   cr7,r0,500
 18005fc:	41 9d 00 30 	bgt-    cr7,180062c <minver+0x5c>
 1800600:	c9 bf 08 30 	lfd     f13,2096(r31)
 1800604:	3c 00 01 80 	lis     r0,384
 1800608:	7c 09 03 78 	mr      r9,r0
 180060c:	c8 09 0f 20 	lfd     f0,3872(r9)
 1800610:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 1800614:	4f dc f3 82 	cror    4*cr7+eq,4*cr7+lt,4*cr7+eq
 1800618:	7c 00 00 26 	mfcr    r0
 180061c:	54 00 ff fe 	rlwinm  r0,r0,31,31,31
 1800620:	54 00 06 3e 	clrlwi  r0,r0,24
 1800624:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800628:	41 9e 00 0c 	beq-    cr7,1800634 <minver+0x64>
 180062c:	38 00 03 e7 	li      r0,999
 1800630:	48 00 07 5c 	b       1800d8c <minver+0x7bc>
 1800634:	3c 00 01 80 	lis     r0,384
 1800638:	7c 0b 03 78 	mr      r11,r0
 180063c:	c8 0b 0f 30 	lfd     f0,3888(r11)
 1800640:	d8 1f 00 08 	stfd    f0,8(r31)
 1800644:	38 00 00 00 	li      r0,0
 1800648:	90 1f 00 50 	stw     r0,80(r31)
 180064c:	48 00 00 30 	b       180067c <minver+0xac>
 1800650:	80 1f 00 50 	lwz     r0,80(r31)
 1800654:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 1800658:	39 3f 00 08 	addi    r9,r31,8
 180065c:	7c 09 02 14 	add     r0,r9,r0
 1800660:	30 00 00 4c 	addic   r0,r0,76
 1800664:	81 3f 00 50 	lwz     r9,80(r31)
 1800668:	7c 0b 03 78 	mr      r11,r0
 180066c:	91 2b 00 00 	stw     r9,0(r11)
 1800670:	80 1f 00 50 	lwz     r0,80(r31)
 1800674:	30 00 00 01 	addic   r0,r0,1
 1800678:	90 1f 00 50 	stw     r0,80(r31)
 180067c:	81 3f 00 50 	lwz     r9,80(r31)
 1800680:	80 1f 08 28 	lwz     r0,2088(r31)
 1800684:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800688:	41 9c ff c8 	blt+    cr7,1800650 <minver+0x80>
 180068c:	38 00 00 00 	li      r0,0
 1800690:	90 1f 00 48 	stw     r0,72(r31)
 1800694:	48 00 05 04 	b       1800b98 <minver+0x5c8>
 1800698:	3c 00 01 80 	lis     r0,384
 180069c:	7c 09 03 78 	mr      r9,r0
 18006a0:	c8 09 0f 20 	lfd     f0,3872(r9)
 18006a4:	d8 1f 00 20 	stfd    f0,32(r31)
 18006a8:	80 1f 00 48 	lwz     r0,72(r31)
 18006ac:	90 1f 00 50 	stw     r0,80(r31)
 18006b0:	48 00 00 70 	b       1800720 <minver+0x150>
 18006b4:	81 7f 00 50 	lwz     r11,80(r31)
 18006b8:	80 1f 00 48 	lwz     r0,72(r31)
 18006bc:	3d 20 01 81 	lis     r9,385
 18006c0:	39 29 11 00 	addi    r9,r9,4352
 18006c4:	1d 6b 00 03 	mulli   r11,r11,3
 18006c8:	7c 0b 02 14 	add     r0,r11,r0
 18006cc:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18006d0:	7c 09 02 14 	add     r0,r9,r0
 18006d4:	7c 0b 03 78 	mr      r11,r0
 18006d8:	c8 0b 00 00 	lfd     f0,0(r11)
 18006dc:	fc 00 02 10 	fabs    f0,f0
 18006e0:	d8 1f 00 28 	stfd    f0,40(r31)
 18006e4:	c9 bf 00 28 	lfd     f13,40(r31)
 18006e8:	c8 1f 00 20 	lfd     f0,32(r31)
 18006ec:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 18006f0:	7c 00 00 26 	mfcr    r0
 18006f4:	54 00 f7 fe 	rlwinm  r0,r0,30,31,31
 18006f8:	54 00 06 3e 	clrlwi  r0,r0,24
 18006fc:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800700:	41 9e 00 14 	beq-    cr7,1800714 <minver+0x144>
 1800704:	c8 1f 00 28 	lfd     f0,40(r31)
 1800708:	d8 1f 00 20 	stfd    f0,32(r31)
 180070c:	80 1f 00 50 	lwz     r0,80(r31)
 1800710:	90 1f 00 44 	stw     r0,68(r31)
 1800714:	80 1f 00 50 	lwz     r0,80(r31)
 1800718:	30 00 00 01 	addic   r0,r0,1
 180071c:	90 1f 00 50 	stw     r0,80(r31)
 1800720:	81 3f 00 50 	lwz     r9,80(r31)
 1800724:	80 1f 08 28 	lwz     r0,2088(r31)
 1800728:	7f 89 00 00 	cmpw    cr7,r9,r0
 180072c:	41 9c ff 88 	blt+    cr7,18006b4 <minver+0xe4>
 1800730:	81 7f 00 44 	lwz     r11,68(r31)
 1800734:	80 1f 00 48 	lwz     r0,72(r31)
 1800738:	3d 20 01 81 	lis     r9,385
 180073c:	39 29 11 00 	addi    r9,r9,4352
 1800740:	1d 6b 00 03 	mulli   r11,r11,3
 1800744:	7c 0b 02 14 	add     r0,r11,r0
 1800748:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 180074c:	7c 09 02 14 	add     r0,r9,r0
 1800750:	7c 09 03 78 	mr      r9,r0
 1800754:	c8 09 00 00 	lfd     f0,0(r9)
 1800758:	d8 1f 00 18 	stfd    f0,24(r31)
 180075c:	c8 1f 00 18 	lfd     f0,24(r31)
 1800760:	fc 00 02 10 	fabs    f0,f0
 1800764:	d8 1f 00 10 	stfd    f0,16(r31)
 1800768:	c9 bf 00 10 	lfd     f13,16(r31)
 180076c:	c8 1f 08 30 	lfd     f0,2096(r31)
 1800770:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 1800774:	4f dc f3 82 	cror    4*cr7+eq,4*cr7+lt,4*cr7+eq
 1800778:	7c 00 00 26 	mfcr    r0
 180077c:	54 00 ff fe 	rlwinm  r0,r0,31,31,31
 1800780:	54 00 06 3e 	clrlwi  r0,r0,24
 1800784:	2f 80 00 00 	cmpwi   cr7,r0,0
 1800788:	41 9e 00 1c 	beq-    cr7,18007a4 <minver+0x1d4>
 180078c:	3c 00 01 81 	lis     r0,385
 1800790:	c8 1f 00 08 	lfd     f0,8(r31)
 1800794:	7c 0b 03 78 	mr      r11,r0
 1800798:	d8 0b 11 50 	stfd    f0,4432(r11)
 180079c:	38 00 00 01 	li      r0,1
 18007a0:	48 00 05 ec 	b       1800d8c <minver+0x7bc>
 18007a4:	c9 bf 00 08 	lfd     f13,8(r31)
 18007a8:	c8 1f 00 18 	lfd     f0,24(r31)
 18007ac:	fc 0d 00 32 	fmul    f0,f13,f0
 18007b0:	d8 1f 00 08 	stfd    f0,8(r31)
 18007b4:	81 3f 00 48 	lwz     r9,72(r31)
 18007b8:	80 1f 08 2c 	lwz     r0,2092(r31)
 18007bc:	7c 09 01 d6 	mullw   r0,r9,r0
 18007c0:	90 1f 00 34 	stw     r0,52(r31)
 18007c4:	81 3f 00 44 	lwz     r9,68(r31)
 18007c8:	80 1f 08 2c 	lwz     r0,2092(r31)
 18007cc:	7c 09 01 d6 	mullw   r0,r9,r0
 18007d0:	90 1f 00 30 	stw     r0,48(r31)
 18007d4:	81 3f 00 44 	lwz     r9,68(r31)
 18007d8:	80 1f 00 48 	lwz     r0,72(r31)
 18007dc:	7f 89 00 00 	cmpw    cr7,r9,r0
 18007e0:	41 9e 01 70 	beq-    cr7,1800950 <minver+0x380>
 18007e4:	c8 1f 00 28 	lfd     f0,40(r31)
 18007e8:	fc 00 00 50 	fneg    f0,f0
 18007ec:	d8 1f 00 08 	stfd    f0,8(r31)
 18007f0:	80 1f 00 48 	lwz     r0,72(r31)
 18007f4:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 18007f8:	39 3f 00 08 	addi    r9,r31,8
 18007fc:	7c 09 02 14 	add     r0,r9,r0
 1800800:	30 00 00 4c 	addic   r0,r0,76
 1800804:	7c 09 03 78 	mr      r9,r0
 1800808:	80 09 00 00 	lwz     r0,0(r9)
 180080c:	90 1f 00 40 	stw     r0,64(r31)
 1800810:	80 1f 00 48 	lwz     r0,72(r31)
 1800814:	81 3f 00 44 	lwz     r9,68(r31)
 1800818:	55 29 10 3a 	rlwinm  r9,r9,2,0,29
 180081c:	39 7f 00 08 	addi    r11,r31,8
 1800820:	7d 2b 4a 14 	add     r9,r11,r9
 1800824:	39 29 00 4c 	addi    r9,r9,76
 1800828:	81 29 00 00 	lwz     r9,0(r9)
 180082c:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 1800830:	39 7f 00 08 	addi    r11,r31,8
 1800834:	7c 0b 02 14 	add     r0,r11,r0
 1800838:	30 00 00 4c 	addic   r0,r0,76
 180083c:	7c 0b 03 78 	mr      r11,r0
 1800840:	91 2b 00 00 	stw     r9,0(r11)
 1800844:	80 1f 00 44 	lwz     r0,68(r31)
 1800848:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 180084c:	39 3f 00 08 	addi    r9,r31,8
 1800850:	7c 09 02 14 	add     r0,r9,r0
 1800854:	30 00 00 4c 	addic   r0,r0,76
 1800858:	81 3f 00 40 	lwz     r9,64(r31)
 180085c:	7c 0b 03 78 	mr      r11,r0
 1800860:	91 2b 00 00 	stw     r9,0(r11)
 1800864:	38 00 00 00 	li      r0,0
 1800868:	90 1f 00 4c 	stw     r0,76(r31)
 180086c:	48 00 00 d4 	b       1800940 <minver+0x370>
 1800870:	81 3f 00 34 	lwz     r9,52(r31)
 1800874:	80 1f 00 4c 	lwz     r0,76(r31)
 1800878:	7c 09 02 14 	add     r0,r9,r0
 180087c:	90 1f 00 3c 	stw     r0,60(r31)
 1800880:	81 3f 00 30 	lwz     r9,48(r31)
 1800884:	80 1f 00 4c 	lwz     r0,76(r31)
 1800888:	7c 09 02 14 	add     r0,r9,r0
 180088c:	90 1f 00 38 	stw     r0,56(r31)
 1800890:	81 7f 00 48 	lwz     r11,72(r31)
 1800894:	80 1f 00 4c 	lwz     r0,76(r31)
 1800898:	3d 20 01 81 	lis     r9,385
 180089c:	39 29 11 00 	addi    r9,r9,4352
 18008a0:	1d 6b 00 03 	mulli   r11,r11,3
 18008a4:	7c 0b 02 14 	add     r0,r11,r0
 18008a8:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18008ac:	7c 09 02 14 	add     r0,r9,r0
 18008b0:	7c 09 03 78 	mr      r9,r0
 18008b4:	c8 09 00 00 	lfd     f0,0(r9)
 18008b8:	d8 1f 00 28 	stfd    f0,40(r31)
 18008bc:	81 7f 00 48 	lwz     r11,72(r31)
 18008c0:	80 1f 00 4c 	lwz     r0,76(r31)
 18008c4:	81 1f 00 44 	lwz     r8,68(r31)
 18008c8:	81 3f 00 4c 	lwz     r9,76(r31)
 18008cc:	3d 40 01 81 	lis     r10,385
 18008d0:	39 4a 11 00 	addi    r10,r10,4352
 18008d4:	1d 08 00 03 	mulli   r8,r8,3
 18008d8:	7d 28 4a 14 	add     r9,r8,r9
 18008dc:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 18008e0:	7d 2a 4a 14 	add     r9,r10,r9
 18008e4:	c8 09 00 00 	lfd     f0,0(r9)
 18008e8:	3d 20 01 81 	lis     r9,385
 18008ec:	39 29 11 00 	addi    r9,r9,4352
 18008f0:	1d 6b 00 03 	mulli   r11,r11,3
 18008f4:	7c 0b 02 14 	add     r0,r11,r0
 18008f8:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18008fc:	7c 09 02 14 	add     r0,r9,r0
 1800900:	7c 0b 03 78 	mr      r11,r0
 1800904:	d8 0b 00 00 	stfd    f0,0(r11)
 1800908:	81 7f 00 44 	lwz     r11,68(r31)
 180090c:	80 1f 00 4c 	lwz     r0,76(r31)
 1800910:	3d 20 01 81 	lis     r9,385
 1800914:	39 29 11 00 	addi    r9,r9,4352
 1800918:	1d 6b 00 03 	mulli   r11,r11,3
 180091c:	7c 0b 02 14 	add     r0,r11,r0
 1800920:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800924:	7c 09 02 14 	add     r0,r9,r0
 1800928:	c8 1f 00 28 	lfd     f0,40(r31)
 180092c:	7c 09 03 78 	mr      r9,r0
 1800930:	d8 09 00 00 	stfd    f0,0(r9)
 1800934:	80 1f 00 4c 	lwz     r0,76(r31)
 1800938:	30 00 00 01 	addic   r0,r0,1
 180093c:	90 1f 00 4c 	stw     r0,76(r31)
 1800940:	81 3f 00 4c 	lwz     r9,76(r31)
 1800944:	80 1f 08 28 	lwz     r0,2088(r31)
 1800948:	7f 89 00 00 	cmpw    cr7,r9,r0
 180094c:	41 9c ff 24 	blt+    cr7,1800870 <minver+0x2a0>
 1800950:	38 00 00 00 	li      r0,0
 1800954:	90 1f 00 50 	stw     r0,80(r31)
 1800958:	48 00 00 64 	b       18009bc <minver+0x3ec>
 180095c:	81 7f 00 48 	lwz     r11,72(r31)
 1800960:	80 1f 00 50 	lwz     r0,80(r31)
 1800964:	81 1f 00 48 	lwz     r8,72(r31)
 1800968:	81 3f 00 50 	lwz     r9,80(r31)
 180096c:	3d 40 01 81 	lis     r10,385
 1800970:	39 4a 11 00 	addi    r10,r10,4352
 1800974:	1d 08 00 03 	mulli   r8,r8,3
 1800978:	7d 28 4a 14 	add     r9,r8,r9
 180097c:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 1800980:	7d 2a 4a 14 	add     r9,r10,r9
 1800984:	c9 a9 00 00 	lfd     f13,0(r9)
 1800988:	c8 1f 00 18 	lfd     f0,24(r31)
 180098c:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800990:	3d 20 01 81 	lis     r9,385
 1800994:	39 29 11 00 	addi    r9,r9,4352
 1800998:	1d 6b 00 03 	mulli   r11,r11,3
 180099c:	7c 0b 02 14 	add     r0,r11,r0
 18009a0:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 18009a4:	7c 09 02 14 	add     r0,r9,r0
 18009a8:	7c 0b 03 78 	mr      r11,r0
 18009ac:	d8 0b 00 00 	stfd    f0,0(r11)
 18009b0:	80 1f 00 50 	lwz     r0,80(r31)
 18009b4:	30 00 00 01 	addic   r0,r0,1
 18009b8:	90 1f 00 50 	stw     r0,80(r31)
 18009bc:	81 3f 00 50 	lwz     r9,80(r31)
 18009c0:	80 1f 08 28 	lwz     r0,2088(r31)
 18009c4:	7f 89 00 00 	cmpw    cr7,r9,r0
 18009c8:	41 9c ff 94 	blt+    cr7,180095c <minver+0x38c>
 18009cc:	38 00 00 00 	li      r0,0
 18009d0:	90 1f 00 50 	stw     r0,80(r31)
 18009d4:	48 00 01 70 	b       1800b44 <minver+0x574>
 18009d8:	81 3f 00 50 	lwz     r9,80(r31)
 18009dc:	80 1f 00 48 	lwz     r0,72(r31)
 18009e0:	7f 89 00 00 	cmpw    cr7,r9,r0
 18009e4:	41 9e 01 54 	beq-    cr7,1800b38 <minver+0x568>
 18009e8:	81 3f 00 50 	lwz     r9,80(r31)
 18009ec:	80 1f 08 2c 	lwz     r0,2092(r31)
 18009f0:	7c 09 01 d6 	mullw   r0,r9,r0
 18009f4:	90 1f 00 30 	stw     r0,48(r31)
 18009f8:	81 3f 00 30 	lwz     r9,48(r31)
 18009fc:	80 1f 00 48 	lwz     r0,72(r31)
 1800a00:	7c 09 02 14 	add     r0,r9,r0
 1800a04:	90 1f 00 3c 	stw     r0,60(r31)
 1800a08:	81 7f 00 50 	lwz     r11,80(r31)
 1800a0c:	80 1f 00 48 	lwz     r0,72(r31)
 1800a10:	3d 20 01 81 	lis     r9,385
 1800a14:	39 29 11 00 	addi    r9,r9,4352
 1800a18:	1d 6b 00 03 	mulli   r11,r11,3
 1800a1c:	7c 0b 02 14 	add     r0,r11,r0
 1800a20:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800a24:	7c 09 02 14 	add     r0,r9,r0
 1800a28:	7c 09 03 78 	mr      r9,r0
 1800a2c:	c8 09 00 00 	lfd     f0,0(r9)
 1800a30:	d8 1f 00 28 	stfd    f0,40(r31)
 1800a34:	c9 bf 00 28 	lfd     f13,40(r31)
 1800a38:	3c 00 01 80 	lis     r0,384
 1800a3c:	7c 0b 03 78 	mr      r11,r0
 1800a40:	c8 0b 0f 20 	lfd     f0,3872(r11)
 1800a44:	ff 8d 00 00 	fcmpu   cr7,f13,f0
 1800a48:	41 9e 00 f0 	beq-    cr7,1800b38 <minver+0x568>
 1800a4c:	38 00 00 00 	li      r0,0
 1800a50:	90 1f 00 4c 	stw     r0,76(r31)
 1800a54:	48 00 00 9c 	b       1800af0 <minver+0x520>
 1800a58:	81 3f 00 4c 	lwz     r9,76(r31)
 1800a5c:	80 1f 00 48 	lwz     r0,72(r31)
 1800a60:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800a64:	41 9e 00 80 	beq-    cr7,1800ae4 <minver+0x514>
 1800a68:	81 7f 00 50 	lwz     r11,80(r31)
 1800a6c:	80 1f 00 4c 	lwz     r0,76(r31)
 1800a70:	81 1f 00 50 	lwz     r8,80(r31)
 1800a74:	81 3f 00 4c 	lwz     r9,76(r31)
 1800a78:	3d 40 01 81 	lis     r10,385
 1800a7c:	39 4a 11 00 	addi    r10,r10,4352
 1800a80:	1d 08 00 03 	mulli   r8,r8,3
 1800a84:	7d 28 4a 14 	add     r9,r8,r9
 1800a88:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 1800a8c:	7d 2a 4a 14 	add     r9,r10,r9
 1800a90:	c9 a9 00 00 	lfd     f13,0(r9)
 1800a94:	81 1f 00 48 	lwz     r8,72(r31)
 1800a98:	81 3f 00 4c 	lwz     r9,76(r31)
 1800a9c:	3d 40 01 81 	lis     r10,385
 1800aa0:	39 4a 11 00 	addi    r10,r10,4352
 1800aa4:	1d 08 00 03 	mulli   r8,r8,3
 1800aa8:	7d 28 4a 14 	add     r9,r8,r9
 1800aac:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 1800ab0:	7d 2a 4a 14 	add     r9,r10,r9
 1800ab4:	c9 89 00 00 	lfd     f12,0(r9)
 1800ab8:	c8 1f 00 28 	lfd     f0,40(r31)
 1800abc:	fc 0c 00 32 	fmul    f0,f12,f0
 1800ac0:	fc 0d 00 28 	fsub    f0,f13,f0
 1800ac4:	3d 20 01 81 	lis     r9,385
 1800ac8:	39 29 11 00 	addi    r9,r9,4352
 1800acc:	1d 6b 00 03 	mulli   r11,r11,3
 1800ad0:	7c 0b 02 14 	add     r0,r11,r0
 1800ad4:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800ad8:	7c 09 02 14 	add     r0,r9,r0
 1800adc:	7c 09 03 78 	mr      r9,r0
 1800ae0:	d8 09 00 00 	stfd    f0,0(r9)
 1800ae4:	80 1f 00 4c 	lwz     r0,76(r31)
 1800ae8:	30 00 00 01 	addic   r0,r0,1
 1800aec:	90 1f 00 4c 	stw     r0,76(r31)
 1800af0:	81 3f 00 4c 	lwz     r9,76(r31)
 1800af4:	80 1f 08 28 	lwz     r0,2088(r31)
 1800af8:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800afc:	41 9c ff 5c 	blt+    cr7,1800a58 <minver+0x488>
 1800b00:	81 7f 00 50 	lwz     r11,80(r31)
 1800b04:	80 1f 00 48 	lwz     r0,72(r31)
 1800b08:	c8 1f 00 28 	lfd     f0,40(r31)
 1800b0c:	fd a0 00 50 	fneg    f13,f0
 1800b10:	c8 1f 00 18 	lfd     f0,24(r31)
 1800b14:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800b18:	3d 20 01 81 	lis     r9,385
 1800b1c:	39 29 11 00 	addi    r9,r9,4352
 1800b20:	1d 6b 00 03 	mulli   r11,r11,3
 1800b24:	7c 0b 02 14 	add     r0,r11,r0
 1800b28:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800b2c:	7c 09 02 14 	add     r0,r9,r0
 1800b30:	7c 0b 03 78 	mr      r11,r0
 1800b34:	d8 0b 00 00 	stfd    f0,0(r11)
 1800b38:	80 1f 00 50 	lwz     r0,80(r31)
 1800b3c:	30 00 00 01 	addic   r0,r0,1
 1800b40:	90 1f 00 50 	stw     r0,80(r31)
 1800b44:	81 3f 00 50 	lwz     r9,80(r31)
 1800b48:	80 1f 08 28 	lwz     r0,2088(r31)
 1800b4c:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800b50:	41 9c fe 88 	blt+    cr7,18009d8 <minver+0x408>
 1800b54:	81 7f 00 48 	lwz     r11,72(r31)
 1800b58:	80 1f 00 48 	lwz     r0,72(r31)
 1800b5c:	3d 20 01 80 	lis     r9,384
 1800b60:	c9 a9 0f 30 	lfd     f13,3888(r9)
 1800b64:	c8 1f 00 18 	lfd     f0,24(r31)
 1800b68:	fc 0d 00 24 	fdiv    f0,f13,f0
 1800b6c:	3d 20 01 81 	lis     r9,385
 1800b70:	39 29 11 00 	addi    r9,r9,4352
 1800b74:	1d 6b 00 03 	mulli   r11,r11,3
 1800b78:	7c 0b 02 14 	add     r0,r11,r0
 1800b7c:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800b80:	7c 09 02 14 	add     r0,r9,r0
 1800b84:	7c 09 03 78 	mr      r9,r0
 1800b88:	d8 09 00 00 	stfd    f0,0(r9)
 1800b8c:	80 1f 00 48 	lwz     r0,72(r31)
 1800b90:	30 00 00 01 	addic   r0,r0,1
 1800b94:	90 1f 00 48 	stw     r0,72(r31)
 1800b98:	81 3f 00 48 	lwz     r9,72(r31)
 1800b9c:	80 1f 08 28 	lwz     r0,2088(r31)
 1800ba0:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800ba4:	41 9c fa f4 	blt+    cr7,1800698 <minver+0xc8>
 1800ba8:	38 00 00 00 	li      r0,0
 1800bac:	90 1f 00 50 	stw     r0,80(r31)
 1800bb0:	48 00 01 b8 	b       1800d68 <minver+0x798>
 1800bb4:	80 1f 00 50 	lwz     r0,80(r31)
 1800bb8:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 1800bbc:	39 3f 00 08 	addi    r9,r31,8
 1800bc0:	7c 09 02 14 	add     r0,r9,r0
 1800bc4:	30 00 00 4c 	addic   r0,r0,76
 1800bc8:	7c 0b 03 78 	mr      r11,r0
 1800bcc:	80 0b 00 00 	lwz     r0,0(r11)
 1800bd0:	90 1f 00 48 	stw     r0,72(r31)
 1800bd4:	81 3f 00 48 	lwz     r9,72(r31)
 1800bd8:	80 1f 00 50 	lwz     r0,80(r31)
 1800bdc:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800be0:	40 9e 00 14 	bne-    cr7,1800bf4 <minver+0x624>
 1800be4:	80 1f 00 50 	lwz     r0,80(r31)
 1800be8:	30 00 00 01 	addic   r0,r0,1
 1800bec:	90 1f 00 50 	stw     r0,80(r31)
 1800bf0:	48 00 01 78 	b       1800d68 <minver+0x798>
 1800bf4:	80 1f 00 48 	lwz     r0,72(r31)
 1800bf8:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 1800bfc:	39 3f 00 08 	addi    r9,r31,8
 1800c00:	7c 09 02 14 	add     r0,r9,r0
 1800c04:	30 00 00 4c 	addic   r0,r0,76
 1800c08:	7c 09 03 78 	mr      r9,r0
 1800c0c:	80 09 00 00 	lwz     r0,0(r9)
 1800c10:	90 1f 00 40 	stw     r0,64(r31)
 1800c14:	80 1f 00 48 	lwz     r0,72(r31)
 1800c18:	81 3f 00 50 	lwz     r9,80(r31)
 1800c1c:	55 29 10 3a 	rlwinm  r9,r9,2,0,29
 1800c20:	39 7f 00 08 	addi    r11,r31,8
 1800c24:	7d 2b 4a 14 	add     r9,r11,r9
 1800c28:	39 29 00 4c 	addi    r9,r9,76
 1800c2c:	81 29 00 00 	lwz     r9,0(r9)
 1800c30:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 1800c34:	39 7f 00 08 	addi    r11,r31,8
 1800c38:	7c 0b 02 14 	add     r0,r11,r0
 1800c3c:	30 00 00 4c 	addic   r0,r0,76
 1800c40:	7c 0b 03 78 	mr      r11,r0
 1800c44:	91 2b 00 00 	stw     r9,0(r11)
 1800c48:	80 1f 00 50 	lwz     r0,80(r31)
 1800c4c:	54 00 10 3a 	rlwinm  r0,r0,2,0,29
 1800c50:	39 3f 00 08 	addi    r9,r31,8
 1800c54:	7c 09 02 14 	add     r0,r9,r0
 1800c58:	30 00 00 4c 	addic   r0,r0,76
 1800c5c:	81 3f 00 40 	lwz     r9,64(r31)
 1800c60:	7c 0b 03 78 	mr      r11,r0
 1800c64:	91 2b 00 00 	stw     r9,0(r11)
 1800c68:	38 00 00 00 	li      r0,0
 1800c6c:	90 1f 00 4c 	stw     r0,76(r31)
 1800c70:	48 00 00 e4 	b       1800d54 <minver+0x784>
 1800c74:	81 3f 00 4c 	lwz     r9,76(r31)
 1800c78:	80 1f 08 2c 	lwz     r0,2092(r31)
 1800c7c:	7c 09 01 d6 	mullw   r0,r9,r0
 1800c80:	90 1f 00 34 	stw     r0,52(r31)
 1800c84:	81 3f 00 34 	lwz     r9,52(r31)
 1800c88:	80 1f 00 50 	lwz     r0,80(r31)
 1800c8c:	7c 09 02 14 	add     r0,r9,r0
 1800c90:	90 1f 00 3c 	stw     r0,60(r31)
 1800c94:	81 3f 00 34 	lwz     r9,52(r31)
 1800c98:	80 1f 00 48 	lwz     r0,72(r31)
 1800c9c:	7c 09 02 14 	add     r0,r9,r0
 1800ca0:	90 1f 00 38 	stw     r0,56(r31)
 1800ca4:	81 7f 00 48 	lwz     r11,72(r31)
 1800ca8:	80 1f 00 50 	lwz     r0,80(r31)
 1800cac:	3d 20 01 81 	lis     r9,385
 1800cb0:	39 29 11 00 	addi    r9,r9,4352
 1800cb4:	1d 6b 00 03 	mulli   r11,r11,3
 1800cb8:	7c 0b 02 14 	add     r0,r11,r0
 1800cbc:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800cc0:	7c 09 02 14 	add     r0,r9,r0
 1800cc4:	7c 09 03 78 	mr      r9,r0
 1800cc8:	c8 09 00 00 	lfd     f0,0(r9)
 1800ccc:	d8 1f 00 28 	stfd    f0,40(r31)
 1800cd0:	81 7f 00 48 	lwz     r11,72(r31)
 1800cd4:	80 1f 00 50 	lwz     r0,80(r31)
 1800cd8:	81 1f 00 48 	lwz     r8,72(r31)
 1800cdc:	81 3f 00 48 	lwz     r9,72(r31)
 1800ce0:	3d 40 01 81 	lis     r10,385
 1800ce4:	39 4a 11 00 	addi    r10,r10,4352
 1800ce8:	1d 08 00 03 	mulli   r8,r8,3
 1800cec:	7d 28 4a 14 	add     r9,r8,r9
 1800cf0:	55 29 18 38 	rlwinm  r9,r9,3,0,28
 1800cf4:	7d 2a 4a 14 	add     r9,r10,r9
 1800cf8:	c8 09 00 00 	lfd     f0,0(r9)
 1800cfc:	3d 20 01 81 	lis     r9,385
 1800d00:	39 29 11 00 	addi    r9,r9,4352
 1800d04:	1d 6b 00 03 	mulli   r11,r11,3
 1800d08:	7c 0b 02 14 	add     r0,r11,r0
 1800d0c:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800d10:	7c 09 02 14 	add     r0,r9,r0
 1800d14:	7c 0b 03 78 	mr      r11,r0
 1800d18:	d8 0b 00 00 	stfd    f0,0(r11)
 1800d1c:	81 7f 00 48 	lwz     r11,72(r31)
 1800d20:	80 1f 00 48 	lwz     r0,72(r31)
 1800d24:	3d 20 01 81 	lis     r9,385
 1800d28:	39 29 11 00 	addi    r9,r9,4352
 1800d2c:	1d 6b 00 03 	mulli   r11,r11,3
 1800d30:	7c 0b 02 14 	add     r0,r11,r0
 1800d34:	54 00 18 38 	rlwinm  r0,r0,3,0,28
 1800d38:	7c 09 02 14 	add     r0,r9,r0
 1800d3c:	c8 1f 00 28 	lfd     f0,40(r31)
 1800d40:	7c 09 03 78 	mr      r9,r0
 1800d44:	d8 09 00 00 	stfd    f0,0(r9)
 1800d48:	80 1f 00 4c 	lwz     r0,76(r31)
 1800d4c:	30 00 00 01 	addic   r0,r0,1
 1800d50:	90 1f 00 4c 	stw     r0,76(r31)
 1800d54:	81 3f 00 4c 	lwz     r9,76(r31)
 1800d58:	80 1f 08 28 	lwz     r0,2088(r31)
 1800d5c:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800d60:	41 9c ff 14 	blt+    cr7,1800c74 <minver+0x6a4>
 1800d64:	4b ff fe 50 	b       1800bb4 <minver+0x5e4>
 1800d68:	81 3f 00 50 	lwz     r9,80(r31)
 1800d6c:	80 1f 08 28 	lwz     r0,2088(r31)
 1800d70:	7f 89 00 00 	cmpw    cr7,r9,r0
 1800d74:	41 9c fe 40 	blt+    cr7,1800bb4 <minver+0x5e4>
 1800d78:	3c 00 01 81 	lis     r0,385
 1800d7c:	c8 1f 00 08 	lfd     f0,8(r31)
 1800d80:	7c 0b 03 78 	mr      r11,r0
 1800d84:	d8 0b 11 50 	stfd    f0,4432(r11)
 1800d88:	38 00 00 00 	li      r0,0
 1800d8c:	7c 03 03 78 	mr      r3,r0
 1800d90:	39 7f 08 40 	addi    r11,r31,2112
 1800d94:	83 eb ff fc 	lwz     r31,-4(r11)
 1800d98:	7d 61 5b 78 	mr      r1,r11
 1800d9c:	4e 80 00 20 	blr

01800da0 <_exit>:
 1800da0:	94 21 ff e8 	stwu    r1,-24(r1)
 1800da4:	93 e1 00 14 	stw     r31,20(r1)
 1800da8:	7c 3f 0b 78 	mr      r31,r1
 1800dac:	90 7f 00 08 	stw     r3,8(r31)
 1800db0:	48 00 00 00 	b       1800db0 <_exit+0x10>

01800db4 <_start>:
 1800db4:	94 21 ff f0 	stwu    r1,-16(r1)
 1800db8:	7c 08 02 a6 	mflr    r0
 1800dbc:	90 01 00 14 	stw     r0,20(r1)
 1800dc0:	93 e1 00 0c 	stw     r31,12(r1)
 1800dc4:	7c 3f 0b 78 	mr      r31,r1
 1800dc8:	38 60 00 00 	li      r3,0
 1800dcc:	38 80 00 00 	li      r4,0
 1800dd0:	4b ff f4 bd 	bl      180028c <main>
 1800dd4:	38 60 00 00 	li      r3,0
 1800dd8:	4b ff ff c9 	bl      1800da0 <_exit>

01800ddc <__eabi>:
 1800ddc:	3d 40 01 81 	lis     r10,385
 1800de0:	3d 60 01 81 	lis     r11,385
 1800de4:	81 2a 11 48 	lwz     r9,4424(r10)
 1800de8:	39 6b 10 d8 	addi    r11,r11,4312
 1800dec:	29 09 00 00 	cmplwi  cr2,r9,0
 1800df0:	4c 8a 00 20 	bnelr   cr2
 1800df4:	90 2a 11 48 	stw     r1,4424(r10)
 1800df8:	80 6b 00 08 	lwz     r3,8(r11)
 1800dfc:	80 8b 00 0c 	lwz     r4,12(r11)
 1800e00:	7c 83 20 00 	cmpw    cr1,r3,r4
 1800e04:	41 86 00 08 	beq-    cr1,1800e0c <__eabi+0x30>
 1800e08:	81 ab 00 04 	lwz     r13,4(r11)
 1800e0c:	80 6b 00 14 	lwz     r3,20(r11)
 1800e10:	80 8b 00 18 	lwz     r4,24(r11)
 1800e14:	7c 83 20 00 	cmpw    cr1,r3,r4
 1800e18:	41 a6 00 08 	beq+    cr1,1800e20 <__eabi+0x44>
 1800e1c:	80 4b 00 10 	lwz     r2,16(r11)
 1800e20:	4b ff f2 74 	b       1800094 <__init>

01800e24 <__eabi_convert>:
 1800e24:	7c 83 20 40 	cmplw   cr1,r3,r4
 1800e28:	7c a3 20 50 	subf    r5,r3,r4
 1800e2c:	4c 84 00 20 	bgelr   cr1
 1800e30:	7c a5 16 70 	srawi   r5,r5,2
 1800e34:	38 63 ff fc 	addi    r3,r3,-4
 1800e38:	7c a9 03 a6 	mtctr   r5
 1800e3c:	84 c3 00 04 	lwzu    r6,4(r3)
 1800e40:	2c 06 00 00 	cmpwi   r6,0
 1800e44:	41 82 00 0c 	beq-    1800e50 <__eabi_convert+0x2c>
 1800e48:	7c c6 62 14 	add     r6,r6,r12
 1800e4c:	90 c3 00 00 	stw     r6,0(r3)
 1800e50:	42 00 ff ec 	bdnz+   1800e3c <__eabi_convert+0x18>
 1800e54:	4e 80 00 20 	blr

01800e58 <__eabi_uconvert>:
 1800e58:	7c 83 20 40 	cmplw   cr1,r3,r4
 1800e5c:	7c a3 20 50 	subf    r5,r3,r4
 1800e60:	4c 84 00 20 	bgelr   cr1
 1800e64:	7c a5 16 70 	srawi   r5,r5,2
 1800e68:	38 63 ff fc 	addi    r3,r3,-4
 1800e6c:	7c a9 03 a6 	mtctr   r5
 1800e70:	84 c3 00 04 	lwzu    r6,4(r3)
 1800e74:	7c c6 62 14 	add     r6,r6,r12
 1800e78:	80 e6 00 00 	lwz     r7,0(r6)
 1800e7c:	90 c3 00 00 	stw     r6,0(r3)
 1800e80:	7c e7 62 14 	add     r7,r7,r12
 1800e84:	90 e6 00 00 	stw     r7,0(r6)
 1800e88:	42 00 ff e8 	bdnz+   1800e70 <__eabi_uconvert+0x18>
 1800e8c:	4e 80 00 20 	blr

01800e90 <__do_global_ctors_aux>:
 1800e90:	7c 08 02 a6 	mflr    r0
 1800e94:	94 21 ff f0 	stwu    r1,-16(r1)
 1800e98:	93 e1 00 0c 	stw     r31,12(r1)
 1800e9c:	3f e0 01 81 	lis     r31,385
 1800ea0:	90 01 00 14 	stw     r0,20(r1)
 1800ea4:	3b ff 10 c8 	addi    r31,r31,4296
 1800ea8:	80 1f ff fc 	lwz     r0,-4(r31)
 1800eac:	2f 80 ff ff 	cmpwi   cr7,r0,-1
 1800eb0:	41 9e 00 1c 	beq-    cr7,1800ecc <__do_global_ctors_aux+0x3c>
 1800eb4:	3b ff ff fc 	addi    r31,r31,-4
 1800eb8:	7c 09 03 a6 	mtctr   r0
 1800ebc:	4e 80 04 21 	bctrl
 1800ec0:	84 1f ff fc 	lwzu    r0,-4(r31)
 1800ec4:	2f 80 ff ff 	cmpwi   cr7,r0,-1
 1800ec8:	40 9e ff f0 	bne+    cr7,1800eb8 <__do_global_ctors_aux+0x28>
 1800ecc:	80 01 00 14 	lwz     r0,20(r1)
 1800ed0:	83 e1 00 0c 	lwz     r31,12(r1)
 1800ed4:	38 21 00 10 	addi    r1,r1,16
 1800ed8:	7c 08 03 a6 	mtlr    r0
 1800edc:	4e 80 00 20 	blr

01800ee0 <call___do_global_ctors_aux>:
 1800ee0:	7c 08 02 a6 	mflr    r0
 1800ee4:	94 21 ff f8 	stwu    r1,-8(r1)
 1800ee8:	90 01 00 0c 	stw     r0,12(r1)
 1800eec:	80 01 00 0c 	lwz     r0,12(r1)
 1800ef0:	38 21 00 08 	addi    r1,r1,8
 1800ef4:	7c 08 03 a6 	mtlr    r0
 1800ef8:	4e 80 00 20 	blr

Disassembly of section .fini:

01800efc <__fini>:
 1800efc:	94 21 ff f0 	stwu    r1,-16(r1)
 1800f00:	7c 08 02 a6 	mflr    r0
 1800f04:	90 01 00 14 	stw     r0,20(r1)
 1800f08:	4b ff f1 b1 	bl      18000b8 <__do_global_dtors_aux>
 1800f0c:	80 01 00 14 	lwz     r0,20(r1)
 1800f10:	7c 08 03 a6 	mtlr    r0
 1800f14:	38 21 00 10 	addi    r1,r1,16
 1800f18:	4e 80 00 20 	blr
