Analysis & Synthesis report for phase1
Tue Apr 05 09:51:05 2022
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. User-Specified and Inferred Latches
 11. Registers Removed During Synthesis
 12. General Register Statistics
 13. Multiplexer Restructuring Statistics (Restructuring Performed)
 14. Source assignments for datapath:DE0_map|ram_function_512x32:Ram|altsyncram:altsyncram_component|altsyncram_jss3:auto_generated
 15. Parameter Settings for User Entity Instance: datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul
 16. Parameter Settings for User Entity Instance: datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv|lpm_divide:LPM_DIVIDE_component
 17. Parameter Settings for User Entity Instance: datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_add_sub0:aluAddSub|lpm_add_sub:LPM_ADD_SUB_component
 18. Parameter Settings for User Entity Instance: datapath:DE0_map|ram_function_512x32:Ram|altsyncram:altsyncram_component
 19. altsyncram Parameter Settings by Entity Instance
 20. Port Connectivity Checks: "datapath:DE0_map|P1_bus:datapathBus"
 21. Port Connectivity Checks: "datapath:DE0_map|control_unit:Control"
 22. Port Connectivity Checks: "datapath:DE0_map|alu_path:alu_datapath"
 23. Port Connectivity Checks: "datapath:DE0_map"
 24. Elapsed Time Per Partition
 25. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                    ;
+------------------------------------+--------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Apr 05 09:51:05 2022      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; phase1                                     ;
; Top-level Entity Name              ; DE0_interface                              ;
; Family                             ; Cyclone III                                ;
; Total logic elements               ; 7,010                                      ;
;     Total combinational functions  ; 6,265                                      ;
;     Dedicated logic registers      ; 978                                        ;
; Total registers                    ; 978                                        ;
; Total pins                         ; 100                                        ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 16,384                                     ;
; Embedded Multiplier 9-bit elements ; 0                                          ;
; Total PLLs                         ; 0                                          ;
+------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP3C16F484C6       ;                    ;
; Top-level entity name                                                      ; DE0_interface      ; phase1             ;
; Family name                                                                ; Cyclone III        ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 24          ;
; Maximum allowed            ; 16          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-8         ; < 0.1%      ;
;     Processors 9-24        ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                             ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                     ; Library ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+
; register32bit.vhd                ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/register32bit.vhd          ;         ;
; booth_alu.vhd                    ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/booth_alu.vhd              ;         ;
; encoder32to5.vhd                 ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/encoder32to5.vhd           ;         ;
; MDR.vhd                          ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/MDR.vhd                    ;         ;
; componentLib.vhd                 ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/componentLib.vhd           ;         ;
; shiftleft32.vhd                  ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/shiftleft32.vhd            ;         ;
; shiftright32.vhd                 ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/shiftright32.vhd           ;         ;
; negate32.vhd                     ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/negate32.vhd               ;         ;
; not32.vhd                        ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/not32.vhd                  ;         ;
; or32.vhd                         ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/or32.vhd                   ;         ;
; and32.vhd                        ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/and32.vhd                  ;         ;
; rotateleft32.vhd                 ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/rotateleft32.vhd           ;         ;
; rotateright32.vhd                ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/rotateright32.vhd          ;         ;
; register64bit.vhd                ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/register64bit.vhd          ;         ;
; datapath.vhd                     ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/datapath.vhd               ;         ;
; P1_bus.vhd                       ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/P1_bus.vhd                 ;         ;
; mux32to1.vhd                     ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/mux32to1.vhd               ;         ;
; alu.vhd                          ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu.vhd                    ;         ;
; alu_path.vhd                     ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/alu_path.vhd               ;         ;
; lpm_add_sub0.vhd                 ; yes             ; User Wizard-Generated File       ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd           ;         ;
; lpm_divide0.vhd                  ; yes             ; User Wizard-Generated File       ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd            ;         ;
; registerR0.vhd                   ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/registerR0.vhd             ;         ;
; sel_and_encode.vhd               ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/sel_and_encode.vhd         ;         ;
; conff_logic.vhd                  ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/conff_logic.vhd            ;         ;
; ram_initilization.vhd            ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_initilization.vhd      ;         ;
; phase2_ram_init.mif              ; yes             ; User Memory Initialization File  ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/phase2_ram_init.mif        ;         ;
; ram_function_512x32.vhd          ; yes             ; User Wizard-Generated File       ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd    ;         ;
; control_unit.vhd                 ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/control_unit.vhd           ;         ;
; Seven_Seg_Display.vhd            ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/Seven_Seg_Display.vhd      ;         ;
; DE0_interface.vhd                ; yes             ; User VHDL File                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/DE0_interface.vhd          ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; aglobal131.inc                   ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/aglobal131.inc          ;         ;
; db/lpm_divide_hjp.tdf            ; yes             ; Auto-Generated Megafunction      ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/lpm_divide_hjp.tdf      ;         ;
; db/sign_div_unsign_39h.tdf       ; yes             ; Auto-Generated Megafunction      ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/sign_div_unsign_39h.tdf ;         ;
; db/alt_u_div_t8f.tdf             ; yes             ; Auto-Generated Megafunction      ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/alt_u_div_t8f.tdf       ;         ;
; db/add_sub_unc.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/add_sub_unc.tdf         ;         ;
; db/add_sub_vnc.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/add_sub_vnc.tdf         ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/look_add.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/altshift.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_ich.tdf               ; yes             ; Auto-Generated Megafunction      ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/add_sub_ich.tdf         ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; e:/software_work/quartus/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_jss3.tdf           ; yes             ; Auto-Generated Megafunction      ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/db/altsyncram_jss3.tdf     ;         ;
+----------------------------------+-----------------+----------------------------------+----------------------------------------------------------------------------------+---------+


+-------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary           ;
+---------------------------------------------+---------+
; Resource                                    ; Usage   ;
+---------------------------------------------+---------+
; Estimated Total logic elements              ; 7,010   ;
;                                             ;         ;
; Total combinational functions               ; 6265    ;
; Logic element usage by number of LUT inputs ;         ;
;     -- 4 input functions                    ; 2705    ;
;     -- 3 input functions                    ; 3103    ;
;     -- <=2 input functions                  ; 457     ;
;                                             ;         ;
; Logic elements by mode                      ;         ;
;     -- normal mode                          ; 4030    ;
;     -- arithmetic mode                      ; 2235    ;
;                                             ;         ;
; Total registers                             ; 978     ;
;     -- Dedicated logic registers            ; 978     ;
;     -- I/O registers                        ; 0       ;
;                                             ;         ;
; I/O pins                                    ; 100     ;
; Total memory bits                           ; 16384   ;
; Embedded Multiplier 9-bit elements          ; 0       ;
; Maximum fan-out node                        ; clk_DE0 ;
; Maximum fan-out                             ; 986     ;
; Total fan-out                               ; 25426   ;
; Average fan-out                             ; 3.40    ;
+---------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                         ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                         ; Library Name ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE0_interface                                     ; 6265 (35)         ; 978 (25)     ; 16384       ; 0            ; 0       ; 0         ; 100  ; 0            ; |DE0_interface                                                                                                                                                                                                              ; work         ;
;    |datapath:DE0_map|                              ; 6230 (0)          ; 953 (0)      ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map                                                                                                                                                                                             ; work         ;
;       |MDR:MDR_register|                           ; 32 (0)            ; 32 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|MDR:MDR_register                                                                                                                                                                            ; work         ;
;          |register32bit:MDR_instance|              ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|MDR:MDR_register|register32bit:MDR_instance                                                                                                                                                 ; work         ;
;       |P1_bus:datapathBus|                         ; 538 (0)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|P1_bus:datapathBus                                                                                                                                                                          ; work         ;
;          |encoder32to5:Bus_encoder|                ; 58 (58)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|P1_bus:datapathBus|encoder32to5:Bus_encoder                                                                                                                                                 ; work         ;
;          |mux32to1:Bus_Mux|                        ; 480 (480)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|P1_bus:datapathBus|mux32to1:Bus_Mux                                                                                                                                                         ; work         ;
;       |Seven_Seg_Display:sevenSegDiplay_port|      ; 28 (28)           ; 28 (28)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|Seven_Seg_Display:sevenSegDiplay_port                                                                                                                                                       ; work         ;
;       |alu_path:alu_datapath|                      ; 5305 (161)        ; 96 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath                                                                                                                                                                       ; work         ;
;          |alu:alu_unit|                            ; 5106 (392)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit                                                                                                                                                          ; work         ;
;             |and32:aluAnd|                         ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|and32:aluAnd                                                                                                                                             ; work         ;
;             |booth_alu:aluMul|                     ; 2885 (2885)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul                                                                                                                                         ; work         ;
;             |lpm_add_sub0:aluAddSub|               ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_add_sub0:aluAddSub                                                                                                                                   ; work         ;
;                |lpm_add_sub:LPM_ADD_SUB_component| ; 65 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_add_sub0:aluAddSub|lpm_add_sub:LPM_ADD_SUB_component                                                                                                 ; work         ;
;                   |add_sub_ich:auto_generated|     ; 65 (65)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_add_sub0:aluAddSub|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ich:auto_generated                                                                      ; work         ;
;             |lpm_divide0:aluDiv|                   ; 1327 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv                                                                                                                                       ; work         ;
;                |lpm_divide:LPM_DIVIDE_component|   ; 1327 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv|lpm_divide:LPM_DIVIDE_component                                                                                                       ; work         ;
;                   |lpm_divide_hjp:auto_generated|  ; 1327 (0)          ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated                                                                         ; work         ;
;                      |sign_div_unsign_39h:divider| ; 1327 (186)        ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider                                             ; work         ;
;                         |alt_u_div_t8f:divider|    ; 1141 (1140)       ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_t8f:divider                       ; work         ;
;                            |add_sub_vnc:add_sub_1| ; 1 (1)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1 ; work         ;
;             |negate32:aluNeg|                      ; 64 (64)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|negate32:aluNeg                                                                                                                                          ; work         ;
;             |rotateleft32:aluRol|                  ; 134 (134)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|rotateleft32:aluRol                                                                                                                                      ; work         ;
;             |rotateright32:aluRor|                 ; 103 (103)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|rotateright32:aluRor                                                                                                                                     ; work         ;
;             |shiftleft32:aluShl|                   ; 57 (57)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|shiftleft32:aluShl                                                                                                                                       ; work         ;
;             |shiftright32:aluShr|                  ; 78 (78)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|shiftright32:aluShr                                                                                                                                      ; work         ;
;          |register32bit:register_Y|                ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|register32bit:register_Y                                                                                                                                              ; work         ;
;          |register64bit:register_Z|                ; 38 (38)           ; 64 (64)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|register64bit:register_Z                                                                                                                                              ; work         ;
;       |conff_logic:conff|                          ; 12 (12)           ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|conff_logic:conff                                                                                                                                                                           ; work         ;
;       |control_unit:Control|                       ; 242 (242)         ; 83 (83)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|control_unit:Control                                                                                                                                                                        ; work         ;
;       |ram_function_512x32:Ram|                    ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|ram_function_512x32:Ram                                                                                                                                                                     ; work         ;
;          |altsyncram:altsyncram_component|         ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|ram_function_512x32:Ram|altsyncram:altsyncram_component                                                                                                                                     ; work         ;
;             |altsyncram_jss3:auto_generated|       ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|ram_function_512x32:Ram|altsyncram:altsyncram_component|altsyncram_jss3:auto_generated                                                                                                      ; work         ;
;       |register32bit:HI|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:HI                                                                                                                                                                            ; work         ;
;       |register32bit:IR|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:IR                                                                                                                                                                            ; work         ;
;       |register32bit:LO|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:LO                                                                                                                                                                            ; work         ;
;       |register32bit:MAR|                          ; 0 (0)             ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:MAR                                                                                                                                                                           ; work         ;
;       |register32bit:PC|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:PC                                                                                                                                                                            ; work         ;
;       |register32bit:R10|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:R10                                                                                                                                                                           ; work         ;
;       |register32bit:R11|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:R11                                                                                                                                                                           ; work         ;
;       |register32bit:R12|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:R12                                                                                                                                                                           ; work         ;
;       |register32bit:R13|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:R13                                                                                                                                                                           ; work         ;
;       |register32bit:R14|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:R14                                                                                                                                                                           ; work         ;
;       |register32bit:R15|                          ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:R15                                                                                                                                                                           ; work         ;
;       |register32bit:R1|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:R1                                                                                                                                                                            ; work         ;
;       |register32bit:R2|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:R2                                                                                                                                                                            ; work         ;
;       |register32bit:R3|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:R3                                                                                                                                                                            ; work         ;
;       |register32bit:R4|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:R4                                                                                                                                                                            ; work         ;
;       |register32bit:R5|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:R5                                                                                                                                                                            ; work         ;
;       |register32bit:R6|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:R6                                                                                                                                                                            ; work         ;
;       |register32bit:R7|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:R7                                                                                                                                                                            ; work         ;
;       |register32bit:R8|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:R8                                                                                                                                                                            ; work         ;
;       |register32bit:R9|                           ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:R9                                                                                                                                                                            ; work         ;
;       |register32bit:inport_register|              ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:inport_register                                                                                                                                                               ; work         ;
;       |register32bit:outport_register|             ; 0 (0)             ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|register32bit:outport_register                                                                                                                                                              ; work         ;
;       |registerR0:R0|                              ; 32 (32)           ; 32 (32)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|registerR0:R0                                                                                                                                                                               ; work         ;
;       |sel_and_encode:select_and_encode|           ; 41 (41)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |DE0_interface|datapath:DE0_map|sel_and_encode:select_and_encode                                                                                                                                                            ; work         ;
+----------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                  ;
+--------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------+
; Name                                                                                                               ; Type ; Mode        ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                 ;
+--------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------+
; datapath:DE0_map|ram_function_512x32:Ram|altsyncram:altsyncram_component|altsyncram_jss3:auto_generated|ALTSYNCRAM ; AUTO ; Single Port ; 512          ; 32           ; --           ; --           ; 16384 ; phase2_ram_init.mif ;
+--------------------------------------------------------------------------------------------------------------------+------+-------------+--------------+--------------+--------------+--------------+-------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                     ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                           ; IP Include File                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+
; Altera ; LPM_ADD_SUB  ; 13.1    ; N/A          ; N/A          ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_add_sub0:aluAddSub ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_add_sub0.vhd        ;
; Altera ; LPM_DIVIDE   ; 13.1    ; N/A          ; N/A          ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv     ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/lpm_divide0.vhd         ;
; Altera ; RAM: 1-PORT  ; 13.1    ; N/A          ; N/A          ; |DE0_interface|datapath:DE0_map|ram_function_512x32:Ram                                   ; D:/GitWorkspace/elec374/RISC-V_CPU/RISC-V_CPU_project/ram_function_512x32.vhd ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                                                    ;
+-----------------------------------------------------+---------------------------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                                     ; Free of Timing Hazards ;
+-----------------------------------------------------+---------------------------------------------------------+------------------------+
; datapath:DE0_map|control_unit:Control|run           ; datapath:DE0_map|control_unit:Control|WideOr61          ; yes                    ;
; datapath:DE0_map|control_unit:Control|BAout         ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|Rout          ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|Gra           ; datapath:DE0_map|control_unit:Control|Selector0         ; yes                    ;
; datapath:DE0_map|control_unit:Control|Grb           ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|Grc           ; GND                                                     ; yes                    ;
; datapath:DE0_map|control_unit:Control|HIout         ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|LOout         ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|Zhighout      ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|Zlowout       ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|PCout         ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|MDRout        ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|Inportout     ; datapath:DE0_map|control_unit:Control|Selector127       ; yes                    ;
; datapath:DE0_map|control_unit:Control|Cout          ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|clear         ; datapath:DE0_map|control_unit:Control|WideOr60          ; yes                    ;
; datapath:DE0_map|control_unit:Control|Out_in        ; GND                                                     ; yes                    ;
; datapath:DE0_map|control_unit:Control|IRin          ; GND                                                     ; yes                    ;
; datapath:DE0_map|control_unit:Control|IncPC         ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|OP_code[4]    ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|OP_code[0]    ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|OP_code[3]    ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|OP_code[2]    ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|OP_code[1]    ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|Zin           ; GND                                                     ; yes                    ;
; datapath:DE0_map|control_unit:Control|LOin          ; GND                                                     ; yes                    ;
; datapath:DE0_map|control_unit:Control|HIin          ; GND                                                     ; yes                    ;
; datapath:DE0_map|control_unit:Control|MDR_read      ; datapath:DE0_map|control_unit:Control|present_state.in3 ; yes                    ;
; datapath:DE0_map|control_unit:Control|MDRin         ; GND                                                     ; yes                    ;
; datapath:DE0_map|control_unit:Control|PCin          ; datapath:DE0_map|control_unit:Control|Selector131       ; yes                    ;
; datapath:DE0_map|control_unit:Control|Yin           ; GND                                                     ; yes                    ;
; datapath:DE0_map|control_unit:Control|MDR_write     ; GND                                                     ; yes                    ;
; datapath:DE0_map|control_unit:Control|MARin         ; GND                                                     ; yes                    ;
; datapath:DE0_map|control_unit:Control|CONin         ; GND                                                     ; yes                    ;
; Number of user-specified and inferred latches = 33  ;                                                         ;                        ;
+-----------------------------------------------------+---------------------------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                      ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------+
; Register name                                                                    ; Reason for Removal                                                   ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------+
; datapath:DE0_map|Seven_Seg_Display:sevenSegDiplay_port|outputSegment[7,15,23,31] ; Stuck at VCC due to stuck port data_in                               ;
; datapath:DE0_map|control_unit:Control|present_state.ldr3                         ; Merged with datapath:DE0_map|control_unit:Control|present_state.ldr2 ;
; datapath:DE0_map|control_unit:Control|present_state.ldr4                         ; Merged with datapath:DE0_map|control_unit:Control|present_state.ldr2 ;
; datapath:DE0_map|control_unit:Control|present_state.ldr5                         ; Merged with datapath:DE0_map|control_unit:Control|present_state.ldr2 ;
; datapath:DE0_map|control_unit:Control|present_state.ldr6                         ; Merged with datapath:DE0_map|control_unit:Control|present_state.ldr2 ;
; datapath:DE0_map|control_unit:Control|present_state.nop                          ; Merged with datapath:DE0_map|control_unit:Control|present_state.ldr2 ;
; datapath:DE0_map|control_unit:Control|present_state.str3                         ; Merged with datapath:DE0_map|control_unit:Control|present_state.ldr2 ;
; datapath:DE0_map|control_unit:Control|present_state.str4                         ; Merged with datapath:DE0_map|control_unit:Control|present_state.ldr2 ;
; datapath:DE0_map|control_unit:Control|present_state.str5                         ; Merged with datapath:DE0_map|control_unit:Control|present_state.ldr2 ;
; datapath:DE0_map|control_unit:Control|present_state.str6                         ; Merged with datapath:DE0_map|control_unit:Control|present_state.ldr2 ;
; datapath:DE0_map|control_unit:Control|present_state.ldr2                         ; Stuck at GND due to stuck port clock_enable                          ;
; Total Number of Removed Registers = 14                                           ;                                                                      ;
+----------------------------------------------------------------------------------+----------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 978   ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 64    ;
; Number of registers using Asynchronous Clear ; 950   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 869   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+
; 40:1               ; 32 bits   ; 832 LEs       ; 160 LEs              ; 672 LEs                ; Yes        ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|register64bit:register_Z|BusMuxIn1[28] ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 4:1                ; 29 bits   ; 58 LEs        ; 58 LEs               ; 0 LEs                  ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 8:1                ; 29 bits   ; 145 LEs       ; 87 LEs               ; 58 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 8:1                ; 28 bits   ; 140 LEs       ; 84 LEs               ; 56 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 8:1                ; 27 bits   ; 135 LEs       ; 81 LEs               ; 54 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 8:1                ; 26 bits   ; 130 LEs       ; 78 LEs               ; 52 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 8:1                ; 25 bits   ; 125 LEs       ; 75 LEs               ; 50 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 8:1                ; 50 bits   ; 250 LEs       ; 150 LEs              ; 100 LEs                ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 8:1                ; 48 bits   ; 240 LEs       ; 144 LEs              ; 96 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 8:1                ; 46 bits   ; 230 LEs       ; 138 LEs              ; 92 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 8:1                ; 44 bits   ; 220 LEs       ; 132 LEs              ; 88 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 8:1                ; 34 bits   ; 170 LEs       ; 102 LEs              ; 68 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 8:1                ; 36 bits   ; 180 LEs       ; 108 LEs              ; 72 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 8:1                ; 38 bits   ; 190 LEs       ; 114 LEs              ; 76 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 8:1                ; 40 bits   ; 200 LEs       ; 120 LEs              ; 80 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 8:1                ; 42 bits   ; 210 LEs       ; 126 LEs              ; 84 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 32:1               ; 18 bits   ; 378 LEs       ; 288 LEs              ; 90 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|P1_bus:datapathBus|mux32to1:Bus_Mux|Mux15                    ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 6:1                ; 2 bits    ; 8 LEs         ; 6 LEs                ; 2 LEs                  ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 6:1                ; 27 bits   ; 108 LEs       ; 81 LEs               ; 27 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul|sum      ;
; 32:1               ; 29 bits   ; 609 LEs       ; 522 LEs              ; 87 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|control_unit:Control|Mux41                                   ;
; 28:1               ; 14 bits   ; 252 LEs       ; 224 LEs              ; 28 LEs                 ; No         ; |DE0_interface|datapath:DE0_map|P1_bus:datapathBus|mux32to1:Bus_Mux|Mux1                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for datapath:DE0_map|ram_function_512x32:Ram|altsyncram:altsyncram_component|altsyncram_jss3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                               ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                ;
+---------------------------------+--------------------+------+------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul ;
+----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------+
; base_bit       ; 32    ; Signed Integer                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv|lpm_divide:LPM_DIVIDE_component ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                                                                      ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
; LPM_WIDTHN             ; 32             ; Signed Integer                                                                                            ;
; LPM_WIDTHD             ; 32             ; Signed Integer                                                                                            ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                                                                   ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                                                                   ;
; LPM_PIPELINE           ; 0              ; Untyped                                                                                                   ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                                                                                   ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                                                                   ;
; CBXI_PARAMETER         ; lpm_divide_hjp ; Untyped                                                                                                   ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                                                                   ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                                                                   ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                                                                ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                                                              ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                                                              ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                                                            ;
+------------------------+----------------+-----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_add_sub0:aluAddSub|lpm_add_sub:LPM_ADD_SUB_component ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value       ; Type                                                                                                               ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
; LPM_WIDTH              ; 32          ; Signed Integer                                                                                                     ;
; LPM_REPRESENTATION     ; SIGNED      ; Untyped                                                                                                            ;
; LPM_DIRECTION          ; DEFAULT     ; Untyped                                                                                                            ;
; ONE_INPUT_IS_CONSTANT  ; NO          ; Untyped                                                                                                            ;
; LPM_PIPELINE           ; 0           ; Untyped                                                                                                            ;
; MAXIMIZE_SPEED         ; 5           ; Untyped                                                                                                            ;
; REGISTERED_AT_END      ; 0           ; Untyped                                                                                                            ;
; OPTIMIZE_FOR_SPEED     ; 5           ; Untyped                                                                                                            ;
; USE_CS_BUFFERS         ; 1           ; Untyped                                                                                                            ;
; CARRY_CHAIN            ; MANUAL      ; Untyped                                                                                                            ;
; CARRY_CHAIN_LENGTH     ; 48          ; CARRY_CHAIN_LENGTH                                                                                                 ;
; DEVICE_FAMILY          ; Cyclone III ; Untyped                                                                                                            ;
; USE_WYS                ; OFF         ; Untyped                                                                                                            ;
; STYLE                  ; FAST        ; Untyped                                                                                                            ;
; CBXI_PARAMETER         ; add_sub_ich ; Untyped                                                                                                            ;
; AUTO_CARRY_CHAINS      ; ON          ; AUTO_CARRY                                                                                                         ;
; IGNORE_CARRY_BUFFERS   ; OFF         ; IGNORE_CARRY                                                                                                       ;
; AUTO_CASCADE_CHAINS    ; ON          ; AUTO_CASCADE                                                                                                       ;
; IGNORE_CASCADE_BUFFERS ; OFF         ; IGNORE_CASCADE                                                                                                     ;
+------------------------+-------------+--------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: datapath:DE0_map|ram_function_512x32:Ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                      ;
+------------------------------------+----------------------+-----------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                   ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                   ;
; WIDTH_A                            ; 32                   ; Signed Integer                                            ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                                            ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                                            ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                   ;
; WIDTH_B                            ; 1                    ; Signed Integer                                            ;
; WIDTHAD_B                          ; 1                    ; Signed Integer                                            ;
; NUMWORDS_B                         ; 0                    ; Signed Integer                                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                   ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                            ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                   ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                   ;
; INIT_FILE                          ; phase2_ram_init.mif  ; Untyped                                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                            ;
; DEVICE_FAMILY                      ; Cyclone III          ; Untyped                                                   ;
; CBXI_PARAMETER                     ; altsyncram_jss3      ; Untyped                                                   ;
+------------------------------------+----------------------+-----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                     ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Name                                      ; Value                                                                    ;
+-------------------------------------------+--------------------------------------------------------------------------+
; Number of entity instances                ; 1                                                                        ;
; Entity Instance                           ; datapath:DE0_map|ram_function_512x32:Ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                              ;
;     -- WIDTH_A                            ; 32                                                                       ;
;     -- NUMWORDS_A                         ; 512                                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                             ;
;     -- WIDTH_B                            ; 1                                                                        ;
;     -- NUMWORDS_B                         ; 0                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                   ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                             ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                     ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                ;
+-------------------------------------------+--------------------------------------------------------------------------+


+-----------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DE0_map|P1_bus:datapathBus" ;
+---------+-------+----------+------------------------------------+
; Port    ; Type  ; Severity ; Details                            ;
+---------+-------+----------+------------------------------------+
; muxin24 ; Input ; Info     ; Stuck at GND                       ;
; muxin25 ; Input ; Info     ; Stuck at GND                       ;
; muxin26 ; Input ; Info     ; Stuck at GND                       ;
; muxin27 ; Input ; Info     ; Stuck at GND                       ;
; muxin28 ; Input ; Info     ; Stuck at GND                       ;
; muxin29 ; Input ; Info     ; Stuck at GND                       ;
; muxin30 ; Input ; Info     ; Stuck at GND                       ;
; muxin31 ; Input ; Info     ; Stuck at GND                       ;
+---------+-------+----------+------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DE0_map|control_unit:Control"                                                                 ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                             ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+
; register_enable[15..11] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DE0_map|alu_path:alu_datapath"                                                 ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                             ;
+----------+--------+----------+-------------------------------------------------------------------------------------+
; overflow ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "datapath:DE0_map"                                                                        ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; r0out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r1out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r2out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r3out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r4out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r5out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r6out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r7out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r8out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r9out     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r10out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r11out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r12out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r13out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r14out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r15out    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; busmuxout ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mar_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; mdr_out   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; pcout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; hiout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; loout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; irout     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; zout      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; ram_pop   ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:15     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 13.1.0 Build 162 10/23/2013 SJ Web Edition
    Info: Processing started: Tue Apr 05 09:50:47 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off phase1 -c phase1
Info (20032): Parallel compilation is enabled and will use up to 16 processors
Info (12021): Found 2 design units, including 1 entities, in source file register32bit.vhd
    Info (12022): Found design unit 1: register32bit-behavior
    Info (12023): Found entity 1: register32bit
Info (12021): Found 2 design units, including 1 entities, in source file booth_alu.vhd
    Info (12022): Found design unit 1: booth_alu-logic
    Info (12023): Found entity 1: booth_alu
Info (12021): Found 2 design units, including 1 entities, in source file encoder32to5.vhd
    Info (12022): Found design unit 1: encoder32to5-behavior
    Info (12023): Found entity 1: encoder32to5
Info (12021): Found 2 design units, including 1 entities, in source file mdr.vhd
    Info (12022): Found design unit 1: MDR-behavior
    Info (12023): Found entity 1: MDR
Info (12021): Found 1 design units, including 0 entities, in source file componentlib.vhd
    Info (12022): Found design unit 1: componentLib
Info (12021): Found 2 design units, including 1 entities, in source file shiftleft32.vhd
    Info (12022): Found design unit 1: shiftleft32-logic
    Info (12023): Found entity 1: shiftleft32
Info (12021): Found 2 design units, including 1 entities, in source file shiftright32.vhd
    Info (12022): Found design unit 1: shiftright32-logic
    Info (12023): Found entity 1: shiftright32
Info (12021): Found 2 design units, including 1 entities, in source file negate32.vhd
    Info (12022): Found design unit 1: negate32-logic
    Info (12023): Found entity 1: negate32
Info (12021): Found 2 design units, including 1 entities, in source file not32.vhd
    Info (12022): Found design unit 1: not32-logic
    Info (12023): Found entity 1: not32
Info (12021): Found 2 design units, including 1 entities, in source file or32.vhd
    Info (12022): Found design unit 1: or32-logic
    Info (12023): Found entity 1: or32
Info (12021): Found 2 design units, including 1 entities, in source file and32.vhd
    Info (12022): Found design unit 1: and32-logic
    Info (12023): Found entity 1: and32
Info (12021): Found 2 design units, including 1 entities, in source file rotateleft32.vhd
    Info (12022): Found design unit 1: rotateleft32-logic
    Info (12023): Found entity 1: rotateleft32
Info (12021): Found 2 design units, including 1 entities, in source file rotateright32.vhd
    Info (12022): Found design unit 1: rotateright32-logic
    Info (12023): Found entity 1: rotateright32
Info (12021): Found 2 design units, including 1 entities, in source file register64bit.vhd
    Info (12022): Found design unit 1: register64bit-behavior
    Info (12023): Found entity 1: register64bit
Info (12021): Found 2 design units, including 1 entities, in source file datapath.vhd
    Info (12022): Found design unit 1: datapath-behavior
    Info (12023): Found entity 1: datapath
Info (12021): Found 2 design units, including 1 entities, in source file p1_bus.vhd
    Info (12022): Found design unit 1: P1_bus-structural
    Info (12023): Found entity 1: P1_bus
Info (12021): Found 2 design units, including 1 entities, in source file mux32to1.vhd
    Info (12022): Found design unit 1: mux32to1-behavior
    Info (12023): Found entity 1: mux32to1
Info (12021): Found 2 design units, including 1 entities, in source file alu.vhd
    Info (12022): Found design unit 1: alu-behavior
    Info (12023): Found entity 1: alu
Info (12021): Found 2 design units, including 1 entities, in source file alu_path.vhd
    Info (12022): Found design unit 1: alu_path-behavior
    Info (12023): Found entity 1: alu_path
Info (12021): Found 2 design units, including 1 entities, in source file lpm_add_sub0.vhd
    Info (12022): Found design unit 1: lpm_add_sub0-SYN
    Info (12023): Found entity 1: lpm_add_sub0
Info (12021): Found 1 design units, including 1 entities, in source file lmp_add_sub0.bdf
    Info (12023): Found entity 1: lmp_add_sub0
Info (12021): Found 2 design units, including 1 entities, in source file lpm_divide0.vhd
    Info (12022): Found design unit 1: lpm_divide0-SYN
    Info (12023): Found entity 1: lpm_divide0
Info (12021): Found 1 design units, including 1 entities, in source file lmp_divide0.bdf
    Info (12023): Found entity 1: lmp_divide0
Warning (12019): Can't analyze file -- file p1_datapath_add_tb.vhd is missing
Warning (12019): Can't analyze file -- file p1_datapath_mul_tb.vhd is missing
Info (12021): Found 2 design units, including 1 entities, in source file registerr0.vhd
    Info (12022): Found design unit 1: registerR0-logic
    Info (12023): Found entity 1: registerR0
Info (12021): Found 2 design units, including 1 entities, in source file ram_sync_512x32.vhd
    Info (12022): Found design unit 1: RAM_sync_512x32-logic
    Info (12023): Found entity 1: RAM_sync_512x32
Info (12021): Found 2 design units, including 1 entities, in source file sel_and_encode.vhd
    Info (12022): Found design unit 1: sel_and_encode-logic
    Info (12023): Found entity 1: sel_and_encode
Info (12021): Found 2 design units, including 1 entities, in source file conff_logic.vhd
    Info (12022): Found design unit 1: conff_logic-logic
    Info (12023): Found entity 1: conff_logic
Info (12021): Found 1 design units, including 1 entities, in source file addi_tb.vhd
    Info (12023): Found entity 1: addi_tb
Info (12021): Found 1 design units, including 0 entities, in source file ram_initilization.vhd
    Info (12022): Found design unit 1: ram_initialization
Info (12021): Found 1 design units, including 1 entities, in source file phase2.bdf
    Info (12023): Found entity 1: phase2
Info (12021): Found 2 design units, including 1 entities, in source file ld_r1_85_tb.vhd
    Info (12022): Found design unit 1: ld_R1_85_tb-logic
    Info (12023): Found entity 1: ld_R1_85_tb
Info (12021): Found 2 design units, including 1 entities, in source file ldi_r1_85_tb.vhd
    Info (12022): Found design unit 1: ldi_R1_85_tb-logic
    Info (12023): Found entity 1: ldi_R1_85_tb
Info (12021): Found 2 design units, including 1 entities, in source file ram_function_512x32.vhd
    Info (12022): Found design unit 1: ram_function_512x32-SYN
    Info (12023): Found entity 1: ram_function_512x32
Info (12021): Found 2 design units, including 1 entities, in source file ld_r1_35_tb.vhd
    Info (12022): Found design unit 1: ld_R1_35_tb-logic
    Info (12023): Found entity 1: ld_R1_35_tb
Info (12021): Found 2 design units, including 1 entities, in source file ldi_r0_35r1_tb.vhd
    Info (12022): Found design unit 1: ldi_r0_35r1_tb-logic
    Info (12023): Found entity 1: ldi_r0_35r1_tb
Info (12021): Found 2 design units, including 1 entities, in source file p2_st_90_r1_tb.vhd
    Info (12022): Found design unit 1: P2_st_90_R1_tb-logic
    Info (12023): Found entity 1: P2_st_90_R1_tb
Info (12021): Found 2 design units, including 1 entities, in source file p2_st_90r1_r1_tb.vhd
    Info (12022): Found design unit 1: P2_st_90R1_R1_tb-logic
    Info (12023): Found entity 1: P2_st_90R1_R1_tb
Info (12021): Found 2 design units, including 1 entities, in source file p2_brzr_r2_35_tb.vhd
    Info (12022): Found design unit 1: P2_brzr_R2_35_tb-logic
    Info (12023): Found entity 1: P2_brzr_R2_35_tb
Info (12021): Found 2 design units, including 1 entities, in source file control_unit.vhd
    Info (12022): Found design unit 1: control_unit-behavior
    Info (12023): Found entity 1: control_unit
Info (12021): Found 2 design units, including 1 entities, in source file p3_controlunit_tb.vhd
    Info (12022): Found design unit 1: P3_controlUnit_tb-logic
    Info (12023): Found entity 1: P3_controlUnit_tb
Info (12021): Found 2 design units, including 1 entities, in source file seven_seg_display.vhd
    Info (12022): Found design unit 1: Seven_Seg_Display-Behavior
    Info (12023): Found entity 1: Seven_Seg_Display
Info (12021): Found 2 design units, including 1 entities, in source file de0_interface.vhd
    Info (12022): Found design unit 1: DE0_interface-behavior
    Info (12023): Found entity 1: DE0_interface
Info (12021): Found 2 design units, including 1 entities, in source file p4_de0_interface.vhd
    Info (12022): Found design unit 1: P4_DE0_interface-logic
    Info (12023): Found entity 1: P4_DE0_interface
Info (12127): Elaborating entity "DE0_interface" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(30): object "R0out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(31): object "R1out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(32): object "R2out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(33): object "R3out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(34): object "R4out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(35): object "R5out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(36): object "R6out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(37): object "R7out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(38): object "R8out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(39): object "R9out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(40): object "R10out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(41): object "R11out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(42): object "R12out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(43): object "R13out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(44): object "R14out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(45): object "R15out_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(46): object "BusMuxOut_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(47): object "HIout_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(48): object "LOout_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(49): object "IRout_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(50): object "PCval_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(51): object "Zout_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(52): object "MDRval_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(53): object "MARval_DE0" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at DE0_interface.vhd(54): object "RAM_out" assigned a value but never read
Info (12128): Elaborating entity "datapath" for hierarchy "datapath:DE0_map"
Warning (10036): Verilog HDL or VHDL warning at datapath.vhd(95): object "overflow" assigned a value but never read
Info (12128): Elaborating entity "registerR0" for hierarchy "datapath:DE0_map|registerR0:R0"
Info (12128): Elaborating entity "register32bit" for hierarchy "datapath:DE0_map|register32bit:R1"
Info (12128): Elaborating entity "MDR" for hierarchy "datapath:DE0_map|MDR:MDR_register"
Info (12128): Elaborating entity "alu_path" for hierarchy "datapath:DE0_map|alu_path:alu_datapath"
Info (12128): Elaborating entity "alu" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit"
Info (12128): Elaborating entity "booth_alu" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|booth_alu:aluMul"
Info (12128): Elaborating entity "lpm_divide0" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv"
Info (12128): Elaborating entity "lpm_divide" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv|lpm_divide:LPM_DIVIDE_component"
Info (12130): Elaborated megafunction instantiation "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv|lpm_divide:LPM_DIVIDE_component"
Info (12133): Instantiated megafunction "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv|lpm_divide:LPM_DIVIDE_component" with the following parameter:
    Info (12134): Parameter "lpm_drepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_hint" = "LPM_REMAINDERPOSITIVE=TRUE"
    Info (12134): Parameter "lpm_nrepresentation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_DIVIDE"
    Info (12134): Parameter "lpm_widthd" = "32"
    Info (12134): Parameter "lpm_widthn" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_hjp.tdf
    Info (12023): Found entity 1: lpm_divide_hjp
Info (12128): Elaborating entity "lpm_divide_hjp" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_39h.tdf
    Info (12023): Found entity 1: sign_div_unsign_39h
Info (12128): Elaborating entity "sign_div_unsign_39h" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_t8f.tdf
    Info (12023): Found entity 1: alt_u_div_t8f
Info (12128): Elaborating entity "alt_u_div_t8f" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_t8f:divider"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_unc.tdf
    Info (12023): Found entity 1: add_sub_unc
Info (12128): Elaborating entity "add_sub_unc" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_t8f:divider|add_sub_unc:add_sub_0"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_vnc.tdf
    Info (12023): Found entity 1: add_sub_vnc
Info (12128): Elaborating entity "add_sub_vnc" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_divide0:aluDiv|lpm_divide:LPM_DIVIDE_component|lpm_divide_hjp:auto_generated|sign_div_unsign_39h:divider|alt_u_div_t8f:divider|add_sub_vnc:add_sub_1"
Info (12128): Elaborating entity "lpm_add_sub0" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_add_sub0:aluAddSub"
Info (12128): Elaborating entity "lpm_add_sub" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_add_sub0:aluAddSub|lpm_add_sub:LPM_ADD_SUB_component"
Info (12130): Elaborated megafunction instantiation "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_add_sub0:aluAddSub|lpm_add_sub:LPM_ADD_SUB_component"
Info (12133): Instantiated megafunction "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_add_sub0:aluAddSub|lpm_add_sub:LPM_ADD_SUB_component" with the following parameter:
    Info (12134): Parameter "lpm_direction" = "UNUSED"
    Info (12134): Parameter "lpm_hint" = "ONE_INPUT_IS_CONSTANT=NO,CIN_USED=NO"
    Info (12134): Parameter "lpm_representation" = "SIGNED"
    Info (12134): Parameter "lpm_type" = "LPM_ADD_SUB"
    Info (12134): Parameter "lpm_width" = "32"
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_ich.tdf
    Info (12023): Found entity 1: add_sub_ich
Info (12128): Elaborating entity "add_sub_ich" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|lpm_add_sub0:aluAddSub|lpm_add_sub:LPM_ADD_SUB_component|add_sub_ich:auto_generated"
Info (12128): Elaborating entity "shiftleft32" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|shiftleft32:aluShl"
Info (12128): Elaborating entity "shiftright32" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|shiftright32:aluShr"
Info (12128): Elaborating entity "negate32" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|negate32:aluNeg"
Info (12128): Elaborating entity "not32" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|not32:aluNot"
Info (12128): Elaborating entity "or32" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|or32:aluOr"
Info (12128): Elaborating entity "and32" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|and32:aluAnd"
Info (12128): Elaborating entity "rotateleft32" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|rotateleft32:aluRol"
Info (12128): Elaborating entity "rotateright32" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|alu:alu_unit|rotateright32:aluRor"
Info (12128): Elaborating entity "register64bit" for hierarchy "datapath:DE0_map|alu_path:alu_datapath|register64bit:register_Z"
Info (12128): Elaborating entity "Seven_Seg_Display" for hierarchy "datapath:DE0_map|Seven_Seg_Display:sevenSegDiplay_port"
Info (12128): Elaborating entity "conff_logic" for hierarchy "datapath:DE0_map|conff_logic:conff"
Info (10041): Inferred latch for "decoder_out[0]" at conff_logic.vhd(26)
Info (10041): Inferred latch for "decoder_out[1]" at conff_logic.vhd(26)
Info (10041): Inferred latch for "decoder_out[2]" at conff_logic.vhd(26)
Info (10041): Inferred latch for "decoder_out[3]" at conff_logic.vhd(26)
Info (12128): Elaborating entity "sel_and_encode" for hierarchy "datapath:DE0_map|sel_and_encode:select_and_encode"
Info (12128): Elaborating entity "ram_function_512x32" for hierarchy "datapath:DE0_map|ram_function_512x32:Ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "datapath:DE0_map|ram_function_512x32:Ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "datapath:DE0_map|ram_function_512x32:Ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "datapath:DE0_map|ram_function_512x32:Ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone III"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "phase2_ram_init.mif"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "0"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "1"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_jss3.tdf
    Info (12023): Found entity 1: altsyncram_jss3
Info (12128): Elaborating entity "altsyncram_jss3" for hierarchy "datapath:DE0_map|ram_function_512x32:Ram|altsyncram:altsyncram_component|altsyncram_jss3:auto_generated"
Info (12128): Elaborating entity "control_unit" for hierarchy "datapath:DE0_map|control_unit:Control"
Warning (10492): VHDL Process Statement warning at control_unit.vhd(673): signal "con_ff" is read inside the Process Statement but isn't in the Process Statement's sensitivity list
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "Gra", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "Grb", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "Grc", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "BAout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "Rin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "Rout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "IncPC", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "MDR_read", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "MDR_write", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "OP_code", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "HIout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "LOout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "Zhighout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "Zlowout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "PCout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "MDRout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "Inportout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "Cout", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "HIin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "LOin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "PCin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "IRin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "MDRin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "MARin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "Yin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "Zin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "In_in", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "Out_in", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "CONin", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "clear", which holds its previous value in one or more paths through the process
Warning (10631): VHDL Process Statement warning at control_unit.vhd(392): inferring latch(es) for signal or variable "run", which holds its previous value in one or more paths through the process
Info (10041): Inferred latch for "run" at control_unit.vhd(392)
Info (10041): Inferred latch for "clear" at control_unit.vhd(392)
Info (10041): Inferred latch for "CONin" at control_unit.vhd(392)
Info (10041): Inferred latch for "Out_in" at control_unit.vhd(392)
Info (10041): Inferred latch for "In_in" at control_unit.vhd(392)
Info (10041): Inferred latch for "Zin" at control_unit.vhd(392)
Info (10041): Inferred latch for "Yin" at control_unit.vhd(392)
Info (10041): Inferred latch for "MARin" at control_unit.vhd(392)
Info (10041): Inferred latch for "MDRin" at control_unit.vhd(392)
Info (10041): Inferred latch for "IRin" at control_unit.vhd(392)
Info (10041): Inferred latch for "PCin" at control_unit.vhd(392)
Info (10041): Inferred latch for "LOin" at control_unit.vhd(392)
Info (10041): Inferred latch for "HIin" at control_unit.vhd(392)
Info (10041): Inferred latch for "Cout" at control_unit.vhd(392)
Info (10041): Inferred latch for "Inportout" at control_unit.vhd(392)
Info (10041): Inferred latch for "MDRout" at control_unit.vhd(392)
Info (10041): Inferred latch for "PCout" at control_unit.vhd(392)
Info (10041): Inferred latch for "Zlowout" at control_unit.vhd(392)
Info (10041): Inferred latch for "Zhighout" at control_unit.vhd(392)
Info (10041): Inferred latch for "LOout" at control_unit.vhd(392)
Info (10041): Inferred latch for "HIout" at control_unit.vhd(392)
Info (10041): Inferred latch for "OP_code[0]" at control_unit.vhd(392)
Info (10041): Inferred latch for "OP_code[1]" at control_unit.vhd(392)
Info (10041): Inferred latch for "OP_code[2]" at control_unit.vhd(392)
Info (10041): Inferred latch for "OP_code[3]" at control_unit.vhd(392)
Info (10041): Inferred latch for "OP_code[4]" at control_unit.vhd(392)
Info (10041): Inferred latch for "MDR_write" at control_unit.vhd(392)
Info (10041): Inferred latch for "MDR_read" at control_unit.vhd(392)
Info (10041): Inferred latch for "IncPC" at control_unit.vhd(392)
Info (10041): Inferred latch for "Rout" at control_unit.vhd(392)
Info (10041): Inferred latch for "Rin" at control_unit.vhd(392)
Info (10041): Inferred latch for "BAout" at control_unit.vhd(392)
Info (10041): Inferred latch for "Grc" at control_unit.vhd(392)
Info (10041): Inferred latch for "Grb" at control_unit.vhd(392)
Info (10041): Inferred latch for "Gra" at control_unit.vhd(392)
Info (10018): Can't recognize finite state machine "present_state" because it has a complex reset state
Info (12128): Elaborating entity "P1_bus" for hierarchy "datapath:DE0_map|P1_bus:datapathBus"
Info (12128): Elaborating entity "encoder32to5" for hierarchy "datapath:DE0_map|P1_bus:datapathBus|encoder32to5:Bus_encoder"
Info (12128): Elaborating entity "mux32to1" for hierarchy "datapath:DE0_map|P1_bus:datapathBus|mux32to1:Bus_Mux"
Warning (13012): Latch datapath:DE0_map|control_unit:Control|Gra has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:DE0_map|control_unit:Control|present_state.in3
Warning (13012): Latch datapath:DE0_map|control_unit:Control|Inportout has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:DE0_map|control_unit:Control|present_state.in3
Warning (13012): Latch datapath:DE0_map|control_unit:Control|PCin has unsafe behavior
    Warning (13013): Ports D and ENA on the latch are fed by the same signal datapath:DE0_map|conff_logic:conff|Q
Warning (13004): Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state.
    Warning (13310): Register "datapath:DE0_map|control_unit:Control|present_state.reset_state0" is converted into an equivalent circuit using register "datapath:DE0_map|control_unit:Control|present_state.reset_state0~_emulated" and latch "datapath:DE0_map|control_unit:Control|present_state.reset_state0~1"
    Warning (13310): Register "datapath:DE0_map|control_unit:Control|present_state.halt" is converted into an equivalent circuit using register "datapath:DE0_map|control_unit:Control|present_state.halt~_emulated" and latch "datapath:DE0_map|control_unit:Control|present_state.halt~1"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "seven_segment_out[7]" is stuck at VCC
    Warning (13410): Pin "seven_segment_out[15]" is stuck at VCC
    Warning (13410): Pin "seven_segment_out[23]" is stuck at VCC
    Warning (13410): Pin "seven_segment_out[31]" is stuck at VCC
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 7174 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 35 input pins
    Info (21059): Implemented 65 output pins
    Info (21061): Implemented 7042 logic cells
    Info (21064): Implemented 32 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 74 warnings
    Info: Peak virtual memory: 4779 megabytes
    Info: Processing ended: Tue Apr 05 09:51:05 2022
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:17


