Fitter report for Oscilloscope
Wed May 24 16:30:54 2017
Quartus II 64-Bit Version 13.1.0 Build 162 10/23/2013 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Incremental Compilation Preservation Summary
  7. Incremental Compilation Partition Settings
  8. Incremental Compilation Placement Preservation
  9. Pin-Out File
 10. Fitter Resource Usage Summary
 11. Fitter Partition Statistics
 12. Input Pins
 13. Output Pins
 14. Dual Purpose and Dedicated Pins
 15. I/O Bank Usage
 16. All Package Pins
 17. Fitter Resource Utilization by Entity
 18. Delay Chain Summary
 19. Pad To Core Delay Chain Fanout
 20. Control Signals
 21. Global & Other Fast Signals
 22. Non-Global High Fan-Out Signals
 23. Routing Usage Summary
 24. LAB Logic Elements
 25. LAB-wide Signals
 26. LAB Signals Sourced
 27. LAB Signals Sourced Out
 28. LAB Distinct Inputs
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------+
; Fitter Summary                                                                  ;
+------------------------------------+--------------------------------------------+
; Fitter Status                      ; Successful - Wed May 24 16:30:54 2017      ;
; Quartus II 64-Bit Version          ; 13.1.0 Build 162 10/23/2013 SJ Web Edition ;
; Revision Name                      ; Oscilloscope                               ;
; Top-level Entity Name              ; VHDL_Oscilloscope                          ;
; Family                             ; Cyclone III                                ;
; Device                             ; EP3C10E144C8                               ;
; Timing Models                      ; Final                                      ;
; Total logic elements               ; 2,451 / 10,320 ( 24 % )                    ;
;     Total combinational functions  ; 2,431 / 10,320 ( 24 % )                    ;
;     Dedicated logic registers      ; 323 / 10,320 ( 3 % )                       ;
; Total registers                    ; 323                                        ;
; Total pins                         ; 15 / 95 ( 16 % )                           ;
; Total virtual pins                 ; 0                                          ;
; Total memory bits                  ; 0 / 423,936 ( 0 % )                        ;
; Embedded Multiplier 9-bit elements ; 0 / 46 ( 0 % )                             ;
; Total PLLs                         ; 0 / 2 ( 0 % )                              ;
+------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; EP3C10E144C8                          ;                                       ;
; Nominal Core Supply Voltage                                                ; 1.2V                                  ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Fit Attempts to Skip                                                       ; 0                                     ; 0.0                                   ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Auto Merge PLLs                                                            ; On                                    ; On                                    ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Regenerate full fit report during ECO compiles                             ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Limit to One Fitting Attempt                                               ; Off                                   ; Off                                   ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Fitter Initial Placement Seed                                              ; 1                                     ; 1                                     ;
; PCI I/O                                                                    ; Off                                   ; Off                                   ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Allow Single-ended Buffer for Differential-XSTL Input                      ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Fitter Effort                                                              ; Auto Fit                              ; Auto Fit                              ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; RAM Bit Reservation (Cyclone III)                                          ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.17        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  16.7%      ;
;     Processors 3-4         ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------+
; I/O Assignment Warnings                          ;
+-----------+--------------------------------------+
; Pin Name  ; Reason                               ;
+-----------+--------------------------------------+
; tx        ; Missing drive strength and slew rate ;
; LCD_E     ; Missing drive strength and slew rate ;
; LCD_RS    ; Missing drive strength and slew rate ;
; LCD_RW    ; Missing drive strength and slew rate ;
; LCD_DB[4] ; Missing drive strength and slew rate ;
; LCD_DB[5] ; Missing drive strength and slew rate ;
; LCD_DB[6] ; Missing drive strength and slew rate ;
; LCD_DB[7] ; Missing drive strength and slew rate ;
; SPI_SCK   ; Missing drive strength and slew rate ;
; SPI_MOSI  ; Missing drive strength and slew rate ;
; SPI_SS_N  ; Missing drive strength and slew rate ;
+-----------+--------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Incremental Compilation Preservation Summary                                                      ;
+---------------------+---------------------+----------------------------+--------------------------+
; Type                ; Total [A + B]       ; From Design Partitions [A] ; From Rapid Recompile [B] ;
+---------------------+---------------------+----------------------------+--------------------------+
; Placement (by node) ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 2797 ) ; 0.00 % ( 0 / 2797 )        ; 0.00 % ( 0 / 2797 )      ;
;     -- Achieved     ; 0.00 % ( 0 / 2797 ) ; 0.00 % ( 0 / 2797 )        ; 0.00 % ( 0 / 2797 )      ;
;                     ;                     ;                            ;                          ;
; Routing (by net)    ;                     ;                            ;                          ;
;     -- Requested    ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
;     -- Achieved     ; 0.00 % ( 0 / 0 )    ; 0.00 % ( 0 / 0 )           ; 0.00 % ( 0 / 0 )         ;
+---------------------+---------------------+----------------------------+--------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                                                     ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Partition Name                 ; Preservation Achieved ; Preservation Level Used ; Netlist Type Used ; Preservation Method ; Notes ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+
; Top                            ; 0.00 % ( 0 / 2787 )   ; N/A                     ; Source File       ; N/A                 ;       ;
; hard_block:auto_generated_inst ; 0.00 % ( 0 / 10 )     ; N/A                     ; Source File       ; N/A                 ;       ;
+--------------------------------+-----------------------+-------------------------+-------------------+---------------------+-------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/altera/13.1/hl_MiniProject/Oscilloscope/output_files/Oscilloscope.pin.


+-----------------------------------------------------------------------+
; Fitter Resource Usage Summary                                         ;
+---------------------------------------------+-------------------------+
; Resource                                    ; Usage                   ;
+---------------------------------------------+-------------------------+
; Total logic elements                        ; 2,451 / 10,320 ( 24 % ) ;
;     -- Combinational with no register       ; 2128                    ;
;     -- Register only                        ; 20                      ;
;     -- Combinational with a register        ; 303                     ;
;                                             ;                         ;
; Logic element usage by number of LUT inputs ;                         ;
;     -- 4 input functions                    ; 705                     ;
;     -- 3 input functions                    ; 659                     ;
;     -- <=2 input functions                  ; 1067                    ;
;     -- Register only                        ; 20                      ;
;                                             ;                         ;
; Logic elements by mode                      ;                         ;
;     -- normal mode                          ; 1655                    ;
;     -- arithmetic mode                      ; 776                     ;
;                                             ;                         ;
; Total registers*                            ; 323 / 10,744 ( 3 % )    ;
;     -- Dedicated logic registers            ; 323 / 10,320 ( 3 % )    ;
;     -- I/O registers                        ; 0 / 424 ( 0 % )         ;
;                                             ;                         ;
; Total LABs:  partially or completely used   ; 188 / 645 ( 29 % )      ;
; Virtual pins                                ; 0                       ;
; I/O pins                                    ; 15 / 95 ( 16 % )        ;
;     -- Clock pins                           ; 2 / 4 ( 50 % )          ;
;     -- Dedicated input pins                 ; 0 / 9 ( 0 % )           ;
;                                             ;                         ;
; Global signals                              ; 2                       ;
; M9Ks                                        ; 0 / 46 ( 0 % )          ;
; Total block memory bits                     ; 0 / 423,936 ( 0 % )     ;
; Total block memory implementation bits      ; 0 / 423,936 ( 0 % )     ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )          ;
; PLLs                                        ; 0 / 2 ( 0 % )           ;
; Global clocks                               ; 2 / 10 ( 20 % )         ;
; JTAGs                                       ; 0 / 1 ( 0 % )           ;
; CRC blocks                                  ; 0 / 1 ( 0 % )           ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )           ;
; Impedance control blocks                    ; 0 / 4 ( 0 % )           ;
; Average interconnect usage (total/H/V)      ; 4% / 4% / 5%            ;
; Peak interconnect usage (total/H/V)         ; 10% / 8% / 12%          ;
; Maximum fan-out                             ; 323                     ;
; Highest non-global fan-out                  ; 86                      ;
; Total fan-out                               ; 7768                    ;
; Average fan-out                             ; 2.76                    ;
+---------------------------------------------+-------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                          ;
+---------------------------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                   ; hard_block:auto_generated_inst ;
+---------------------------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                   ; Low                            ;
;                                             ;                       ;                                ;
; Total logic elements                        ; 2451 / 10320 ( 24 % ) ; 0 / 10320 ( 0 % )              ;
;     -- Combinational with no register       ; 2128                  ; 0                              ;
;     -- Register only                        ; 20                    ; 0                              ;
;     -- Combinational with a register        ; 303                   ; 0                              ;
;                                             ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                       ;                                ;
;     -- 4 input functions                    ; 705                   ; 0                              ;
;     -- 3 input functions                    ; 659                   ; 0                              ;
;     -- <=2 input functions                  ; 1067                  ; 0                              ;
;     -- Register only                        ; 20                    ; 0                              ;
;                                             ;                       ;                                ;
; Logic elements by mode                      ;                       ;                                ;
;     -- normal mode                          ; 1655                  ; 0                              ;
;     -- arithmetic mode                      ; 776                   ; 0                              ;
;                                             ;                       ;                                ;
; Total registers                             ; 323                   ; 0                              ;
;     -- Dedicated logic registers            ; 323 / 10320 ( 3 % )   ; 0 / 10320 ( 0 % )              ;
;     -- I/O registers                        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Total LABs:  partially or completely used   ; 188 / 645 ( 29 % )    ; 0 / 645 ( 0 % )                ;
;                                             ;                       ;                                ;
; Virtual pins                                ; 0                     ; 0                              ;
; I/O pins                                    ; 15                    ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 0 / 46 ( 0 % )        ; 0 / 46 ( 0 % )                 ;
; Total memory bits                           ; 0                     ; 0                              ;
; Total RAM block bits                        ; 0                     ; 0                              ;
; Clock control block                         ; 2 / 12 ( 16 % )       ; 0 / 12 ( 0 % )                 ;
;                                             ;                       ;                                ;
; Connections                                 ;                       ;                                ;
;     -- Input Connections                    ; 0                     ; 0                              ;
;     -- Registered Input Connections         ; 0                     ; 0                              ;
;     -- Output Connections                   ; 0                     ; 0                              ;
;     -- Registered Output Connections        ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Internal Connections                        ;                       ;                                ;
;     -- Total Connections                    ; 7763                  ; 5                              ;
;     -- Registered Connections               ; 1430                  ; 0                              ;
;                                             ;                       ;                                ;
; External Connections                        ;                       ;                                ;
;     -- Top                                  ; 0                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Partition Interface                         ;                       ;                                ;
;     -- Input Ports                          ; 4                     ; 0                              ;
;     -- Output Ports                         ; 11                    ; 0                              ;
;     -- Bidir Ports                          ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Registered Ports                            ;                       ;                                ;
;     -- Registered Input Ports               ; 0                     ; 0                              ;
;     -- Registered Output Ports              ; 0                     ; 0                              ;
;                                             ;                       ;                                ;
; Port Connectivity                           ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                     ; 0                              ;
+---------------------------------------------+-----------------------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                                    ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; Name     ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination Control Block ; Location assigned by ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+
; CLK      ; 22    ; 1        ; 0            ; 11           ; 0            ; 323                   ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; RST_N    ; 89    ; 5        ; 34           ; 12           ; 14           ; 68                    ; 0                  ; yes    ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; SPI_MISO ; 84    ; 5        ; 34           ; 9            ; 14           ; 12                    ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
; rx       ; 2     ; 1        ; 0            ; 23           ; 7            ; 7                     ; 0                  ; no     ; no             ; no            ; yes             ; no       ; Off          ; 2.5 V        ; --                        ; User                 ;
+----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+---------------------------+----------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Output Enable Register ; Power Up High ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination                       ; Termination Control Block ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+
; LCD_DB[4] ; 44    ; 3        ; 5            ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_DB[5] ; 46    ; 3        ; 7            ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_DB[6] ; 49    ; 3        ; 13           ; 0            ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_DB[7] ; 50    ; 3        ; 13           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_E     ; 54    ; 4        ; 18           ; 0            ; 21           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_RS    ; 52    ; 3        ; 16           ; 0            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; LCD_RW    ; 53    ; 3        ; 16           ; 0            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPI_MOSI  ; 86    ; 5        ; 34           ; 9            ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPI_SCK   ; 80    ; 5        ; 34           ; 7            ; 7            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; SPI_SS_N  ; 99    ; 6        ; 34           ; 17           ; 14           ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
; tx        ; 1     ; 1        ; 0            ; 23           ; 0            ; no              ; no                     ; no            ; 2         ; no              ; no         ; no            ; no       ; Off          ; 2.5 V        ; Default          ; Series 50 Ohm without Calibration ; --                        ; no                         ; no                          ; User                 ; -                    ; -                   ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------+------------------------+---------------+-----------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-----------------------------------+---------------------------+----------------------------+-----------------------------+----------------------+----------------------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Dual Purpose and Dedicated Pins                                                                                         ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; Location ; Pin Name                    ; Reserved As              ; User Signal Name        ; Pin Type                  ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+
; 6        ; DIFFIO_L1n, DATA1, ASDO     ; As input tri-stated      ; ~ALTERA_ASDO_DATA1~     ; Dual Purpose Pin          ;
; 8        ; DIFFIO_L2p, FLASH_nCE, nCSO ; As input tri-stated      ; ~ALTERA_FLASH_nCE_nCSO~ ; Dual Purpose Pin          ;
; 9        ; nSTATUS                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 12       ; DCLK                        ; As output driving ground ; ~ALTERA_DCLK~           ; Dual Purpose Pin          ;
; 13       ; DATA0                       ; As input tri-stated      ; ~ALTERA_DATA0~          ; Dual Purpose Pin          ;
; 14       ; nCONFIG                     ; -                        ; -                       ; Dedicated Programming Pin ;
; 21       ; nCE                         ; -                        ; -                       ; Dedicated Programming Pin ;
; 86       ; DIFFIO_R7n, DEV_OE          ; Use as regular IO        ; SPI_MOSI                ; Dual Purpose Pin          ;
; 92       ; CONF_DONE                   ; -                        ; -                       ; Dedicated Programming Pin ;
; 94       ; MSEL0                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 96       ; MSEL1                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL2                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 97       ; MSEL3                       ; -                        ; -                       ; Dedicated Programming Pin ;
; 99       ; DIFFIO_R4p, CRC_ERROR       ; Use as regular IO        ; SPI_SS_N                ; Dual Purpose Pin          ;
; 101      ; DIFFIO_R3n, nCEO            ; Use as programming pin   ; ~ALTERA_nCEO~           ; Dual Purpose Pin          ;
+----------+-----------------------------+--------------------------+-------------------------+---------------------------+


+-----------------------------------------------------------+
; I/O Bank Usage                                            ;
+----------+-----------------+---------------+--------------+
; I/O Bank ; Usage           ; VCCIO Voltage ; VREF Voltage ;
+----------+-----------------+---------------+--------------+
; 1        ; 7 / 13 ( 54 % ) ; 2.5V          ; --           ;
; 2        ; 0 / 8 ( 0 % )   ; 2.5V          ; --           ;
; 3        ; 6 / 11 ( 55 % ) ; 2.5V          ; --           ;
; 4        ; 1 / 14 ( 7 % )  ; 2.5V          ; --           ;
; 5        ; 4 / 14 ( 29 % ) ; 2.5V          ; --           ;
; 6        ; 2 / 10 ( 20 % ) ; 2.5V          ; --           ;
; 7        ; 0 / 13 ( 0 % )  ; 2.5V          ; --           ;
; 8        ; 0 / 12 ( 0 % )  ; 2.5V          ; --           ;
+----------+-----------------+---------------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                        ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                                            ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; 1        ; 0          ; 1        ; tx                                                        ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 2        ; 1          ; 1        ; rx                                                        ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 3        ; 2          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 4        ; 3          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 5        ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 6        ; 5          ; 1        ; ~ALTERA_ASDO_DATA1~ / RESERVED_INPUT_WITH_WEAK_PULLUP     ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 7        ; 6          ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 8        ; 7          ; 1        ; ~ALTERA_FLASH_nCE_nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 9        ; 9          ; 1        ; ^nSTATUS                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 10       ; 13         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 11       ; 14         ; 1        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 12       ; 15         ; 1        ; ~ALTERA_DCLK~                                             ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 13       ; 16         ; 1        ; ~ALTERA_DATA0~ / RESERVED_INPUT_WITH_WEAK_PULLUP          ; input  ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; On           ;
; 14       ; 17         ; 1        ; ^nCONFIG                                                  ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 15       ; 18         ; 1        ; #TDI                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 16       ; 19         ; 1        ; #TCK                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 17       ;            ; 1        ; VCCIO1                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 18       ; 20         ; 1        ; #TMS                                                      ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; 19       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 20       ; 21         ; 1        ; #TDO                                                      ; output ;              ;         ; --         ;                 ; --       ; --           ;
; 21       ; 22         ; 1        ; ^nCE                                                      ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 22       ; 23         ; 1        ; CLK                                                       ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 23       ; 24         ; 1        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 24       ; 25         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 25       ; 26         ; 2        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 26       ;            ; 2        ; VCCIO2                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 27       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 28       ; 31         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 29       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 30       ; 34         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 31       ; 36         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 32       ; 39         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 33       ; 40         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 34       ; 41         ; 2        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 35       ;            ; --       ; VCCA1                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 36       ;            ;          ; GNDA1                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 37       ;            ;          ; VCCD_PLL1                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 38       ; 45         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 39       ; 46         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 40       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 41       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 42       ; 52         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 43       ; 53         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 44       ; 54         ; 3        ; LCD_DB[4]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 45       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 46       ; 58         ; 3        ; LCD_DB[5]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 47       ;            ; 3        ; VCCIO3                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 48       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 49       ; 68         ; 3        ; LCD_DB[6]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 50       ; 69         ; 3        ; LCD_DB[7]                                                 ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 51       ; 70         ; 3        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 52       ; 72         ; 3        ; LCD_RS                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 53       ; 73         ; 3        ; LCD_RW                                                    ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 54       ; 74         ; 4        ; LCD_E                                                     ; output ; 2.5 V        ;         ; Column I/O ; Y               ; no       ; Off          ;
; 55       ; 75         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 56       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 57       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 58       ; 80         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 59       ; 83         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 60       ; 84         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 61       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 62       ;            ; 4        ; VCCIO4                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 63       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 64       ; 89         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 65       ; 90         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 66       ; 93         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 67       ; 94         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 68       ; 96         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 69       ; 97         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 70       ; 98         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 71       ; 99         ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 72       ; 100        ; 4        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 73       ; 102        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 74       ; 103        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 75       ; 104        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 76       ; 106        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 77       ; 107        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 78       ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 79       ; 111        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 80       ; 113        ; 5        ; SPI_SCK                                                   ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 81       ;            ; 5        ; VCCIO5                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 82       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 83       ; 117        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 84       ; 118        ; 5        ; SPI_MISO                                                  ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 85       ; 119        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 86       ; 120        ; 5        ; SPI_MOSI                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 87       ; 121        ; 5        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 88       ; 125        ; 5        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 89       ; 126        ; 5        ; RST_N                                                     ; input  ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 90       ; 127        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 91       ; 128        ; 6        ; GND+                                                      ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 92       ; 129        ; 6        ; ^CONF_DONE                                                ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 93       ;            ; 6        ; VCCIO6                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 94       ; 130        ; 6        ; ^MSEL0                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 95       ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 96       ; 131        ; 6        ; ^MSEL1                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 132        ; 6        ; ^MSEL2                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 97       ; 133        ; 6        ; ^MSEL3                                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; 98       ; 136        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 99       ; 137        ; 6        ; SPI_SS_N                                                  ; output ; 2.5 V        ;         ; Row I/O    ; Y               ; no       ; Off          ;
; 100      ; 138        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 101      ; 139        ; 6        ; ~ALTERA_nCEO~ / RESERVED_OUTPUT_OPEN_DRAIN                ; output ; 2.5 V        ;         ; Row I/O    ; N               ; no       ; Off          ;
; 102      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 103      ; 140        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 104      ; 141        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 105      ; 142        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; --       ; --           ;
; 106      ; 146        ; 6        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Row I/O    ;                 ; no       ; On           ;
; 107      ;            ; --       ; VCCA2                                                     ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 108      ;            ;          ; GNDA2                                                     ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 109      ;            ;          ; VCCD_PLL2                                                 ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 110      ; 152        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 111      ; 154        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 112      ; 155        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 113      ; 156        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 114      ; 157        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 115      ; 158        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 116      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 117      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 118      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 119      ; 163        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 120      ; 164        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 121      ; 165        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 122      ;            ; 7        ; VCCIO7                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 123      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 124      ; 173        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 125      ; 174        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 126      ; 175        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 127      ; 176        ; 7        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 128      ; 177        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 129      ; 178        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 130      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 131      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 132      ; 181        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 133      ; 182        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 134      ;            ;          ; VCCINT                                                    ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; 135      ; 185        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 136      ; 187        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; --       ; --           ;
; 137      ; 190        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 138      ; 191        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 139      ;            ; 8        ; VCCIO8                                                    ; power  ;              ; 2.5V    ; --         ;                 ; --       ; --           ;
; 140      ;            ;          ; GND                                                       ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; 141      ; 195        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 142      ; 201        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 143      ; 202        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; 144      ; 203        ; 8        ; RESERVED_INPUT_WITH_WEAK_PULLUP                           ;        ;              ;         ; Column I/O ;                 ; no       ; On           ;
; EPAD     ;            ;          ; GND                                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
+----------+------------+----------+-----------------------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                           ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M9Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                    ; Library Name ;
+------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |VHDL_Oscilloscope                                   ; 2451 (1)    ; 323 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 15   ; 0            ; 2128 (1)     ; 20 (0)            ; 303 (0)          ; |VHDL_Oscilloscope                                                                                                                                                                     ; work         ;
;    |LCD_Control:CtrlLcdRx|                           ; 370 (0)     ; 150 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 220 (0)      ; 13 (0)            ; 137 (0)          ; |VHDL_Oscilloscope|LCD_Control:CtrlLcdRx                                                                                                                                               ; work         ;
;       |Control:U0|                                   ; 55 (55)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 18 (18)      ; 0 (0)             ; 37 (37)          ; |VHDL_Oscilloscope|LCD_Control:CtrlLcdRx|Control:U0                                                                                                                                    ; work         ;
;       |lcd16x2_ctrl_demo3:U1|                        ; 251 (68)    ; 81 (40)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 170 (28)     ; 6 (6)             ; 75 (31)          ; |VHDL_Oscilloscope|LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1                                                                                                                         ; work         ;
;          |lcd16x2_ctrl:DUT|                          ; 186 (186)   ; 41 (41)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 142 (142)    ; 0 (0)             ; 44 (44)          ; |VHDL_Oscilloscope|LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT                                                                                                        ; work         ;
;       |rs232_rx:U2|                                  ; 65 (65)     ; 33 (33)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 7 (7)             ; 26 (26)          ; |VHDL_Oscilloscope|LCD_Control:CtrlLcdRx|rs232_rx:U2                                                                                                                                   ; work         ;
;    |ctrl_spi_tx:CtrlSpiTx|                           ; 2080 (0)    ; 173 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1907 (0)     ; 7 (0)             ; 166 (0)          ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx                                                                                                                                               ; work         ;
;       |SPI_master:SPI|                               ; 79 (79)     ; 53 (53)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 4 (4)             ; 49 (49)          ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI                                                                                                                                ; work         ;
;       |controller_Spi_tx:Ctrl|                       ; 1954 (171)  ; 94 (94)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1856 (80)    ; 2 (2)             ; 96 (83)          ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl                                                                                                                        ; work         ;
;          |lpm_divide:Div0|                           ; 154 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 154 (0)      ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0                                                                                                        ; work         ;
;             |lpm_divide_jvo:auto_generated|          ; 154 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 154 (0)      ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated                                                                          ; work         ;
;                |abs_divider_nbg:divider|             ; 154 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 154 (0)      ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider                                                  ; work         ;
;                   |alt_u_div_36f:divider|            ; 154 (154)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 154 (154)    ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider                            ; work         ;
;          |lpm_divide:Div1|                           ; 402 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 402 (0)      ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1                                                                                                        ; work         ;
;             |lpm_divide_7jm:auto_generated|          ; 402 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 402 (0)      ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated                                                                          ; work         ;
;                |sign_div_unsign_8nh:divider|         ; 402 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 402 (0)      ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider                                              ; work         ;
;                   |alt_u_div_s8f:divider|            ; 402 (402)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 402 (402)    ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider                        ; work         ;
;          |lpm_divide:Div2|                           ; 154 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 154 (0)      ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2                                                                                                        ; work         ;
;             |lpm_divide_jvo:auto_generated|          ; 154 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 154 (0)      ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated                                                                          ; work         ;
;                |abs_divider_nbg:divider|             ; 154 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 154 (0)      ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider                                                  ; work         ;
;                   |alt_u_div_36f:divider|            ; 154 (154)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 154 (154)    ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider                            ; work         ;
;          |lpm_divide:Mod0|                           ; 509 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 504 (0)      ; 0 (0)             ; 5 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0                                                                                                        ; work         ;
;             |lpm_divide_3po:auto_generated|          ; 509 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 504 (0)      ; 0 (0)             ; 5 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated                                                                          ; work         ;
;                |abs_divider_4dg:divider|             ; 509 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 504 (0)      ; 0 (0)             ; 5 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider                                                  ; work         ;
;                   |alt_u_div_t8f:divider|            ; 509 (509)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 504 (504)    ; 0 (0)             ; 5 (5)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider                            ; work         ;
;          |lpm_divide:Mod1|                           ; 509 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 505 (0)      ; 0 (0)             ; 4 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1                                                                                                        ; work         ;
;             |lpm_divide_3po:auto_generated|          ; 509 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 505 (0)      ; 0 (0)             ; 4 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated                                                                          ; work         ;
;                |abs_divider_4dg:divider|             ; 509 (0)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 505 (0)      ; 0 (0)             ; 4 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider                                                  ; work         ;
;                   |alt_u_div_t8f:divider|            ; 509 (509)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 505 (505)    ; 0 (0)             ; 4 (4)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider                            ; work         ;
;          |lpm_mult:Mult0|                            ; 61 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (0)       ; 0 (0)             ; 4 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0                                                                                                         ; work         ;
;             |multcore:mult_core|                     ; 61 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 57 (29)      ; 0 (0)             ; 4 (4)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core                                                                                      ; work         ;
;                |mpar_add:padder|                     ; 28 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; work         ;
;                   |lpm_add_sub:adder[0]|             ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; work         ;
;                      |add_sub_gfh:auto_generated|    ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_gfh:auto_generated                      ; work         ;
;                   |mpar_add:sub_par_add|             ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; work         ;
;                      |lpm_add_sub:adder[0]|          ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; work         ;
;                         |add_sub_bfh:auto_generated| ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated ; work         ;
;       |rs232_tx:rsTX|                                ; 51 (51)     ; 26 (26)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (25)      ; 1 (1)             ; 25 (25)          ; |VHDL_Oscilloscope|ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX                                                                                                                                 ; work         ;
+------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                       ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; Name      ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ; TCOE ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+
; tx        ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_E     ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_RS    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_RW    ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DB[4] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DB[5] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DB[6] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; LCD_DB[7] ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPI_SCK   ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPI_MOSI  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; SPI_SS_N  ; Output   ; --            ; --            ; --                    ; --  ; --   ;
; CLK       ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; RST_N     ; Input    ; (0) 0 ps      ; --            ; --                    ; --  ; --   ;
; rx        ; Input    ; --            ; (6) 1314 ps   ; --                    ; --  ; --   ;
; SPI_MISO  ; Input    ; (6) 1314 ps   ; --            ; --                    ; --  ; --   ;
+-----------+----------+---------------+---------------+-----------------------+-----+------+


+-------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                  ;
+-------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                               ; Pad To Core Index ; Setting ;
+-------------------------------------------------------------------+-------------------+---------+
; CLK                                                               ;                   ;         ;
; RST_N                                                             ;                   ;         ;
; rx                                                                ;                   ;         ;
;      - LCD_Control:CtrlLcdRx|rs232_rx:U2|data_o[0]~1              ; 1                 ; 6       ;
;      - LCD_Control:CtrlLcdRx|rs232_rx:U2|Selector0~1              ; 1                 ; 6       ;
;      - LCD_Control:CtrlLcdRx|rs232_rx:U2|state~12                 ; 1                 ; 6       ;
;      - LCD_Control:CtrlLcdRx|rs232_rx:U2|baudrate_counter[0]~3    ; 1                 ; 6       ;
;      - LCD_Control:CtrlLcdRx|rs232_rx:U2|state~15                 ; 1                 ; 6       ;
;      - LCD_Control:CtrlLcdRx|rs232_rx:U2|state~18                 ; 1                 ; 6       ;
;      - LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[7]~feeder ; 1                 ; 6       ;
; SPI_MISO                                                          ;                   ;         ;
;      - ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[11]~0            ; 0                 ; 6       ;
;      - ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[10]~1            ; 0                 ; 6       ;
;      - ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[9]~2             ; 0                 ; 6       ;
;      - ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[8]~3             ; 0                 ; 6       ;
;      - ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[7]~4             ; 0                 ; 6       ;
;      - ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[6]~5             ; 0                 ; 6       ;
;      - ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[5]~6             ; 0                 ; 6       ;
;      - ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[4]~7             ; 0                 ; 6       ;
;      - ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[3]~8             ; 0                 ; 6       ;
;      - ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[2]~9             ; 0                 ; 6       ;
;      - ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[1]~10            ; 0                 ; 6       ;
;      - ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[0]~11            ; 0                 ; 6       ;
+-------------------------------------------------------------------+-------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                    ;
+--------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                     ; Location           ; Fan-Out ; Usage                     ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+
; CLK                                                                      ; PIN_22             ; 323     ; Clock                     ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; LCD_Control:CtrlLcdRx|Control:U0|count[10]~88                            ; LCCOMB_X13_Y19_N2  ; 32      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; LCD_Control:CtrlLcdRx|Control:U0|count[31]~89                            ; LCCOMB_X13_Y19_N12 ; 32      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; LCD_Control:CtrlLcdRx|Control:U0|mode_data[1]~2                          ; LCCOMB_X13_Y19_N16 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; LCD_Control:CtrlLcdRx|Control:U0|sleep                                   ; FF_X14_Y17_N29     ; 13      ; Sync. clear, Sync. load   ; no     ; --                   ; --               ; --                        ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|Equal0~8                     ; LCCOMB_X30_Y9_N24  ; 28      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|op_state~13 ; LCCOMB_X10_Y15_N20 ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|ptr[3]~0    ; LCCOMB_X13_Y14_N20 ; 2       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|state.RESET ; FF_X13_Y14_N5      ; 38      ; Clock enable, Sync. clear ; no     ; --                   ; --               ; --                        ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|baudrate_counter[0]~3                  ; LCCOMB_X17_Y19_N12 ; 9       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|data_o[0]~1                            ; LCCOMB_X17_Y19_N26 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[0]~0                    ; LCCOMB_X16_Y19_N10 ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; RST_N                                                                    ; PIN_89             ; 43      ; Clock enable, Sync. load  ; no     ; --                   ; --               ; --                        ;
; RST_N                                                                    ; PIN_89             ; 26      ; Async. clear              ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|Equal0~1                            ; LCCOMB_X22_Y18_N6  ; 16      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|state.S8                            ; FF_X25_Y18_N31     ; 17      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|wait_count[0]~10                    ; LCCOMB_X25_Y18_N10 ; 7       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|wait_count[6]~11                    ; LCCOMB_X24_Y18_N4  ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector3~14                ; LCCOMB_X16_Y12_N24 ; 14      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector3~8                 ; LCCOMB_X16_Y14_N10 ; 34      ; Sync. clear               ; no     ; --                   ; --               ; --                        ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|WideOr2~0                   ; LCCOMB_X17_Y11_N16 ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.WAIT_TIME_REQ         ; FF_X16_Y14_N13     ; 8       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data[2]~0           ; LCCOMB_X16_Y12_N10 ; 13      ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|baudrate_counter[0]~15               ; LCCOMB_X14_Y11_N4  ; 9       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|baudrate_counter[3]~32               ; LCCOMB_X14_Y11_N10 ; 9       ; Sync. load                ; no     ; --                   ; --               ; --                        ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|shift_reg[0]~6                       ; LCCOMB_X17_Y11_N4  ; 7       ; Clock enable              ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------+--------------------+---------+---------------------------+--------+----------------------+------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                             ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; Name  ; Location ; Fan-Out ; Fan-Out Using Intentional Clock Skew ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+
; CLK   ; PIN_22   ; 323     ; 12                                   ; Global Clock         ; GCLK4            ; --                        ;
; RST_N ; PIN_89   ; 26      ; 0                                    ; Global Clock         ; GCLK9            ; --                        ;
+-------+----------+---------+--------------------------------------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                        ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[30]~56       ; 86      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[30]~56       ; 86      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[29]~54       ; 83      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[29]~54       ; 83      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[28]~52       ; 80      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[28]~52       ; 80      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[27]~50       ; 77      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[27]~50       ; 77      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_30_result_int[31]~58       ; 62      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_30_result_int[31]~58       ; 62      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[26]~48       ; 55      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[26]~48       ; 55      ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|ptr[0]                                                                                                         ; 50      ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|ptr[1]                                                                                                         ; 47      ;
; RST_N~input                                                                                                                                                                 ; 42      ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|state.RESET                                                                                                    ; 38      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_10~26                       ; 37      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_9~26                        ; 37      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_8~26                        ; 37      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_7~26                        ; 37      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_6~26                        ; 37      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_5~26                        ; 37      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_4~26                        ; 37      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_3~26                        ; 37      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_2~24                        ; 37      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector3~8                                                                                                                    ; 34      ;
; LCD_Control:CtrlLcdRx|Control:U0|count[31]~89                                                                                                                               ; 32      ;
; LCD_Control:CtrlLcdRx|Control:U0|count[10]~88                                                                                                                               ; 32      ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|ptr[2]                                                                                                         ; 30      ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|Equal0~8                                                                                                                        ; 28      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_12~26                       ; 27      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_26_result_int[9]~14        ; 24      ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|ptr[3]                                                                                                         ; 23      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_29_result_int[9]~14        ; 23      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_28_result_int[9]~14        ; 23      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_27_result_int[9]~14        ; 23      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_29_result_int[9]~14        ; 23      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_28_result_int[9]~14        ; 23      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_27_result_int[9]~14        ; 23      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_26_result_int[9]~14        ; 23      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_25_result_int[9]~14        ; 22      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_25_result_int[9]~14        ; 22      ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|op_state.DONE                                                                                                  ; 19      ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|ack_o                                                                                                                                   ; 18      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|state.S8                                                                                                                               ; 17      ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Equal1~6                                                                                                       ; 17      ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state.SEND_BITS                                                                                                                         ; 17      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|data_to_tx[7]~1                                                                                                                ; 16      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|index_resive[0]                                                                                                                        ; 16      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|Equal0~1                                                                                                                               ; 16      ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|state.CONFIG                                                                                                   ; 15      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_30_result_int[9]~14        ; 15      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|add_sub_30_result_int[9]~14        ; 15      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector3~14                                                                                                                   ; 14      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data[2]~0                                                                                                              ; 13      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|index_resive[1]                                                                                                                        ; 13      ;
; LCD_Control:CtrlLcdRx|Control:U0|sleep                                                                                                                                      ; 13      ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|op_state.IDLE                                                                                                  ; 13      ;
; SPI_MISO~input                                                                                                                                                              ; 12      ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|state.wait_for_rx_start                                                                                                                   ; 12      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|RDATA[0]                                                                                                                               ; 12      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|RDATA[1]                                                                                                                               ; 12      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|RDATA[2]                                                                                                                               ; 12      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|RDATA[3]                                                                                                                               ; 12      ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|state.receive_bits                                                                                                                        ; 12      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|DONE                                                                                                                                   ; 12      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|RDATA[4]                                                                                                                               ; 11      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|RDATA[5]                                                                                                                               ; 11      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|RDATA[7]                                                                                                                               ; 11      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|RDATA[8]                                                                                                                               ; 11      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|RDATA[9]                                                                                                                               ; 11      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|RDATA[11]                                                                                                                              ; 11      ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|data_to_tx[7]~2                                                                                                                ; 11      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|state.S0                                                                                                                               ; 11      ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state.WAIT_FOR_REQ                                                                                                                      ; 11      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|RDATA[6]                                                                                                                               ; 10      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|RDATA[10]                                                                                                                              ; 10      ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|index_resive[2]                                                                                                                        ; 10      ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|line2[28]                                                                                                                       ; 10      ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|state.WRITE_LINE2                                                                                              ; 10      ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|state.WRITE_LINE1                                                                                              ; 10      ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|baudrate_counter[3]~32                                                                                                                  ; 9       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|baudrate_counter[0]~3                                                                                                                     ; 9       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|Equal1~2                                                                                                                                  ; 9       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|WideOr2~0                                                                                                                      ; 9       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.SEND_VOLTAGE_CH2_PART2_DUAL                                                                                              ; 9       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[8]~2                                                                                                       ; 9       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|baudrate_counter[0]~15                                                                                                                  ; 9       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|line2[25]                                                                                                                       ; 9       ;
; ~GND                                                                                                                                                                        ; 8       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[0]~0                                                                                                                       ; 8       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|data_o[0]~1                                                                                                                               ; 8       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector67~5                                                                                                                   ; 8       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data2[4]                                                                                                               ; 8       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data2[5]                                                                                                               ; 8       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data2[6]                                                                                                               ; 8       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data[4]                                                                                                                ; 8       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data[5]                                                                                                                ; 8       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data[6]                                                                                                                ; 8       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.SEND_VOLTAGE_CH2_PART1_DUAL                                                                                              ; 8       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.WAIT_TIME_REQ                                                                                                            ; 8       ;
; LCD_Control:CtrlLcdRx|Control:U0|mode_data[0]                                                                                                                               ; 8       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|request_tx                                                                                                                     ; 8       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|Equal1~2                                                                                                                                ; 8       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|line2[32]                                                                                                                       ; 8       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_31_result_int[32]~60       ; 8       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|line2[27]                                                                                                                       ; 8       ;
; rx~input                                                                                                                                                                    ; 7       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|shift_reg[0]~6                                                                                                                          ; 7       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|baudrate_counter[8]~4                                                                                                                     ; 7       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|state.wait_half_bit                                                                                                                       ; 7       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.SEND_MODE_DUAL                                                                                                           ; 7       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.SEND_MODE_SINGLE                                                                                                         ; 7       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data2[3]                                                                                                               ; 7       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data2[7]                                                                                                               ; 7       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data[3]                                                                                                                ; 7       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data[7]                                                                                                                ; 7       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|wait_count[6]~11                                                                                                                       ; 7       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|wait_count[0]~10                                                                                                                       ; 7       ;
; LCD_Control:CtrlLcdRx|Control:U0|state                                                                                                                                      ; 7       ;
; LCD_Control:CtrlLcdRx|Control:U0|mode_data[1]                                                                                                                               ; 7       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|op_state~13                                                                                                    ; 7       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|op_state.WAIT_HOLD_H                                                                                           ; 7       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data2[8]                                                                                                               ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data2[9]                                                                                                               ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data2[10]                                                                                                              ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data2[11]                                                                                                              ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data2[12]                                                                                                              ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data[8]                                                                                                                ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data[9]                                                                                                                ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data[10]                                                                                                               ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data[11]                                                                                                               ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data[12]                                                                                                               ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|index_resive[3]                                                                                                                        ; 6       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Selector39~2                                                                                                   ; 6       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Selector35~0                                                                                                   ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.REQ_VOLTAGE_CH2_DUAL                                                                                                     ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|index_send[0]                                                                                                                          ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|state.S2                                                                                                                               ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|state.S5                                                                                                                               ; 6       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[20]                                                                                                        ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state.SEND_START_BIT                                                                                                                    ; 6       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|WideOr9~0                                                                                                      ; 6       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|op_state.WAIT_HOLD_L                                                                                           ; 6       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|WideOr8~0                                                                                                      ; 6       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|op_state.WAIT_DELAY_L                                                                                          ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_31_result_int[32]~60       ; 6       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|line2[34]                                                                                                                       ; 6       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|line2[24]                                                                                                                       ; 6       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|Decoder0~0                                                                                                                             ; 5       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|state.wait_for_stop_bit                                                                                                                   ; 5       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data[2]                                                                                                                ; 5       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|voltage_data2[2]                                                                                                               ; 5       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|START                                                                                                                          ; 5       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Selector35~1                                                                                                   ; 5       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[15]~0                                                                                                      ; 5       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.REQ_VOLTAGE_CH1_DUAL                                                                                                     ; 5       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.REQ_VOLTAGE_SINGLE                                                                                                       ; 5       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.WAIT_DONE_CH1_DUAL                                                                                                       ; 5       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.WAIT_DONE_SINGLE                                                                                                         ; 5       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|index_send[1]                                                                                                                          ; 5       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|state.S1                                                                                                                               ; 5       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|state.SELECT_LINE2~1                                                                                           ; 5       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|state.SELECT_LINE2~0                                                                                           ; 5       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Equal1~5                                                                                                       ; 5       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Equal1~4                                                                                                       ; 5       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state.SEND_STOP_BIT                                                                                                                     ; 5       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|state.SELECT_LINE2                                                                                             ; 5       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_13~26                       ; 5       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|baudrate_counter[8]                                                                                                                       ; 5       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|line2[29]                                                                                                                       ; 5       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|Decoder0~8                                                                                                                             ; 4       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|bit_counter[0]                                                                                                                            ; 4       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|data_o[0]~8                                                                                                                               ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|mode_buffer[0]                                                                                                                 ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|mode_buffer[1]                                                                                                                 ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|data_to_tx[1]~0                                                                                                                ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|Selector26~0                                                                                                                           ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|index_send[2]                                                                                                                          ; 4       ;
; LCD_Control:CtrlLcdRx|Control:U0|mode_data[0]~0                                                                                                                             ; 4       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Selector45~0                                                                                                   ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.WAIT_SEND_VOLTAGE_CH2_PART1_DUAL                                                                                         ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.WAIT_SEND_VOLTAGE_CH1_PART2_DUAL                                                                                         ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.WAIT_SEND_VOLTAGE_CH1_PART1_DUAL                                                                                         ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.WAIT_SEND_MODE_DUAL                                                                                                      ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector3~0                                                                                                                    ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.WAIT_DONE_CH2_DUAL                                                                                                       ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|state.S6                                                                                                                               ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|bit_counter[2]                                                                                                                          ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|bit_counter[0]                                                                                                                          ; 4       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Selector13~0                                                                                                   ; 4       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|state.SELECT_LINE1                                                                                             ; 4       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|op_state.WAIT_DELAY_H                                                                                          ; 4       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|op_state.ENABLE_L                                                                                              ; 4       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|op_state.ENABLE_H                                                                                              ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_14~2                        ; 4       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|baudrate_counter[8]                                                                                                                     ; 4       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|op_state.WAIT_SETUP_H                                                                                          ; 4       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Selector43~5                                                                                                   ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|bit_counter[0]~1                                                                                                                          ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|state~17                                                                                                                                  ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|state~10                                                                                                                                  ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|bit_counter[1]                                                                                                                            ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|bit_counter[2]                                                                                                                            ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|Selector15~0                                                                                                                           ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|Equal1~1                                                                                                                                  ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|baudrate_counter[7]                                                                                                                       ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|baudrate_counter[6]                                                                                                                       ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|Equal1~0                                                                                                                                  ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|baudrate_counter[4]                                                                                                                       ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|baudrate_counter[3]                                                                                                                       ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|baudrate_counter[2]                                                                                                                       ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|baudrate_counter[1]                                                                                                                       ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|WideOr13                                                                                                                       ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector67~0                                                                                                                   ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.SEND_VOLTAGE_CH1_PART2_DUAL                                                                                              ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.SEND_VOLTAGE_PART2_SINGLE                                                                                                ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|Selector12~0                                                                                                                           ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|Selector11~0                                                                                                                           ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|index_send[3]                                                                                                                          ; 3       ;
; LCD_Control:CtrlLcdRx|Control:U0|process_0~2                                                                                                                                ; 3       ;
; LCD_Control:CtrlLcdRx|Control:U0|sleep~0                                                                                                                                    ; 3       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Selector39~0                                                                                                   ; 3       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Selector38~1                                                                                                   ; 3       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[8]~1                                                                                                       ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.WAIT_SEND_VOLTAGE_PART1_SINGLE                                                                                           ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.WAIT_SEND_MODE_SINGLE                                                                                                    ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector1~0                                                                                                                    ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|bit_counter[1]~1                                                                                                                        ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|shift_reg[3]~4                                                                                                                          ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state~13                                                                                                                                ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|bit_counter[1]~0                                                                                                                        ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|baudrate_counter[3]~14                                                                                                                  ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|state.S7                                                                                                                               ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|state.S4                                                                                                                               ; 3       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|line2~2                                                                                                                         ; 3       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|line2~0                                                                                                                         ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|Equal0~0                                                                                                                                ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|bit_counter[1]                                                                                                                          ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|Equal1~1                                                                                                                                ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|Equal1~0                                                                                                                                ; 3       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|op_state.WAIT_SETUP_L                                                                                          ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated|op_1~24 ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated|op_1~22 ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated|op_1~20 ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated|op_1~18 ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated|op_1~16 ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated|op_1~14 ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated|op_1~12 ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated|op_1~10 ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated|op_1~8  ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated|op_1~6  ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated|op_1~4  ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated|op_1~2  ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated|op_1~0  ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_gfh:auto_generated|op_1~6                       ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_gfh:auto_generated|op_1~4                       ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_gfh:auto_generated|op_1~2                       ; 3       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_gfh:auto_generated|op_1~0                       ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|baudrate_counter[5]                                                                                                                       ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|baudrate_counter[0]                                                                                                                       ; 3       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|req_o                                                                                                                                     ; 3       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|line2~2_wirecell                                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[963]~650                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[931]~649                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[899]~648                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[867]~647                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[963]~650                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[931]~649                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[899]~648                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[867]~647                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[235]~553              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[222]~552              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[209]~551              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[196]~550              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[183]~549              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[170]~548              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[157]~547              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[158]~546              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[159]~545              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[160]~544              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[161]~543              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[162]~542              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[163]~541              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[164]~540              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[165]~539              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[166]~538              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[962]~646                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[835]~641                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[836]~640                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[837]~639                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[838]~638                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[839]~637                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[962]~646                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[835]~641                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[836]~640                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[837]~639                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[838]~638                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[839]~637                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[263]~211                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[254]~210                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[245]~209                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[236]~208                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[237]~207                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[238]~206                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[239]~205                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[240]~204                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[263]~211                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[254]~210                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[245]~209                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[236]~208                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[237]~207                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[238]~206                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[239]~205                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[240]~204                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector61~16                                                                                                                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[269]~528              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[270]~527              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[248]~525              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[249]~524              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[250]~523              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[251]~522              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[252]~521              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[253]~520              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[254]~519              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[255]~518              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[256]~517              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[257]~516              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[234]~514              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[236]~513              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[237]~512              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[238]~511              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[239]~510              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[240]~509              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[241]~508              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[242]~507              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[243]~506              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[244]~505              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[223]~503              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[224]~502              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[225]~501              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[226]~500              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[227]~499              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[228]~498              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[229]~497              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[230]~496              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[231]~495              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[210]~493              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[211]~492              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[212]~491              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[213]~490              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[214]~489              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[215]~488              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[216]~487              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[217]~486              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[218]~485              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[197]~483              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[198]~482              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[199]~481              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[200]~480              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[201]~479              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[202]~478              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[203]~477              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[204]~476              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[205]~475              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[184]~473              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[185]~472              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[186]~471              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[187]~470              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[188]~469              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[189]~468              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[190]~467              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[191]~466              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[192]~465              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[171]~463              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[172]~462              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[173]~461              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[174]~460              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[175]~459              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[176]~458              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[177]~457              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[178]~456              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[179]~455              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[964]~636                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[965]~635                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[966]~634                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[932]~609                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[933]~608                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[934]~607                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[935]~606                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[936]~605                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[937]~604                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[938]~603                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[939]~602                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[940]~601                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[941]~600                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[942]~599                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[943]~598                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[944]~597                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[945]~596                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[946]~595                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[947]~594                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[948]~593                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[949]~592                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[950]~591                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[951]~590                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[952]~589                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[953]~588                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[954]~587                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[955]~586                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[956]~585                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[957]~584                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[900]~583                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[901]~582                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[902]~581                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[903]~580                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[904]~579                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[905]~578                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[906]~577                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[907]~576                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[908]~575                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[909]~574                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[910]~573                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[911]~572                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[912]~571                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[913]~570                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[914]~569                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[915]~568                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[916]~567                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[917]~566                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[918]~565                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[919]~564                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[920]~563                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[921]~562                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[922]~561                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[923]~560                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[924]~559                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[868]~558                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[869]~557                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[870]~556                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[871]~555                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[872]~554                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[873]~553                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[874]~552                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[875]~551                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[876]~550                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[877]~549                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[878]~548                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[879]~547                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[880]~546                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[881]~545                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[882]~544                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[883]~543                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[884]~542                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[885]~541                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[886]~540                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[887]~539                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[888]~538                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[889]~537                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[890]~536                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[891]~535                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[840]~534                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[841]~533                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[842]~532                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[843]~531                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[844]~530                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[845]~529                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[846]~528                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[847]~527                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[848]~526                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[849]~525                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[850]~524                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[851]~523                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[852]~522                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[853]~521                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[854]~520                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[855]~519                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[856]~518                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[857]~517                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[858]~516                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[964]~636                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[965]~635                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[966]~634                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[932]~609                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[933]~608                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[934]~607                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[935]~606                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[936]~605                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[937]~604                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[938]~603                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[939]~602                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[940]~601                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[941]~600                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[942]~599                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[943]~598                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[944]~597                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[945]~596                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[946]~595                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[947]~594                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[948]~593                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[949]~592                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[950]~591                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[951]~590                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[952]~589                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[953]~588                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[954]~587                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[955]~586                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[956]~585                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[957]~584                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[900]~583                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[901]~582                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[902]~581                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[903]~580                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[904]~579                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[905]~578                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[906]~577                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[907]~576                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[908]~575                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[909]~574                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[910]~573                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[911]~572                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[912]~571                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[913]~570                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[914]~569                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[915]~568                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[916]~567                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[917]~566                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[918]~565                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[919]~564                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[920]~563                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[921]~562                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[922]~561                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[923]~560                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[924]~559                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[868]~558                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[869]~557                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[870]~556                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[871]~555                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[872]~554                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[873]~553                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[874]~552                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[875]~551                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[876]~550                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[877]~549                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[878]~548                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[879]~547                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[880]~546                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[881]~545                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[882]~544                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[883]~543                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[884]~542                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[885]~541                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[886]~540                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[887]~539                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[888]~538                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[889]~537                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[890]~536                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[891]~535                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[840]~534                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[841]~533                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[842]~532                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[843]~531                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[844]~530                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[845]~529                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[846]~528                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[847]~527                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[848]~526                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[849]~525                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[850]~524                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[851]~523                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[852]~522                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[853]~521                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[854]~520                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[855]~519                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[856]~518                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[857]~517                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[858]~516                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[264]~197                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[265]~196                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[266]~195                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[267]~194                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[255]~192                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[256]~191                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[257]~190                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[258]~189                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[246]~187                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[247]~186                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[248]~185                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div2|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[249]~184                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[264]~197                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[265]~196                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[266]~195                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[267]~194                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[255]~192                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[256]~191                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[257]~190                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[258]~189                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[246]~187                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[247]~186                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[248]~185                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div0|lpm_divide_jvo:auto_generated|abs_divider_nbg:divider|alt_u_div_36f:divider|StageOut[249]~184                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state~23                                                                                                                                ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Mux26~40                                                                                                       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|shift_reg[7]                                                                                                                            ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|Decoder0~7                                                                                                                             ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|Decoder0~5                                                                                                                             ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|Decoder0~2                                                                                                                             ; 2       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|Add1~0                                                                                                                                    ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[0]                                                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[1]                                                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[2]                                                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[3]                                                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[4]                                                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[5]                                                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[6]                                                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[7]                                                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[8]                                                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[9]                                                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[10]                                                                                                                               ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|rreg[11]                                                                                                                               ; 2       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|state~20                                                                                                                                  ; 2       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|state~12                                                                                                                                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[283]~451              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|StageOut[269]~439              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[962]~513                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[964]~511                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[966]~509                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[961]~484                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[961]~483                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[962]~513                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[964]~511                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[966]~509                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[961]~484                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|StageOut[961]~483                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|Add4~1                                                                                                                                 ; 2       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[7]                                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[6]                                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[3]                                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[2]                                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[5]                                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[4]                                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[1]                                                                                                                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector11~0                                                                                                                   ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector3~7                                                                                                                    ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector12~1                                                                                                                   ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector3~6                                                                                                                    ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector3~5                                                                                                                    ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector3~4                                                                                                                    ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.SEND_VOLTAGE_CH1_PART1_DUAL                                                                                              ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.SEND_VOLTAGE_PART1_SINGLE                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|MOSI[1]                                                                                                                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|LessThan1~0                                                                                                                            ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|LessThan0~0                                                                                                                            ; 2       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|data_o[0]                                                                                                                                 ; 2       ;
; LCD_Control:CtrlLcdRx|Control:U0|mode_data[1]~2                                                                                                                             ; 2       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|data_o[7]                                                                                                                                 ; 2       ;
; LCD_Control:CtrlLcdRx|Control:U0|process_0~0                                                                                                                                ; 2       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|data_o[4]                                                                                                                                 ; 2       ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|data_o[1]                                                                                                                                 ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Selector45~1                                                                                                   ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Selector44~0                                                                                                   ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Selector38~2                                                                                                   ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector0~2                                                                                                                    ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.WAIT_SEND_VOLTAGE_CH2_PART2_DUAL                                                                                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|state.WAIT_SEND_VOLTAGE_PART2_SINGLE                                                                                           ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|Selector1~1                                                                                                                    ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state~18                                                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state~17                                                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state~15                                                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|sreg[1]                                                                                                                                ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|wait_count[6]~7                                                                                                                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|state.S3                                                                                                                               ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|line2[32]~1                                                                                                                     ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[26]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[25]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[24]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[23]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[22]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[21]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[20]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[19]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[18]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[17]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[16]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[15]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[14]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[13]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[12]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[11]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[10]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[9]                                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[8]                                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[7]                                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[6]                                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[5]                                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[4]                                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[3]                                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[2]                                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[1]                                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|timer[0]                                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|ptr[3]~0                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[19]                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[18]                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[17]                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[16]                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[15]                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[14]                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[0]                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[1]                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[2]                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[3]                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[4]                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[5]                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[6]                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[7]                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[8]                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[9]                                                                                                         ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[10]                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[11]                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[12]                                                                                                        ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|cnt[13]                                                                                                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|baudrate_counter[3]~11                                                                                                                  ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|shift_reg[1]                                                                                                                            ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|SPI_SS_N                                                                                                                               ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|SPI_MOSI                                                                                                                               ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|SPI_SCK                                                                                                                                ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Mux26~27                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Selector38~0                                                                                                   ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|Mux26~12                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|line2[51]                                                                                                                       ; 2       ;
; LCD_Control:CtrlLcdRx|lcd16x2_ctrl_demo3:U1|lcd16x2_ctrl:DUT|lcd_e~0                                                                                                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_15~2                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_12~20                       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_10~20                       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_10~18                       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_10~16                       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_10~14                       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_10~12                       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_10~10                       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_10~8                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_10~6                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_10~4                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_10~2                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_10~0                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_9~20                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_9~18                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_9~16                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_9~14                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_9~12                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_9~10                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_9~8                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_9~6                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_9~4                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_9~2                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_9~0                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_8~20                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_8~18                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_8~16                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_8~14                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_8~12                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_8~10                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_8~8                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_8~6                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_8~4                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_8~2                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_8~0                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_7~20                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_7~18                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_7~16                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_7~14                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_7~12                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_7~10                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_7~8                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_7~6                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_7~4                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_7~2                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_7~0                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_6~20                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_6~18                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_6~16                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_6~14                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_6~12                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_6~10                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_6~8                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_6~6                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_6~4                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_6~2                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_6~0                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_5~20                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_5~18                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_5~16                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_5~14                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_5~12                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_5~10                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_5~8                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_5~6                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_5~4                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_5~2                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_5~0                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_4~20                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_4~18                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_4~16                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_4~14                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_4~12                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_4~10                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_4~8                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_4~6                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_4~4                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_4~2                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_4~0                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_3~20                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_3~18                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_3~16                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_3~14                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_3~12                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_3~10                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_3~8                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_3~6                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_3~4                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_3~2                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_3~0                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_2~20                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_2~18                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_2~16                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_2~14                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_2~12                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_2~10                        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_2~8                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_2~6                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_2~4                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_2~2                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Div1|lpm_divide_7jm:auto_generated|sign_div_unsign_8nh:divider|alt_u_div_s8f:divider|op_2~0                         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_bfh:auto_generated|op_1~26 ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_30_result_int[5]~6         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_30_result_int[3]~2         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[29]~54       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[28]~52       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[27]~50       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[26]~48       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[25]~46       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[24]~44       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[23]~42       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[22]~40       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[21]~38       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[20]~36       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[19]~34       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[18]~32       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[17]~30       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[16]~28       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[15]~26       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[14]~24       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[13]~22       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[12]~20       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[11]~18       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[10]~16       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[9]~14        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[8]~12        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[7]~10        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[6]~8         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[5]~6         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[4]~4         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[3]~2         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[2]~0         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[28]~52       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[27]~50       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[26]~48       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[25]~46       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[24]~44       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[23]~42       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[22]~40       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[21]~38       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[20]~36       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[19]~34       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[18]~32       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[17]~30       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[16]~28       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[15]~26       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[14]~24       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[13]~22       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[12]~20       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[11]~18       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[10]~16       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[9]~14        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[8]~12        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[7]~10        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[6]~8         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[5]~6         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[4]~4         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[3]~2         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[2]~0         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[27]~50       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[26]~48       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[25]~46       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[24]~44       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[23]~42       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[22]~40       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[21]~38       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[20]~36       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[19]~34       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[18]~32       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[17]~30       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[16]~28       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[15]~26       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[14]~24       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[13]~22       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[12]~20       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[11]~18       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[10]~16       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[9]~14        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[8]~12        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[7]~10        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[6]~8         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[5]~6         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[4]~4         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[3]~2         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_27_result_int[2]~0         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[26]~48       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[25]~46       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[24]~44       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[23]~42       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[22]~40       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[21]~38       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[20]~36       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[19]~34       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[18]~32       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[17]~30       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[16]~28       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[15]~26       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[14]~24       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[13]~22       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[12]~20       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[11]~18       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[10]~16       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[9]~14        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[8]~12        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[7]~10        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[6]~8         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[5]~6         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[4]~4         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[3]~2         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_26_result_int[2]~0         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[25]~46       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[24]~44       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[23]~42       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[22]~40       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[21]~38       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[20]~36       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[19]~34       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[18]~32       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[17]~30       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[16]~28       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[15]~26       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[14]~24       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[13]~22       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[12]~20       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[11]~18       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[10]~16       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[9]~14        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[8]~12        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[7]~10        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[6]~8         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[5]~6         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[4]~4         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[3]~2         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod1|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_25_result_int[2]~0         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_30_result_int[5]~6         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_30_result_int[3]~2         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[29]~54       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[28]~52       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[27]~50       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[26]~48       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[25]~46       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[24]~44       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[23]~42       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[22]~40       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[21]~38       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[20]~36       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[19]~34       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[18]~32       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[17]~30       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[16]~28       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[15]~26       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[14]~24       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[13]~22       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[12]~20       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[11]~18       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[10]~16       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[9]~14        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[8]~12        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[7]~10        ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[6]~8         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[5]~6         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[4]~4         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[3]~2         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_29_result_int[2]~0         ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[28]~52       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[27]~50       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[26]~48       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[25]~46       ; 2       ;
; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|lpm_divide:Mod0|lpm_divide_3po:auto_generated|abs_divider_4dg:divider|alt_u_div_t8f:divider|add_sub_28_result_int[24]~44       ; 2       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------+
; Routing Usage Summary                          ;
+-----------------------+------------------------+
; Routing Resource Type ; Usage                  ;
+-----------------------+------------------------+
; Block interconnects   ; 3,039 / 32,401 ( 9 % ) ;
; C16 interconnects     ; 7 / 1,326 ( < 1 % )    ;
; C4 interconnects      ; 1,270 / 21,816 ( 6 % ) ;
; Direct links          ; 834 / 32,401 ( 3 % )   ;
; Global clocks         ; 2 / 10 ( 20 % )        ;
; Local interconnects   ; 821 / 10,320 ( 8 % )   ;
; R24 interconnects     ; 11 / 1,289 ( < 1 % )   ;
; R4 interconnects      ; 1,267 / 28,186 ( 4 % ) ;
+-----------------------+------------------------+


+-----------------------------------------------------------------------------+
; LAB Logic Elements                                                          ;
+---------------------------------------------+-------------------------------+
; Number of Logic Elements  (Average = 13.05) ; Number of LABs  (Total = 188) ;
+---------------------------------------------+-------------------------------+
; 1                                           ; 8                             ;
; 2                                           ; 5                             ;
; 3                                           ; 1                             ;
; 4                                           ; 2                             ;
; 5                                           ; 4                             ;
; 6                                           ; 8                             ;
; 7                                           ; 5                             ;
; 8                                           ; 1                             ;
; 9                                           ; 4                             ;
; 10                                          ; 3                             ;
; 11                                          ; 4                             ;
; 12                                          ; 9                             ;
; 13                                          ; 7                             ;
; 14                                          ; 9                             ;
; 15                                          ; 10                            ;
; 16                                          ; 108                           ;
+---------------------------------------------+-------------------------------+


+--------------------------------------------------------------------+
; LAB-wide Signals                                                   ;
+------------------------------------+-------------------------------+
; LAB-wide Signals  (Average = 0.56) ; Number of LABs  (Total = 188) ;
+------------------------------------+-------------------------------+
; 1 Async. clear                     ; 6                             ;
; 1 Clock                            ; 54                            ;
; 1 Clock enable                     ; 31                            ;
; 1 Sync. clear                      ; 8                             ;
; 1 Sync. load                       ; 5                             ;
; 2 Clock enables                    ; 2                             ;
+------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Signals Sourced                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Signals Sourced  (Average = 14.23) ; Number of LABs  (Total = 188) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 9                             ;
; 2                                            ; 4                             ;
; 3                                            ; 1                             ;
; 4                                            ; 3                             ;
; 5                                            ; 2                             ;
; 6                                            ; 7                             ;
; 7                                            ; 9                             ;
; 8                                            ; 2                             ;
; 9                                            ; 6                             ;
; 10                                           ; 2                             ;
; 11                                           ; 4                             ;
; 12                                           ; 6                             ;
; 13                                           ; 7                             ;
; 14                                           ; 8                             ;
; 15                                           ; 28                            ;
; 16                                           ; 53                            ;
; 17                                           ; 3                             ;
; 18                                           ; 2                             ;
; 19                                           ; 3                             ;
; 20                                           ; 3                             ;
; 21                                           ; 3                             ;
; 22                                           ; 5                             ;
; 23                                           ; 5                             ;
; 24                                           ; 1                             ;
; 25                                           ; 5                             ;
; 26                                           ; 1                             ;
; 27                                           ; 1                             ;
; 28                                           ; 0                             ;
; 29                                           ; 1                             ;
; 30                                           ; 0                             ;
; 31                                           ; 0                             ;
; 32                                           ; 4                             ;
+----------------------------------------------+-------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+--------------------------------------------------+-------------------------------+
; Number of Signals Sourced Out  (Average = 10.41) ; Number of LABs  (Total = 188) ;
+--------------------------------------------------+-------------------------------+
; 0                                                ; 0                             ;
; 1                                                ; 13                            ;
; 2                                                ; 9                             ;
; 3                                                ; 7                             ;
; 4                                                ; 6                             ;
; 5                                                ; 4                             ;
; 6                                                ; 10                            ;
; 7                                                ; 9                             ;
; 8                                                ; 9                             ;
; 9                                                ; 5                             ;
; 10                                               ; 9                             ;
; 11                                               ; 9                             ;
; 12                                               ; 8                             ;
; 13                                               ; 24                            ;
; 14                                               ; 12                            ;
; 15                                               ; 16                            ;
; 16                                               ; 36                            ;
; 17                                               ; 0                             ;
; 18                                               ; 0                             ;
; 19                                               ; 1                             ;
; 20                                               ; 0                             ;
; 21                                               ; 1                             ;
+--------------------------------------------------+-------------------------------+


+------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                          ;
+----------------------------------------------+-------------------------------+
; Number of Distinct Inputs  (Average = 15.76) ; Number of LABs  (Total = 188) ;
+----------------------------------------------+-------------------------------+
; 0                                            ; 0                             ;
; 1                                            ; 6                             ;
; 2                                            ; 3                             ;
; 3                                            ; 5                             ;
; 4                                            ; 7                             ;
; 5                                            ; 1                             ;
; 6                                            ; 2                             ;
; 7                                            ; 8                             ;
; 8                                            ; 11                            ;
; 9                                            ; 11                            ;
; 10                                           ; 7                             ;
; 11                                           ; 3                             ;
; 12                                           ; 9                             ;
; 13                                           ; 6                             ;
; 14                                           ; 5                             ;
; 15                                           ; 7                             ;
; 16                                           ; 13                            ;
; 17                                           ; 8                             ;
; 18                                           ; 12                            ;
; 19                                           ; 6                             ;
; 20                                           ; 7                             ;
; 21                                           ; 7                             ;
; 22                                           ; 1                             ;
; 23                                           ; 3                             ;
; 24                                           ; 4                             ;
; 25                                           ; 2                             ;
; 26                                           ; 2                             ;
; 27                                           ; 3                             ;
; 28                                           ; 11                            ;
; 29                                           ; 5                             ;
; 30                                           ; 4                             ;
; 31                                           ; 8                             ;
; 32                                           ; 1                             ;
+----------------------------------------------+-------------------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 30    ;
; Number of I/O Rules Passed       ; 12    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 0     ;
; Number of I/O Rules Inapplicable ; 18    ;
+----------------------------------+-------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                                     ; Severity ; Information                                                              ; Area                ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.                    ; Critical ; No Global Signal assignments found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available.                   ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                                     ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                 ;                   ;
; Inapplicable ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                                  ; Critical ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                                    ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                                       ; Critical ; No reserved LogicLock region found.                                      ; I/O                 ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                                              ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                                          ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.                                 ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                                            ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                                        ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Pass         ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                                           ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                                      ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.                             ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Pass         ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                                       ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                                    ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                 ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                                        ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                                                ; Critical ; No open drain assignments found.                                         ; I/O                 ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                                      ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.                        ; Critical ; No Current Strength assignments found.                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                                       ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                 ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                                       ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                                           ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.                               ; Critical ; No Slew Rate assignments found.                                          ; I/O                 ;                   ;
; Pass         ; IO_000033 ; Electromigration Checks           ; Current density for consecutive I/Os should not exceed 240mA for row I/Os and 240mA for column I/Os. ; Critical ; 0 such failures found.                                                   ; I/O                 ;                   ;
; Inapplicable ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 5 LAB row(s) away from a differential I/O.                            ; High     ; No Differential I/O Standard assignments found.                          ; I/O                 ;                   ;
; Inapplicable ; IO_000042 ; SI Related SSO Limit Checks       ; No more than 20 outputs are allowed in a VREF group when VREF is being read from.                    ; High     ; No VREF I/O Standard assignments found.                                  ; I/O                 ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                                              ; None     ; ----                                                                     ; On Chip Termination ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Pin/Rules          ; IO_000001 ; IO_000002    ; IO_000003 ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007 ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000033 ; IO_000034    ; IO_000042    ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+
; Total Pass         ; 15        ; 0            ; 15        ; 0            ; 0            ; 15        ; 15        ; 0            ; 15        ; 15        ; 0            ; 11           ; 0            ; 0            ; 4            ; 0            ; 11           ; 4            ; 0            ; 0            ; 0            ; 11           ; 0            ; 0            ; 0            ; 0            ; 0            ; 15        ; 0            ; 0            ;
; Total Unchecked    ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; Total Inapplicable ; 0         ; 15           ; 0         ; 15           ; 15           ; 0         ; 0         ; 15           ; 0         ; 0         ; 15           ; 4            ; 15           ; 15           ; 11           ; 15           ; 4            ; 11           ; 15           ; 15           ; 15           ; 4            ; 15           ; 15           ; 15           ; 15           ; 15           ; 0         ; 15           ; 15           ;
; Total Fail         ; 0         ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ;
; tx                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_E              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_RS             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_RW             ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DB[4]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DB[5]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DB[6]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; LCD_DB[7]          ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_SCK            ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_MOSI           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_SS_N           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; CLK                ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; RST_N              ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; rx                 ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
; SPI_MISO           ; Pass      ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ;
+--------------------+-----------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+


+---------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                       ;
+------------------------------------------------------------------+--------------------------+
; Option                                                           ; Setting                  ;
+------------------------------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                      ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                      ;
; Enable device-wide output enable (DEV_OE)                        ; Off                      ;
; Enable INIT_DONE output                                          ; Off                      ;
; Configuration scheme                                             ; Active Serial            ;
; Error detection CRC                                              ; Off                      ;
; Enable open drain on CRC_ERROR pin                               ; Off                      ;
; Enable input tri-state on active configuration pins in user mode ; Off                      ;
; Configuration Voltage Level                                      ; Auto                     ;
; Force Configuration Voltage Level                                ; Off                      ;
; nCEO                                                             ; As output driving ground ;
; Data[0]                                                          ; As input tri-stated      ;
; Data[1]/ASDO                                                     ; As input tri-stated      ;
; Data[7..2]                                                       ; Unreserved               ;
; FLASH_nCE/nCSO                                                   ; As input tri-stated      ;
; Other Active Parallel pins                                       ; Unreserved               ;
; DCLK                                                             ; As output driving ground ;
; Base pin-out file on sameframe device                            ; Off                      ;
+------------------------------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary              ;
+-----------------+----------------------+-------------------+
; Source Clock(s) ; Destination Clock(s) ; Delay Added in ns ;
+-----------------+----------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using the TimeQuest Timing Analyzer.


+--------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                        ;
+-----------------------------------------------------+------------------------------------------------------------+-------------------+
; Source Register                                     ; Destination Register                                       ; Delay Added in ns ;
+-----------------------------------------------------+------------------------------------------------------------+-------------------+
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[1] ; LCD_Control:CtrlLcdRx|rs232_rx:U2|data_o[1]                ; 0.028             ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[0] ; LCD_Control:CtrlLcdRx|rs232_rx:U2|data_o[0]                ; 0.028             ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[2] ; LCD_Control:CtrlLcdRx|rs232_rx:U2|data_o[2]                ; 0.028             ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[5] ; LCD_Control:CtrlLcdRx|rs232_rx:U2|data_o[5]                ; 0.028             ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[4] ; LCD_Control:CtrlLcdRx|rs232_rx:U2|data_o[4]                ; 0.028             ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[6] ; LCD_Control:CtrlLcdRx|rs232_rx:U2|data_o[6]                ; 0.028             ;
; LCD_Control:CtrlLcdRx|rs232_rx:U2|shift_register[7] ; LCD_Control:CtrlLcdRx|rs232_rx:U2|data_o[7]                ; 0.028             ;
; LCD_Control:CtrlLcdRx|Control:U0|state              ; ctrl_spi_tx:CtrlSpiTx|controller_Spi_tx:Ctrl|data_to_tx[0] ; 0.024             ;
+-----------------------------------------------------+------------------------------------------------------------+-------------------+
Note: This table only shows the top 8 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (11104): Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead.
Info (119006): Selected device EP3C10E144C8 for design "Oscilloscope"
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP3C5E144C8 is compatible
    Info (176445): Device EP3C16E144C8 is compatible
    Info (176445): Device EP3C25E144C8 is compatible
Info (169124): Fitter converted 5 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
    Info (169125): Pin ~ALTERA_nCEO~ is reserved at location 101
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Critical Warning (332012): Synopsys Design Constraints File file not found: 'Oscilloscope.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332144): No user constrained base clocks found in the design
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332130): Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time.
Info (176353): Automatically promoted node CLK~input (placed in PIN 22 (CLK0, DIFFCLK_0p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4
Info (176353): Automatically promoted node RST_N~input (placed in PIN 89 (CLK6, DIFFCLK_3p))
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G9
    Info (176356): Following destination nodes may be non-global or may not use global or regional clocks
        Info (176357): Destination node ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|tx
        Info (176357): Destination node LCD_Control:CtrlLcdRx|rs232_rx:U2|req_o
        Info (176357): Destination node LCD_Control:CtrlLcdRx|Control:U0|sleep
        Info (176357): Destination node ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|index_send[1]
        Info (176357): Destination node ctrl_spi_tx:CtrlSpiTx|SPI_master:SPI|index_send[0]
        Info (176357): Destination node ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|baudrate_counter[0]~15
        Info (176357): Destination node ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state~16
        Info (176357): Destination node ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|bit_counter[1]~1
        Info (176357): Destination node ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state~19
        Info (176357): Destination node ctrl_spi_tx:CtrlSpiTx|rs232_tx:rsTX|state~21
        Info (176358): Non-global destination nodes limited to 10 nodes
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:07
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:01
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:06
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 4% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X11_Y0 to location X22_Y11
Info (170194): Fitter routing operations ending: elapsed time is 00:00:05
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
Info (11888): Total time spent on timing analysis during the Fitter is 2.02 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:03
Info (144001): Generated suppressed messages file C:/altera/13.1/hl_MiniProject/Oscilloscope/output_files/Oscilloscope.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 1064 megabytes
    Info: Processing ended: Wed May 24 16:30:56 2017
    Info: Elapsed time: 00:00:35
    Info: Total CPU time (on all processors): 00:00:26


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/altera/13.1/hl_MiniProject/Oscilloscope/output_files/Oscilloscope.fit.smsg.


