// SPDX-License-Identifier: (GPL-2.0-or-later OR MIT)
/*
 * Copyright 2019-2021 TQ-Systems GmbH
 */

/ {
	model = "TQ Systems i.MX8QM TQMa8QM";
	compatible = "tq,imx8qm-tqma8qm", "fsl,imx8qm";

	memory@80000000 {
		device_type = "memory";
		/*
		 * DRAM base addr, size : 1024 MiB DRAM
		 * should be corrected by bootloader
		 */
		reg = <0x00000000 0x80000000 0 0x40000000>;
	};

	reserved-memory {
		/*
		 * global autoconfigured region for contiguous allocations
		 * must not exceed memory size and region
		 */
		linux,cma {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x20000000>;
			alloc-ranges = <0 0x96000000 0 0x30000000>;
			linux,cma-default;
		};

		decoder_boot: decoder_boot@0x84000000 {
			no-map;
			reg = <0 0x84000000 0 0x2000000>;
		};

		encoder_boot: encoder_boot@0x86000000 {
			no-map;
			reg = <0 0x86000000 0 0x400000>;
		};

		decoder_rpc: decoder_rpc@0x92000000 {
			no-map;
			reg = <0 0x92000000 0 0x200000>;
		};

		encoder_rpc: encoder_rpc@0x92200000 {
			no-map;
			reg = <0 0x92200000 0 0x200000>;
		};

		encoder_reserved: encoder_reserved@0x94400000 {
			no-map;
			reg = <0 0x94400000 0 0x800000>;
		};
	};
};

&iomuxc {
	pinctrl_lpi2c1: lpi2c1grp {
		fsl,pins = <
			IMX8QM_GPT0_CAPTURE_DMA_I2C1_SDA	0x0600004d
			IMX8QM_GPT0_CLK_DMA_I2C1_SCL		0x0600004d
		>;
	};

	pinctrl_usdhc1: usdhc1grp {
		fsl,pins = <
			IMX8QM_EMMC0_CLK_CONN_EMMC0_CLK		0x06000041
			IMX8QM_EMMC0_CMD_CONN_EMMC0_CMD		0x00000021
			IMX8QM_EMMC0_DATA0_CONN_EMMC0_DATA0	0x00000021
			IMX8QM_EMMC0_DATA1_CONN_EMMC0_DATA1	0x00000021
			IMX8QM_EMMC0_DATA2_CONN_EMMC0_DATA2	0x00000021
			IMX8QM_EMMC0_DATA3_CONN_EMMC0_DATA3	0x00000021
			IMX8QM_EMMC0_DATA4_CONN_EMMC0_DATA4	0x00000021
			IMX8QM_EMMC0_DATA5_CONN_EMMC0_DATA5	0x00000021
			IMX8QM_EMMC0_DATA6_CONN_EMMC0_DATA6	0x00000021
			IMX8QM_EMMC0_DATA7_CONN_EMMC0_DATA7	0x00000021
			IMX8QM_EMMC0_STROBE_CONN_EMMC0_STROBE	0x00000041
			IMX8QM_EMMC0_RESET_B_CONN_EMMC0_RESET_B	0x00000021
		>;
	};

	pinctrl_usdhc1_100mhz: usdhc1grp100mhz {
		fsl,pins = <
			IMX8QM_EMMC0_CLK_CONN_EMMC0_CLK		0x06000040
			IMX8QM_EMMC0_CMD_CONN_EMMC0_CMD		0x00000021
			IMX8QM_EMMC0_DATA0_CONN_EMMC0_DATA0	0x00000021
			IMX8QM_EMMC0_DATA1_CONN_EMMC0_DATA1	0x00000021
			IMX8QM_EMMC0_DATA2_CONN_EMMC0_DATA2	0x00000021
			IMX8QM_EMMC0_DATA3_CONN_EMMC0_DATA3	0x00000021
			IMX8QM_EMMC0_DATA4_CONN_EMMC0_DATA4	0x00000021
			IMX8QM_EMMC0_DATA5_CONN_EMMC0_DATA5	0x00000021
			IMX8QM_EMMC0_DATA6_CONN_EMMC0_DATA6	0x00000021
			IMX8QM_EMMC0_DATA7_CONN_EMMC0_DATA7	0x00000021
			IMX8QM_EMMC0_STROBE_CONN_EMMC0_STROBE	0x00000041
			IMX8QM_EMMC0_RESET_B_CONN_EMMC0_RESET_B	0x00000021
		>;
	};

	pinctrl_usdhc1_200mhz: usdhc1grp200mhz {
		fsl,pins = <
			IMX8QM_EMMC0_CLK_CONN_EMMC0_CLK		0x06000040
			IMX8QM_EMMC0_CMD_CONN_EMMC0_CMD		0x00000021
			IMX8QM_EMMC0_DATA0_CONN_EMMC0_DATA0	0x00000021
			IMX8QM_EMMC0_DATA1_CONN_EMMC0_DATA1	0x00000021
			IMX8QM_EMMC0_DATA2_CONN_EMMC0_DATA2	0x00000021
			IMX8QM_EMMC0_DATA3_CONN_EMMC0_DATA3	0x00000021
			IMX8QM_EMMC0_DATA4_CONN_EMMC0_DATA4	0x00000021
			IMX8QM_EMMC0_DATA5_CONN_EMMC0_DATA5	0x00000021
			IMX8QM_EMMC0_DATA6_CONN_EMMC0_DATA6	0x00000021
			IMX8QM_EMMC0_DATA7_CONN_EMMC0_DATA7	0x00000021
			IMX8QM_EMMC0_STROBE_CONN_EMMC0_STROBE	0x00000041
			IMX8QM_EMMC0_RESET_B_CONN_EMMC0_RESET_B	0x00000021
		>;
	};

	pinctrl_flexspi0: flexspi0grp {
		fsl,pins = <
			IMX8QM_QSPI0A_DATA0_LSIO_QSPI0A_DATA0	0x0000004d
			IMX8QM_QSPI0A_DATA1_LSIO_QSPI0A_DATA1	0x0000004d
			IMX8QM_QSPI0A_DATA2_LSIO_QSPI0A_DATA2	0x0000004d
			IMX8QM_QSPI0A_DATA3_LSIO_QSPI0A_DATA3	0x0000004d
			IMX8QM_QSPI0A_DQS_LSIO_QSPI0A_DQS	0x0000004d
			IMX8QM_QSPI0A_SS0_B_LSIO_QSPI0A_SS0_B	0x0000004d
			IMX8QM_QSPI0A_SS1_B_LSIO_QSPI0A_SS1_B	0x0000004d
			IMX8QM_QSPI0A_SCLK_LSIO_QSPI0A_SCLK	0x0000004d
			IMX8QM_QSPI0B_SCLK_LSIO_QSPI0B_SCLK	0x0000004d
			IMX8QM_QSPI0B_DATA0_LSIO_QSPI0B_DATA0	0x0000004d
			IMX8QM_QSPI0B_DATA1_LSIO_QSPI0B_DATA1	0x0000004d
			IMX8QM_QSPI0B_DATA2_LSIO_QSPI0B_DATA2	0x0000004d
			IMX8QM_QSPI0B_DATA3_LSIO_QSPI0B_DATA3	0x0000004d
			IMX8QM_QSPI0B_DQS_LSIO_QSPI0B_DQS	0x0000004d
			IMX8QM_QSPI0B_SS0_B_LSIO_QSPI0B_SS0_B	0x0000004d
			IMX8QM_QSPI0B_SS1_B_LSIO_QSPI0B_SS1_B	0x0000004d
		>;
	};
};

&flexspi0 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_flexspi0>;
	status = "okay";
	fsl,qspi-skip-dll-config;

	flash0: flash@0 {
		reg = <0>;
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "jedec,spi-nor";
/* TODO: try increase. n.b: MEK doesn't have spi-nor,ddr-quad-read-dummy */
/*		spi-max-frequency = <133000000>; */
		spi-max-frequency = <66000000>;
		spi-nor,ddr-quad-read-dummy = <8>;
		spi-tx-bus-width = <4>;
		spi-rx-bus-width = <4>;
	};
};

&i2c1 {
	#address-cells = <1>;
	#size-cells = <0>;
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_lpi2c1>;
	status = "okay";

	/* NXP SE97BTP with temperature sensor + eeprom */
	se97: temperature-sensor-eeprom@1b {
		compatible = "nxp,se97", "jedec,jc-42.4-temp";
		reg = <0x1b>;
	};

	pcf85063: rtc@51 {
		compatible = "nxp,pcf85063a";
		reg = <0x51>;
		quartz-load-femtofarads = <7000>;
	};

	at24c02: eeprom@53 {
		compatible = "nxp,se97b", "atmel,24c02";
		reg = <0x53>;
		pagesize = <16>;
	};

	m24c64: eeprom@57 {
		compatible = "atmel,24c64";
		reg = <0x57>;
		pagesize = <32>;
	};
};

&lsio_gpio5 {
	status = "okay";
};

&usdhc1 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc1>;
	pinctrl-1 = <&pinctrl_usdhc1_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc1_200mhz>;
	bus-width = <8>;
	no-sd;
	no-sdio;
	non-removable;
	status = "okay";
};

&mu_m0{
	interrupts = <GIC_SPI 472 IRQ_TYPE_LEVEL_HIGH>;
};

&mu1_m0{
	interrupts = <GIC_SPI 473 IRQ_TYPE_LEVEL_HIGH>;
};

&mu2_m0{
	interrupts = <GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH>;
	status = "okay";
};

&vpu_decoder {
	compatible = "nxp,imx8qm-b0-vpudec";
	boot-region = <&decoder_boot>;
	rpc-region = <&decoder_rpc>;
	reg-csr = <0x2d080000>;
	core_type = <2>;
	status = "okay";
};

&vpu_encoder {
	compatible = "nxp,imx8qm-b0-vpuenc";
	boot-region = <&encoder_boot>;
	rpc-region = <&encoder_rpc>;
	reserved-region = <&encoder_reserved>;
	reg-rpc-system = <0x40000000>;
	resolution-max = <1920 1080>;
	power-domains = <&pd IMX_SC_R_VPU_ENC_0>, <&pd IMX_SC_R_VPU_ENC_1>,
			<&pd IMX_SC_R_VPU>;
	power-domain-names = "vpuenc1", "vpuenc2", "vpu";
	mbox-names = "enc1_tx0", "enc1_tx1", "enc1_rx",
		     "enc2_tx0", "enc2_tx1", "enc2_rx";
	mboxes = <&mu1_m0 0 0
		  &mu1_m0 0 1
		  &mu1_m0 1 0
		  &mu2_m0 0 0
		  &mu2_m0 0 1
		  &mu2_m0 1 0>;
	status = "okay";

	core0@1020000 {
		compatible = "fsl,imx8-mu1-vpu-m0";
		reg = <0x1020000 0x20000>;
		reg-csr = <0x1090000 0x10000>;
		interrupts = <GIC_SPI 473 IRQ_TYPE_LEVEL_HIGH>;
		fsl,vpu_ap_mu_id = <17>;
		fw-buf-size = <0x200000>;
		rpc-buf-size = <0x80000>;
		print-buf-size = <0x80000>;
	};

	core1@1040000 {
		compatible = "fsl,imx8-mu2-vpu-m0";
		reg = <0x1040000 0x20000>;
		reg-csr = <0x10A0000 0x10000>;
		interrupts = <GIC_SPI 474 IRQ_TYPE_LEVEL_HIGH>;
		fsl,vpu_ap_mu_id = <18>;
		fw-buf-size = <0x200000>;
		rpc-buf-size = <0x80000>;
		print-buf-size = <0x80000>;
	};
};
