
                                    ZeBu (R)
                                  zFpgaTiming

              Version Q-2020.03-SP1-4 for linux64 - Oct 18, 2022 

                    Copyright (c) 2002 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)

# /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/bin/zFpgaTiming /opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/zfpgatiming/zFpgaTiming.tcl 

# start time is Thu Apr 18 00:13:14 2024




# Build Date : Oct 18 2022 - 01:00:15
# ---------------------------System Context--------------------------- 
# Cpu        40 x bogomips - 4604.90 Intel(R) Xeon(R) CPU E5-2650 v3 @ 2.30GHz
#            Load: 0.18 0.60 0.54 2/486 20549
#            Hostname: csce-quinn-s1.engr.tamu.edu   OS: Linux 3.10.0-1160.108.1.el7.x86_64
# Memory     Total: 193183 MB Free: 174451 MB
#            Total Free including cache: 187859 MB
#            Swap cache: 0 MB Cached space: 13408 MB
#            Swap space: 4095 MB Free Swap space: 4095 MB
#            VmSize: 316 MB VmPeak: 316 MB
# Disk Space Total: 50 GB Available: 27 GB Used: 23 GB
#            Free inodes: 104738043
# Stack                                Soft Limit           Hard Limit  
#            Max stack size            8388608              unlimited            bytes     
# -------------------------------------------------------------------- 


#   step ZFPGATIMING : Aynchronous set reset domain analysis disabled
#   step SOCKET DETECTION : automatic socket detection activated with type mux_input
#   step ZFPGATIMING : Configure analysis for clock handling 'FGS'.
#   step read SDF file : Starting
#   info : reading file 'timing.sdf'.
#   step SDF Parser : Delay of between ports RST and RDY on instance design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/idelayctrl_0 is excessive (3213600ps) and will be reduced to 50ns.
#   step SDF Parser : Delay of between ports RST and RDY on instance design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/idelayctrl_0_REPLICATED_0 is excessive (3213600ps) and will be reduced to 50ns.
#   step SDF Parser : Delay of between ports RST and RDY on instance design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/idelayctrl_0_REPLICATED_0_1 is excessive (3213600ps) and will be reduced to 50ns.
#   step read SDF file : Done in    elapsed:0.37 s   user:0.36 s    system:0.1 s     %cpu:100.54       load:0.25       fm:174417 m      vm:408 m      vm:+31 m      um:129 m      um:+32 m
#   step XDL rename : Starting
#   info : 0 XDL name to replace.
#   step XDL rename : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.25       fm:174417 m      vm:408 m       vm:+0 m      um:129 m       um:+0 m
#   step Transformations Identification : Starting
#   step Transformations Identification : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:190.48       load:0.25       fm:174417 m      vm:408 m       vm:+0 m      um:129 m       um:+0 m
#   step Find properties based on SDF names : Starting
#   step FW CLOCK : design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clk/u_xst_wrapper_0/virtex7_bufgctrl_0/O
#   step FW CLOCK : design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_fib_clk_hs/u_xst_wrapper_0/virtex7_bufgctrl_0/O
#   step FW CLOCK : design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_srb_clk/u_xst_wrapper_0/virtex7_bufgctrl_0/O
#   step FW CLOCK : design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/bufg_0/O
#   step FW CLOCK : design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O
#   step FILTER CLOCK : design/U0_M0_F0/zbufg_zcgen_w_zcg_filterClock/O
#   step ZXLSYS : design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/bufgctrl_en_and00001/O
#   step ZXLSYS : design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk_0/bufgctrl_en_and00001/O
#   step Find properties based on SDF names : Done in     elapsed:0.6 s      user:1 s    system:0.1 s    %cpu:3549.55       load:0.25       fm:174399 m      vm:562 m     vm:+154 m      um:147 m      um:+18 m
#   step Modify instance connections : Starting
#   step Modify instance connections : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.25       fm:174399 m      vm:562 m       vm:+0 m      um:147 m       um:+0 m
#   info : Initialize requested paths.
#   step False Timing Arcs : Starting
#   step False Timing Arcs : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.25       fm:174399 m      vm:562 m       vm:+0 m      um:147 m       um:+0 m
#   step User Manipulations : Starting
#   step User Manipulations : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.25       fm:174399 m      vm:562 m       vm:+0 m      um:147 m       um:+0 m
#   step False Paths Marking : Starting
#   info : ----------------------------------
#   info :     False Paths Information
#   info : ----------------------------------
#   info :  
#   info : Rules description :
#   info : Rule 0 => THROUGH *zbufg_zcgen_w_zcg_skewClock* -clock -data 
#   info : Rule 1 => THROUGH *zebu_sample_event_filter_mux*I1 -clock -data 
#   info : Rule 2 => TO */zview*/D -clock -data 
#   info : Rule 3 => TO */qiwc_ip_cluster/cluster_qiwc_ip_pipelined_mux*/*/D -clock -data 
#   info :  
#   info : Ports matching a rule :
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_dut/u_check/zsva_trigger_sva_parity_error/zview_sva_end_0_has_edge/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zview_level\[0\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zview_level\[1\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zview_level\[2\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zview_level\[3\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zview_level\[4\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zview_level\[5\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zview_level\[6\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zview_level\[7\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zview_level\[8\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zview_level\[9\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u1_proba/zview_level\[0\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u1_proba/zview_level\[1\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u1_proba/zview_level\[2\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u1_proba/zview_level\[3\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u1_proba/zview_level\[4\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u1_proba/zview_level\[5\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u1_proba/zview_level\[6\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u1_proba/zview_level\[7\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u1_proba/zview_level\[8\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u1_proba/zview_level\[9\]0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zsva_trigger_sva_parity_error/zview_sva_end_0_has_edge/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/zsva_trigger_assert_design_req1_empty_assert/zview_sva_end_0_has_edge/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/zsva_trigger_assert_design_req2_full_assert/zview_sva_end_0_has_edge/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/U0_M0_F0_core/zview_empty_U0_M0_F0_core0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_0/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_1/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_10/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_11/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_12/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_13/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_14/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_15/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_16/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_17/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_18/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_19/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_2/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_20/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_21/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_22/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_23/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_24/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_3/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_4/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_5/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_6/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_7/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_8/D' matches 'TO' pattern of rule '2'.
#   info : 'design/U0_M0_F0/zview_zebu_move_w_i_9/D' matches 'TO' pattern of rule '2'.
#   info :  
#   step False Paths Marking : Done in     elapsed:0.1 s   user:0.22 s      system:0 s    %cpu:3259.26       load:0.25       fm:174399 m      vm:562 m       vm:+0 m      um:147 m       um:+0 m
#   step Clock Relationship : Starting
#   step Clock Relationship DB populator : Starting
#   step Clock Relationship Populator : Loading clock relationship graph from file 'clock_dependencies.db'
#   step Clock Relationship Populator : Hydra mode is disabled.
#   step Clock Relationship Populator : MuDB path is /home/grads/s/sujaysimha/CSCE_689/lab-4-SujaySimha81/zebu/zcui.work/backend_default.
#   step Loading EDIF : Starting
#   step EDIF LOADER : reading EDIF file '/opt/coe/synopsys/zebu/Q-2020.03-SP1-4/etc/libXilinx.edif.gz'
#   step EDIF LOADER : reading EDIF file 'design.edf'
#   step INSTPORTATTR : EDIF parser: Replaced 24 instance port attributes back
#   step Loading EDIF : Done in       elapsed:1 s      user:1 s    system:0.9 s     %cpu:100.47       load:0.25       fm:174170 m      vm:772 m     vm:+210 m      um:357 m     um:+210 m
#   step Loading SDC file : Starting
#   step Loading SDC file : Done in     elapsed:0.1 s      user:0 s      system:0 s       %cpu:0.00       load:0.25       fm:174170 m      vm:772 m       vm:+0 m      um:357 m       um:+0 m
#   step Clock Relationship Populator : Couldn't find 5784 entries in SDF Graph.
#   step Diagnose and fix populator : Starting
#   step Diagnose and fix populator : Done in       elapsed:0 s    user:0.3 s    system:0.1 s    %cpu:1600.00       load:0.25       fm:174171 m      vm:772 m       vm:+0 m      um:357 m       um:+0 m
#   step Clock Relationship DB populator : Done in       elapsed:1 s      user:1 s   system:0.13 s     %cpu:106.91       load:0.25       fm:174169 m      vm:772 m     vm:+210 m      um:357 m     um:+210 m
#   step Clock Relationship : Done in       elapsed:1 s      user:1 s   system:0.13 s     %cpu:106.87       load:0.25       fm:174169 m      vm:772 m     vm:+210 m      um:357 m     um:+210 m
#   step Sanity Check : Starting
#   step Sanity Check : Done in       elapsed:0 s      user:0 s    system:0.1 s    %cpu:1000.00       load:0.25       fm:174169 m      vm:772 m       vm:+0 m      um:357 m       um:+0 m
#   step ANALYSIS : Multi-cycle path analysis disabled
#   step Skew Paths Analysis : Starting
#   info :  
#   info :  
#   info : ----------------------------------------------------------
#   info : -----  SKEW PATHS: 3/3 reported paths
#   info : ----------------------------------------------------------
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 6346ps
#   info : |      0 |           0 |    183 | design/U0_M0_F0/U0_M0_F0_core/zebu_filter__I_vcs_cdx_s_rw_topu_stb_clk1/zdelay_regFilterPos/Q (FDRE)
#   info : |   6346 |        6346 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/cnt_error_out\[29\]/C (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 6026ps
#   info : |      0 |           0 |    179 | design/U0_M0_F0/U0_M0_F0_core/zebu_filter__I_vcs_cdx_s_rw_topu_stb_clk0/zdelay_regFilterPos/Q (FDRE)
#   info : |   6026 |        6026 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/sht\[9\]/C (FDCE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 2121ps
#   info : |      0 |           0 |     56 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/u0_clkg/zebu_filter_clkout/zdelay_regFilterPos/Q (FDRE)
#   info : |   2121 |        2121 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/mem\[3\]\[5\]/C (FDRE)
#   step Skew Paths Analysis : Done in       elapsed:0 s      user:0 s    system:0.1 s     %cpu:571.43       load:0.25       fm:174168 m      vm:772 m       vm:+0 m      um:357 m       um:+0 m
#   step Filter Paths Analysis : Starting
#   info :  
#   info :  
#   info : ----------------------------------------------------------
#   info : -----  FILTER PATHS: 4/4 reported paths
#   info : ----------------------------------------------------------
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 28120ps
#   info : |      0 |           0 |      1 | design/ckpad_AC41/wrapper/ibufds_0/O (IBUFDS)
#   info : |      0 |           0 |      1 | design/ckpad_AC41/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/IDATAIN (IDELAYE2)
#   info : |    804 |         804 |      1 | design/ckpad_AC41/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/DATAOUT (IDELAYE2)
#   info : |   3979 |        4783 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/delayReg1/D (FDRE)
#   info : |  10000 |       14783 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/delayReg1/Q (FDRE)
#   info : |    263 |       15046 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/ztig_delayReg2/D (FDRE)
#   info : |  10000 |       25046 |      4 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/ztig_delayReg2/Q (FDRE)
#   info : |   2464 |       27510 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/u0_clkg/sqnod_clkout/I0 (LUT2)
#   info : |     53 |       27563 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/u0_clkg/sqnod_clkout/O (LUT2)
#   info : |    557 |       28120 |      0 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/u0_clkg/zebu_filter_clkout/zdelay_regFilterPos/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 26980ps
#   info : |      0 |           0 |      1 | design/ckpad_AC41/wrapper/ibufds_0/O (IBUFDS)
#   info : |      0 |           0 |      1 | design/ckpad_AC41/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/IDATAIN (IDELAYE2)
#   info : |    804 |         804 |      1 | design/ckpad_AC41/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/DATAOUT (IDELAYE2)
#   info : |   3979 |        4783 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/delayReg1/D (FDRE)
#   info : |  10000 |       14783 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/delayReg1/Q (FDRE)
#   info : |    263 |       15046 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/ztig_delayReg2/D (FDRE)
#   info : |  10000 |       25046 |      4 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/ztig_delayReg2/Q (FDRE)
#   info : |   1934 |       26980 |      0 | design/U0_M0_F0/U0_M0_F0_core/zebu_filter__I_vcs_cdx_s_rw_topu_stb_clk0/zdelay_regFilterPos/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 26968ps
#   info : |      0 |           0 |      1 | design/ckpad_AB40/wrapper/ibufds_0/O (IBUFDS)
#   info : |      0 |           0 |      1 | design/ckpad_AB40/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/IDATAIN (IDELAYE2)
#   info : |    804 |         804 |      1 | design/ckpad_AB40/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/DATAOUT (IDELAYE2)
#   info : |   4350 |        5154 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/delayReg1/D (FDRE)
#   info : |  10000 |       15154 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/delayReg1/Q (FDRE)
#   info : |    271 |       15425 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/ztig_delayReg2/D (FDRE)
#   info : |  10000 |       25425 |      3 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/ztig_delayReg2/Q (FDRE)
#   info : |   1543 |       26968 |      0 | design/U0_M0_F0/U0_M0_F0_core/zebu_filter__I_vcs_cdx_s_rw_topu_stb_clk1/zdelay_regFilterPos/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 5769ps
#   info : |      0 |           0 |      1 | design/ckpad_AE42/wrapper/ibufds_0/O (IBUFDS)
#   info : |      0 |           0 |      1 | design/ckpad_AE42/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/IDATAIN (IDELAYE2)
#   info : |    804 |         804 |      1 | design/ckpad_AE42/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/DATAOUT (IDELAYE2)
#   info : |   2308 |        3112 |      1 | design/U0_M0_F0/zbufg_zcgen_w_zcg_filterClock/I (BUFG)
#   info : |    120 |        3232 |     45 | design/U0_M0_F0/zbufg_zcgen_w_zcg_filterClock/O (BUFG)
#   info : |   1738 |        4970 |      1 | design/U0_M0_F0/U0_M0_F0_core/zforce_rstn/VAL_sync/C (FDRE)
#   info : |    209 |        5179 |      5 | design/U0_M0_F0/U0_M0_F0_core/zforce_rstn/VAL_sync/Q (FDRE)
#   info : |    480 |        5659 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/inv4_RnM/I0 (LUT1)
#   info : |     53 |        5712 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/inv4_RnM/O (LUT1)
#   info : |     57 |        5769 |      0 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zebu_filter_data_zebu_zbi_pseudo_wire_inv4_output/zdelay_regFilter/D (LDCE)
#   step Filter Paths Analysis : Done in     elapsed:0.3 s    user:0.3 s      system:0 s     %cpu:108.11       load:0.25       fm:174167 m      vm:772 m       vm:+0 m      um:360 m       um:+3 m
#   step Internal Data Paths Analysis : Starting
#   info :  
#   info :  
#   info : ----------------------------------------------------------
#   info : -----  INTERNAL DATA PATHS (NOT FILTERED): 10/6627 reported paths
#   info : ----------------------------------------------------------
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 29184ps
#   info : |      0 |           0 |      1 | design/ckpad_AC41/wrapper/ibufds_0/I (IBUFDS)
#   info : |   1064 |        1064 |      1 | design/ckpad_AC41/wrapper/ibufds_0/O (IBUFDS)
#   info : |      0 |        1064 |      1 | design/ckpad_AC41/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/IDATAIN (IDELAYE2)
#   info : |    804 |        1868 |      1 | design/ckpad_AC41/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/DATAOUT (IDELAYE2)
#   info : |   3979 |        5847 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/delayReg1/D (FDRE)
#   info : |  10000 |       15847 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/delayReg1/Q (FDRE)
#   info : |    263 |       16110 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/ztig_delayReg2/D (FDRE)
#   info : |  10000 |       26110 |      4 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/ztig_delayReg2/Q (FDRE)
#   info : |   2464 |       28574 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/u0_clkg/sqnod_clkout/I0 (LUT2)
#   info : |     53 |       28627 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/u0_clkg/sqnod_clkout/O (LUT2)
#   info : |    557 |       29184 |      0 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/u0_clkg/zebu_filter_clkout/zdelay_regFilterPos/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 29184ps
#   info : |      0 |           0 |      1 | design/ckpad_AC41/wrapper/ibufds_0/IB (IBUFDS)
#   info : |   1064 |        1064 |      1 | design/ckpad_AC41/wrapper/ibufds_0/O (IBUFDS)
#   info : |      0 |        1064 |      1 | design/ckpad_AC41/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/IDATAIN (IDELAYE2)
#   info : |    804 |        1868 |      1 | design/ckpad_AC41/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/DATAOUT (IDELAYE2)
#   info : |   3979 |        5847 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/delayReg1/D (FDRE)
#   info : |  10000 |       15847 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/delayReg1/Q (FDRE)
#   info : |    263 |       16110 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/ztig_delayReg2/D (FDRE)
#   info : |  10000 |       26110 |      4 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/ztig_delayReg2/Q (FDRE)
#   info : |   2464 |       28574 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/u0_clkg/sqnod_clkout/I0 (LUT2)
#   info : |     53 |       28627 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/u0_clkg/sqnod_clkout/O (LUT2)
#   info : |    557 |       29184 |      0 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/u0_clkg/zebu_filter_clkout/zdelay_regFilterPos/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 28026ps
#   info : |      0 |           0 |      1 | design/ckpad_AB40/wrapper/ibufds_0/I (IBUFDS)
#   info : |   1058 |        1058 |      1 | design/ckpad_AB40/wrapper/ibufds_0/O (IBUFDS)
#   info : |      0 |        1058 |      1 | design/ckpad_AB40/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/IDATAIN (IDELAYE2)
#   info : |    804 |        1862 |      1 | design/ckpad_AB40/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/DATAOUT (IDELAYE2)
#   info : |   4350 |        6212 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/delayReg1/D (FDRE)
#   info : |  10000 |       16212 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/delayReg1/Q (FDRE)
#   info : |    271 |       16483 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/ztig_delayReg2/D (FDRE)
#   info : |  10000 |       26483 |      3 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/ztig_delayReg2/Q (FDRE)
#   info : |   1543 |       28026 |      0 | design/U0_M0_F0/U0_M0_F0_core/zebu_filter__I_vcs_cdx_s_rw_topu_stb_clk1/zdelay_regFilterPos/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 28026ps
#   info : |      0 |           0 |      1 | design/ckpad_AB40/wrapper/ibufds_0/IB (IBUFDS)
#   info : |   1058 |        1058 |      1 | design/ckpad_AB40/wrapper/ibufds_0/O (IBUFDS)
#   info : |      0 |        1058 |      1 | design/ckpad_AB40/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/IDATAIN (IDELAYE2)
#   info : |    804 |        1862 |      1 | design/ckpad_AB40/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/DATAOUT (IDELAYE2)
#   info : |   4350 |        6212 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/delayReg1/D (FDRE)
#   info : |  10000 |       16212 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/delayReg1/Q (FDRE)
#   info : |    271 |       16483 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/ztig_delayReg2/D (FDRE)
#   info : |  10000 |       26483 |      3 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/ztig_delayReg2/Q (FDRE)
#   info : |   1543 |       28026 |      0 | design/U0_M0_F0/U0_M0_F0_core/zebu_filter__I_vcs_cdx_s_rw_topu_stb_clk1/zdelay_regFilterPos/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 23651ps
#   info : |      0 |           0 |      1 | design/zkprctrl/sys_idel_clk_in_zpt_ibuf/I (IBUFDS)
#   info : |   1038 |        1038 |      1 | design/zkprctrl/sys_idel_clk_in_zpt_ibuf/O (IBUFDS)
#   info : |   2299 |        3337 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/bufg_0/I (BUFG)
#   info : |    120 |        3457 |    100 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/bufg_0/O (BUFG)
#   info : |   1802 |        5259 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_startup_0/sys_pwron_rst_RnM/C (FDPE)
#   info : |    174 |        5433 |      8 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_startup_0/sys_pwron_rst_RnM/Q (FDPE)
#   info : |   2902 |        8335 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/_or00001/I0 (LUT3)
#   info : |     53 |        8388 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/_or00001/O (LUT3)
#   info : |   5731 |       14119 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/series7_pll_xclk/RST (MMCME2_ADV)
#   info : |   3000 |       17119 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/series7_pll_xclk/LOCKED (MMCME2_ADV)
#   info : |   6205 |       23324 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/bufgctrl_en_and00001/I0 (LUT3)
#   info : |     53 |       23377 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/bufgctrl_en_and00001/O (LUT3)
#   info : |    274 |       23651 |      0 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/bufgctrl_en/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 23651ps
#   info : |      0 |           0 |      1 | design/zkprctrl/sys_idel_clk_in_zpt_ibuf/IB (IBUFDS)
#   info : |   1038 |        1038 |      1 | design/zkprctrl/sys_idel_clk_in_zpt_ibuf/O (IBUFDS)
#   info : |   2299 |        3337 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/bufg_0/I (BUFG)
#   info : |    120 |        3457 |    100 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/bufg_0/O (BUFG)
#   info : |   1802 |        5259 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_startup_0/sys_pwron_rst_RnM/C (FDPE)
#   info : |    174 |        5433 |      8 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_startup_0/sys_pwron_rst_RnM/Q (FDPE)
#   info : |   2902 |        8335 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/_or00001/I0 (LUT3)
#   info : |     53 |        8388 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/_or00001/O (LUT3)
#   info : |   5731 |       14119 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/series7_pll_xclk/RST (MMCME2_ADV)
#   info : |   3000 |       17119 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/series7_pll_xclk/LOCKED (MMCME2_ADV)
#   info : |   6205 |       23324 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/bufgctrl_en_and00001/I0 (LUT3)
#   info : |     53 |       23377 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/bufgctrl_en_and00001/O (LUT3)
#   info : |    274 |       23651 |      0 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/bufgctrl_en/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 20426ps
#   info : |      0 |           0 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/virtex7_pll_fib/CLKOUT3 (MMCME2_ADV)
#   info : |   1714 |        1714 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_srb_clk/u_xst_wrapper_0/virtex7_bufgctrl_0/I0 (BUFGCTRL)
#   info : |    120 |        1834 |   1408 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_srb_clk/u_xst_wrapper_0/virtex7_bufgctrl_0/O (BUFGCTRL)
#   info : |   1570 |        3404 |      1 | design/zkprctrl/wrapper/srb_bridge/srb_bridge_srb_0/srb_addr_4/C (FDRE)
#   info : |    209 |        3613 |     22 | design/zkprctrl/wrapper/srb_bridge/srb_bridge_srb_0/srb_addr_4/Q (FDRE)
#   info : |   3979 |        7592 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/reg_addr_cahsa_valid_not000121/I0 (LUT5)
#   info : |     53 |        7645 |      9 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/reg_addr_cahsa_valid_not000121/O (LUT5)
#   info : |   1863 |        9508 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_31_cmp_eq00011/I1 (LUT3)
#   info : |     53 |        9561 |     28 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_31_cmp_eq00011/O (LUT3)
#   info : |   2237 |       11798 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000263/I5 (LUT6)
#   info : |     53 |       11851 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000263/O (LUT6)
#   info : |   1198 |       13049 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000265/I3 (LUT6)
#   info : |     53 |       13102 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000265/O (LUT6)
#   info : |    716 |       13818 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000301/I4 (LUT6)
#   info : |     53 |       13871 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000301/O (LUT6)
#   info : |    547 |       14418 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000760/I2 (LUT4)
#   info : |     53 |       14471 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000760/O (LUT4)
#   info : |   3509 |       17980 |      1 | design/zpl_iwo_srb_data_rd\[0\]/I2 (LUT3)
#   info : |     69 |       18049 |      1 | design/zpl_iwo_srb_data_rd\[0\]/O (LUT3)
#   info : |    976 |       19025 |      1 | design/zkprctrl/wrapper/srb_data_rd\[0\]1/I1 (LUT3)
#   info : |     53 |       19078 |      1 | design/zkprctrl/wrapper/srb_data_rd\[0\]1/O (LUT3)
#   info : |   1348 |       20426 |      0 | design/zkprctrl/wrapper/srb_bridge/srb_bridge_srb_0/srb_data_rd_buf_0/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 18993ps
#   info : |      0 |           0 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_startup_0/eos_inv1_INV_0/I0 (LUT1)
#   info : |     53 |          53 |      5 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_startup_0/eos_inv1_INV_0/O (LUT1)
#   info : |    366 |         419 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_startup_0/sys_pwron_rst_RnM/PRE (FDPE)
#   info : |    356 |         775 |      8 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_startup_0/sys_pwron_rst_RnM/Q (FDPE)
#   info : |   2902 |        3677 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/_or00001/I0 (LUT3)
#   info : |     53 |        3730 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/_or00001/O (LUT3)
#   info : |   5731 |        9461 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/series7_pll_xclk/RST (MMCME2_ADV)
#   info : |   3000 |       12461 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/series7_pll_xclk/LOCKED (MMCME2_ADV)
#   info : |   6205 |       18666 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/bufgctrl_en_and00001/I0 (LUT3)
#   info : |     53 |       18719 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/bufgctrl_en_and00001/O (LUT3)
#   info : |    274 |       18993 |      0 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_xclk2_0/bufgctrl_en/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 18712ps
#   info : |      0 |           0 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_srb_clk/u_xst_wrapper_0/virtex7_bufgctrl_0/I1 (BUFGCTRL)
#   info : |    120 |         120 |   1408 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_bus_dut_0/x_bufgctrl_ce_srb_clk/u_xst_wrapper_0/virtex7_bufgctrl_0/O (BUFGCTRL)
#   info : |   1570 |        1690 |      1 | design/zkprctrl/wrapper/srb_bridge/srb_bridge_srb_0/srb_addr_4/C (FDRE)
#   info : |    209 |        1899 |     22 | design/zkprctrl/wrapper/srb_bridge/srb_bridge_srb_0/srb_addr_4/Q (FDRE)
#   info : |   3979 |        5878 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/reg_addr_cahsa_valid_not000121/I0 (LUT5)
#   info : |     53 |        5931 |      9 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/reg_addr_cahsa_valid_not000121/O (LUT5)
#   info : |   1863 |        7794 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_31_cmp_eq00011/I1 (LUT3)
#   info : |     53 |        7847 |     28 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_31_cmp_eq00011/O (LUT3)
#   info : |   2237 |       10084 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000263/I5 (LUT6)
#   info : |     53 |       10137 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000263/O (LUT6)
#   info : |   1198 |       11335 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000265/I3 (LUT6)
#   info : |     53 |       11388 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000265/O (LUT6)
#   info : |    716 |       12104 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000301/I4 (LUT6)
#   info : |     53 |       12157 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000301/O (LUT6)
#   info : |    547 |       12704 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000760/I2 (LUT4)
#   info : |     53 |       12757 |      1 | wc_ip_top/wrapper/wc_ctrl_l2/u_xst_wrapper_0/wc_ctrl_l2_registers_0/srb_data_rd_0_mux0000760/O (LUT4)
#   info : |   3509 |       16266 |      1 | design/zpl_iwo_srb_data_rd\[0\]/I2 (LUT3)
#   info : |     69 |       16335 |      1 | design/zpl_iwo_srb_data_rd\[0\]/O (LUT3)
#   info : |    976 |       17311 |      1 | design/zkprctrl/wrapper/srb_data_rd\[0\]1/I1 (LUT3)
#   info : |     53 |       17364 |      1 | design/zkprctrl/wrapper/srb_data_rd\[0\]1/O (LUT3)
#   info : |   1348 |       18712 |      0 | design/zkprctrl/wrapper/srb_bridge/srb_bridge_srb_0/srb_data_rd_buf_0/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 17119ps
#   info : |      0 |           0 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/virtex7_pll_idel/CLKOUT2 (MMCME2_ADV)
#   info : |   1733 |        1733 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/I0 (BUFGCTRL)
#   info : |    120 |        1853 |   1414 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O (BUFGCTRL)
#   info : |   2018 |        3871 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ctrl_l1_hs_0/fwc_ctrl_l1_hs_manager_0/fwc_prioritizer_l1_hs_0/u\.xst_wrapper/address_3/C (FDRE)
#   info : |    197 |        4068 |     14 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ctrl_l1_hs_0/fwc_ctrl_l1_hs_manager_0/fwc_prioritizer_l1_hs_0/u\.xst_wrapper/address_3/Q (FDRE)
#   info : |   3190 |        7258 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ctrl_l1_hs_0/fwc_ctrl_l1_hs_manager_0/fwc_prioritizer_l1_hs_0/u\.xst_wrapper/rd_data\[4\]1/I2 (LUT6)
#   info : |     53 |        7311 |     38 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ctrl_l1_hs_0/fwc_ctrl_l1_hs_manager_0/fwc_prioritizer_l1_hs_0/u\.xst_wrapper/rd_data\[4\]1/O (LUT6)
#   info : |   2179 |        9490 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[4\]/fwc_ip_hs_merge_0/Mmux_fwc_ip_from_l1_data301/I0 (LUT3)
#   info : |     56 |        9546 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[4\]/fwc_ip_hs_merge_0/Mmux_fwc_ip_from_l1_data301/O (LUT3)
#   info : |   2616 |       12162 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs_cluster_32_mux\[7\]/fwc_ip_hs_cluster_32_mux_16\[0\]/Mmux_mux_out_51/I3 (LUT4)
#   info : |     53 |       12215 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs_cluster_32_mux\[7\]/fwc_ip_hs_cluster_32_mux_16\[0\]/Mmux_mux_out_51/O (LUT4)
#   info : |     12 |       12227 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs_cluster_32_mux\[7\]/fwc_ip_hs_cluster_32_mux_16\[0\]/Mmux_mux_out_4_f7/I1 (MUXF7)
#   info : |    133 |       12360 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs_cluster_32_mux\[7\]/fwc_ip_hs_cluster_32_mux_16\[0\]/Mmux_mux_out_4_f7/O (MUXF7)
#   info : |      0 |       12360 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs_cluster_32_mux\[7\]/fwc_ip_hs_cluster_32_mux_16\[0\]/Mmux_mux_out_2_f8/I0 (MUXF8)
#   info : |     56 |       12416 |      6 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs_cluster_32_mux\[7\]/fwc_ip_hs_cluster_32_mux_16\[0\]/Mmux_mux_out_2_f8/O (MUXF8)
#   info : |   2445 |       14861 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ctrl_l1_hs_0/fwc_ctrl_l1_hs_manager_0/last_data53/I3 (LUT6)
#   info : |     53 |       14914 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ctrl_l1_hs_0/fwc_ctrl_l1_hs_manager_0/last_data53/O (LUT6)
#   info : |    202 |       15116 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ctrl_l1_hs_0/fwc_ctrl_l1_hs_manager_0/last_data18_SW0/I1 (LUT3)
#   info : |     53 |       15169 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ctrl_l1_hs_0/fwc_ctrl_l1_hs_manager_0/last_data18_SW0/O (LUT3)
#   info : |    353 |       15522 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ctrl_l1_hs_0/fwc_ctrl_l1_hs_manager_0/last_data127/I0 (LUT6)
#   info : |     53 |       15575 |      9 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ctrl_l1_hs_0/fwc_ctrl_l1_hs_manager_0/last_data127/O (LUT6)
#   info : |    903 |       16478 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ctrl_l1_hs_0/fwc_ctrl_l1_hs_manager_0/fwc_prioritizer_l1_hs_0/u\.xst_wrapper/pointer_reg_not000111/I3 (LUT4)
#   info : |     53 |       16531 |      5 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ctrl_l1_hs_0/fwc_ctrl_l1_hs_manager_0/fwc_prioritizer_l1_hs_0/u\.xst_wrapper/pointer_reg_not000111/O (LUT4)
#   info : |    588 |       17119 |      0 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ctrl_l1_hs_0/fwc_ctrl_l1_hs_manager_0/fwc_prioritizer_l1_hs_0/u\.xst_wrapper/pointer_reg_4/CE (FDRE)
#   info :  
#   info :  
#   info : ----------------------------------------------------------
#   info : -----  INTERNAL DATA PATHS (FILTERED): 10/11 reported paths
#   info : ----------------------------------------------------------
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 9820ps
#   info : |      0 |           0 |    183 | design/U0_M0_F0/U0_M0_F0_core/zebu_filter__I_vcs_cdx_s_rw_topu_stb_clk1/zdelay_regFilterPos/Q (FDRE)
#   info : |   5418 |        5418 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/cnt_error_out\[0\]/C (FDRE)
#   info : |    197 |        5615 |      3 | design/U0_M0_F0/U0_M0_F0_core/u_stb/cnt_error_out\[0\]/Q (FDRE)
#   info : |    598 |        6213 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_yb9ntccijm6d3/I1 (LUT2)
#   info : |     53 |        6266 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_yb9ntccijm6d3/O (LUT2)
#   info : |    533 |        6799 |      5 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_krum3d4xx5lt3/CYINIT (CARRY4)
#   info : |    346 |        7145 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_krum3d4xx5lt3/CO[3] (CARRY4)
#   info : |      0 |        7145 |      5 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_4ythg7jww3th1/CI (CARRY4)
#   info : |     58 |        7203 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_4ythg7jww3th1/CO[3] (CARRY4)
#   info : |      0 |        7203 |      5 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_zcxrkjidbbu51/CI (CARRY4)
#   info : |     58 |        7261 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_zcxrkjidbbu51/CO[3] (CARRY4)
#   info : |      0 |        7261 |      5 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_n3an96oo0u141/CI (CARRY4)
#   info : |     58 |        7319 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_n3an96oo0u141/CO[3] (CARRY4)
#   info : |      0 |        7319 |      5 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_k295b9vd3nqi3/CI (CARRY4)
#   info : |     58 |        7377 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_k295b9vd3nqi3/CO[3] (CARRY4)
#   info : |      0 |        7377 |      5 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_kd2ow47mdfvt1/CI (CARRY4)
#   info : |     58 |        7435 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_kd2ow47mdfvt1/CO[3] (CARRY4)
#   info : |      0 |        7435 |      5 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_61s0r38b6dix/CI (CARRY4)
#   info : |     58 |        7493 |      2 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_61s0r38b6dix/CO[3] (CARRY4)
#   info : |   1147 |        8640 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_e7l71605yxw12/I1 (LUT2)
#   info : |     64 |        8704 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zfast_e7l71605yxw12/O (LUT2)
#   info : |    542 |        9246 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zdelay_zfast_e7l71605yxw12/D (LDCE)
#   info : |    151 |        9397 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zdelay_zfast_e7l71605yxw12/Q (LDCE)
#   info : |    423 |        9820 |      0 | design/U0_M0_F0/U0_M0_F0_core/u_stb/cnt_error_out\[30\]/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 9713ps
#   info : |      0 |           0 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zebu_filter_data_zebu_zbi_pseudo_wire_inv4_output/zdelay_regFilter/CLR (LDCE)
#   info : |    498 |         498 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zebu_filter_data_zebu_zbi_pseudo_wire_inv4_output/zdelay_regFilter/Q (LDCE)
#   info : |    563 |        1061 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zebu_filter_data_zebu_zbi_pseudo_wire_inv4_output/zdelay_zdelay_regFilter/D (LDCE)
#   info : |    151 |        1212 |     64 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zebu_filter_data_zebu_zbi_pseudo_wire_inv4_output/zdelay_zdelay_regFilter/Q (LDCE)
#   info : |   1378 |        2590 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/ra\[0\]/CLR (FDCE)
#   info : |    478 |        3068 |     20 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/ra\[0\]/Q (FDCE)
#   info : |   1514 |        4582 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/zfast_hjgempe67fmz3/I5 (LUT6)
#   info : |     53 |        4635 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/zfast_hjgempe67fmz3/O (LUT6)
#   info : |    799 |        5434 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/zfast_r17dey1qdusj1_RnM/I1 (LUT3)
#   info : |     66 |        5500 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/zfast_r17dey1qdusj1_RnM/O (LUT3)
#   info : |    900 |        6400 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/inv251_RnM/I0 (LUT1)
#   info : |     53 |        6453 |      5 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/inv251_RnM/O (LUT1)
#   info : |   1431 |        7884 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_parity/sqnod_par/I0 (LUT4)
#   info : |     53 |        7937 |      3 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_parity/sqnod_par/O (LUT4)
#   info : |    429 |        8366 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zfast_a5ie8rrqq16s3/I0 (LUT5)
#   info : |     53 |        8419 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zfast_a5ie8rrqq16s3/O (LUT5)
#   info : |    210 |        8629 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zfast_pin24uc5oc8u2/I5 (LUT6)
#   info : |     53 |        8682 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zfast_pin24uc5oc8u2/O (LUT6)
#   info : |     56 |        8738 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zdelay_zfast_pin24uc5oc8u2/D (LDCE)
#   info : |    155 |        8893 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zdelay_zfast_pin24uc5oc8u2/Q (LDCE)
#   info : |    820 |        9713 |      0 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/error_RnM/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 9520ps
#   info : |      0 |           0 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zebu_filter_data_zebu_zbi_pseudo_wire_inv4_output/zdelay_regFilter/GE (LDCE)
#   info : |    305 |         305 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zebu_filter_data_zebu_zbi_pseudo_wire_inv4_output/zdelay_regFilter/Q (LDCE)
#   info : |    563 |         868 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zebu_filter_data_zebu_zbi_pseudo_wire_inv4_output/zdelay_zdelay_regFilter/D (LDCE)
#   info : |    151 |        1019 |     64 | design/U0_M0_F0/U0_M0_F0_core/u_stb/zebu_filter_data_zebu_zbi_pseudo_wire_inv4_output/zdelay_zdelay_regFilter/Q (LDCE)
#   info : |   1378 |        2397 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/ra\[0\]/CLR (FDCE)
#   info : |    478 |        2875 |     20 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/ra\[0\]/Q (FDCE)
#   info : |   1514 |        4389 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/zfast_hjgempe67fmz3/I5 (LUT6)
#   info : |     53 |        4442 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/zfast_hjgempe67fmz3/O (LUT6)
#   info : |    799 |        5241 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/zfast_r17dey1qdusj1_RnM/I1 (LUT3)
#   info : |     66 |        5307 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/zfast_r17dey1qdusj1_RnM/O (LUT3)
#   info : |    900 |        6207 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/inv251_RnM/I0 (LUT1)
#   info : |     53 |        6260 |      5 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/inv251_RnM/O (LUT1)
#   info : |   1431 |        7691 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_parity/sqnod_par/I0 (LUT4)
#   info : |     53 |        7744 |      3 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_parity/sqnod_par/O (LUT4)
#   info : |    429 |        8173 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zfast_a5ie8rrqq16s3/I0 (LUT5)
#   info : |     53 |        8226 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zfast_a5ie8rrqq16s3/O (LUT5)
#   info : |    210 |        8436 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zfast_pin24uc5oc8u2/I5 (LUT6)
#   info : |     53 |        8489 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zfast_pin24uc5oc8u2/O (LUT6)
#   info : |     56 |        8545 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zdelay_zfast_pin24uc5oc8u2/D (LDCE)
#   info : |    155 |        8700 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zdelay_zfast_pin24uc5oc8u2/Q (LDCE)
#   info : |    820 |        9520 |      0 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/error_RnM/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 9445ps
#   info : |      0 |           0 |    179 | design/U0_M0_F0/U0_M0_F0_core/zebu_filter__I_vcs_cdx_s_rw_topu_stb_clk0/zdelay_regFilterPos/Q (FDRE)
#   info : |   6003 |        6003 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/sht\[7\]/C (FDCE)
#   info : |    174 |        6177 |      3 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/sht\[7\]/Q (FDCE)
#   info : |    926 |        7103 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zfast_3vfbqx33kca7/I3 (LUT6)
#   info : |     53 |        7156 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zfast_3vfbqx33kca7/O (LUT6)
#   info : |    615 |        7771 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zfast_3f782i0gimh5/I4 (LUT5)
#   info : |     53 |        7824 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zfast_3f782i0gimh5/O (LUT5)
#   info : |    127 |        7951 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zfast_iixvjrg6vhzm1/I1 (LUT3)
#   info : |     53 |        8004 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zfast_iixvjrg6vhzm1/O (LUT3)
#   info : |    388 |        8392 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zdelay_zfast_iixvjrg6vhzm1/D (LDCE)
#   info : |    155 |        8547 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/zdelay_zfast_iixvjrg6vhzm1/Q (LDCE)
#   info : |    898 |        9445 |      0 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u0_proba/hit_RnM/D (FDCE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 7662ps
#   info : |      0 |           0 |     56 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/u0_clkg/zebu_filter_clkout/zdelay_regFilterPos/Q (FDRE)
#   info : |   1666 |        1666 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/mem\[2\]\[7\]/C (FDRE)
#   info : |    209 |        1875 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/mem\[2\]\[7\]/Q (FDRE)
#   info : |    656 |        2531 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/zfast_hjgempe67fmz3/I2 (LUT6)
#   info : |     53 |        2584 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/zfast_hjgempe67fmz3/O (LUT6)
#   info : |    799 |        3383 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/zfast_r17dey1qdusj1_RnM/I1 (LUT3)
#   info : |     66 |        3449 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/zfast_r17dey1qdusj1_RnM/O (LUT3)
#   info : |    900 |        4349 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/inv251_RnM/I0 (LUT1)
#   info : |     53 |        4402 |      5 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/inv251_RnM/O (LUT1)
#   info : |   1431 |        5833 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_parity/sqnod_par/I0 (LUT4)
#   info : |     53 |        5886 |      3 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_parity/sqnod_par/O (LUT4)
#   info : |    429 |        6315 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zfast_a5ie8rrqq16s3/I0 (LUT5)
#   info : |     53 |        6368 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zfast_a5ie8rrqq16s3/O (LUT5)
#   info : |    210 |        6578 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zfast_pin24uc5oc8u2/I5 (LUT6)
#   info : |     53 |        6631 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zfast_pin24uc5oc8u2/O (LUT6)
#   info : |     56 |        6687 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zdelay_zfast_pin24uc5oc8u2/D (LDCE)
#   info : |    155 |        6842 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/zdelay_zfast_pin24uc5oc8u2/Q (LDCE)
#   info : |    820 |        7662 |      0 | design/U0_M0_F0/U0_M0_F0_core/u_stb/u_check/error_RnM/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 0ps
#   info : |      0 |           0 |      0 | design/U0_M0_F0/U0_M0_F0_core/zebu_filter__I_vcs_cdx_s_rw_topu_stb_clk0/zdelay_regFilterPos/CE (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 0ps
#   info : |      0 |           0 |      0 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/u0_clkg/zebu_filter_clkout/zdelay_regFilterPos/R (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 0ps
#   info : |      0 |           0 |      0 | design/U0_M0_F0/U0_M0_F0_core/zebu_filter__I_vcs_cdx_s_rw_topu_stb_clk1/zdelay_regFilterPos/R (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 0ps
#   info : |      0 |           0 |      0 | design/U0_M0_F0/U0_M0_F0_core/zebu_filter__I_vcs_cdx_s_rw_topu_stb_clk0/zdelay_regFilterPos/R (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 0ps
#   info : |      0 |           0 |      0 | design/U0_M0_F0/U0_M0_F0_core/zebu_filter__I_vcs_cdx_s_rw_topu_stb_clk1/zdelay_regFilterPos/CE (FDRE)
#   step Internal Data Paths Analysis : Done in     elapsed:0.2 s   user:0.20 s    system:0.3 s     %cpu:989.25       load:0.25       fm:174163 m      vm:772 m       vm:+0 m      um:362 m       um:+2 m
#   step From FPGA inputs to data analysis : Starting
#   info :  
#   info :  
#   info : ----------------------------------------------------------
#   info : -----  FROM SOCKET TO DATA PATHS: 5/5 reported paths
#   info : ----------------------------------------------------------
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 28120ps
#   info : |      0 |           0 |      1 | design/ckpad_AC41/wrapper/ibufds_0/O (IBUFDS)
#   info : |      0 |           0 |      1 | design/ckpad_AC41/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/IDATAIN (IDELAYE2)
#   info : |    804 |         804 |      1 | design/ckpad_AC41/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/DATAOUT (IDELAYE2)
#   info : |   3979 |        4783 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/delayReg1/D (FDRE)
#   info : |  10000 |       14783 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/delayReg1/Q (FDRE)
#   info : |    263 |       15046 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/ztig_delayReg2/D (FDRE)
#   info : |  10000 |       25046 |      4 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[1\]/ztig_delayReg2/Q (FDRE)
#   info : |   2464 |       27510 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/u0_clkg/sqnod_clkout/I0 (LUT2)
#   info : |     53 |       27563 |      1 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/u0_clkg/sqnod_clkout/O (LUT2)
#   info : |    557 |       28120 |      0 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/u0_clkg/zebu_filter_clkout/zdelay_regFilterPos/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 26968ps
#   info : |      0 |           0 |      1 | design/ckpad_AB40/wrapper/ibufds_0/O (IBUFDS)
#   info : |      0 |           0 |      1 | design/ckpad_AB40/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/IDATAIN (IDELAYE2)
#   info : |    804 |         804 |      1 | design/ckpad_AB40/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/DATAOUT (IDELAYE2)
#   info : |   4350 |        5154 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/delayReg1/D (FDRE)
#   info : |  10000 |       15154 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/delayReg1/Q (FDRE)
#   info : |    271 |       15425 |      1 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/ztig_delayReg2/D (FDRE)
#   info : |  10000 |       25425 |      3 | design/U0_M0_F0/zCompBufg_zcgen_w_zcg_zceiClock\[0\]/ztig_delayReg2/Q (FDRE)
#   info : |   1543 |       26968 |      0 | design/U0_M0_F0/U0_M0_F0_core/zebu_filter__I_vcs_cdx_s_rw_topu_stb_clk1/zdelay_regFilterPos/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 12141ps
#   info : |      0 |           0 |      1 | design/ckpad_AC39/wrapper/ibufds_0/O (IBUFDS)
#   info : |      0 |           0 |      1 | design/ckpad_AC39/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/IDATAIN (IDELAYE2)
#   info : |    804 |         804 |      1 | design/ckpad_AC39/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/DATAOUT (IDELAYE2)
#   info : |   1932 |        2736 |      1 | design/U0_M0_F0/zbufg_zcgen_w_zcg_compositeClock/I (BUFG)
#   info : |    120 |        2856 |    300 | design/U0_M0_F0/zbufg_zcgen_w_zcg_compositeClock/O (BUFG)
#   info : |   1702 |        4558 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_interface_event_0/zfwc_dut_previous_dut_io_3/C (FDRE)
#   info : |    197 |        4755 |      3 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_interface_event_0/zfwc_dut_previous_dut_io_3/Q (FDRE)
#   info : |   4837 |        9592 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/fwc_ip_data_comparing\[3\]1/I1 (LUT2)
#   info : |     53 |        9645 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/fwc_ip_data_comparing\[3\]1/O (LUT2)
#   info : |     12 |        9657 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_0/S[3] (CARRY4)
#   info : |    221 |        9878 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_0/CO[3] (CARRY4)
#   info : |      0 |        9878 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_1/CI (CARRY4)
#   info : |     58 |        9936 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_1/CO[3] (CARRY4)
#   info : |      0 |        9936 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_2/CI (CARRY4)
#   info : |     58 |        9994 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_2/CO[3] (CARRY4)
#   info : |      0 |        9994 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_3/CI (CARRY4)
#   info : |     58 |       10052 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_3/CO[3] (CARRY4)
#   info : |      0 |       10052 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_4/CI (CARRY4)
#   info : |     58 |       10110 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_4/CO[3] (CARRY4)
#   info : |      0 |       10110 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_5/CI (CARRY4)
#   info : |     58 |       10168 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_5/CO[3] (CARRY4)
#   info : |      0 |       10168 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_6/CI (CARRY4)
#   info : |     58 |       10226 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_6/CO[3] (CARRY4)
#   info : |      0 |       10226 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_7/CI (CARRY4)
#   info : |     58 |       10284 |      2 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/carry4_7/CO[3] (CARRY4)
#   info : |   1236 |       11520 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/Mmux_GND_7_o_GND_7_o_MUX_479_o11/I5 (LUT6)
#   info : |     53 |       11573 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/Mmux_GND_7_o_GND_7_o_MUX_479_o11/O (LUT6)
#   info : |    568 |       12141 |      0 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[3\]/fwc_ip_hs_eventizer_0/fwc_ip_to_data_wr_int/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 6434ps
#   info : |      0 |           0 |      1 | design/ckpad_AE42/wrapper/ibufds_0/O (IBUFDS)
#   info : |      0 |           0 |      1 | design/ckpad_AE42/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/IDATAIN (IDELAYE2)
#   info : |    804 |         804 |      1 | design/ckpad_AE42/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/DATAOUT (IDELAYE2)
#   info : |   2308 |        3112 |      1 | design/U0_M0_F0/zbufg_zcgen_w_zcg_filterClock/I (BUFG)
#   info : |    120 |        3232 |     45 | design/U0_M0_F0/zbufg_zcgen_w_zcg_filterClock/O (BUFG)
#   info : |   1738 |        4970 |      1 | design/U0_M0_F0/U0_M0_F0_core/zforce_rstn/VAL_sync/C (FDRE)
#   info : |    209 |        5179 |      5 | design/U0_M0_F0/U0_M0_F0_core/zforce_rstn/VAL_sync/Q (FDRE)
#   info : |   1255 |        6434 |      0 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[4\]/fwc_ip_hs_interface_event_0/zfwc_dut_previous_dut_io_31/D (FDRE)
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 6314ps
#   info : |      0 |           0 |      1 | design/ckpad_AD41/wrapper/ibufds_0/O (IBUFDS)
#   info : |      0 |           0 |      1 | design/ckpad_AD41/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/IDATAIN (IDELAYE2)
#   info : |    804 |         804 |      1 | design/ckpad_AD41/wrapper/x_idelay_0/u_xst_wrapper_0/iodelay_0/DATAOUT (IDELAYE2)
#   info : |   2308 |        3112 |      1 | design/U0_M0_F0/zbufg_zebu_zdly_z_dclk_delay_12524327392187371745/I (BUFG)
#   info : |    120 |        3232 |    372 | design/U0_M0_F0/zbufg_zebu_zdly_z_dclk_delay_12524327392187371745/O (BUFG)
#   info : |   1718 |        4950 |      1 | design/U0_M0_F0/zebu_move_zdelay_r0_dout_FD6_out/G (LDCE)
#   info : |    290 |        5240 |      7 | design/U0_M0_F0/zebu_move_zdelay_r0_dout_FD6_out/Q (LDCE)
#   info : |   1074 |        6314 |      0 | design/U0_M0_F0/U0_M0_F0_core/u_dut/u_fifo/mem\[2\]\[6\]/D (FDRE)
#   step From FPGA inputs to data analysis : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:363.64       load:0.25       fm:174163 m      vm:772 m       vm:+0 m      um:362 m       um:+0 m
#   step From FPGA inputs to socket analysis : Starting
#   info :  
#   info :  
#   info : ----------------------------------------------------------
#   info : -----  FROM SOCKET TO SOCKET PATHS: 0/0 reported paths
#   info : ----------------------------------------------------------
#   step From FPGA inputs to socket analysis : Done in       elapsed:0 s    user:0.1 s      system:0 s     %cpu:444.44       load:0.25       fm:174163 m      vm:772 m       vm:+0 m      um:362 m       um:+0 m
#   step From data to FPGA outputs analysis : Starting
#   info :  
#   info :  
#   info : ----------------------------------------------------------
#   info : -----  FROM DATA TO SOCKET PATHS (NOT FILTERED): 1/1 reported paths
#   info : ----------------------------------------------------------
#   info :  
#   info : | Delay  | ArrivalTime | Fanout | 16693ps
#   info : |      0 |           0 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/virtex7_pll_idel/CLKOUT2 (MMCME2_ADV)
#   info : |   1733 |        1733 |      1 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/I0 (BUFGCTRL)
#   info : |    120 |        1853 |   1414 | design/zkprctrl/wrapper/sysclk_mxfx/u_xst_wrapper_0/sysclk_idly_0/x_bufgctrl_2/u_xst_wrapper_0/virtex7_bufgctrl_0/O (BUFGCTRL)
#   info : |   1844 |        3697 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[1\]/wc_fifo_16x32_header_0/u\.xst_wrapper/nb_data_in_fifo_3/C (FDRE)
#   info : |    209 |        3906 |     40 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[1\]/wc_fifo_16x32_header_0/u\.xst_wrapper/nb_data_in_fifo_3/Q (FDRE)
#   info : |   2018 |        5924 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[1\]/wc_fifo_16x32_header_0/u\.xst_wrapper/hfull1/I0 (LUT2)
#   info : |     53 |        5977 |      2 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[1\]/wc_fifo_16x32_header_0/u\.xst_wrapper/hfull1/O (LUT2)
#   info : |    705 |        6682 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[1\]/Mmux_n004811/I0 (LUT2)
#   info : |     53 |        6735 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/fwc_ip_hs\[1\]/Mmux_n004811/O (LUT2)
#   info : |   1641 |        8376 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/out6/I1 (LUT2)
#   info : |     53 |        8429 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/out6/O (LUT2)
#   info : |    545 |        8974 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/out7/I1 (LUT3)
#   info : |     53 |        9027 |      1 | wc_ip_top/wrapper/fwc_ip_hs_cluster_32\[0\]/out7/O (LUT3)
#   info : |   7666 |       16693 |      2 | design/socket_00_00_00_08/ClockRegion000SD_40B/ser0/sock_dout/I (OBUFDS)
#   info :  
#   info :  
#   info : ----------------------------------------------------------
#   info : -----  FROM DATA TO SOCKET PATHS (FILTERED): 0/0 reported paths
#   info : ----------------------------------------------------------
#   step From data to FPGA outputs analysis : Done in       elapsed:0 s      user:0 s      system:0 s       %cpu:0.00       load:0.25       fm:174163 m      vm:772 m       vm:+0 m      um:362 m       um:+0 m

#   exec summary :    0 warnings,    0 syntax errors,    0 fatal errors,    0 internal errors
#   exec summary : wall clock 0m4s, user 0m4.840s, sys 0m0.279s
#   exec summary : Total memory: 790628 kB - RSS memory: 371652 kB - Data memory: 509328 kB
#   exec summary : Successful execution

# end time is Thu Apr 18 00:13:18 2024
command exit code is '0'
