<map id="lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h" name="lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h">
<area shape="rect" id="node1" title=" " alt="" coords="3567,5,3745,47"/>
<area shape="rect" id="node2" href="$AMDGPUAlwaysInlinePass_8cpp.html" title="This pass marks all internal functions as always_inline and creates duplicates of all other functions..." alt="" coords="3709,273,3963,315"/>
<area shape="rect" id="node3" href="$AMDGPUAnnotateUniformValues_8cpp.html" title="This pass adds amdgpu.uniform metadata to IR values so this information can be used during instructio..." alt="" coords="3693,95,3960,136"/>
<area shape="rect" id="node4" href="$AMDGPUAsmPrinter_8cpp.html" title="The AMDGPUAsmPrinter is used to print both assembly string and also binary code." alt="" coords="1793,273,2031,315"/>
<area shape="rect" id="node5" href="$AMDGPUHSAMetadataStreamer_8h.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="1984,184,2283,225"/>
<area shape="rect" id="node7" href="$AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="699,184,936,225"/>
<area shape="rect" id="node10" href="$AMDGPUInstructionSelector_8cpp.html" title="This file implements the targeting of the InstructionSelector class for AMDGPU." alt="" coords="1281,273,1559,315"/>
<area shape="rect" id="node12" href="$AMDGPULegalizerInfo_8cpp.html" title="This file implements the targeting of the Machinelegalizer class for AMDGPU." alt="" coords="2377,273,2644,315"/>
<area shape="rect" id="node16" href="$AMDGPULowerModuleLDSPass_8cpp.html" title=" " alt="" coords="3985,95,4231,136"/>
<area shape="rect" id="node17" href="$AMDGPUMachineFunction_8h.html" title=" " alt="" coords="1138,95,1401,136"/>
<area shape="rect" id="node23" href="$AMDGPUSubtarget_8cpp.html" title="Implements the AMDGPU specific subclass of TargetSubtarget." alt="" coords="2892,281,3191,307"/>
<area shape="rect" id="node24" href="$SIInsertWaitcnts_8cpp.html" title="Insert wait instructions for memory reads and writes." alt="" coords="2669,273,2867,315"/>
<area shape="rect" id="node25" href="$SIMachineFunctionInfo_8cpp.html" title=" " alt="" coords="3215,273,3431,315"/>
<area shape="rect" id="node26" href="$AMDGPUPerfHintAnalysis_8cpp.html" title="Analyzes if a function potentially memory bound and if a kernel kernel may benefit from limiting numb..." alt="" coords="4256,95,4491,136"/>
<area shape="rect" id="node27" href="$AMDGPUPropagateAttributes_8cpp.html" title="This pass propagates attributes from kernels to the non&#45;entry functions." alt="" coords="4515,95,4789,136"/>
<area shape="rect" id="node28" href="$AMDGPUReplaceLDSUseWithPointer_8cpp.html" title=" " alt="" coords="4814,95,5074,136"/>
<area shape="rect" id="node29" href="$AMDGPURewriteOutArguments_8cpp.html" title=" " alt="" coords="5099,95,5357,136"/>
<area shape="rect" id="node30" href="$AMDGPUTargetObjectFile_8cpp.html" title=" " alt="" coords="5381,95,5629,136"/>
<area shape="rect" id="node31" href="$AMDGPUAsmParser_8cpp.html" title=" " alt="" coords="1691,184,1909,225"/>
<area shape="rect" id="node32" href="$AMDGPUDisassembler_8cpp.html" title="This file contains definition for AMDGPU ISA disassembler." alt="" coords="5654,95,5893,136"/>
<area shape="rect" id="node33" href="$AMDGPUAsmBackend_8cpp.html" title=" " alt="" coords="5917,95,6145,136"/>
<area shape="rect" id="node34" href="$AMDGPUInstPrinter_8cpp.html" title=" " alt="" coords="6169,95,6380,136"/>
<area shape="rect" id="node35" href="$AMDGPUTargetStreamer_8cpp.html" title=" " alt="" coords="2619,184,2861,225"/>
<area shape="rect" id="node36" href="$AMDGPUTargetStreamer_8h.html" title=" " alt="" coords="2314,95,2542,136"/>
<area shape="rect" id="node38" href="$SIMCCodeEmitter_8cpp.html" title="The SI code emitter produces machine code that can be executed directly on the GPU device." alt="" coords="6404,95,6615,136"/>
<area shape="rect" id="node39" href="$R600Subtarget_8h.html" title="AMDGPU R600 specific subclass of TargetSubtarget." alt="" coords="3361,102,3618,129"/>
<area shape="rect" id="node47" href="$SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="1425,95,1615,136"/>
<area shape="rect" id="node48" href="$SIProgramInfo_8cpp.html" title="The SIProgramInfo tracks resource usage and hardware flags for kernels and entry functions." alt="" coords="6639,95,6855,136"/>
<area shape="rect" id="node49" href="$AMDGPUBaseInfo_8cpp.html" title=" " alt="" coords="6879,95,7057,136"/>
<area shape="rect" id="node50" href="$AMDGPULDSUtils_8cpp.html" title=" " alt="" coords="7081,95,7260,136"/>
<area shape="rect" id="node6" href="$AMDGPUHSAMetadataStreamer_8cpp.html" title="AMDGPU HSA Metadata Streamer." alt="" coords="2055,273,2353,315"/>
<area shape="rect" id="node8" href="$AMDGPUInstCombineIntrinsic_8cpp.html" title=" " alt="" coords="523,273,755,315"/>
<area shape="rect" id="node9" href="$AMDGPUInstrInfo_8cpp.html" title="Implementation of the TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="261,273,499,315"/>
<area shape="rect" id="node11" href="$AMDGPUISelLowering_8cpp.html" title="This is the parent TargetLowering class for hardware code gen targets." alt="" coords="5,273,237,315"/>
<area shape="rect" id="node13" href="$AMDGPURegisterBankInfo_8cpp.html" title="This file implements the targeting of the RegisterBankInfo class for AMDGPU." alt="" coords="779,273,1042,315"/>
<area shape="rect" id="node14" href="$SIInstrInfo_8cpp.html" title="SI Implementation of TargetInstrInfo." alt="" coords="1066,273,1257,315"/>
<area shape="rect" id="node15" href="$SIISelLowering_8cpp.html" title="Custom DAG lowering for SI." alt="" coords="1583,273,1769,315"/>
<area shape="rect" id="node18" href="$AMDGPUMachineFunction_8cpp.html" title=" " alt="" coords="1011,184,1274,225"/>
<area shape="rect" id="node19" href="$R600MachineFunctionInfo_8h.html" title=" " alt="" coords="3411,184,3648,225"/>
<area shape="rect" id="node22" href="$SIMachineFunctionInfo_8h.html" title=" " alt="" coords="1400,184,1616,225"/>
<area shape="rect" id="node20" href="$R600AsmPrinter_8cpp.html" title="The R600AsmPrinter is used to print both assembly string and also binary code." alt="" coords="3988,273,4199,315"/>
<area shape="rect" id="node21" href="$R600ControlFlowFinalizer_8cpp.html" title="This pass compute turns all control flow pseudo instructions into native one computing their address ..." alt="" coords="3455,273,3684,315"/>
<area shape="rect" id="node37" href="$AMDGPUMCTargetDesc_8cpp.html" title="This file provides AMDGPU specific target descriptions." alt="" coords="2357,184,2595,225"/>
<area shape="rect" id="node40" href="$AMDGPUTargetMachine_8h.html" title="The AMDGPU TargetMachine interface definition for hw codgen targets." alt="" coords="2987,184,3235,225"/>
<area shape="rect" id="node41" href="$AMDILCFGStructurizer_8cpp.html" title=" " alt="" coords="4206,191,4525,218"/>
<area shape="rect" id="node42" href="$R600ClauseMergePass_8cpp.html" title="R600EmitClauseMarker pass emits CFAlu instruction in a conservative maneer." alt="" coords="4549,184,4776,225"/>
<area shape="rect" id="node43" href="$R600EmitClauseMarkers_8cpp.html" title="Add CF_ALU." alt="" coords="4801,184,5013,225"/>
<area shape="rect" id="node44" href="$R600ExpandSpecialInstrs_8cpp.html" title="Vector, Reduction, and Cube instructions need to fill the entire instruction group to work correctly." alt="" coords="5037,184,5267,225"/>
<area shape="rect" id="node45" href="$R600FrameLowering_8cpp.html" title=" " alt="" coords="3723,184,3946,225"/>
<area shape="rect" id="node46" href="$R600InstrInfo_8cpp.html" title="R600 Implementation of TargetInstrInfo." alt="" coords="3971,184,4181,225"/>
</map>
