
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -320.01

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -21.37

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -21.37

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.57   18.02   36.05   36.05 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.02    0.02   36.07 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.63    8.86    7.31   43.38 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.86    0.01   43.39 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.39   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.39    8.39   library hold time
                                  8.39   data required time
-----------------------------------------------------------------------------
                                  8.39   data required time
                                -43.39   data arrival time
-----------------------------------------------------------------------------
                                 35.00   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.92   30.53   43.19   43.19 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.53    0.10   43.29 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.74   76.18   68.99  112.27 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.18    0.09  112.36 v _314_/A (OR3x1_ASAP7_75t_R)
     3    1.96   18.15   41.88  154.25 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.15    0.02  154.26 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.76   21.61  175.87 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.76    0.01  175.88 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.70   11.39   20.01  195.89 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.40    0.13  196.02 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.63   16.65   20.48  216.50 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.65    0.08  216.59 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.13   24.28  240.87 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.13    0.02  240.88 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.96    9.58   28.46  269.35 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.58    0.02  269.37 ^ resp_msg[13] (out)
                                269.37   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.37   data arrival time
-----------------------------------------------------------------------------
                                -21.37   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.92   30.53   43.19   43.19 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 30.53    0.10   43.29 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.74   76.18   68.99  112.27 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.18    0.09  112.36 v _314_/A (OR3x1_ASAP7_75t_R)
     3    1.96   18.15   41.88  154.25 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.15    0.02  154.26 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.76   21.61  175.87 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.76    0.01  175.88 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.70   11.39   20.01  195.89 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.40    0.13  196.02 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.63   16.65   20.48  216.50 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.65    0.08  216.59 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.12   11.13   24.28  240.87 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 11.13    0.02  240.88 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.96    9.58   28.46  269.35 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.58    0.02  269.37 ^ resp_msg[13] (out)
                                269.37   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -269.37   data arrival time
-----------------------------------------------------------------------------
                                -21.37   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
232.08450317382812

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7253

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.700624465942383

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8117

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.35   42.35 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.58  108.93 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.67  146.60 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.78  164.38 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.52  184.90 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.38  205.28 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.33  222.61 v _370_/Y (AND3x1_ASAP7_75t_R)
  27.76  250.37 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.52  276.89 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.78  287.67 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.74  313.41 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  313.43 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         313.43   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.93  299.07   library setup time
         299.07   data required time
---------------------------------------------------------
         299.07   data required time
        -313.43   data arrival time
---------------------------------------------------------
         -14.36   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.05   36.05 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.32   43.38 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.01   43.39 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.39   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.39    8.39   library hold time
           8.39   data required time
---------------------------------------------------------
           8.39   data required time
         -43.39   data arrival time
---------------------------------------------------------
          35.00   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
269.3703

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-21.3703

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.933428

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.36e-05   5.34e-09   2.35e-04  41.9%
Combinational          1.70e-04   1.55e-04   2.17e-08   3.25e-04  58.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.79e-04   2.70e-08   5.60e-04 100.0%
                          68.0%      32.0%       0.0%
