`timescale 1ns/1ns
module testBench();

reg clk;
reg start;
reg [8:0] X, Y, Z;
wire done;

TopConv cn (
  .clk(clk),
  .start(start),
  .X(X),
  .Y(Y),
  .Z(Z),
  .done(done)
);

initial begin
  clk = 0;
  start = 0;
  X = 6;
  Y = 72;
  Z = 77;
  #30 start = 1;
  #30 start = 0;
	#210000 ;
	$stop;
end

always begin
  #5 clk = ~clk;
end

endmodule

