// Seed: 1032063860
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  output wire id_16;
  output wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  inout wire id_9;
  output wire id_8;
  inout wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  generate
    tri0 id_17 = 1'd0;
  endgenerate
endmodule
module module_1 (
    input wor id_0,
    input supply0 id_1,
    output supply0 id_2,
    output logic id_3
);
  reg id_5;
  always @(*) begin
    if (id_1) begin
      id_5 <= 1;
      id_3 <= 1;
    end
  end
  wire id_6;
  wire id_7;
  module_0(
      id_7, id_6, id_7, id_6, id_6, id_6, id_6, id_6, id_6, id_6, id_7, id_7, id_7, id_7, id_7, id_7
  );
  wire id_8, id_9;
endmodule
