{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1709331571547 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1709331571547 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Mar 01 17:19:31 2024 " "Processing started: Fri Mar 01 17:19:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1709331571547 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1709331571547 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off testSumador -c testSumador " "Command: quartus_map --read_settings_files=on --write_settings_files=off testSumador -c testSumador" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1709331571547 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1709331571736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/sumadortest(adders)/tablasum/tablasum.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/sumadortest(adders)/tablasum/tablasum.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tablasum-arch_tablasum " "Found design unit 1: tablasum-arch_tablasum" {  } { { "../tablasum/tablasum.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/tablasum/tablasum.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""} { "Info" "ISGN_ENTITY_NAME" "1 tablasum " "Found entity 1: tablasum" {  } { { "../tablasum/tablasum.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/tablasum/tablasum.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/sumadortest(adders)/halfadder/halfadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/sumadortest(adders)/halfadder/halfadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 halfadder-arch_halfadder " "Found design unit 1: halfadder-arch_halfadder" {  } { { "../halfadder/halfadder.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/halfadder/halfadder.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""} { "Info" "ISGN_ENTITY_NAME" "1 halfadder " "Found entity 1: halfadder" {  } { { "../halfadder/halfadder.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/halfadder/halfadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/sumadortest(adders)/fulladder4bits/fulladder4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/sumadortest(adders)/fulladder4bits/fulladder4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder4Bits-arch_fulladder4Bits " "Found design unit 1: fulladder4Bits-arch_fulladder4Bits" {  } { { "../fulladder4bits/fulladder4Bits.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/fulladder4bits/fulladder4Bits.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder4Bits " "Found entity 1: fulladder4Bits" {  } { { "../fulladder4bits/fulladder4Bits.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/fulladder4bits/fulladder4Bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/sumadortest(adders)/fulladder/fulladder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/sumadortest(adders)/fulladder/fulladder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladder-fulladder_arch " "Found design unit 1: fulladder-fulladder_arch" {  } { { "../fulladder/fulladder.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/fulladder/fulladder.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladder " "Found entity 1: fulladder" {  } { { "../fulladder/fulladder.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/fulladder/fulladder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/sumadortest(adders)/decodificador15-2/lab1/decodificador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/dell/documents/vhdl/sumadortest(adders)/decodificador15-2/lab1/decodificador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 decodificador-arch_decodificador " "Found design unit 1: decodificador-arch_decodificador" {  } { { "../decodificador15-2/LAB1/decodificador.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/decodificador15-2/LAB1/decodificador.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""} { "Info" "ISGN_ENTITY_NAME" "1 decodificador " "Found entity 1: decodificador" {  } { { "../decodificador15-2/LAB1/decodificador.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/decodificador15-2/LAB1/decodificador.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\";\";  expecting \")\", or \",\" testSumador.vhd(52) " "VHDL syntax error at testSumador.vhd(52) near text \";\";  expecting \")\", or \",\"" {  } { { "../tablasum/testSumador.vhd" "" { Text "C:/Users/DELL/Documents/VHDL/sumadorTest(adders)/tablasum/testSumador.vhd" 52 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/dell/documents/vhdl/sumadortest(adders)/tablasum/testsumador.vhd 0 0 " "Found 0 design units, including 0 entities, in source file /users/dell/documents/vhdl/sumadortest(adders)/tablasum/testsumador.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1709331571955 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1709331572070 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Mar 01 17:19:32 2024 " "Processing ended: Fri Mar 01 17:19:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1709331572070 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1709331572070 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1709331572070 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709331572070 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 0 s " "Quartus II Full Compilation was unsuccessful. 3 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1709331572664 ""}
