Timing Analyzer report for display
Thu Mar 27 16:01:21 2025
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'CLOCK_50'
 13. Slow 1200mV 85C Model Setup: 'ip1|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Hold: 'ip1|altpll_component|auto_generated|pll1|clk[0]'
 15. Slow 1200mV 85C Model Hold: 'CLOCK_50'
 16. Slow 1200mV 85C Model Metastability Summary
 17. Slow 1200mV 0C Model Fmax Summary
 18. Slow 1200mV 0C Model Setup Summary
 19. Slow 1200mV 0C Model Hold Summary
 20. Slow 1200mV 0C Model Recovery Summary
 21. Slow 1200mV 0C Model Removal Summary
 22. Slow 1200mV 0C Model Minimum Pulse Width Summary
 23. Slow 1200mV 0C Model Setup: 'CLOCK_50'
 24. Slow 1200mV 0C Model Setup: 'ip1|altpll_component|auto_generated|pll1|clk[0]'
 25. Slow 1200mV 0C Model Hold: 'ip1|altpll_component|auto_generated|pll1|clk[0]'
 26. Slow 1200mV 0C Model Hold: 'CLOCK_50'
 27. Slow 1200mV 0C Model Metastability Summary
 28. Fast 1200mV 0C Model Setup Summary
 29. Fast 1200mV 0C Model Hold Summary
 30. Fast 1200mV 0C Model Recovery Summary
 31. Fast 1200mV 0C Model Removal Summary
 32. Fast 1200mV 0C Model Minimum Pulse Width Summary
 33. Fast 1200mV 0C Model Setup: 'CLOCK_50'
 34. Fast 1200mV 0C Model Setup: 'ip1|altpll_component|auto_generated|pll1|clk[0]'
 35. Fast 1200mV 0C Model Hold: 'ip1|altpll_component|auto_generated|pll1|clk[0]'
 36. Fast 1200mV 0C Model Hold: 'CLOCK_50'
 37. Fast 1200mV 0C Model Metastability Summary
 38. Multicorner Timing Analysis Summary
 39. Board Trace Model Assignments
 40. Input Transition Times
 41. Signal Integrity Metrics (Slow 1200mv 0c Model)
 42. Signal Integrity Metrics (Slow 1200mv 85c Model)
 43. Signal Integrity Metrics (Fast 1200mv 0c Model)
 44. Setup Transfers
 45. Hold Transfers
 46. Report TCCS
 47. Report RSKM
 48. Unconstrained Paths Summary
 49. Clock Status Summary
 50. Unconstrained Output Ports
 51. Unconstrained Output Ports
 52. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Timing Analyzer Summary                                                     ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Timing Analyzer       ; Legacy Timing Analyzer                              ;
; Revision Name         ; display                                             ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE115F29C7                                       ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.01        ;
; Maximum used               ; 12          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-12        ;   0.1%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+
; Clock Name                                      ; Type      ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master   ; Source                                            ; Targets                                             ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+
; CLOCK_50                                        ; Base      ; 20.000 ; 50.0 MHz  ; 0.000 ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;          ;                                                   ; { CLOCK_50 }                                        ;
; ip1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 40.000 ; 25.0 MHz  ; 0.000 ; 20.000 ; 50.00      ; 2         ; 1           ;       ;        ;           ;            ; false    ; CLOCK_50 ; ip1|altpll_component|auto_generated|pll1|inclk[0] ; { ip1|altpll_component|auto_generated|pll1|clk[0] } ;
+-------------------------------------------------+-----------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+----------+---------------------------------------------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                    ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 204.54 MHz ; 204.54 MHz      ; ip1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                      ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLOCK_50                                        ; 10.016 ; 0.000         ;
; ip1|altpll_component|auto_generated|pll1|clk[0] ; 35.111 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                      ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.445 ; 0.000         ;
; CLOCK_50                                        ; 2.472 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                        ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLOCK_50                                        ; 9.682  ; 0.000         ;
; ip1|altpll_component|auto_generated|pll1|clk[0] ; 19.707 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'CLOCK_50'                                                                                                     ;
+--------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node    ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 10.016 ; counter_y[3] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 12.573     ;
; 10.016 ; counter_y[3] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 12.573     ;
; 10.247 ; counter_y[5] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 12.342     ;
; 10.247 ; counter_y[5] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 12.342     ;
; 10.248 ; counter_y[4] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 12.341     ;
; 10.248 ; counter_y[4] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 12.341     ;
; 10.264 ; counter_y[7] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 12.325     ;
; 10.264 ; counter_y[7] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 12.325     ;
; 10.447 ; counter_y[1] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 12.142     ;
; 10.447 ; counter_y[1] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 12.142     ;
; 10.540 ; counter_y[2] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 12.049     ;
; 10.540 ; counter_y[2] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 12.049     ;
; 10.605 ; counter_y[0] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 11.984     ;
; 10.605 ; counter_y[0] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 11.984     ;
; 10.634 ; counter_y[6] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 11.955     ;
; 10.634 ; counter_y[6] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 11.955     ;
; 11.008 ; counter_y[9] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 11.581     ;
; 11.008 ; counter_y[9] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 11.581     ;
; 11.240 ; counter_y[8] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 11.349     ;
; 11.240 ; counter_y[8] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.671      ; 11.349     ;
; 11.593 ; counter_x[4] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 11.007     ;
; 11.593 ; counter_x[4] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 11.007     ;
; 11.614 ; counter_x[8] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.986     ;
; 11.614 ; counter_x[8] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.986     ;
; 11.640 ; counter_x[9] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.960     ;
; 11.640 ; counter_x[9] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.960     ;
; 11.830 ; counter_x[7] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.770     ;
; 11.830 ; counter_x[7] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.770     ;
; 11.886 ; counter_x[2] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.714     ;
; 11.886 ; counter_x[2] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.714     ;
; 11.901 ; counter_x[6] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.699     ;
; 11.901 ; counter_x[6] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.699     ;
; 11.951 ; counter_x[5] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.649     ;
; 11.951 ; counter_x[5] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.649     ;
; 12.030 ; counter_x[3] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.570     ;
; 12.030 ; counter_x[3] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.570     ;
; 12.507 ; counter_x[0] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.093     ;
; 12.507 ; counter_x[0] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 10.093     ;
; 12.746 ; counter_x[1] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 9.854      ;
; 12.746 ; counter_x[1] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.682      ; 9.854      ;
+--------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'ip1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+--------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 35.111 ; counter_x[2] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.810      ;
; 35.111 ; counter_x[2] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.810      ;
; 35.111 ; counter_x[2] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.810      ;
; 35.111 ; counter_x[2] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.810      ;
; 35.111 ; counter_x[2] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.810      ;
; 35.111 ; counter_x[2] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.810      ;
; 35.111 ; counter_x[2] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.810      ;
; 35.111 ; counter_x[2] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.810      ;
; 35.111 ; counter_x[2] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.810      ;
; 35.111 ; counter_x[2] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.810      ;
; 35.267 ; counter_x[1] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.654      ;
; 35.267 ; counter_x[1] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.654      ;
; 35.267 ; counter_x[1] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.654      ;
; 35.267 ; counter_x[1] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.654      ;
; 35.267 ; counter_x[1] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.654      ;
; 35.267 ; counter_x[1] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.654      ;
; 35.267 ; counter_x[1] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.654      ;
; 35.267 ; counter_x[1] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.654      ;
; 35.267 ; counter_x[1] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.654      ;
; 35.267 ; counter_x[1] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.654      ;
; 35.276 ; counter_x[0] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.645      ;
; 35.276 ; counter_x[0] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.645      ;
; 35.276 ; counter_x[0] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.645      ;
; 35.276 ; counter_x[0] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.645      ;
; 35.276 ; counter_x[0] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.645      ;
; 35.276 ; counter_x[0] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.645      ;
; 35.276 ; counter_x[0] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.645      ;
; 35.276 ; counter_x[0] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.645      ;
; 35.276 ; counter_x[0] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.645      ;
; 35.276 ; counter_x[0] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.645      ;
; 35.287 ; counter_x[3] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.634      ;
; 35.287 ; counter_x[3] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.634      ;
; 35.287 ; counter_x[3] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.634      ;
; 35.287 ; counter_x[3] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.634      ;
; 35.287 ; counter_x[3] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.634      ;
; 35.287 ; counter_x[3] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.634      ;
; 35.287 ; counter_x[3] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.634      ;
; 35.287 ; counter_x[3] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.634      ;
; 35.287 ; counter_x[3] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.634      ;
; 35.287 ; counter_x[3] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.634      ;
; 35.316 ; counter_x[2] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.616      ;
; 35.316 ; counter_x[2] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.616      ;
; 35.316 ; counter_x[2] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.616      ;
; 35.316 ; counter_x[2] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.616      ;
; 35.316 ; counter_x[2] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.616      ;
; 35.316 ; counter_x[2] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.616      ;
; 35.316 ; counter_x[2] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.616      ;
; 35.316 ; counter_x[2] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.616      ;
; 35.316 ; counter_x[2] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.616      ;
; 35.316 ; counter_x[2] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.616      ;
; 35.472 ; counter_x[1] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.460      ;
; 35.472 ; counter_x[1] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.460      ;
; 35.472 ; counter_x[1] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.460      ;
; 35.472 ; counter_x[1] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.460      ;
; 35.472 ; counter_x[1] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.460      ;
; 35.472 ; counter_x[1] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.460      ;
; 35.472 ; counter_x[1] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.460      ;
; 35.472 ; counter_x[1] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.460      ;
; 35.472 ; counter_x[1] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.460      ;
; 35.472 ; counter_x[1] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.460      ;
; 35.481 ; counter_x[0] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.451      ;
; 35.481 ; counter_x[0] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.451      ;
; 35.481 ; counter_x[0] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.451      ;
; 35.481 ; counter_x[0] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.451      ;
; 35.481 ; counter_x[0] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.451      ;
; 35.481 ; counter_x[0] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.451      ;
; 35.481 ; counter_x[0] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.451      ;
; 35.481 ; counter_x[0] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.451      ;
; 35.481 ; counter_x[0] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.451      ;
; 35.481 ; counter_x[0] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.451      ;
; 35.488 ; counter_x[3] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.444      ;
; 35.488 ; counter_x[3] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.444      ;
; 35.488 ; counter_x[3] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.444      ;
; 35.488 ; counter_x[3] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.444      ;
; 35.488 ; counter_x[3] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.444      ;
; 35.488 ; counter_x[3] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.444      ;
; 35.488 ; counter_x[3] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.444      ;
; 35.488 ; counter_x[3] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.444      ;
; 35.488 ; counter_x[3] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.444      ;
; 35.488 ; counter_x[3] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 4.444      ;
; 35.906 ; counter_x[7] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.015      ;
; 35.906 ; counter_x[7] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.015      ;
; 35.906 ; counter_x[7] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.015      ;
; 35.906 ; counter_x[7] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.015      ;
; 35.906 ; counter_x[7] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.015      ;
; 35.906 ; counter_x[7] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.015      ;
; 35.906 ; counter_x[7] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.015      ;
; 35.906 ; counter_x[7] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.015      ;
; 35.906 ; counter_x[7] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.015      ;
; 35.906 ; counter_x[7] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.077     ; 4.015      ;
; 36.089 ; counter_x[7] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.843      ;
; 36.089 ; counter_x[7] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.843      ;
; 36.089 ; counter_x[7] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.843      ;
; 36.089 ; counter_x[7] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.843      ;
; 36.089 ; counter_x[7] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.843      ;
; 36.089 ; counter_x[7] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.843      ;
; 36.089 ; counter_x[7] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.843      ;
; 36.089 ; counter_x[7] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.843      ;
; 36.089 ; counter_x[7] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.843      ;
; 36.089 ; counter_x[7] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.066     ; 3.843      ;
+--------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'ip1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                    ;
+-------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.445 ; counter_x[9] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.708      ;
; 0.476 ; counter_y[9] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.739      ;
; 0.662 ; counter_x[8] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.925      ;
; 0.663 ; counter_y[5] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.926      ;
; 0.663 ; counter_x[7] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.926      ;
; 0.669 ; counter_y[8] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.932      ;
; 0.673 ; counter_y[4] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.936      ;
; 0.673 ; counter_x[4] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.936      ;
; 0.673 ; counter_x[6] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.936      ;
; 0.678 ; counter_x[5] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.941      ;
; 0.683 ; counter_x[3] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.946      ;
; 0.691 ; counter_y[2] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.954      ;
; 0.693 ; counter_x[1] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.956      ;
; 0.703 ; counter_x[0] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 0.966      ;
; 0.860 ; counter_y[6] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.123      ;
; 0.862 ; counter_y[0] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.125      ;
; 0.980 ; counter_x[7] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.243      ;
; 0.980 ; counter_y[5] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.243      ;
; 0.989 ; counter_x[8] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.252      ;
; 0.995 ; counter_x[5] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.258      ;
; 0.996 ; counter_y[8] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.259      ;
; 1.000 ; counter_y[4] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.263      ;
; 1.000 ; counter_x[6] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.263      ;
; 1.000 ; counter_x[4] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.263      ;
; 1.001 ; counter_x[3] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.264      ;
; 1.005 ; counter_x[6] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.268      ;
; 1.005 ; counter_y[4] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.268      ;
; 1.005 ; counter_x[4] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.268      ;
; 1.010 ; counter_x[1] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.273      ;
; 1.011 ; counter_x[0] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.274      ;
; 1.016 ; counter_x[0] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.279      ;
; 1.018 ; counter_y[2] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.281      ;
; 1.023 ; counter_y[2] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.286      ;
; 1.101 ; counter_y[5] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.364      ;
; 1.101 ; counter_x[7] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.364      ;
; 1.105 ; counter_y[1] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.368      ;
; 1.105 ; counter_x[2] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.368      ;
; 1.106 ; counter_y[5] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.369      ;
; 1.116 ; counter_x[5] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.379      ;
; 1.121 ; counter_x[5] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.384      ;
; 1.122 ; counter_x[3] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.385      ;
; 1.126 ; counter_y[4] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.389      ;
; 1.126 ; counter_x[6] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.389      ;
; 1.126 ; counter_x[4] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.389      ;
; 1.127 ; counter_x[3] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.390      ;
; 1.131 ; counter_x[1] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.394      ;
; 1.131 ; counter_y[4] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.394      ;
; 1.131 ; counter_x[4] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.394      ;
; 1.136 ; counter_x[1] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.399      ;
; 1.137 ; counter_x[0] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.400      ;
; 1.142 ; counter_x[0] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.405      ;
; 1.144 ; counter_y[2] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.407      ;
; 1.149 ; counter_y[2] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.412      ;
; 1.166 ; counter_y[0] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.429      ;
; 1.171 ; counter_y[0] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.434      ;
; 1.187 ; counter_y[6] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.450      ;
; 1.192 ; counter_y[6] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.455      ;
; 1.193 ; counter_y[9] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.456      ;
; 1.193 ; counter_y[9] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.456      ;
; 1.193 ; counter_y[9] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.456      ;
; 1.193 ; counter_y[9] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.456      ;
; 1.193 ; counter_y[9] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.456      ;
; 1.193 ; counter_y[9] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.456      ;
; 1.193 ; counter_y[9] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.456      ;
; 1.193 ; counter_y[9] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.456      ;
; 1.193 ; counter_y[9] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.456      ;
; 1.227 ; counter_y[5] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.490      ;
; 1.242 ; counter_x[5] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.505      ;
; 1.248 ; counter_x[3] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.511      ;
; 1.252 ; counter_y[4] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.515      ;
; 1.252 ; counter_x[4] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.515      ;
; 1.253 ; counter_x[3] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.516      ;
; 1.257 ; counter_x[1] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.520      ;
; 1.262 ; counter_x[1] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.525      ;
; 1.263 ; counter_x[0] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.526      ;
; 1.268 ; counter_x[0] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.531      ;
; 1.270 ; counter_y[2] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.533      ;
; 1.275 ; counter_y[2] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.538      ;
; 1.292 ; counter_y[0] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.555      ;
; 1.297 ; counter_y[0] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.560      ;
; 1.313 ; counter_y[6] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.576      ;
; 1.324 ; counter_y[3] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.587      ;
; 1.374 ; counter_x[3] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.637      ;
; 1.383 ; counter_x[1] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.646      ;
; 1.388 ; counter_x[1] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.651      ;
; 1.389 ; counter_x[0] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.652      ;
; 1.394 ; counter_x[0] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.657      ;
; 1.396 ; counter_y[2] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.659      ;
; 1.418 ; counter_y[0] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.681      ;
; 1.423 ; counter_y[0] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.686      ;
; 1.423 ; counter_y[1] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.686      ;
; 1.432 ; counter_x[2] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.695      ;
; 1.437 ; counter_x[2] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.700      ;
; 1.509 ; counter_x[1] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.772      ;
; 1.515 ; counter_x[0] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.778      ;
; 1.541 ; counter_y[1] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.804      ;
; 1.544 ; counter_y[0] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.807      ;
; 1.549 ; counter_y[0] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.812      ;
; 1.549 ; counter_y[1] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.812      ;
; 1.558 ; counter_x[2] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.077      ; 1.821      ;
+-------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'CLOCK_50'                                                                                                     ;
+-------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node    ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 2.472 ; counter_x[7] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.002      ;
; 2.512 ; counter_y[8] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.031      ;
; 2.520 ; counter_x[3] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.050      ;
; 2.565 ; counter_y[0] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.084      ;
; 2.565 ; counter_y[0] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.084      ;
; 2.565 ; counter_y[7] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.084      ;
; 2.565 ; counter_y[7] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.084      ;
; 2.569 ; counter_x[9] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.099      ;
; 2.584 ; counter_x[9] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.114      ;
; 2.590 ; counter_x[5] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.120      ;
; 2.625 ; counter_x[4] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.155      ;
; 2.640 ; counter_x[4] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.170      ;
; 2.653 ; counter_x[2] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.183      ;
; 2.767 ; counter_y[9] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.286      ;
; 2.767 ; counter_y[9] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.286      ;
; 2.775 ; counter_y[8] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.294      ;
; 2.795 ; counter_x[5] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.325      ;
; 2.798 ; counter_y[3] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.317      ;
; 2.799 ; counter_y[3] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.318      ;
; 2.827 ; counter_x[0] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.357      ;
; 2.830 ; counter_x[7] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.360      ;
; 2.837 ; counter_x[0] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.367      ;
; 2.844 ; counter_x[1] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.374      ;
; 2.854 ; counter_x[1] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.384      ;
; 2.910 ; counter_y[5] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.429      ;
; 2.910 ; counter_y[5] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.429      ;
; 2.916 ; counter_x[6] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.446      ;
; 2.921 ; counter_x[6] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.451      ;
; 2.940 ; counter_y[6] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.459      ;
; 2.950 ; counter_y[6] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.469      ;
; 2.975 ; counter_y[2] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.494      ;
; 2.985 ; counter_y[2] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.504      ;
; 2.991 ; counter_x[3] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.521      ;
; 3.048 ; counter_x[8] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.578      ;
; 3.063 ; counter_x[8] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.593      ;
; 3.066 ; counter_y[1] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.585      ;
; 3.076 ; counter_y[1] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.595      ;
; 3.113 ; counter_y[4] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.632      ;
; 3.119 ; counter_x[2] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.274      ; 6.649      ;
; 3.142 ; counter_y[4] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 3.263      ; 6.661      ;
+-------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+---------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                     ;
+------------+-----------------+-------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                      ; Note ;
+------------+-----------------+-------------------------------------------------+------+
; 221.53 MHz ; 221.53 MHz      ; ip1|altpll_component|auto_generated|pll1|clk[0] ;      ;
+------------+-----------------+-------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLOCK_50                                        ; 10.770 ; 0.000         ;
; ip1|altpll_component|auto_generated|pll1|clk[0] ; 35.486 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.404 ; 0.000         ;
; CLOCK_50                                        ; 2.407 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLOCK_50                                        ; 9.690  ; 0.000         ;
; ip1|altpll_component|auto_generated|pll1|clk[0] ; 19.709 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                      ;
+--------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node    ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 10.770 ; counter_y[3] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 11.477     ;
; 10.770 ; counter_y[3] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 11.477     ;
; 10.980 ; counter_y[4] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 11.267     ;
; 10.980 ; counter_y[4] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 11.267     ;
; 10.981 ; counter_y[5] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 11.266     ;
; 10.981 ; counter_y[5] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 11.266     ;
; 10.982 ; counter_y[7] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 11.265     ;
; 10.982 ; counter_y[7] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 11.265     ;
; 11.115 ; counter_y[1] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 11.132     ;
; 11.115 ; counter_y[1] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 11.132     ;
; 11.198 ; counter_y[2] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 11.049     ;
; 11.198 ; counter_y[2] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 11.049     ;
; 11.264 ; counter_y[0] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 10.983     ;
; 11.264 ; counter_y[0] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 10.983     ;
; 11.314 ; counter_y[6] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 10.933     ;
; 11.314 ; counter_y[6] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 10.933     ;
; 11.686 ; counter_y[9] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 10.561     ;
; 11.686 ; counter_y[9] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 10.561     ;
; 11.886 ; counter_y[8] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 10.361     ;
; 11.886 ; counter_y[8] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.328      ; 10.361     ;
; 12.111 ; counter_x[4] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 10.146     ;
; 12.111 ; counter_x[4] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 10.146     ;
; 12.122 ; counter_x[9] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 10.135     ;
; 12.122 ; counter_x[9] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 10.135     ;
; 12.168 ; counter_x[8] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 10.089     ;
; 12.168 ; counter_x[8] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 10.089     ;
; 12.365 ; counter_x[7] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 9.892      ;
; 12.365 ; counter_x[7] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 9.892      ;
; 12.393 ; counter_x[2] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 9.864      ;
; 12.393 ; counter_x[2] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 9.864      ;
; 12.419 ; counter_x[6] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 9.838      ;
; 12.419 ; counter_x[6] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 9.838      ;
; 12.445 ; counter_x[5] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 9.812      ;
; 12.445 ; counter_x[5] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 9.812      ;
; 12.526 ; counter_x[3] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 9.731      ;
; 12.526 ; counter_x[3] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 9.731      ;
; 12.983 ; counter_x[0] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 9.274      ;
; 12.983 ; counter_x[0] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 9.274      ;
; 13.183 ; counter_x[1] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 9.074      ;
; 13.183 ; counter_x[1] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 2.338      ; 9.074      ;
+--------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'ip1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 35.486 ; counter_x[2] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.445      ;
; 35.486 ; counter_x[2] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.445      ;
; 35.486 ; counter_x[2] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.445      ;
; 35.486 ; counter_x[2] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.445      ;
; 35.486 ; counter_x[2] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.445      ;
; 35.486 ; counter_x[2] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.445      ;
; 35.486 ; counter_x[2] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.445      ;
; 35.486 ; counter_x[2] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.445      ;
; 35.486 ; counter_x[2] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.445      ;
; 35.486 ; counter_x[2] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.445      ;
; 35.618 ; counter_x[3] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.313      ;
; 35.618 ; counter_x[3] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.313      ;
; 35.618 ; counter_x[3] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.313      ;
; 35.618 ; counter_x[3] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.313      ;
; 35.618 ; counter_x[3] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.313      ;
; 35.618 ; counter_x[3] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.313      ;
; 35.618 ; counter_x[3] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.313      ;
; 35.618 ; counter_x[3] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.313      ;
; 35.618 ; counter_x[3] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.313      ;
; 35.618 ; counter_x[3] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.313      ;
; 35.665 ; counter_x[0] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.266      ;
; 35.665 ; counter_x[0] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.266      ;
; 35.665 ; counter_x[0] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.266      ;
; 35.665 ; counter_x[0] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.266      ;
; 35.665 ; counter_x[0] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.266      ;
; 35.665 ; counter_x[0] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.266      ;
; 35.665 ; counter_x[0] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.266      ;
; 35.665 ; counter_x[0] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.266      ;
; 35.665 ; counter_x[0] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.266      ;
; 35.665 ; counter_x[0] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.266      ;
; 35.672 ; counter_x[2] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.268      ;
; 35.672 ; counter_x[2] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.268      ;
; 35.672 ; counter_x[2] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.268      ;
; 35.672 ; counter_x[2] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.268      ;
; 35.672 ; counter_x[2] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.268      ;
; 35.672 ; counter_x[2] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.268      ;
; 35.672 ; counter_x[2] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.268      ;
; 35.672 ; counter_x[2] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.268      ;
; 35.672 ; counter_x[2] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.268      ;
; 35.672 ; counter_x[2] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.268      ;
; 35.679 ; counter_x[1] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.252      ;
; 35.679 ; counter_x[1] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.252      ;
; 35.679 ; counter_x[1] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.252      ;
; 35.679 ; counter_x[1] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.252      ;
; 35.679 ; counter_x[1] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.252      ;
; 35.679 ; counter_x[1] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.252      ;
; 35.679 ; counter_x[1] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.252      ;
; 35.679 ; counter_x[1] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.252      ;
; 35.679 ; counter_x[1] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.252      ;
; 35.679 ; counter_x[1] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 4.252      ;
; 35.804 ; counter_x[3] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.136      ;
; 35.804 ; counter_x[3] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.136      ;
; 35.804 ; counter_x[3] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.136      ;
; 35.804 ; counter_x[3] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.136      ;
; 35.804 ; counter_x[3] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.136      ;
; 35.804 ; counter_x[3] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.136      ;
; 35.804 ; counter_x[3] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.136      ;
; 35.804 ; counter_x[3] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.136      ;
; 35.804 ; counter_x[3] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.136      ;
; 35.804 ; counter_x[3] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.136      ;
; 35.851 ; counter_x[0] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.089      ;
; 35.851 ; counter_x[0] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.089      ;
; 35.851 ; counter_x[0] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.089      ;
; 35.851 ; counter_x[0] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.089      ;
; 35.851 ; counter_x[0] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.089      ;
; 35.851 ; counter_x[0] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.089      ;
; 35.851 ; counter_x[0] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.089      ;
; 35.851 ; counter_x[0] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.089      ;
; 35.851 ; counter_x[0] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.089      ;
; 35.851 ; counter_x[0] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.089      ;
; 35.865 ; counter_x[1] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.075      ;
; 35.865 ; counter_x[1] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.075      ;
; 35.865 ; counter_x[1] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.075      ;
; 35.865 ; counter_x[1] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.075      ;
; 35.865 ; counter_x[1] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.075      ;
; 35.865 ; counter_x[1] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.075      ;
; 35.865 ; counter_x[1] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.075      ;
; 35.865 ; counter_x[1] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.075      ;
; 35.865 ; counter_x[1] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.075      ;
; 35.865 ; counter_x[1] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.059     ; 4.075      ;
; 36.211 ; counter_x[7] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.720      ;
; 36.211 ; counter_x[7] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.720      ;
; 36.211 ; counter_x[7] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.720      ;
; 36.211 ; counter_x[7] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.720      ;
; 36.211 ; counter_x[7] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.720      ;
; 36.211 ; counter_x[7] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.720      ;
; 36.211 ; counter_x[7] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.720      ;
; 36.211 ; counter_x[7] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.720      ;
; 36.211 ; counter_x[7] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.720      ;
; 36.211 ; counter_x[7] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.720      ;
; 36.376 ; counter_x[9] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.555      ;
; 36.376 ; counter_x[9] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.555      ;
; 36.376 ; counter_x[9] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.555      ;
; 36.376 ; counter_x[9] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.555      ;
; 36.376 ; counter_x[9] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.555      ;
; 36.376 ; counter_x[9] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.555      ;
; 36.376 ; counter_x[9] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.555      ;
; 36.376 ; counter_x[9] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.555      ;
; 36.376 ; counter_x[9] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.555      ;
; 36.376 ; counter_x[9] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.068     ; 3.555      ;
+--------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'ip1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+-------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.404 ; counter_x[9] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.643      ;
; 0.429 ; counter_y[9] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.669      ;
; 0.605 ; counter_x[8] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.844      ;
; 0.607 ; counter_y[5] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.847      ;
; 0.608 ; counter_x[7] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.847      ;
; 0.610 ; counter_y[8] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.850      ;
; 0.615 ; counter_y[4] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.855      ;
; 0.616 ; counter_x[4] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.855      ;
; 0.616 ; counter_x[6] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.855      ;
; 0.621 ; counter_x[5] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.860      ;
; 0.625 ; counter_x[3] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.864      ;
; 0.629 ; counter_y[2] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 0.869      ;
; 0.634 ; counter_x[1] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.873      ;
; 0.645 ; counter_x[0] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 0.884      ;
; 0.797 ; counter_y[6] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.037      ;
; 0.798 ; counter_y[0] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.038      ;
; 0.893 ; counter_x[8] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.132      ;
; 0.894 ; counter_y[5] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.134      ;
; 0.895 ; counter_x[7] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.134      ;
; 0.898 ; counter_y[8] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.138      ;
; 0.903 ; counter_y[4] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.143      ;
; 0.904 ; counter_x[6] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.143      ;
; 0.904 ; counter_x[4] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.143      ;
; 0.908 ; counter_x[5] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.147      ;
; 0.911 ; counter_x[3] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.150      ;
; 0.914 ; counter_x[0] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.153      ;
; 0.914 ; counter_y[4] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.154      ;
; 0.915 ; counter_x[6] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.154      ;
; 0.915 ; counter_x[4] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.154      ;
; 0.917 ; counter_y[2] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.157      ;
; 0.921 ; counter_x[1] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.160      ;
; 0.925 ; counter_x[0] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.164      ;
; 0.928 ; counter_y[2] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.168      ;
; 0.993 ; counter_y[5] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.233      ;
; 0.994 ; counter_x[7] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.233      ;
; 1.004 ; counter_y[5] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.244      ;
; 1.007 ; counter_x[5] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.246      ;
; 1.010 ; counter_x[3] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.249      ;
; 1.011 ; counter_x[2] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.250      ;
; 1.013 ; counter_y[4] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.253      ;
; 1.014 ; counter_x[6] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.253      ;
; 1.014 ; counter_x[4] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.253      ;
; 1.018 ; counter_x[5] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.257      ;
; 1.020 ; counter_x[1] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.259      ;
; 1.021 ; counter_x[3] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.260      ;
; 1.024 ; counter_y[4] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.264      ;
; 1.024 ; counter_x[0] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.263      ;
; 1.025 ; counter_x[4] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.264      ;
; 1.027 ; counter_y[2] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.267      ;
; 1.030 ; counter_y[1] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.270      ;
; 1.031 ; counter_x[1] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.270      ;
; 1.035 ; counter_x[0] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.274      ;
; 1.038 ; counter_y[2] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.278      ;
; 1.049 ; counter_y[0] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.289      ;
; 1.076 ; counter_y[0] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.316      ;
; 1.085 ; counter_y[6] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.325      ;
; 1.096 ; counter_y[6] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.336      ;
; 1.100 ; counter_y[9] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.340      ;
; 1.100 ; counter_y[9] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.340      ;
; 1.100 ; counter_y[9] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.340      ;
; 1.100 ; counter_y[9] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.340      ;
; 1.100 ; counter_y[9] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.340      ;
; 1.100 ; counter_y[9] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.340      ;
; 1.100 ; counter_y[9] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.340      ;
; 1.100 ; counter_y[9] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.340      ;
; 1.100 ; counter_y[9] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.340      ;
; 1.103 ; counter_y[5] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.343      ;
; 1.117 ; counter_x[5] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.356      ;
; 1.120 ; counter_x[3] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.359      ;
; 1.123 ; counter_y[4] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.363      ;
; 1.124 ; counter_x[4] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.363      ;
; 1.130 ; counter_x[1] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.369      ;
; 1.131 ; counter_x[3] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.370      ;
; 1.134 ; counter_x[0] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.373      ;
; 1.137 ; counter_y[2] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.377      ;
; 1.141 ; counter_x[1] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.380      ;
; 1.145 ; counter_x[0] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.384      ;
; 1.148 ; counter_y[2] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.388      ;
; 1.159 ; counter_y[0] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.399      ;
; 1.186 ; counter_y[0] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.426      ;
; 1.192 ; counter_y[3] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.432      ;
; 1.195 ; counter_y[6] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.435      ;
; 1.230 ; counter_x[3] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.469      ;
; 1.240 ; counter_x[1] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.479      ;
; 1.244 ; counter_x[0] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.483      ;
; 1.247 ; counter_y[2] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.487      ;
; 1.251 ; counter_x[1] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.490      ;
; 1.255 ; counter_x[0] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.494      ;
; 1.269 ; counter_y[0] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.509      ;
; 1.282 ; counter_x[2] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.521      ;
; 1.296 ; counter_y[0] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.536      ;
; 1.316 ; counter_y[1] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.556      ;
; 1.323 ; counter_x[2] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.562      ;
; 1.350 ; counter_x[1] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.589      ;
; 1.354 ; counter_x[0] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.593      ;
; 1.372 ; counter_y[1] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.612      ;
; 1.379 ; counter_y[0] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.619      ;
; 1.392 ; counter_x[2] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.068      ; 1.631      ;
; 1.406 ; counter_y[0] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.646      ;
; 1.426 ; counter_y[1] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.069      ; 1.666      ;
+-------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                      ;
+-------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node    ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 2.407 ; counter_x[7] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.509      ;
; 2.440 ; counter_y[8] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.533      ;
; 2.442 ; counter_x[4] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.544      ;
; 2.442 ; counter_x[3] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.544      ;
; 2.444 ; counter_x[9] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.546      ;
; 2.462 ; counter_x[4] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.564      ;
; 2.463 ; counter_y[0] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.556      ;
; 2.463 ; counter_y[0] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.556      ;
; 2.464 ; counter_x[9] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.566      ;
; 2.464 ; counter_y[7] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.557      ;
; 2.464 ; counter_y[7] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.557      ;
; 2.498 ; counter_x[5] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.600      ;
; 2.552 ; counter_x[2] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.654      ;
; 2.597 ; counter_x[5] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.699      ;
; 2.668 ; counter_y[3] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.761      ;
; 2.672 ; counter_y[9] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.765      ;
; 2.672 ; counter_y[9] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.765      ;
; 2.674 ; counter_y[3] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.767      ;
; 2.678 ; counter_y[8] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.771      ;
; 2.693 ; counter_x[7] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.795      ;
; 2.710 ; counter_x[0] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.812      ;
; 2.712 ; counter_x[1] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.814      ;
; 2.728 ; counter_x[6] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.830      ;
; 2.730 ; counter_x[0] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.832      ;
; 2.732 ; counter_x[1] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.834      ;
; 2.748 ; counter_x[6] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.850      ;
; 2.766 ; counter_y[6] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.859      ;
; 2.781 ; counter_y[5] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.874      ;
; 2.781 ; counter_y[5] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.874      ;
; 2.783 ; counter_y[6] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.876      ;
; 2.784 ; counter_x[8] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.886      ;
; 2.801 ; counter_y[2] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.894      ;
; 2.804 ; counter_x[8] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.906      ;
; 2.818 ; counter_y[2] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.911      ;
; 2.821 ; counter_x[3] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 5.923      ;
; 2.858 ; counter_y[4] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.951      ;
; 2.887 ; counter_y[1] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.980      ;
; 2.904 ; counter_y[1] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 5.997      ;
; 2.927 ; counter_y[4] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.852      ; 6.020      ;
; 2.939 ; counter_x[2] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 2.861      ; 6.041      ;
+-------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                       ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLOCK_50                                        ; 15.103 ; 0.000         ;
; ip1|altpll_component|auto_generated|pll1|clk[0] ; 37.533 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                       ;
+-------------------------------------------------+-------+---------------+
; Clock                                           ; Slack ; End Point TNS ;
+-------------------------------------------------+-------+---------------+
; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.203 ; 0.000         ;
; CLOCK_50                                        ; 0.961 ; 0.000         ;
+-------------------------------------------------+-------+---------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                         ;
+-------------------------------------------------+--------+---------------+
; Clock                                           ; Slack  ; End Point TNS ;
+-------------------------------------------------+--------+---------------+
; CLOCK_50                                        ; 9.268  ; 0.000         ;
; ip1|altpll_component|auto_generated|pll1|clk[0] ; 19.779 ; 0.000         ;
+-------------------------------------------------+--------+---------------+


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'CLOCK_50'                                                                                                      ;
+--------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node    ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 15.103 ; counter_y[3] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.286      ;
; 15.103 ; counter_y[3] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.286      ;
; 15.199 ; counter_y[7] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.190      ;
; 15.199 ; counter_y[7] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.190      ;
; 15.206 ; counter_y[4] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.183      ;
; 15.206 ; counter_y[4] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.183      ;
; 15.207 ; counter_y[5] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.182      ;
; 15.207 ; counter_y[5] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.182      ;
; 15.287 ; counter_y[1] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.102      ;
; 15.287 ; counter_y[1] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.102      ;
; 15.334 ; counter_y[2] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.055      ;
; 15.334 ; counter_y[2] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.055      ;
; 15.376 ; counter_y[0] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.013      ;
; 15.376 ; counter_y[0] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.013      ;
; 15.384 ; counter_y[6] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.005      ;
; 15.384 ; counter_y[6] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 6.005      ;
; 15.418 ; counter_y[9] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 5.971      ;
; 15.418 ; counter_y[9] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 5.971      ;
; 15.587 ; counter_y[8] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 5.802      ;
; 15.587 ; counter_y[8] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.482      ; 5.802      ;
; 15.884 ; counter_x[9] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.514      ;
; 15.884 ; counter_x[9] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.514      ;
; 16.030 ; counter_x[4] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.368      ;
; 16.030 ; counter_x[4] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.368      ;
; 16.071 ; counter_x[6] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.327      ;
; 16.071 ; counter_x[6] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.327      ;
; 16.100 ; counter_x[8] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.298      ;
; 16.100 ; counter_x[8] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.298      ;
; 16.106 ; counter_x[7] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.292      ;
; 16.106 ; counter_x[7] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.292      ;
; 16.167 ; counter_x[2] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.231      ;
; 16.167 ; counter_x[2] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.231      ;
; 16.195 ; counter_x[5] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.203      ;
; 16.195 ; counter_x[5] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.203      ;
; 16.241 ; counter_x[3] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.157      ;
; 16.241 ; counter_x[3] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 5.157      ;
; 16.439 ; counter_x[0] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 4.959      ;
; 16.439 ; counter_x[0] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 4.959      ;
; 16.520 ; counter_x[1] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 4.878      ;
; 16.520 ; counter_x[1] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 20.000       ; 1.491      ; 4.878      ;
+--------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'ip1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+--------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node    ; To Node      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 37.533 ; counter_x[2] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.416      ;
; 37.533 ; counter_x[2] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.416      ;
; 37.533 ; counter_x[2] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.416      ;
; 37.533 ; counter_x[2] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.416      ;
; 37.533 ; counter_x[2] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.416      ;
; 37.533 ; counter_x[2] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.416      ;
; 37.533 ; counter_x[2] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.416      ;
; 37.533 ; counter_x[2] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.416      ;
; 37.533 ; counter_x[2] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.416      ;
; 37.533 ; counter_x[2] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.416      ;
; 37.619 ; counter_x[1] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.330      ;
; 37.619 ; counter_x[1] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.330      ;
; 37.619 ; counter_x[1] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.330      ;
; 37.619 ; counter_x[1] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.330      ;
; 37.619 ; counter_x[1] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.330      ;
; 37.619 ; counter_x[1] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.330      ;
; 37.619 ; counter_x[1] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.330      ;
; 37.619 ; counter_x[1] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.330      ;
; 37.619 ; counter_x[1] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.330      ;
; 37.619 ; counter_x[1] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.330      ;
; 37.621 ; counter_x[0] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.328      ;
; 37.621 ; counter_x[0] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.328      ;
; 37.621 ; counter_x[0] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.328      ;
; 37.621 ; counter_x[0] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.328      ;
; 37.621 ; counter_x[0] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.328      ;
; 37.621 ; counter_x[0] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.328      ;
; 37.621 ; counter_x[0] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.328      ;
; 37.621 ; counter_x[0] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.328      ;
; 37.621 ; counter_x[0] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.328      ;
; 37.621 ; counter_x[0] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.328      ;
; 37.625 ; counter_x[3] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.324      ;
; 37.625 ; counter_x[3] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.324      ;
; 37.625 ; counter_x[3] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.324      ;
; 37.625 ; counter_x[3] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.324      ;
; 37.625 ; counter_x[3] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.324      ;
; 37.625 ; counter_x[3] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.324      ;
; 37.625 ; counter_x[3] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.324      ;
; 37.625 ; counter_x[3] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.324      ;
; 37.625 ; counter_x[3] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.324      ;
; 37.625 ; counter_x[3] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.324      ;
; 37.638 ; counter_x[2] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.320      ;
; 37.638 ; counter_x[2] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.320      ;
; 37.638 ; counter_x[2] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.320      ;
; 37.638 ; counter_x[2] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.320      ;
; 37.638 ; counter_x[2] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.320      ;
; 37.638 ; counter_x[2] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.320      ;
; 37.638 ; counter_x[2] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.320      ;
; 37.638 ; counter_x[2] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.320      ;
; 37.638 ; counter_x[2] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.320      ;
; 37.638 ; counter_x[2] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.320      ;
; 37.724 ; counter_x[1] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.234      ;
; 37.724 ; counter_x[1] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.234      ;
; 37.724 ; counter_x[1] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.234      ;
; 37.724 ; counter_x[1] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.234      ;
; 37.724 ; counter_x[1] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.234      ;
; 37.724 ; counter_x[1] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.234      ;
; 37.724 ; counter_x[1] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.234      ;
; 37.724 ; counter_x[1] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.234      ;
; 37.724 ; counter_x[1] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.234      ;
; 37.724 ; counter_x[1] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.234      ;
; 37.726 ; counter_x[0] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.232      ;
; 37.726 ; counter_x[0] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.232      ;
; 37.726 ; counter_x[0] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.232      ;
; 37.726 ; counter_x[0] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.232      ;
; 37.726 ; counter_x[0] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.232      ;
; 37.726 ; counter_x[0] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.232      ;
; 37.726 ; counter_x[0] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.232      ;
; 37.726 ; counter_x[0] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.232      ;
; 37.726 ; counter_x[0] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.232      ;
; 37.726 ; counter_x[0] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.232      ;
; 37.730 ; counter_x[3] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.228      ;
; 37.730 ; counter_x[3] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.228      ;
; 37.730 ; counter_x[3] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.228      ;
; 37.730 ; counter_x[3] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.228      ;
; 37.730 ; counter_x[3] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.228      ;
; 37.730 ; counter_x[3] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.228      ;
; 37.730 ; counter_x[3] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.228      ;
; 37.730 ; counter_x[3] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.228      ;
; 37.730 ; counter_x[3] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.228      ;
; 37.730 ; counter_x[3] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.029     ; 2.228      ;
; 37.938 ; counter_x[7] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.011      ;
; 37.938 ; counter_x[7] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.011      ;
; 37.938 ; counter_x[7] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.011      ;
; 37.938 ; counter_x[7] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.011      ;
; 37.938 ; counter_x[7] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.011      ;
; 37.938 ; counter_x[7] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.011      ;
; 37.938 ; counter_x[7] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.011      ;
; 37.938 ; counter_x[7] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.011      ;
; 37.938 ; counter_x[7] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.011      ;
; 37.938 ; counter_x[7] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 2.011      ;
; 37.987 ; counter_x[9] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.962      ;
; 37.987 ; counter_x[9] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.962      ;
; 37.987 ; counter_x[9] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.962      ;
; 37.987 ; counter_x[9] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.962      ;
; 37.987 ; counter_x[9] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.962      ;
; 37.987 ; counter_x[9] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.962      ;
; 37.987 ; counter_x[9] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.962      ;
; 37.987 ; counter_x[9] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.962      ;
; 37.987 ; counter_x[9] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.962      ;
; 37.987 ; counter_x[9] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 40.000       ; -0.038     ; 1.962      ;
+--------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'ip1|altpll_component|auto_generated|pll1|clk[0]'                                                                                                     ;
+-------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; Slack ; From Node    ; To Node      ; Launch Clock                                    ; Latch Clock                                     ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+
; 0.203 ; counter_x[9] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.325      ;
; 0.219 ; counter_y[9] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.341      ;
; 0.304 ; counter_y[5] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.304 ; counter_x[8] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.426      ;
; 0.305 ; counter_x[7] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.427      ;
; 0.309 ; counter_y[8] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.431      ;
; 0.310 ; counter_y[4] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.432      ;
; 0.310 ; counter_x[4] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.432      ;
; 0.310 ; counter_x[6] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.432      ;
; 0.313 ; counter_x[5] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.435      ;
; 0.316 ; counter_x[3] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.438      ;
; 0.320 ; counter_y[2] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.442      ;
; 0.323 ; counter_x[1] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.445      ;
; 0.327 ; counter_x[0] ; counter_x[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.449      ;
; 0.389 ; counter_y[0] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.511      ;
; 0.398 ; counter_y[6] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.520      ;
; 0.453 ; counter_y[5] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.575      ;
; 0.454 ; counter_x[7] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.576      ;
; 0.462 ; counter_x[8] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.584      ;
; 0.462 ; counter_x[5] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.584      ;
; 0.465 ; counter_x[3] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.587      ;
; 0.467 ; counter_y[8] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.589      ;
; 0.468 ; counter_y[4] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.590      ;
; 0.468 ; counter_x[6] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.590      ;
; 0.468 ; counter_x[4] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.590      ;
; 0.471 ; counter_y[4] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.593      ;
; 0.471 ; counter_x[6] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.593      ;
; 0.471 ; counter_x[4] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.593      ;
; 0.472 ; counter_x[1] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.594      ;
; 0.476 ; counter_x[0] ; counter_x[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.598      ;
; 0.478 ; counter_y[2] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.600      ;
; 0.479 ; counter_x[0] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.601      ;
; 0.481 ; counter_y[2] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.603      ;
; 0.498 ; counter_x[2] ; counter_x[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.620      ;
; 0.515 ; counter_y[1] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.637      ;
; 0.516 ; counter_y[5] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.638      ;
; 0.517 ; counter_x[7] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.639      ;
; 0.519 ; counter_y[5] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.641      ;
; 0.525 ; counter_x[5] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.647      ;
; 0.528 ; counter_x[3] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.650      ;
; 0.528 ; counter_x[5] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.650      ;
; 0.531 ; counter_x[3] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.653      ;
; 0.533 ; counter_y[9] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.655      ;
; 0.533 ; counter_y[9] ; counter_y[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.655      ;
; 0.533 ; counter_y[9] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.655      ;
; 0.533 ; counter_y[9] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.655      ;
; 0.533 ; counter_y[9] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.655      ;
; 0.533 ; counter_y[9] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.655      ;
; 0.533 ; counter_y[9] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.655      ;
; 0.533 ; counter_y[9] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.655      ;
; 0.533 ; counter_y[9] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.655      ;
; 0.534 ; counter_y[4] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.656      ;
; 0.534 ; counter_x[6] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.656      ;
; 0.534 ; counter_x[4] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.656      ;
; 0.535 ; counter_x[1] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.657      ;
; 0.536 ; counter_y[0] ; counter_y[1] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.658      ;
; 0.537 ; counter_y[4] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.659      ;
; 0.537 ; counter_x[4] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.659      ;
; 0.538 ; counter_x[1] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.660      ;
; 0.539 ; counter_y[0] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.661      ;
; 0.542 ; counter_x[0] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.664      ;
; 0.544 ; counter_y[2] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.666      ;
; 0.545 ; counter_x[0] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.667      ;
; 0.547 ; counter_y[2] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.669      ;
; 0.556 ; counter_y[6] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.678      ;
; 0.559 ; counter_y[6] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.681      ;
; 0.582 ; counter_y[5] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.704      ;
; 0.591 ; counter_x[5] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.713      ;
; 0.594 ; counter_x[3] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.716      ;
; 0.597 ; counter_x[3] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.719      ;
; 0.599 ; counter_y[3] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.721      ;
; 0.600 ; counter_y[4] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.722      ;
; 0.600 ; counter_x[4] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.722      ;
; 0.601 ; counter_x[1] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.723      ;
; 0.602 ; counter_y[0] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.724      ;
; 0.604 ; counter_x[1] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.726      ;
; 0.605 ; counter_y[0] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.727      ;
; 0.608 ; counter_x[0] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.730      ;
; 0.610 ; counter_y[2] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.732      ;
; 0.611 ; counter_x[0] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.733      ;
; 0.613 ; counter_y[2] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.735      ;
; 0.622 ; counter_y[6] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.744      ;
; 0.656 ; counter_x[2] ; counter_x[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.778      ;
; 0.659 ; counter_x[2] ; counter_x[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.781      ;
; 0.660 ; counter_x[3] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.782      ;
; 0.664 ; counter_y[1] ; counter_y[2] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.786      ;
; 0.667 ; counter_x[1] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.789      ;
; 0.668 ; counter_y[0] ; counter_y[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.790      ;
; 0.670 ; counter_x[1] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.792      ;
; 0.671 ; counter_y[0] ; counter_y[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.793      ;
; 0.674 ; counter_x[0] ; counter_x[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.796      ;
; 0.676 ; counter_y[2] ; counter_y[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.798      ;
; 0.677 ; counter_x[0] ; counter_x[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.799      ;
; 0.722 ; counter_x[2] ; counter_x[5] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.844      ;
; 0.725 ; counter_x[2] ; counter_x[6] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.847      ;
; 0.727 ; counter_y[1] ; counter_y[3] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.849      ;
; 0.730 ; counter_y[1] ; counter_y[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.852      ;
; 0.733 ; counter_x[1] ; counter_x[9] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.855      ;
; 0.734 ; counter_y[0] ; counter_y[7] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.856      ;
; 0.737 ; counter_y[0] ; counter_y[8] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.038      ; 0.859      ;
+-------+--------------+--------------+-------------------------------------------------+-------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'CLOCK_50'                                                                                                      ;
+-------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node    ; To Node    ; Launch Clock                                    ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+
; 0.961 ; counter_x[4] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 2.919      ;
; 0.964 ; counter_x[4] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 2.922      ;
; 0.989 ; counter_y[0] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 2.938      ;
; 0.989 ; counter_y[0] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 2.938      ;
; 0.991 ; counter_x[7] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 2.949      ;
; 0.996 ; counter_y[7] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 2.945      ;
; 0.996 ; counter_y[7] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 2.945      ;
; 1.019 ; counter_x[3] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 2.977      ;
; 1.043 ; counter_x[5] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.001      ;
; 1.046 ; counter_x[5] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.004      ;
; 1.077 ; counter_x[7] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.035      ;
; 1.091 ; counter_x[2] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.049      ;
; 1.102 ; counter_x[0] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.060      ;
; 1.105 ; counter_x[0] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.063      ;
; 1.107 ; counter_x[6] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.065      ;
; 1.110 ; counter_x[6] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.068      ;
; 1.111 ; counter_x[1] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.069      ;
; 1.114 ; counter_x[1] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.072      ;
; 1.120 ; counter_x[9] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.078      ;
; 1.122 ; counter_x[9] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.080      ;
; 1.138 ; counter_y[8] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.087      ;
; 1.144 ; counter_y[3] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.093      ;
; 1.147 ; counter_y[3] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.096      ;
; 1.155 ; counter_y[9] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.104      ;
; 1.155 ; counter_y[9] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.104      ;
; 1.165 ; counter_y[4] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.114      ;
; 1.167 ; counter_x[3] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.125      ;
; 1.173 ; counter_y[5] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.122      ;
; 1.173 ; counter_y[5] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.122      ;
; 1.184 ; counter_y[8] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.133      ;
; 1.193 ; counter_y[4] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.142      ;
; 1.202 ; counter_y[2] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.151      ;
; 1.202 ; counter_y[6] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.151      ;
; 1.204 ; counter_y[6] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.153      ;
; 1.213 ; counter_x[8] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.171      ;
; 1.214 ; counter_y[2] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.163      ;
; 1.216 ; counter_x[8] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.174      ;
; 1.228 ; counter_x[2] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.804      ; 3.186      ;
; 1.236 ; counter_y[1] ; r_blue[0]  ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.185      ;
; 1.253 ; counter_y[1] ; r_green[4] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50    ; 0.000        ; 1.795      ; 3.202      ;
+-------+--------------+------------+-------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                          ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Clock                                            ; Setup  ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+
; Worst-case Slack                                 ; 10.016 ; 0.203 ; N/A      ; N/A     ; 9.268               ;
;  CLOCK_50                                        ; 10.016 ; 0.961 ; N/A      ; N/A     ; 9.268               ;
;  ip1|altpll_component|auto_generated|pll1|clk[0] ; 35.111 ; 0.203 ; N/A      ; N/A     ; 19.707              ;
; Design-wide TNS                                  ; 0.0    ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  CLOCK_50                                        ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  ip1|altpll_component|auto_generated|pll1|clk[0] ; 0.000  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+--------------------------------------------------+--------+-------+----------+---------+---------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin           ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; VGA_HS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+---------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; CLOCK_50                ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.58e-08 V                   ; 3.13 V              ; -0.117 V            ; 0.143 V                              ; 0.259 V                              ; 6.22e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 1.58e-08 V                  ; 3.13 V             ; -0.117 V           ; 0.143 V                             ; 0.259 V                             ; 6.22e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 2.67e-09 V                   ; 2.38 V              ; -0.0485 V           ; 0.167 V                              ; 0.096 V                              ; 2.95e-10 s                  ; 2.73e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 2.67e-09 V                  ; 2.38 V             ; -0.0485 V          ; 0.167 V                             ; 0.096 V                             ; 2.95e-10 s                 ; 2.73e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 4.18e-09 V                   ; 2.38 V              ; -0.00483 V          ; 0.152 V                              ; 0.012 V                              ; 4.81e-10 s                  ; 6.29e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 4.18e-09 V                  ; 2.38 V             ; -0.00483 V         ; 0.152 V                             ; 0.012 V                             ; 4.81e-10 s                 ; 6.29e-10 s                 ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 1.9e-06 V                    ; 3.11 V              ; -0.0625 V           ; 0.224 V                              ; 0.17 V                               ; 6.86e-10 s                  ; 6.31e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 1.9e-06 V                   ; 3.11 V             ; -0.0625 V          ; 0.224 V                             ; 0.17 V                              ; 6.86e-10 s                 ; 6.31e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 3.75e-07 V                   ; 2.35 V              ; -0.0109 V           ; 0.084 V                              ; 0.027 V                              ; 4.31e-10 s                  ; 3.61e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 3.75e-07 V                  ; 2.35 V             ; -0.0109 V          ; 0.084 V                             ; 0.027 V                             ; 4.31e-10 s                 ; 3.61e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 6.15e-07 V                   ; 2.35 V              ; -0.00712 V          ; 0.093 V                              ; 0.02 V                               ; 6.21e-10 s                  ; 7.9e-10 s                   ; Yes                        ; Yes                        ; 2.32 V                      ; 6.15e-07 V                  ; 2.35 V             ; -0.00712 V         ; 0.093 V                             ; 0.02 V                              ; 6.21e-10 s                 ; 7.9e-10 s                  ; Yes                       ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin           ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; VGA_HS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_VS        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_CLK       ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_G[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[0]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[1]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[2]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[3]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[4]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[5]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[6]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; VGA_B[7]      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.74 V              ; -0.06 V             ; 0.158 V                              ; 0.08 V                               ; 2.68e-10 s                  ; 2.19e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.74 V             ; -0.06 V            ; 0.158 V                             ; 0.08 V                              ; 2.68e-10 s                 ; 2.19e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~ ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.54e-08 V                   ; 2.7 V               ; -0.00943 V          ; 0.276 V                              ; 0.035 V                              ; 3.19e-10 s                  ; 4.99e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.54e-08 V                  ; 2.7 V              ; -0.00943 V         ; 0.276 V                             ; 0.035 V                             ; 3.19e-10 s                 ; 4.99e-10 s                 ; No                        ; Yes                       ;
+---------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                               ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                        ; 3775     ; 0        ; 0        ; 0        ;
; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 410      ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; From Clock                                      ; To Clock                                        ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
; ip1|altpll_component|auto_generated|pll1|clk[0] ; CLOCK_50                                        ; 3775     ; 0        ; 0        ; 0        ;
; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; 410      ; 0        ; 0        ; 0        ;
+-------------------------------------------------+-------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 0     ; 0    ;
; Unconstrained Input Port Paths  ; 0     ; 0    ;
; Unconstrained Output Ports      ; 19    ; 19   ;
; Unconstrained Output Port Paths ; 351   ; 351  ;
+---------------------------------+-------+------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                        ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; Target                                          ; Clock                                           ; Type      ; Status      ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+
; CLOCK_50                                        ; CLOCK_50                                        ; Base      ; Constrained ;
; ip1|altpll_component|auto_generated|pll1|clk[0] ; ip1|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
+-------------------------------------------------+-------------------------------------------------+-----------+-------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                          ;
+-------------+---------------------------------------------------------------------------------------+
; Output Port ; Comment                                                                               ;
+-------------+---------------------------------------------------------------------------------------+
; VGA_B[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_B[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_CLK     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_G[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_HS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; VGA_VS      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+-------------+---------------------------------------------------------------------------------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Thu Mar 27 16:01:14 2025
Info: Command: quartus_sta display -c display
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'display.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name CLOCK_50 CLOCK_50
    Info (332110): create_generated_clock -source {ip1|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -duty_cycle 50.00 -name {ip1|altpll_component|auto_generated|pll1|clk[0]} {ip1|altpll_component|auto_generated|pll1|clk[0]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332096): The command derive_clocks did not find any clocks to derive.  No clocks were created or changed.
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 10.016
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.016               0.000 CLOCK_50 
    Info (332119):    35.111               0.000 ip1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.445
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.445               0.000 ip1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.472               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.682
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.682               0.000 CLOCK_50 
    Info (332119):    19.707               0.000 ip1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 10.770
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    10.770               0.000 CLOCK_50 
    Info (332119):    35.486               0.000 ip1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.404
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.404               0.000 ip1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     2.407               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.690
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.690               0.000 CLOCK_50 
    Info (332119):    19.709               0.000 ip1|altpll_component|auto_generated|pll1|clk[0] 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 15.103
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    15.103               0.000 CLOCK_50 
    Info (332119):    37.533               0.000 ip1|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.203
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.203               0.000 ip1|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.961               0.000 CLOCK_50 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 9.268
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.268               0.000 CLOCK_50 
    Info (332119):    19.779               0.000 ip1|altpll_component|auto_generated|pll1|clk[0] 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4948 megabytes
    Info: Processing ended: Thu Mar 27 16:01:21 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:00


