<stg><name>StreamingMaxPool_Batch<10u, 2u, 128u>_Pipeline_VITIS_LOOP_85_6</name>


<trans_list>

<trans id="33" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="3" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %outpix = alloca i32 1

]]></Node>
<StgValue><ssdm name="outpix"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i128 %inter6, void @empty_11, i32 0, i32 0, void @empty_22, i32 0, i32 0, void @empty_22, void @empty_22, void @empty_22, i32 0, i32 0, i32 0, i32 0, void @empty_22, void @empty_22, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="3" op_1_bw="3">
<![CDATA[
newFuncRoot:2 %store_ln85 = store i3 0, i3 %outpix

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:3 %br_ln0 = br void %for.inc39.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
for.inc39.i:0 %outpix_2 = load i3 %outpix

]]></Node>
<StgValue><ssdm name="outpix_2"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc39.i:1 %icmp_ln85 = icmp_eq  i3 %outpix_2, i3 5

]]></Node>
<StgValue><ssdm name="icmp_ln85"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
for.inc39.i:2 %add_ln85 = add i3 %outpix_2, i3 1

]]></Node>
<StgValue><ssdm name="add_ln85"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc39.i:3 %br_ln85 = br i1 %icmp_ln85, void %for.inc39.i.split, void %for.inc42.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="64" op_0_bw="3">
<![CDATA[
for.inc39.i.split:0 %zext_ln85 = zext i3 %outpix_2

]]></Node>
<StgValue><ssdm name="zext_ln85"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="128" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc39.i.split:4 %buf_addr = getelementptr i128 %buf_r, i64 0, i64 %zext_ln85

]]></Node>
<StgValue><ssdm name="buf_addr"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="128" op_0_bw="3">
<![CDATA[
for.inc39.i.split:5 %buf_load = load i3 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="128" op_1_bw="3" op_2_bw="0">
<![CDATA[
for.inc39.i.split:7 %store_ln89 = store i128 0, i3 %buf_addr

]]></Node>
<StgValue><ssdm name="store_ln89"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="3" op_1_bw="3" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc39.i.split:8 %store_ln85 = store i3 %add_ln85, i3 %outpix

]]></Node>
<StgValue><ssdm name="store_ln85"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0">
<![CDATA[
for.inc42.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc39.i.split:1 %specpipeline_ln86 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_22

]]></Node>
<StgValue><ssdm name="specpipeline_ln86"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc39.i.split:2 %speclooptripcount_ln85 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 5, i64 5, i64 5

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln85"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc39.i.split:3 %specloopname_ln85 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9

]]></Node>
<StgValue><ssdm name="specloopname_ln85"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="128" op_0_bw="3">
<![CDATA[
for.inc39.i.split:5 %buf_load = load i3 %buf_addr

]]></Node>
<StgValue><ssdm name="buf_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
for.inc39.i.split:6 %write_ln87 = write void @_ssdm_op_Write.ap_fifo.volatile.i128P0A, i128 %inter6, i128 %buf_load

]]></Node>
<StgValue><ssdm name="write_ln87"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="0">
<![CDATA[
for.inc39.i.split:9 %br_ln85 = br void %for.inc39.i

]]></Node>
<StgValue><ssdm name="br_ln85"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="34" name="buf_r" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="buf_r"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="35" name="inter6" dir="1" iftype="3">
<core>FIFO</core><StgValue><ssdm name="inter6"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="37" from="StgValue_36" to="outpix" fromId="36" toId="5">
</dataflow>
<dataflow id="39" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="40" from="inter6" to="specinterface_ln0" fromId="35" toId="6">
</dataflow>
<dataflow id="42" from="empty_11" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="44" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="45" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="47" from="empty_22" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="49" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="50" from="empty_22" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="51" from="empty_22" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="52" from="empty_22" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="54" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="55" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="56" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="57" from="empty_22" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="58" from="empty_22" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_59" to="specinterface_ln0" fromId="59" toId="6">
</dataflow>
<dataflow id="61" from="StgValue_43" to="specinterface_ln0" fromId="43" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_62" to="store_ln85" fromId="62" toId="7">
</dataflow>
<dataflow id="64" from="outpix" to="store_ln85" fromId="5" toId="7">
</dataflow>
<dataflow id="65" from="outpix" to="outpix_2" fromId="5" toId="9">
</dataflow>
<dataflow id="66" from="outpix_2" to="icmp_ln85" fromId="9" toId="10">
</dataflow>
<dataflow id="68" from="StgValue_67" to="icmp_ln85" fromId="67" toId="10">
</dataflow>
<dataflow id="69" from="outpix_2" to="add_ln85" fromId="9" toId="11">
</dataflow>
<dataflow id="71" from="StgValue_70" to="add_ln85" fromId="70" toId="11">
</dataflow>
<dataflow id="72" from="icmp_ln85" to="br_ln85" fromId="10" toId="12">
</dataflow>
<dataflow id="73" from="outpix_2" to="zext_ln85" fromId="9" toId="13">
</dataflow>
<dataflow id="74" from="buf_r" to="buf_addr" fromId="34" toId="14">
</dataflow>
<dataflow id="76" from="StgValue_75" to="buf_addr" fromId="75" toId="14">
</dataflow>
<dataflow id="77" from="zext_ln85" to="buf_addr" fromId="13" toId="14">
</dataflow>
<dataflow id="78" from="buf_addr" to="buf_load" fromId="14" toId="15">
</dataflow>
<dataflow id="80" from="StgValue_79" to="store_ln89" fromId="79" toId="16">
</dataflow>
<dataflow id="81" from="buf_addr" to="store_ln89" fromId="14" toId="16">
</dataflow>
<dataflow id="82" from="add_ln85" to="store_ln85" fromId="11" toId="17">
</dataflow>
<dataflow id="83" from="outpix" to="store_ln85" fromId="5" toId="17">
</dataflow>
<dataflow id="85" from="_ssdm_op_SpecPipeline" to="specpipeline_ln86" fromId="84" toId="18">
</dataflow>
<dataflow id="86" from="StgValue_36" to="specpipeline_ln86" fromId="36" toId="18">
</dataflow>
<dataflow id="87" from="StgValue_43" to="specpipeline_ln86" fromId="43" toId="18">
</dataflow>
<dataflow id="88" from="StgValue_43" to="specpipeline_ln86" fromId="43" toId="18">
</dataflow>
<dataflow id="89" from="StgValue_43" to="specpipeline_ln86" fromId="43" toId="18">
</dataflow>
<dataflow id="90" from="empty_22" to="specpipeline_ln86" fromId="46" toId="18">
</dataflow>
<dataflow id="92" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln85" fromId="91" toId="19">
</dataflow>
<dataflow id="94" from="StgValue_93" to="speclooptripcount_ln85" fromId="93" toId="19">
</dataflow>
<dataflow id="95" from="StgValue_93" to="speclooptripcount_ln85" fromId="93" toId="19">
</dataflow>
<dataflow id="96" from="StgValue_93" to="speclooptripcount_ln85" fromId="93" toId="19">
</dataflow>
<dataflow id="98" from="_ssdm_op_SpecLoopName" to="specloopname_ln85" fromId="97" toId="20">
</dataflow>
<dataflow id="100" from="empty_9" to="specloopname_ln85" fromId="99" toId="20">
</dataflow>
<dataflow id="101" from="buf_addr" to="buf_load" fromId="14" toId="21">
</dataflow>
<dataflow id="103" from="_ssdm_op_Write.ap_fifo.volatile.i128P0A" to="write_ln87" fromId="102" toId="22">
</dataflow>
<dataflow id="104" from="inter6" to="write_ln87" fromId="35" toId="22">
</dataflow>
<dataflow id="105" from="buf_load" to="write_ln87" fromId="21" toId="22">
</dataflow>
<dataflow id="106" from="icmp_ln85" to="StgValue_2" fromId="10" toId="2">
</dataflow>
</dataflows>


</stg>
