clocks:
  clk:
    - freq: 5366500
      outputs:
        - cen_cpu
    - freq: 8000000
      outputs:
        - cen_8
        - cen_4
        - cen_2
    - freq: 400000
      outputs:
        - cen_pcm
# audio:
#   rsum: 1k
#   channels:
#     # FIR should be 3kHz, not 4kHz
#     - { name: pcmsnd, module: jt5205, rsum: 1.9k, fir: fir_192k_4k.csv, pre: 0.87 }
#     - { name: psg0,   module: jt49,   rsum: 3.9k, pre: 0.7 }
#     - { name: psg1,   module: jt49,   rsum: 3.9k, pre: 0.7 }
sdram:
  banks:
    - buses:
      - name: main
        addr_width: 16
        data_width: 8
    - buses:
      - name: snd
        addr_width: 14
        data_width: 8
    - buses:
      - name: gfx
        addr_width: 14
        data_width: 32
