###############################################################
#  Generated by:      Cadence Innovus 19.10-p002_1
#  OS:                Linux x86_64(Host ID scooby.ece.local.cmu.edu)
#  Generated on:      Sun Nov 16 15:37:41 2025
#  Design:            register
#  Command:           report_timing -max_paths 1 > ${DESIGN}_CRITICAL_PATH.rpt
###############################################################
Path 1: MET Setup Check with Pin q_reg[0]/CLK 
Endpoint:   q_reg[0]/D (^) checked with  leading edge of 'aclk'
Beginpoint: wen        (^) triggered by  leading edge of 'aclk'
Path Groups: {in2reg}
Analysis View: WC_VIEW
Other End Arrival Time          0.000
- Setup                        11.811
+ Phase Shift                 10000.000
+ CPPR Adjustment               0.000
- Uncertainty                 200.000
= Required Time               9788.189
- Arrival Time                1028.700
= Slack Time                  8759.489
     Clock Rise Edge                      0.000
     + Input Delay                      1000.000
     = Beginpoint Arrival Time          1000.000
     +---------------------------------------------------------------------------------+ 
     |  Instance |    Arc     |          Cell           |  Delay |  Arrival | Required | 
     |           |            |                         |        |   Time   |   Time   | 
     |-----------+------------+-------------------------+--------+----------+----------| 
     |           | wen ^      |                         |        | 1000.002 | 9759.491 | 
     | g16__5107 | B ^ -> Y v | NOR2xp33_ASAP7_75t_R    | 12.200 | 1012.201 | 9771.690 | 
     | g15__2398 | B v -> Y ^ | A2O1A1Ixp33_ASAP7_75t_R | 16.400 | 1028.601 | 9788.090 | 
     | q_reg[0]  | D ^        | DFFHQNx1_ASAP7_75t_R    |  0.100 | 1028.700 | 9788.189 | 
     +---------------------------------------------------------------------------------+ 

