Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Fri Apr 25 08:04:23 2025
| Host         : clucktop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_timing_summary_routed.rpt -pb main_timing_summary_routed.pb -rpx main_timing_summary_routed.rpx -warn_on_violation
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     126         
LUTAR-1    Warning           LUT drives async reset alert    2           
TIMING-18  Warning           Missing input or output delay   21          
TIMING-20  Warning           Non-clocked latch               23          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (444)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (300)
5. checking no_input_delay (5)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (444)
--------------------------
 There are 43 register/latch pins with no clock driven by root clock pin: ff0/BUFFER_WRITE_TRIGGER_OUT_reg/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff0/ENCODED_DISPLAY_INPUT_SELECT_OUT_reg[2]/Q (HIGH)

 There are 10 register/latch pins with no clock driven by root clock pin: ff1/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff14/temp_reg/Q (HIGH)

 There are 27 register/latch pins with no clock driven by root clock pin: ff2a/temp_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff0/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff0/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff1/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff1/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff2/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff2/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff3/count_reg[4]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: ff4/ff3/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff4/count_reg[4]/Q (HIGH)

 There are 5 register/latch pins with no clock driven by root clock pin: ff4/ff4/tick_reg/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[0]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[2]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[3]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: ff4/ff5/count_reg[4]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[0]/Q (HIGH)

 There are 15 register/latch pins with no clock driven by root clock pin: ff6/buffer_size_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (300)
--------------------------------------------------
 There are 300 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.191        0.000                      0                  504        0.103        0.000                      0                  504        4.500        0.000                       0                   337  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         4.191        0.000                      0                  504        0.103        0.000                      0                  504        4.500        0.000                       0                   337  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        4.191ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.191ns  (required time - arrival time)
  Source:                 ff19/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff19/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.813ns  (logic 2.804ns (48.240%)  route 3.009ns (51.759%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.023ns = ( 15.023 - 10.000 ) 
    Source Clock Delay      (SCD):    5.320ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.717     5.320    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y83          FDRE                                         r  ff19/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y83          FDRE (Prop_fdre_C_Q)         0.456     5.776 r  ff19/debounce_counter_reg[0]/Q
                         net (fo=4, routed)           0.798     6.574    ff19/debounce_counter_reg[0]
    SLICE_X1Y83          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.154 r  ff19/DEBOUNCED_OUT0_carry_i_10__1/CO[3]
                         net (fo=1, routed)           0.000     7.154    ff19/DEBOUNCED_OUT0_carry_i_10__1_n_0
    SLICE_X1Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.268 r  ff19/DEBOUNCED_OUT0_carry_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.268    ff19/DEBOUNCED_OUT0_carry_i_9__1_n_0
    SLICE_X1Y85          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.382 r  ff19/DEBOUNCED_OUT0_carry__0_i_3__1/CO[3]
                         net (fo=1, routed)           0.000     7.382    ff19/DEBOUNCED_OUT0_carry__0_i_3__1_n_0
    SLICE_X1Y86          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.496 r  ff19/DEBOUNCED_OUT0_carry__0_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.496    ff19/DEBOUNCED_OUT0_carry__0_i_9__1_n_0
    SLICE_X1Y87          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.610 r  ff19/DEBOUNCED_OUT0_carry__1_i_4__1/CO[3]
                         net (fo=1, routed)           0.000     7.610    ff19/DEBOUNCED_OUT0_carry__1_i_4__1_n_0
    SLICE_X1Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.724 r  ff19/DEBOUNCED_OUT0_carry__1_i_9__1/CO[3]
                         net (fo=1, routed)           0.000     7.724    ff19/DEBOUNCED_OUT0_carry__1_i_9__1_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.963 f  ff19/DEBOUNCED_OUT0_carry__2_i_10__1/O[2]
                         net (fo=2, routed)           0.947     8.911    ff19/p_0_in[27]
    SLICE_X2Y89          LUT2 (Prop_lut2_I1_O)        0.302     9.213 r  ff19/DEBOUNCED_OUT0_carry__2_i_7__1/O
                         net (fo=1, routed)           0.000     9.213    ff19/DEBOUNCED_OUT0_carry__2_i_7__1_n_0
    SLICE_X2Y89          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.746 r  ff19/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.263    11.008    ff19/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X6Y88          LUT3 (Prop_lut3_I1_O)        0.124    11.132 r  ff19/DEBOUNCED_OUT_i_1__1/O
                         net (fo=1, routed)           0.000    11.132    ff19/DEBOUNCED_OUT_i_1__1_n_0
    SLICE_X6Y88          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.600    15.023    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.282    
                         clock uncertainty           -0.035    15.246    
    SLICE_X6Y88          FDRE (Setup_fdre_C_D)        0.077    15.323    ff19/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.323    
                         arrival time                         -11.132    
  -------------------------------------------------------------------
                         slack                                  4.191    

Slack (MET) :             4.234ns  (required time - arrival time)
  Source:                 ff21/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff21/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.727ns  (logic 2.882ns (50.324%)  route 2.845ns (49.676%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.018ns = ( 15.018 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.707     5.310    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y73          FDRE                                         r  ff21/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  ff21/debounce_counter_reg[0]/Q
                         net (fo=4, routed)           0.796     6.562    ff21/debounce_counter_reg[0]
    SLICE_X1Y73          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.142 r  ff21/DEBOUNCED_OUT0_carry_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     7.142    ff21/DEBOUNCED_OUT0_carry_i_10__3_n_0
    SLICE_X1Y74          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.256 r  ff21/DEBOUNCED_OUT0_carry_i_9__3/CO[3]
                         net (fo=1, routed)           0.009     7.265    ff21/DEBOUNCED_OUT0_carry_i_9__3_n_0
    SLICE_X1Y75          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.379 r  ff21/DEBOUNCED_OUT0_carry__0_i_3__3/CO[3]
                         net (fo=1, routed)           0.000     7.379    ff21/DEBOUNCED_OUT0_carry__0_i_3__3_n_0
    SLICE_X1Y76          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.493 r  ff21/DEBOUNCED_OUT0_carry__0_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.493    ff21/DEBOUNCED_OUT0_carry__0_i_9__3_n_0
    SLICE_X1Y77          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.607 r  ff21/DEBOUNCED_OUT0_carry__1_i_4__3/CO[3]
                         net (fo=1, routed)           0.000     7.607    ff21/DEBOUNCED_OUT0_carry__1_i_4__3_n_0
    SLICE_X1Y78          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.721 r  ff21/DEBOUNCED_OUT0_carry__1_i_9__3/CO[3]
                         net (fo=1, routed)           0.000     7.721    ff21/DEBOUNCED_OUT0_carry__1_i_9__3_n_0
    SLICE_X1Y79          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.835 r  ff21/DEBOUNCED_OUT0_carry__2_i_10__3/CO[3]
                         net (fo=1, routed)           0.000     7.835    ff21/DEBOUNCED_OUT0_carry__2_i_10__3_n_0
    SLICE_X1Y80          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.169 f  ff21/DEBOUNCED_OUT0_carry__2_i_9__3/O[1]
                         net (fo=2, routed)           0.936     9.105    ff21/p_0_in[30]
    SLICE_X3Y78          LUT2 (Prop_lut2_I0_O)        0.303     9.408 r  ff21/DEBOUNCED_OUT0_carry__2_i_5__3/O
                         net (fo=1, routed)           0.000     9.408    ff21/DEBOUNCED_OUT0_carry__2_i_5__3_n_0
    SLICE_X3Y78          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.809 r  ff21/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           1.104    10.913    ff21/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X0Y81          LUT3 (Prop_lut3_I1_O)        0.124    11.037 r  ff21/DEBOUNCED_OUT_i_1__3/O
                         net (fo=1, routed)           0.000    11.037    ff21/DEBOUNCED_OUT_i_1__3_n_0
    SLICE_X0Y81          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.595    15.018    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.277    
                         clock uncertainty           -0.035    15.241    
    SLICE_X0Y81          FDRE (Setup_fdre_C_D)        0.029    15.270    ff21/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.270    
                         arrival time                         -11.037    
  -------------------------------------------------------------------
                         slack                                  4.234    

Slack (MET) :             4.544ns  (required time - arrival time)
  Source:                 ff20/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff20/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.416ns  (logic 3.055ns (56.406%)  route 2.361ns (43.594%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.711     5.314    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X2Y78          FDRE                                         r  ff20/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y78          FDRE (Prop_fdre_C_Q)         0.518     5.832 r  ff20/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.642     6.474    ff20/debounce_counter_reg[1]
    SLICE_X3Y79          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.656     7.130 r  ff20/DEBOUNCED_OUT0_carry_i_10__2/CO[3]
                         net (fo=1, routed)           0.000     7.130    ff20/DEBOUNCED_OUT0_carry_i_10__2_n_0
    SLICE_X3Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.244 r  ff20/DEBOUNCED_OUT0_carry_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.244    ff20/DEBOUNCED_OUT0_carry_i_9__2_n_0
    SLICE_X3Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.358 r  ff20/DEBOUNCED_OUT0_carry__0_i_3__2/CO[3]
                         net (fo=1, routed)           0.000     7.358    ff20/DEBOUNCED_OUT0_carry__0_i_3__2_n_0
    SLICE_X3Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.472 r  ff20/DEBOUNCED_OUT0_carry__0_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.472    ff20/DEBOUNCED_OUT0_carry__0_i_9__2_n_0
    SLICE_X3Y83          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.586 r  ff20/DEBOUNCED_OUT0_carry__1_i_4__2/CO[3]
                         net (fo=1, routed)           0.000     7.586    ff20/DEBOUNCED_OUT0_carry__1_i_4__2_n_0
    SLICE_X3Y84          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.700 r  ff20/DEBOUNCED_OUT0_carry__1_i_9__2/CO[3]
                         net (fo=1, routed)           0.000     7.700    ff20/DEBOUNCED_OUT0_carry__1_i_9__2_n_0
    SLICE_X3Y85          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.034 f  ff20/DEBOUNCED_OUT0_carry__2_i_10__2/O[1]
                         net (fo=2, routed)           0.833     8.867    ff20/p_0_in[26]
    SLICE_X4Y84          LUT2 (Prop_lut2_I0_O)        0.303     9.170 r  ff20/DEBOUNCED_OUT0_carry__2_i_7__2/O
                         net (fo=1, routed)           0.000     9.170    ff20/DEBOUNCED_OUT0_carry__2_i_7__2_n_0
    SLICE_X4Y84          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     9.720 r  ff20/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.886    10.606    ff20/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X5Y85          LUT3 (Prop_lut3_I1_O)        0.124    10.730 r  ff20/DEBOUNCED_OUT_i_1__2/O
                         net (fo=1, routed)           0.000    10.730    ff20/DEBOUNCED_OUT_i_1__2_n_0
    SLICE_X5Y85          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.598    15.021    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.280    
                         clock uncertainty           -0.035    15.244    
    SLICE_X5Y85          FDRE (Setup_fdre_C_D)        0.029    15.273    ff20/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.273    
                         arrival time                         -10.730    
  -------------------------------------------------------------------
                         slack                                  4.544    

Slack (MET) :             4.620ns  (required time - arrival time)
  Source:                 ff17/debounce_counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff17/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 2.860ns (53.622%)  route 2.474ns (46.378%))
  Logic Levels:           11  (CARRY4=9 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.026ns = ( 15.026 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724     5.327    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y91          FDRE                                         r  ff17/debounce_counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  ff17/debounce_counter_reg[1]/Q
                         net (fo=2, routed)           0.610     6.393    ff17/debounce_counter_reg[1]
    SLICE_X2Y90          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     7.030 r  ff17/DEBOUNCED_OUT0_carry_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.030    ff17/DEBOUNCED_OUT0_carry_i_10_n_0
    SLICE_X2Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.147 r  ff17/DEBOUNCED_OUT0_carry_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.147    ff17/DEBOUNCED_OUT0_carry_i_9_n_0
    SLICE_X2Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.264 r  ff17/DEBOUNCED_OUT0_carry__0_i_3/CO[3]
                         net (fo=1, routed)           0.000     7.264    ff17/DEBOUNCED_OUT0_carry__0_i_3_n_0
    SLICE_X2Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.381 r  ff17/DEBOUNCED_OUT0_carry__0_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.381    ff17/DEBOUNCED_OUT0_carry__0_i_9_n_0
    SLICE_X2Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.498 r  ff17/DEBOUNCED_OUT0_carry__1_i_4/CO[3]
                         net (fo=1, routed)           0.000     7.498    ff17/DEBOUNCED_OUT0_carry__1_i_4_n_0
    SLICE_X2Y95          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.615 r  ff17/DEBOUNCED_OUT0_carry__1_i_9/CO[3]
                         net (fo=1, routed)           0.000     7.615    ff17/DEBOUNCED_OUT0_carry__1_i_9_n_0
    SLICE_X2Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     7.732 r  ff17/DEBOUNCED_OUT0_carry__2_i_10/CO[3]
                         net (fo=1, routed)           0.000     7.732    ff17/DEBOUNCED_OUT0_carry__2_i_10_n_0
    SLICE_X2Y97          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.971 f  ff17/DEBOUNCED_OUT0_carry__2_i_9/O[2]
                         net (fo=2, routed)           0.960     8.931    ff17/p_0_in[31]
    SLICE_X3Y94          LUT2 (Prop_lut2_I1_O)        0.301     9.232 r  ff17/DEBOUNCED_OUT0_carry__2_i_5/O
                         net (fo=1, routed)           0.000     9.232    ff17/DEBOUNCED_OUT0_carry__2_i_5_n_0
    SLICE_X3Y94          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.633 r  ff17/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.903    10.536    ff17/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X4Y93          LUT3 (Prop_lut3_I1_O)        0.124    10.660 r  ff17/DEBOUNCED_OUT_i_1/O
                         net (fo=1, routed)           0.000    10.660    ff17/DEBOUNCED_OUT_i_1_n_0
    SLICE_X4Y93          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.603    15.026    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.259    15.285    
                         clock uncertainty           -0.035    15.249    
    SLICE_X4Y93          FDRE (Setup_fdre_C_D)        0.031    15.280    ff17/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.280    
                         arrival time                         -10.660    
  -------------------------------------------------------------------
                         slack                                  4.620    

Slack (MET) :             4.807ns  (required time - arrival time)
  Source:                 ff18/debounce_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff18/DEBOUNCED_OUT_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.161ns  (logic 2.900ns (56.193%)  route 2.261ns (43.807%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.010ns = ( 15.010 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.709     5.311    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y103         FDRE                                         r  ff18/debounce_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y103         FDRE (Prop_fdre_C_Q)         0.456     5.767 r  ff18/debounce_counter_reg[0]/Q
                         net (fo=4, routed)           0.792     6.559    ff18/debounce_counter_reg[0]
    SLICE_X1Y103         CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.139 r  ff18/DEBOUNCED_OUT0_carry_i_10__0/CO[3]
                         net (fo=1, routed)           0.000     7.139    ff18/DEBOUNCED_OUT0_carry_i_10__0_n_0
    SLICE_X1Y104         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.253 r  ff18/DEBOUNCED_OUT0_carry_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.253    ff18/DEBOUNCED_OUT0_carry_i_9__0_n_0
    SLICE_X1Y105         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.367 r  ff18/DEBOUNCED_OUT0_carry__0_i_3__0/CO[3]
                         net (fo=1, routed)           0.000     7.367    ff18/DEBOUNCED_OUT0_carry__0_i_3__0_n_0
    SLICE_X1Y106         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.481 r  ff18/DEBOUNCED_OUT0_carry__0_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.481    ff18/DEBOUNCED_OUT0_carry__0_i_9__0_n_0
    SLICE_X1Y107         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.595 r  ff18/DEBOUNCED_OUT0_carry__1_i_4__0/CO[3]
                         net (fo=1, routed)           0.000     7.595    ff18/DEBOUNCED_OUT0_carry__1_i_4__0_n_0
    SLICE_X1Y108         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.709 r  ff18/DEBOUNCED_OUT0_carry__1_i_9__0/CO[3]
                         net (fo=1, routed)           0.000     7.709    ff18/DEBOUNCED_OUT0_carry__1_i_9__0_n_0
    SLICE_X1Y109         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.043 f  ff18/DEBOUNCED_OUT0_carry__2_i_10__0/O[1]
                         net (fo=2, routed)           0.822     8.865    ff18/p_0_in[26]
    SLICE_X2Y108         LUT2 (Prop_lut2_I0_O)        0.303     9.168 r  ff18/DEBOUNCED_OUT0_carry__2_i_7__0/O
                         net (fo=1, routed)           0.000     9.168    ff18/DEBOUNCED_OUT0_carry__2_i_7__0_n_0
    SLICE_X2Y108         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     9.701 r  ff18/DEBOUNCED_OUT0_carry__2/CO[3]
                         net (fo=1, routed)           0.647    10.348    ff18/DEBOUNCED_OUT0_carry__2_n_0
    SLICE_X3Y108         LUT3 (Prop_lut3_I1_O)        0.124    10.472 r  ff18/DEBOUNCED_OUT_i_1__0/O
                         net (fo=1, routed)           0.000    10.472    ff18/DEBOUNCED_OUT_i_1__0_n_0
    SLICE_X3Y108         FDRE                                         r  ff18/DEBOUNCED_OUT_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.588    15.010    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
                         clock pessimism              0.275    15.285    
                         clock uncertainty           -0.035    15.250    
    SLICE_X3Y108         FDRE (Setup_fdre_C_D)        0.029    15.279    ff18/DEBOUNCED_OUT_reg
  -------------------------------------------------------------------
                         required time                         15.279    
                         arrival time                         -10.472    
  -------------------------------------------------------------------
                         slack                                  4.807    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 ff2a/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2a/count_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.401ns (33.754%)  route 2.750ns (66.246%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.719     5.322    ff2a/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  ff2a/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  ff2a/count_reg[3]/Q
                         net (fo=2, routed)           0.975     6.752    ff2a/count_reg[3]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.876 r  ff2a/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.876    ff2a/count0_carry_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.426 r  ff2a/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.426    ff2a/count0_carry_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  ff2a/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.540    ff2a/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.697 r  ff2a/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.775     9.472    ff2a/clear
    SLICE_X4Y91          FDRE                                         r  ff2a/count_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.602    15.025    ff2a/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  ff2a/count_reg[24]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.634    14.631    ff2a/count_reg[24]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 ff2a/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2a/count_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.401ns (33.754%)  route 2.750ns (66.246%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.719     5.322    ff2a/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  ff2a/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  ff2a/count_reg[3]/Q
                         net (fo=2, routed)           0.975     6.752    ff2a/count_reg[3]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.876 r  ff2a/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.876    ff2a/count0_carry_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.426 r  ff2a/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.426    ff2a/count0_carry_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  ff2a/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.540    ff2a/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.697 r  ff2a/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.775     9.472    ff2a/clear
    SLICE_X4Y91          FDRE                                         r  ff2a/count_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.602    15.025    ff2a/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  ff2a/count_reg[25]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.634    14.631    ff2a/count_reg[25]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 ff2a/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2a/count_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.401ns (33.754%)  route 2.750ns (66.246%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.719     5.322    ff2a/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  ff2a/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  ff2a/count_reg[3]/Q
                         net (fo=2, routed)           0.975     6.752    ff2a/count_reg[3]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.876 r  ff2a/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.876    ff2a/count0_carry_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.426 r  ff2a/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.426    ff2a/count0_carry_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  ff2a/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.540    ff2a/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.697 r  ff2a/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.775     9.472    ff2a/clear
    SLICE_X4Y91          FDRE                                         r  ff2a/count_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.602    15.025    ff2a/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  ff2a/count_reg[26]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.634    14.631    ff2a/count_reg[26]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.159ns  (required time - arrival time)
  Source:                 ff2a/count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2a/count_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.151ns  (logic 1.401ns (33.754%)  route 2.750ns (66.246%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.719     5.322    ff2a/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  ff2a/count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y85          FDRE (Prop_fdre_C_Q)         0.456     5.778 r  ff2a/count_reg[3]/Q
                         net (fo=2, routed)           0.975     6.752    ff2a/count_reg[3]
    SLICE_X3Y87          LUT3 (Prop_lut3_I0_O)        0.124     6.876 r  ff2a/count0_carry_i_3/O
                         net (fo=1, routed)           0.000     6.876    ff2a/count0_carry_i_3_n_0
    SLICE_X3Y87          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.426 r  ff2a/count0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.426    ff2a/count0_carry_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.540 r  ff2a/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.540    ff2a/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.697 r  ff2a/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.775     9.472    ff2a/clear
    SLICE_X4Y91          FDRE                                         r  ff2a/count_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.602    15.025    ff2a/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y91          FDRE                                         r  ff2a/count_reg[27]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X4Y91          FDRE (Setup_fdre_C_R)       -0.634    14.631    ff2a/count_reg[27]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.472    
  -------------------------------------------------------------------
                         slack                                  5.159    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 ff2a/count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff2a/count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 1.135ns (29.927%)  route 2.658ns (70.073%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.722     5.325    ff2a/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDRE                                         r  ff2a/count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y89          FDRE (Prop_fdre_C_Q)         0.456     5.781 f  ff2a/count_reg[19]/Q
                         net (fo=2, routed)           1.233     7.014    ff2a/count_reg[19]
    SLICE_X3Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.138 r  ff2a/count0_carry__0_i_2__1/O
                         net (fo=1, routed)           0.000     7.138    ff2a/count0_carry__0_i_2__1_n_0
    SLICE_X3Y88          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.536 r  ff2a/count0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.536    ff2a/count0_carry__0_n_0
    SLICE_X3Y89          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.693 r  ff2a/count0_carry__1/CO[1]
                         net (fo=29, routed)          1.424     9.117    ff2a/clear
    SLICE_X4Y85          FDRE                                         r  ff2a/count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.598    15.021    ff2a/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y85          FDRE                                         r  ff2a/count_reg[0]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y85          FDRE (Setup_fdre_C_R)       -0.634    14.627    ff2a/count_reg[0]
  -------------------------------------------------------------------
                         required time                         14.627    
                         arrival time                          -9.117    
  -------------------------------------------------------------------
                         slack                                  5.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ff1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.742%)  route 0.120ns (25.258%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  ff1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff1/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.785    ff1/count_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  ff1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    ff1/count_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.999 r  ff1/count_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.999    ff1/count_reg[12]_i_1_n_7
    SLICE_X3Y100         FDRE                                         r  ff1/count_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  ff1/count_reg[12]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ff1/count_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           1.999    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ff1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.313%)  route 0.120ns (24.687%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  ff1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff1/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.785    ff1/count_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  ff1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    ff1/count_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.010 r  ff1/count_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.010    ff1/count_reg[12]_i_1_n_5
    SLICE_X3Y100         FDRE                                         r  ff1/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  ff1/count_reg[14]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ff1/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ff1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  ff1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff1/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.785    ff1/count_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  ff1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    ff1/count_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.035 r  ff1/count_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.035    ff1/count_reg[12]_i_1_n_6
    SLICE_X3Y100         FDRE                                         r  ff1/count_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  ff1/count_reg[13]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ff1/count_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ff1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.521%)  route 0.120ns (23.479%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  ff1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff1/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.785    ff1/count_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  ff1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    ff1/count_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.035 r  ff1/count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.035    ff1/count_reg[12]_i_1_n_4
    SLICE_X3Y100         FDRE                                         r  ff1/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y100         FDRE                                         r  ff1/count_reg[15]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y100         FDRE (Hold_fdre_C_D)         0.105     1.896    ff1/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.035    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ff1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.514ns  (logic 0.394ns (76.658%)  route 0.120ns (23.342%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  ff1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff1/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.785    ff1/count_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  ff1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    ff1/count_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  ff1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    ff1/count_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.038 r  ff1/count_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.038    ff1/count_reg[16]_i_1_n_7
    SLICE_X3Y101         FDRE                                         r  ff1/count_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  ff1/count_reg[16]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    ff1/count_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.038    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ff1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.405ns (77.147%)  route 0.120ns (22.853%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  ff1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff1/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.785    ff1/count_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  ff1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    ff1/count_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  ff1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    ff1/count_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.049 r  ff1/count_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     2.049    ff1/count_reg[16]_i_1_n_5
    SLICE_X3Y101         FDRE                                         r  ff1/count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  ff1/count_reg[18]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    ff1/count_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 ff15/shift_counter_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/shift_counter_reg[3]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.316ns  (logic 0.194ns (61.488%)  route 0.122ns (38.512%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 7.032 - 5.000 ) 
    Source Clock Delay      (SCD):    1.515ns = ( 6.515 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.596     6.515    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  ff15/shift_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDCE (Prop_fdce_C_Q)         0.146     6.661 r  ff15/shift_counter_reg[1]/Q
                         net (fo=6, routed)           0.122     6.783    ff15/shift_counter[1]
    SLICE_X6Y108         LUT5 (Prop_lut5_I2_O)        0.048     6.831 r  ff15/shift_counter[3]_i_1/O
                         net (fo=1, routed)           0.000     6.831    ff15/shift_counter_next[3]
    SLICE_X6Y108         FDCE                                         r  ff15/shift_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.866     7.032    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y108         FDCE                                         r  ff15/shift_counter_reg[3]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.528    
    SLICE_X6Y108         FDCE (Hold_fdce_C_D)         0.135     6.663    ff15/shift_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -6.663    
                         arrival time                           6.831    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 ff15/shift_counter_reg[1]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff15/shift_counter_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin fall@5.000ns - sys_clk_pin fall@5.000ns)
  Data Path Delay:        0.313ns  (logic 0.191ns (61.118%)  route 0.122ns (38.882%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns = ( 7.032 - 5.000 ) 
    Source Clock Delay      (SCD):    1.515ns = ( 6.515 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.503ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     5.250 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     5.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     5.920 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.596     6.515    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y108         FDCE                                         r  ff15/shift_counter_reg[1]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y108         FDCE (Prop_fdce_C_Q)         0.146     6.661 r  ff15/shift_counter_reg[1]/Q
                         net (fo=6, routed)           0.122     6.783    ff15/shift_counter[1]
    SLICE_X6Y108         LUT4 (Prop_lut4_I1_O)        0.045     6.828 r  ff15/shift_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     6.828    ff15/shift_counter_next[2]
    SLICE_X6Y108         FDCE                                         r  ff15/shift_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.866     7.032    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y108         FDCE                                         r  ff15/shift_counter_reg[2]/C  (IS_INVERTED)
                         clock pessimism             -0.503     6.528    
    SLICE_X6Y108         FDCE (Hold_fdce_C_D)         0.124     6.652    ff15/shift_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -6.652    
                         arrival time                           6.828    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ff1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  ff1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff1/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.785    ff1/count_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  ff1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    ff1/count_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  ff1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    ff1/count_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.074 r  ff1/count_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.074    ff1/count_reg[16]_i_1_n_6
    SLICE_X3Y101         FDRE                                         r  ff1/count_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  ff1/count_reg[17]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    ff1/count_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ff1/count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff1/count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.550ns  (logic 0.430ns (78.186%)  route 0.120ns (21.814%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.605     1.524    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y99          FDRE                                         r  ff1/count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  ff1/count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.785    ff1/count_reg[11]
    SLICE_X3Y99          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.945 r  ff1/count_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.945    ff1/count_reg[8]_i_1_n_0
    SLICE_X3Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.984 r  ff1/count_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.984    ff1/count_reg[12]_i_1_n_0
    SLICE_X3Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.074 r  ff1/count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.074    ff1/count_reg[16]_i_1_n_4
    SLICE_X3Y101         FDRE                                         r  ff1/count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.872     2.037    ff1/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y101         FDRE                                         r  ff1/count_reg[19]/C
                         clock pessimism             -0.245     1.791    
    SLICE_X3Y101         FDRE (Hold_fdre_C_D)         0.105     1.896    ff1/count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.896    
                         arrival time                           2.074    
  -------------------------------------------------------------------
                         slack                                  0.178    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y97     ff1/count_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y99     ff1/count_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y99     ff1/count_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    ff1/count_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    ff1/count_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    ff1/count_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y100    ff1/count_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    ff1/count_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X3Y101    ff1/count_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     ff1/count_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     ff1/count_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     ff1/count_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     ff1/count_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     ff1/count_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     ff1/count_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    ff1/count_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    ff1/count_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    ff1/count_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    ff1/count_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     ff1/count_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y97     ff1/count_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     ff1/count_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     ff1/count_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     ff1/count_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y99     ff1/count_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    ff1/count_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    ff1/count_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    ff1/count_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X3Y100    ff1/count_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           316 Endpoints
Min Delay           316 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff7/output_min_reg[10]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.405ns  (logic 2.586ns (24.853%)  route 7.819ns (75.147%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.241     2.697    ff6/NUMBER_1_OUT[4]
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.821 r  ff6/temp_first_min1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.821    ff7/S[2]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.219 r  ff7/temp_first_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.219    ff7/temp_first_min1_carry_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.447 r  ff7/temp_first_min1_carry__0/CO[2]
                         net (fo=33, routed)          1.963     5.410    ff6/CO[0]
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.313     5.723 r  ff6/temp_second_min1_carry_i_10/O
                         net (fo=1, routed)           0.670     6.394    ff6/temp_second_min1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.518 r  ff6/temp_second_min1_carry_i_2/O
                         net (fo=1, routed)           0.728     7.246    ff7/temp_second_min1_carry__0_0[2]
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.650 r  ff7/temp_second_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    ff7/temp_second_min1_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.879 r  ff7/temp_second_min1_carry__0/CO[2]
                         net (fo=13, routed)          1.702     9.581    ff6/output_min_reg[0][0]
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.310     9.891 r  ff6/output_min_reg[10]_i_1/O
                         net (fo=1, routed)           0.514    10.405    ff7/binary[12]_i_2_0[10]
    SLICE_X6Y103         LDCE                                         r  ff7/output_min_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff7/output_min_reg[12]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.265ns  (logic 2.586ns (25.193%)  route 7.679ns (74.807%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.241     2.697    ff6/NUMBER_1_OUT[4]
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.821 r  ff6/temp_first_min1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.821    ff7/S[2]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.219 r  ff7/temp_first_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.219    ff7/temp_first_min1_carry_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.447 r  ff7/temp_first_min1_carry__0/CO[2]
                         net (fo=33, routed)          1.963     5.410    ff6/CO[0]
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.313     5.723 r  ff6/temp_second_min1_carry_i_10/O
                         net (fo=1, routed)           0.670     6.394    ff6/temp_second_min1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.518 r  ff6/temp_second_min1_carry_i_2/O
                         net (fo=1, routed)           0.728     7.246    ff7/temp_second_min1_carry__0_0[2]
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.650 r  ff7/temp_second_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    ff7/temp_second_min1_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.879 r  ff7/temp_second_min1_carry__0/CO[2]
                         net (fo=13, routed)          1.697     9.576    ff6/output_min_reg[0][0]
    SLICE_X6Y103         LUT6 (Prop_lut6_I0_O)        0.310     9.886 r  ff6/output_min_reg[12]_i_1/O
                         net (fo=1, routed)           0.379    10.265    ff7/binary[12]_i_2_0[12]
    SLICE_X6Y103         LDCE                                         r  ff7/output_min_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff7/output_min_reg[11]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.257ns  (logic 2.586ns (25.212%)  route 7.671ns (74.788%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.241     2.697    ff6/NUMBER_1_OUT[4]
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.821 r  ff6/temp_first_min1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.821    ff7/S[2]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.219 r  ff7/temp_first_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.219    ff7/temp_first_min1_carry_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.447 r  ff7/temp_first_min1_carry__0/CO[2]
                         net (fo=33, routed)          1.963     5.410    ff6/CO[0]
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.313     5.723 r  ff6/temp_second_min1_carry_i_10/O
                         net (fo=1, routed)           0.670     6.394    ff6/temp_second_min1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.518 r  ff6/temp_second_min1_carry_i_2/O
                         net (fo=1, routed)           0.728     7.246    ff7/temp_second_min1_carry__0_0[2]
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.650 r  ff7/temp_second_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    ff7/temp_second_min1_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.879 r  ff7/temp_second_min1_carry__0/CO[2]
                         net (fo=13, routed)          1.689     9.568    ff6/output_min_reg[0][0]
    SLICE_X6Y103         LUT6 (Prop_lut6_I0_O)        0.310     9.878 r  ff6/output_min_reg[11]_i_1/O
                         net (fo=1, routed)           0.379    10.257    ff7/binary[12]_i_2_0[11]
    SLICE_X6Y103         LDCE                                         r  ff7/output_min_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff7/output_min_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.255ns  (logic 2.586ns (25.218%)  route 7.669ns (74.782%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.241     2.697    ff6/NUMBER_1_OUT[4]
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.821 r  ff6/temp_first_min1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.821    ff7/S[2]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.219 r  ff7/temp_first_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.219    ff7/temp_first_min1_carry_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.447 r  ff7/temp_first_min1_carry__0/CO[2]
                         net (fo=33, routed)          1.963     5.410    ff6/CO[0]
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.313     5.723 r  ff6/temp_second_min1_carry_i_10/O
                         net (fo=1, routed)           0.670     6.394    ff6/temp_second_min1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.518 r  ff6/temp_second_min1_carry_i_2/O
                         net (fo=1, routed)           0.728     7.246    ff7/temp_second_min1_carry__0_0[2]
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.650 r  ff7/temp_second_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    ff7/temp_second_min1_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.879 r  ff7/temp_second_min1_carry__0/CO[2]
                         net (fo=13, routed)          1.453     9.332    ff6/output_min_reg[0][0]
    SLICE_X10Y100        LUT6 (Prop_lut6_I0_O)        0.310     9.642 r  ff6/output_min_reg[3]_i_1/O
                         net (fo=1, routed)           0.613    10.255    ff7/binary[12]_i_2_0[3]
    SLICE_X10Y102        LDCE                                         r  ff7/output_min_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff7/output_min_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.220ns  (logic 2.586ns (25.303%)  route 7.634ns (74.697%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.241     2.697    ff6/NUMBER_1_OUT[4]
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.821 r  ff6/temp_first_min1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.821    ff7/S[2]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.219 r  ff7/temp_first_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.219    ff7/temp_first_min1_carry_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.447 r  ff7/temp_first_min1_carry__0/CO[2]
                         net (fo=33, routed)          1.963     5.410    ff6/CO[0]
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.313     5.723 r  ff6/temp_second_min1_carry_i_10/O
                         net (fo=1, routed)           0.670     6.394    ff6/temp_second_min1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.518 r  ff6/temp_second_min1_carry_i_2/O
                         net (fo=1, routed)           0.728     7.246    ff7/temp_second_min1_carry__0_0[2]
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.650 r  ff7/temp_second_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    ff7/temp_second_min1_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.879 r  ff7/temp_second_min1_carry__0/CO[2]
                         net (fo=13, routed)          1.702     9.580    ff6/output_min_reg[0][0]
    SLICE_X10Y101        LUT6 (Prop_lut6_I0_O)        0.310     9.891 r  ff6/output_min_reg[6]_i_1/O
                         net (fo=1, routed)           0.330    10.220    ff7/binary[12]_i_2_0[6]
    SLICE_X10Y102        LDCE                                         r  ff7/output_min_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff7/output_min_reg[8]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.187ns  (logic 2.586ns (25.385%)  route 7.601ns (74.615%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.241     2.697    ff6/NUMBER_1_OUT[4]
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.821 r  ff6/temp_first_min1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.821    ff7/S[2]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.219 r  ff7/temp_first_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.219    ff7/temp_first_min1_carry_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.447 r  ff7/temp_first_min1_carry__0/CO[2]
                         net (fo=33, routed)          1.963     5.410    ff6/CO[0]
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.313     5.723 r  ff6/temp_second_min1_carry_i_10/O
                         net (fo=1, routed)           0.670     6.394    ff6/temp_second_min1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.518 r  ff6/temp_second_min1_carry_i_2/O
                         net (fo=1, routed)           0.728     7.246    ff7/temp_second_min1_carry__0_0[2]
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.650 r  ff7/temp_second_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    ff7/temp_second_min1_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.879 r  ff7/temp_second_min1_carry__0/CO[2]
                         net (fo=13, routed)          1.527     9.406    ff6/output_min_reg[0][0]
    SLICE_X7Y102         LUT6 (Prop_lut6_I0_O)        0.310     9.716 r  ff6/output_min_reg[8]_i_1/O
                         net (fo=1, routed)           0.471    10.187    ff7/binary[12]_i_2_0[8]
    SLICE_X7Y102         LDCE                                         r  ff7/output_min_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff7/output_min_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.986ns  (logic 2.586ns (25.896%)  route 7.400ns (74.104%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.241     2.697    ff6/NUMBER_1_OUT[4]
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.821 r  ff6/temp_first_min1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.821    ff7/S[2]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.219 r  ff7/temp_first_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.219    ff7/temp_first_min1_carry_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.447 r  ff7/temp_first_min1_carry__0/CO[2]
                         net (fo=33, routed)          1.963     5.410    ff6/CO[0]
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.313     5.723 r  ff6/temp_second_min1_carry_i_10/O
                         net (fo=1, routed)           0.670     6.394    ff6/temp_second_min1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.518 r  ff6/temp_second_min1_carry_i_2/O
                         net (fo=1, routed)           0.728     7.246    ff7/temp_second_min1_carry__0_0[2]
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.650 r  ff7/temp_second_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    ff7/temp_second_min1_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.879 r  ff7/temp_second_min1_carry__0/CO[2]
                         net (fo=13, routed)          1.314     9.193    ff6/output_min_reg[0][0]
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.310     9.503 r  ff6/output_min_reg[7]_i_1/O
                         net (fo=1, routed)           0.483     9.986    ff7/binary[12]_i_2_0[7]
    SLICE_X6Y103         LDCE                                         r  ff7/output_min_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff7/output_min_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.978ns  (logic 2.586ns (25.917%)  route 7.392ns (74.083%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.241     2.697    ff6/NUMBER_1_OUT[4]
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.821 r  ff6/temp_first_min1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.821    ff7/S[2]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.219 r  ff7/temp_first_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.219    ff7/temp_first_min1_carry_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.447 r  ff7/temp_first_min1_carry__0/CO[2]
                         net (fo=33, routed)          1.963     5.410    ff6/CO[0]
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.313     5.723 r  ff6/temp_second_min1_carry_i_10/O
                         net (fo=1, routed)           0.670     6.394    ff6/temp_second_min1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.518 r  ff6/temp_second_min1_carry_i_2/O
                         net (fo=1, routed)           0.728     7.246    ff7/temp_second_min1_carry__0_0[2]
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.650 r  ff7/temp_second_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    ff7/temp_second_min1_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.879 r  ff7/temp_second_min1_carry__0/CO[2]
                         net (fo=13, routed)          1.457     9.336    ff6/output_min_reg[0][0]
    SLICE_X10Y100        LUT6 (Prop_lut6_I0_O)        0.310     9.646 r  ff6/output_min_reg[4]_i_1/O
                         net (fo=1, routed)           0.332     9.978    ff7/binary[12]_i_2_0[4]
    SLICE_X10Y100        LDCE                                         r  ff7/output_min_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff7/output_min_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.968ns  (logic 2.586ns (25.944%)  route 7.382ns (74.056%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.241     2.697    ff6/NUMBER_1_OUT[4]
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.821 r  ff6/temp_first_min1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.821    ff7/S[2]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.219 r  ff7/temp_first_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.219    ff7/temp_first_min1_carry_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.447 r  ff7/temp_first_min1_carry__0/CO[2]
                         net (fo=33, routed)          1.963     5.410    ff6/CO[0]
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.313     5.723 r  ff6/temp_second_min1_carry_i_10/O
                         net (fo=1, routed)           0.670     6.394    ff6/temp_second_min1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.518 r  ff6/temp_second_min1_carry_i_2/O
                         net (fo=1, routed)           0.728     7.246    ff7/temp_second_min1_carry__0_0[2]
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.650 r  ff7/temp_second_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    ff7/temp_second_min1_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.879 r  ff7/temp_second_min1_carry__0/CO[2]
                         net (fo=13, routed)          1.141     9.020    ff6/output_min_reg[0][0]
    SLICE_X10Y99         LUT6 (Prop_lut6_I0_O)        0.310     9.330 r  ff6/output_min_reg[0]_i_1/O
                         net (fo=1, routed)           0.637     9.968    ff7/binary[12]_i_2_0[0]
    SLICE_X10Y100        LDCE                                         r  ff7/output_min_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff7/output_min_reg[9]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.839ns  (logic 2.586ns (26.283%)  route 7.253ns (73.717%))
  Logic Levels:           9  (CARRY4=4 FDRE=1 LUT4=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.241     2.697    ff6/NUMBER_1_OUT[4]
    SLICE_X7Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.821 r  ff6/temp_first_min1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.821    ff7/S[2]
    SLICE_X7Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     3.219 r  ff7/temp_first_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.219    ff7/temp_first_min1_carry_n_0
    SLICE_X7Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     3.447 r  ff7/temp_first_min1_carry__0/CO[2]
                         net (fo=33, routed)          1.963     5.410    ff6/CO[0]
    SLICE_X10Y98         LUT6 (Prop_lut6_I2_O)        0.313     5.723 r  ff6/temp_second_min1_carry_i_10/O
                         net (fo=1, routed)           0.670     6.394    ff6/temp_second_min1_carry_i_10_n_0
    SLICE_X10Y98         LUT6 (Prop_lut6_I0_O)        0.124     6.518 r  ff6/temp_second_min1_carry_i_2/O
                         net (fo=1, routed)           0.728     7.246    ff7/temp_second_min1_carry__0_0[2]
    SLICE_X6Y98          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.404     7.650 r  ff7/temp_second_min1_carry/CO[3]
                         net (fo=1, routed)           0.000     7.650    ff7/temp_second_min1_carry_n_0
    SLICE_X6Y99          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.879 r  ff7/temp_second_min1_carry__0/CO[2]
                         net (fo=13, routed)          1.318     9.197    ff6/output_min_reg[0][0]
    SLICE_X6Y102         LUT6 (Prop_lut6_I0_O)        0.310     9.507 r  ff6/output_min_reg[9]_i_1/O
                         net (fo=1, routed)           0.332     9.839    ff7/binary[12]_i_2_0[9]
    SLICE_X6Y102         LDCE                                         r  ff7/output_min_reg[9]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff0/next_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff0/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.256ns  (logic 0.191ns (74.549%)  route 0.065ns (25.451%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE                         0.000     0.000 r  ff0/next_state_reg[0]/C
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff0/next_state_reg[0]/Q
                         net (fo=2, routed)           0.065     0.211    ff0/next_state_reg_n_0_[0]
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.256 r  ff0/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.256    ff0/p_1_in[0]
    SLICE_X8Y88          FDRE                                         r  ff0/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff13/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff13/current_rand_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.128ns (47.750%)  route 0.140ns (52.250%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  ff13/current_rand_reg[4]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ff13/current_rand_reg[4]/Q
                         net (fo=3, routed)           0.140     0.268    ff13/Q[4]
    SLICE_X7Y90          FDRE                                         r  ff13/current_rand_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/next_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff0/current_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.191ns (66.042%)  route 0.098ns (33.958%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y88          FDRE                         0.000     0.000 r  ff0/next_state_reg[1]/C
    SLICE_X9Y88          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff0/next_state_reg[1]/Q
                         net (fo=2, routed)           0.098     0.244    ff0/next_state_reg_n_0_[1]
    SLICE_X8Y88          LUT6 (Prop_lut6_I0_O)        0.045     0.289 r  ff0/current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.289    ff0/p_1_in[1]
    SLICE_X8Y88          FDRE                                         r  ff0/current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff13/current_rand_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff13/current_rand_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.227ns (76.391%)  route 0.070ns (23.609%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  ff13/current_rand_reg[4]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.128     0.128 r  ff13/current_rand_reg[4]/Q
                         net (fo=3, routed)           0.070     0.198    ff13/Q[4]
    SLICE_X7Y91          LUT4 (Prop_lut4_I1_O)        0.099     0.297 r  ff13/p_0_out/O
                         net (fo=1, routed)           0.000     0.297    ff13/p_0_out__0[7]
    SLICE_X7Y91          FDRE                                         r  ff13/current_rand_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff2/count_reg[0]/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.308ns  (logic 0.146ns (47.479%)  route 0.162ns (52.521%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDRE                         0.000     0.000 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/C
    SLICE_X4Y94          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff0/REACTION_TIME_COUNT_EN_OUT_reg/Q
                         net (fo=36, routed)          0.162     0.308    ff4/ff2/REACTION_TIME_COUNT_EN_OUT
    SLICE_X5Y96          FDCE                                         r  ff4/ff2/count_reg[0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/tick_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff1/tick_reg__0/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.313ns  (logic 0.191ns (61.000%)  route 0.122ns (39.000%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE                         0.000     0.000 r  ff4/ff1/tick_reg/C
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.146     0.146 r  ff4/ff1/tick_reg/Q
                         net (fo=9, routed)           0.122     0.268    ff4/ff1/tick_1
    SLICE_X1Y99          LUT6 (Prop_lut6_I5_O)        0.045     0.313 r  ff4/ff1/tick__0_i_1__0/O
                         net (fo=1, routed)           0.000     0.313    ff4/ff1/tick__0_i_1__0_n_0
    SLICE_X1Y99          FDRE                                         r  ff4/ff1/tick_reg__0/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff13/current_rand_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff13/current_rand_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE                         0.000     0.000 r  ff13/current_rand_reg[7]/C
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[7]/Q
                         net (fo=2, routed)           0.181     0.322    ff13/Q[7]
    SLICE_X7Y91          FDRE                                         r  ff13/current_rand_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff13/current_rand_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff13/current_rand_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.917%)  route 0.188ns (57.083%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE                         0.000     0.000 r  ff13/current_rand_reg[1]/C
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[1]/Q
                         net (fo=2, routed)           0.188     0.329    ff13/Q[1]
    SLICE_X7Y90          FDRE                                         r  ff13/current_rand_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff13/current_rand_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff13/current_rand_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.329ns  (logic 0.141ns (42.868%)  route 0.188ns (57.132%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE                         0.000     0.000 r  ff13/current_rand_reg[3]/C
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff13/current_rand_reg[3]/Q
                         net (fo=2, routed)           0.188     0.329    ff13/Q[3]
    SLICE_X7Y90          FDRE                                         r  ff13/current_rand_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff4/ff1/tick_reg__0/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff4/ff1/tick_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.332ns  (logic 0.186ns (55.994%)  route 0.146ns (44.006%))
  Logic Levels:           2  (FDRE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y99          FDRE                         0.000     0.000 r  ff4/ff1/tick_reg__0/C
    SLICE_X1Y99          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  ff4/ff1/tick_reg__0/Q
                         net (fo=1, routed)           0.146     0.287    ff4/ff1/tick_reg__0_n_0
    SLICE_X0Y99          LUT2 (Prop_lut2_I0_O)        0.045     0.332 r  ff4/ff1/tick_i_1__0/O
                         net (fo=1, routed)           0.000     0.332    ff4/ff1/tick_i_1__0_n_0
    SLICE_X0Y99          FDRE                                         r  ff4/ff1/tick_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            39 Endpoints
Min Delay            39 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.829ns  (logic 1.577ns (27.053%)  route 4.252ns (72.947%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.708    10.310    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y105         FDCE                                         r  ff15/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDCE (Prop_fdce_C_Q)         0.459    10.769 r  ff15/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           1.099    11.869    ff15/BCD_8_DIGIT_OUT[27]
    SLICE_X4Y105         LUT3 (Prop_lut3_I0_O)        0.152    12.021 r  ff15/g0_b7_i_33/O
                         net (fo=2, routed)           0.837    12.858    ff3/g0_b7_i_13_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I3_O)        0.326    13.184 r  ff3/g0_b7_i_25/O
                         net (fo=1, routed)           0.000    13.184    ff3/g0_b7_i_25_n_0
    SLICE_X4Y104         MUXF7 (Prop_muxf7_I1_O)      0.217    13.401 r  ff3/g0_b7_i_13/O
                         net (fo=1, routed)           0.303    13.704    ff0/g0_b0_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I5_O)        0.299    14.003 r  ff0/g0_b7_i_4/O
                         net (fo=8, routed)           1.209    15.211    ff3/SEGMENT_LIGHT_OUT_reg[7][1]
    SLICE_X3Y104         LUT6 (Prop_lut6_I4_O)        0.124    15.335 r  ff3/g0_b0/O
                         net (fo=1, routed)           0.804    16.140    ff12/ff1/D[0]
    SLICE_X1Y104         LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.637ns  (logic 1.577ns (27.976%)  route 4.060ns (72.024%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.708    10.310    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y105         FDCE                                         r  ff15/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDCE (Prop_fdce_C_Q)         0.459    10.769 f  ff15/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           1.099    11.869    ff15/BCD_8_DIGIT_OUT[27]
    SLICE_X4Y105         LUT3 (Prop_lut3_I0_O)        0.152    12.021 f  ff15/g0_b7_i_33/O
                         net (fo=2, routed)           0.837    12.858    ff3/g0_b7_i_13_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I3_O)        0.326    13.184 f  ff3/g0_b7_i_25/O
                         net (fo=1, routed)           0.000    13.184    ff3/g0_b7_i_25_n_0
    SLICE_X4Y104         MUXF7 (Prop_muxf7_I1_O)      0.217    13.401 f  ff3/g0_b7_i_13/O
                         net (fo=1, routed)           0.303    13.704    ff0/g0_b0_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I5_O)        0.299    14.003 f  ff0/g0_b7_i_4/O
                         net (fo=8, routed)           1.021    15.024    ff3/SEGMENT_LIGHT_OUT_reg[7][1]
    SLICE_X2Y104         LUT6 (Prop_lut6_I4_O)        0.124    15.148 r  ff3/g0_b7/O
                         net (fo=1, routed)           0.799    15.947    ff12/ff1/D[7]
    SLICE_X1Y104         LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.617ns  (logic 1.577ns (28.075%)  route 4.040ns (71.925%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.708    10.310    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y105         FDCE                                         r  ff15/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDCE (Prop_fdce_C_Q)         0.459    10.769 r  ff15/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           1.099    11.869    ff15/BCD_8_DIGIT_OUT[27]
    SLICE_X4Y105         LUT3 (Prop_lut3_I0_O)        0.152    12.021 r  ff15/g0_b7_i_33/O
                         net (fo=2, routed)           0.837    12.858    ff3/g0_b7_i_13_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I3_O)        0.326    13.184 r  ff3/g0_b7_i_25/O
                         net (fo=1, routed)           0.000    13.184    ff3/g0_b7_i_25_n_0
    SLICE_X4Y104         MUXF7 (Prop_muxf7_I1_O)      0.217    13.401 r  ff3/g0_b7_i_13/O
                         net (fo=1, routed)           0.303    13.704    ff0/g0_b0_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I5_O)        0.299    14.003 r  ff0/g0_b7_i_4/O
                         net (fo=8, routed)           1.002    15.004    ff3/SEGMENT_LIGHT_OUT_reg[7][1]
    SLICE_X2Y104         LUT6 (Prop_lut6_I4_O)        0.124    15.128 r  ff3/g0_b1/O
                         net (fo=1, routed)           0.799    15.927    ff12/ff1/D[1]
    SLICE_X1Y104         LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[8]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.458ns  (logic 1.215ns (22.262%)  route 4.243ns (77.738%))
  Logic Levels:           5  (LUT5=1 LUT6=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.708    10.310    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  ff15/bcds_out_reg_reg[8]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.422    10.732 r  ff15/bcds_out_reg_reg[8]/Q
                         net (fo=1, routed)           0.674    11.407    ff15/BCD_8_DIGIT_OUT[10]
    SLICE_X5Y106         LUT6 (Prop_lut6_I1_O)        0.297    11.704 r  ff15/g0_b7_i_30/O
                         net (fo=2, routed)           0.797    12.501    ff3/g0_b7_i_7_0
    SLICE_X4Y105         LUT6 (Prop_lut6_I5_O)        0.124    12.625 r  ff3/g0_b7_i_18/O
                         net (fo=1, routed)           0.645    13.270    ff0/g0_b7_i_2_1
    SLICE_X4Y104         LUT5 (Prop_lut5_I2_O)        0.124    13.394 r  ff0/g0_b7_i_7/O
                         net (fo=1, routed)           0.280    13.673    ff0/g0_b7_i_7_n_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I5_O)        0.124    13.797 r  ff0/g0_b7_i_2/O
                         net (fo=8, routed)           1.043    14.840    ff3/SEGMENT_LIGHT_OUT_reg[7][0]
    SLICE_X2Y103         LUT6 (Prop_lut6_I2_O)        0.124    14.964 r  ff3/g0_b4/O
                         net (fo=1, routed)           0.804    15.768    ff12/ff1/D[4]
    SLICE_X1Y103         LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.367ns  (logic 1.020ns (19.005%)  route 4.347ns (80.995%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.708    10.310    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y106         FDCE                                         r  ff15/bcds_out_reg_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.524    10.834 r  ff15/bcds_out_reg_reg[15]/Q
                         net (fo=1, routed)           0.661    11.495    ff15/BCD_8_DIGIT_OUT[18]
    SLICE_X6Y106         LUT6 (Prop_lut6_I0_O)        0.124    11.619 r  ff15/g0_b7_i_27/O
                         net (fo=2, routed)           0.958    12.578    ff15/bcds_out_reg_reg[15]_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I3_O)        0.124    12.702 r  ff15/g0_b7_i_15/O
                         net (fo=1, routed)           0.806    13.508    ff3/g0_b7_1
    SLICE_X3Y104         LUT5 (Prop_lut5_I4_O)        0.124    13.632 r  ff3/g0_b7_i_5/O
                         net (fo=8, routed)           1.120    14.752    ff3/SEG_OUT[3]
    SLICE_X2Y103         LUT6 (Prop_lut6_I5_O)        0.124    14.876 r  ff3/g0_b6/O
                         net (fo=1, routed)           0.801    15.677    ff12/ff1/D[6]
    SLICE_X1Y103         LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[15]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.336ns  (logic 1.020ns (19.116%)  route 4.316ns (80.884%))
  Logic Levels:           4  (LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.708    10.310    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y106         FDCE                                         r  ff15/bcds_out_reg_reg[15]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y106         FDCE (Prop_fdce_C_Q)         0.524    10.834 r  ff15/bcds_out_reg_reg[15]/Q
                         net (fo=1, routed)           0.661    11.495    ff15/BCD_8_DIGIT_OUT[18]
    SLICE_X6Y106         LUT6 (Prop_lut6_I0_O)        0.124    11.619 r  ff15/g0_b7_i_27/O
                         net (fo=2, routed)           0.958    12.578    ff15/bcds_out_reg_reg[15]_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I3_O)        0.124    12.702 r  ff15/g0_b7_i_15/O
                         net (fo=1, routed)           0.806    13.508    ff3/g0_b7_1
    SLICE_X3Y104         LUT5 (Prop_lut5_I4_O)        0.124    13.632 r  ff3/g0_b7_i_5/O
                         net (fo=8, routed)           1.101    14.733    ff3/SEG_OUT[3]
    SLICE_X2Y103         LUT6 (Prop_lut6_I5_O)        0.124    14.857 r  ff3/g0_b5/O
                         net (fo=1, routed)           0.789    15.646    ff12/ff1/D[5]
    SLICE_X1Y103         LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[22]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.318ns  (logic 1.577ns (29.654%)  route 3.741ns (70.346%))
  Logic Levels:           5  (LUT3=1 LUT6=3 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.708    10.310    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y105         FDCE                                         r  ff15/bcds_out_reg_reg[22]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y105         FDCE (Prop_fdce_C_Q)         0.459    10.769 r  ff15/bcds_out_reg_reg[22]/Q
                         net (fo=1, routed)           1.099    11.869    ff15/BCD_8_DIGIT_OUT[27]
    SLICE_X4Y105         LUT3 (Prop_lut3_I0_O)        0.152    12.021 r  ff15/g0_b7_i_33/O
                         net (fo=2, routed)           0.837    12.858    ff3/g0_b7_i_13_0
    SLICE_X4Y104         LUT6 (Prop_lut6_I3_O)        0.326    13.184 r  ff3/g0_b7_i_25/O
                         net (fo=1, routed)           0.000    13.184    ff3/g0_b7_i_25_n_0
    SLICE_X4Y104         MUXF7 (Prop_muxf7_I1_O)      0.217    13.401 r  ff3/g0_b7_i_13/O
                         net (fo=1, routed)           0.303    13.704    ff0/g0_b0_1
    SLICE_X4Y103         LUT6 (Prop_lut6_I5_O)        0.299    14.003 r  ff0/g0_b7_i_4/O
                         net (fo=8, routed)           0.714    14.716    ff3/SEGMENT_LIGHT_OUT_reg[7][1]
    SLICE_X2Y104         LUT6 (Prop_lut6_I4_O)        0.124    14.840 r  ff3/g0_b2/O
                         net (fo=1, routed)           0.788    15.628    ff12/ff1/D[2]
    SLICE_X1Y104         LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff15/bcds_out_reg_reg[21]/C
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff12/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.914ns  (logic 1.185ns (24.113%)  route 3.729ns (75.887%))
  Logic Levels:           4  (LUT3=1 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     6.482 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     8.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     8.602 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.708    10.310    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y106         FDCE                                         r  ff15/bcds_out_reg_reg[21]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y106         FDCE (Prop_fdce_C_Q)         0.459    10.769 r  ff15/bcds_out_reg_reg[21]/Q
                         net (fo=1, routed)           0.947    11.717    ff15/BCD_8_DIGIT_OUT[26]
    SLICE_X5Y105         LUT3 (Prop_lut3_I0_O)        0.152    11.869 r  ff15/g0_b7_i_20/O
                         net (fo=2, routed)           0.595    12.464    ff3/g0_b7_i_3_0
    SLICE_X3Y105         LUT6 (Prop_lut6_I3_O)        0.326    12.790 r  ff3/g0_b7_i_9/O
                         net (fo=1, routed)           0.808    13.598    ff3/g0_b7_i_9_n_0
    SLICE_X3Y104         LUT5 (Prop_lut5_I2_O)        0.124    13.722 r  ff3/g0_b7_i_3/O
                         net (fo=8, routed)           0.831    14.553    ff3/SEG_OUT[1]
    SLICE_X4Y103         LUT6 (Prop_lut6_I3_O)        0.124    14.677 r  ff3/g0_b3/O
                         net (fo=1, routed)           0.548    15.225    ff12/ff1/D[3]
    SLICE_X2Y103         LDCE                                         r  ff12/ff1/SEGMENT_LIGHT_OUT_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/clk_cycle_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.535ns  (logic 0.985ns (15.072%)  route 5.550ns (84.928%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.724     5.327    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          1.964     7.747    ff0/LED_OBUF[0]
    SLICE_X8Y86          LUT6 (Prop_lut6_I1_O)        0.124     7.871 r  ff0/last_triggers[5]_i_4/O
                         net (fo=1, routed)           0.689     8.560    ff0/last_triggers[5]_i_4_n_0
    SLICE_X8Y86          LUT2 (Prop_lut2_I1_O)        0.124     8.684 f  ff0/last_triggers[5]_i_2/O
                         net (fo=7, routed)           0.841     9.526    ff0/last_triggers[5]_i_2_n_0
    SLICE_X7Y88          LUT6 (Prop_lut6_I1_O)        0.124     9.650 r  ff0/clk_cycle_count[1]_i_3/O
                         net (fo=2, routed)           1.261    10.911    ff0/clk_cycle_count[1]_i_3_n_0
    SLICE_X8Y90          LUT4 (Prop_lut4_I2_O)        0.157    11.068 r  ff0/clk_cycle_count[1]_i_1/O
                         net (fo=1, routed)           0.794    11.862    ff0/clk_cycle_count[1]_i_1_n_0
    SLICE_X8Y90          FDRE                                         r  ff0/clk_cycle_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.394ns  (logic 4.069ns (63.634%)  route 2.325ns (36.366%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.721     5.324    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.518     5.842 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          2.325     8.167    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.551    11.717 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.717    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff20/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.141ns (41.230%)  route 0.201ns (58.770%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.599     1.518    ff20/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y85          FDRE                                         r  ff20/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  ff20/DEBOUNCED_OUT_reg/Q
                         net (fo=7, routed)           0.201     1.860    ff0/LED_OBUF[4]
    SLICE_X7Y86          FDRE                                         r  ff0/last_triggers_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.439ns  (logic 0.164ns (37.380%)  route 0.275ns (62.620%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.601     1.520    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.275     1.959    ff0/LED_OBUF[3]
    SLICE_X7Y86          FDRE                                         r  ff0/last_triggers_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff14/temp_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.448ns  (logic 0.209ns (46.703%)  route 0.239ns (53.297%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.603     1.522    ff14/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y93          FDRE                                         r  ff14/temp_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.164     1.686 r  ff14/temp_reg/Q
                         net (fo=10, routed)          0.239     1.925    ff0/CLK
    SLICE_X0Y93          LUT6 (Prop_lut6_I0_O)        0.045     1.970 r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1/O
                         net (fo=1, routed)           0.000     1.970    ff0/CLK_VAR_HZ_SWITCHABLE_OUT_i_1_n_0
    SLICE_X0Y93          FDRE                                         r  ff0/CLK_VAR_HZ_SWITCHABLE_OUT_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.575ns  (logic 0.186ns (32.326%)  route 0.389ns (67.674%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.603     1.522    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.389     2.053    ff0/LED_OBUF[0]
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.045     2.098 r  ff0/current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     2.098    ff0/p_1_in[0]
    SLICE_X8Y88          FDRE                                         r  ff0/current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.619ns  (logic 0.186ns (30.047%)  route 0.433ns (69.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.603     1.522    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.433     2.096    ff0/LED_OBUF[0]
    SLICE_X9Y88          LUT6 (Prop_lut6_I2_O)        0.045     2.141 r  ff0/next_state[1]_i_1/O
                         net (fo=1, routed)           0.000     2.141    ff0/next_state[1]_i_1_n_0
    SLICE_X9Y88          FDRE                                         r  ff0/next_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff21/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/last_triggers_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.678ns  (logic 0.141ns (20.807%)  route 0.537ns (79.193%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.597     1.516    ff21/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y81          FDRE                                         r  ff21/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y81          FDRE (Prop_fdre_C_Q)         0.141     1.657 r  ff21/DEBOUNCED_OUT_reg/Q
                         net (fo=6, routed)           0.537     2.194    ff0/LED_OBUF[5]
    SLICE_X7Y86          FDRE                                         r  ff0/last_triggers_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.705ns  (logic 0.186ns (26.382%)  route 0.519ns (73.618%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.603     1.522    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.519     2.182    ff0/LED_OBUF[0]
    SLICE_X8Y88          LUT6 (Prop_lut6_I5_O)        0.045     2.227 r  ff0/current_state[3]_i_2/O
                         net (fo=1, routed)           0.000     2.227    ff0/p_1_in[3]
    SLICE_X8Y88          FDRE                                         r  ff0/current_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff19/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/current_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.717ns  (logic 0.254ns (35.423%)  route 0.463ns (64.577%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.601     1.520    ff19/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y88          FDRE                                         r  ff19/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y88          FDRE (Prop_fdre_C_Q)         0.164     1.684 r  ff19/DEBOUNCED_OUT_reg/Q
                         net (fo=11, routed)          0.296     1.980    ff19/LED_OBUF[0]
    SLICE_X7Y87          LUT3 (Prop_lut3_I0_O)        0.045     2.025 r  ff19/current_state[2]_i_3/O
                         net (fo=2, routed)           0.167     2.192    ff0/current_state_reg[2]_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I3_O)        0.045     2.237 r  ff0/current_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.237    ff0/p_1_in[2]
    SLICE_X7Y88          FDRE                                         r  ff0/current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff18/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/next_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.186ns (24.704%)  route 0.567ns (75.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.597     1.516    ff18/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y108         FDRE                                         r  ff18/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y108         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  ff18/DEBOUNCED_OUT_reg/Q
                         net (fo=12, routed)          0.567     2.224    ff0/LED_OBUF[2]
    SLICE_X7Y87          LUT6 (Prop_lut6_I4_O)        0.045     2.269 r  ff0/next_state[2]_i_1/O
                         net (fo=1, routed)           0.000     2.269    ff0/next_state[2]_i_1_n_0
    SLICE_X7Y87          FDRE                                         r  ff0/next_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ff17/DEBOUNCED_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ff0/BUFFER_WRITE_TRIGGER_OUT_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.753ns  (logic 0.186ns (24.704%)  route 0.567ns (75.296%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.603     1.522    ff17/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y93          FDRE                                         r  ff17/DEBOUNCED_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y93          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  ff17/DEBOUNCED_OUT_reg/Q
                         net (fo=17, routed)          0.567     2.230    ff0/LED_OBUF[0]
    SLICE_X10Y88         LUT6 (Prop_lut6_I0_O)        0.045     2.275 r  ff0/BUFFER_WRITE_TRIGGER_OUT_i_1/O
                         net (fo=1, routed)           0.000     2.275    ff0/BUFFER_WRITE_TRIGGER_OUT_i_1_n_0
    SLICE_X10Y88         FDRE                                         r  ff0/BUFFER_WRITE_TRIGGER_OUT_reg/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           306 Endpoints
Min Delay           306 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[1]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.292ns  (logic 2.734ns (24.212%)  route 8.558ns (75.788%))
  Logic Levels:           11  (CARRY4=2 FDRE=1 LUT3=1 LUT6=6 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.115     2.571    ff6/NUMBER_1_OUT[4]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     2.695 r  ff6/sum__0_carry__0_i_3/O
                         net (fo=1, routed)           0.482     3.177    ff7/binary[0]_i_9_0[1]
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.697 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.697    ff7/sum__0_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.012 r  ff7/sum__0_carry__1/O[3]
                         net (fo=12, routed)          1.638     5.649    ff7/sum[11]
    SLICE_X10Y102        LUT6 (Prop_lut6_I2_O)        0.307     5.956 r  ff7/binary[8]_i_5/O
                         net (fo=6, routed)           0.992     6.949    ff7/binary[8]_i_5_n_0
    SLICE_X13Y102        LUT6 (Prop_lut6_I5_O)        0.124     7.073 r  ff7/binary[5]_i_5/O
                         net (fo=7, routed)           0.540     7.613    ff7/binary[5]_i_5_n_0
    SLICE_X12Y102        LUT6 (Prop_lut6_I5_O)        0.124     7.737 r  ff7/binary[2]_i_5/O
                         net (fo=3, routed)           0.798     8.535    ff7/binary[2]_i_5_n_0
    SLICE_X12Y102        LUT6 (Prop_lut6_I0_O)        0.124     8.659 r  ff7/binary[1]_i_6/O
                         net (fo=1, routed)           0.969     9.628    ff7/binary[1]_i_6_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     9.752 r  ff7/binary[1]_i_5/O
                         net (fo=1, routed)           0.000     9.752    ff0/binary_reg[1]_0
    SLICE_X11Y100        MUXF7 (Prop_muxf7_I1_O)      0.217     9.969 r  ff0/binary_reg[1]_i_3/O
                         net (fo=1, routed)           1.024    10.993    ff15/binary_reg[1]_1
    SLICE_X9Y101         LUT6 (Prop_lut6_I4_O)        0.299    11.292 r  ff15/binary[1]_i_1/O
                         net (fo=1, routed)           0.000    11.292    ff15/binary[1]_i_1_n_0
    SLICE_X9Y101         FDCE                                         r  ff15/binary_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.509     9.931    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y101         FDCE                                         r  ff15/binary_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[12]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        11.079ns  (logic 2.832ns (25.562%)  route 8.247ns (74.438%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.245     2.701    ff6/NUMBER_1_OUT[4]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.825 r  ff6/temp_max1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.825    ff7/temp_max1_carry__0_1[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.205 r  ff7/temp_max1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    ff7/temp_max1_carry_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.434 r  ff7/temp_max1_carry__0/CO[2]
                         net (fo=33, routed)          1.874     5.309    ff6/binary_reg[0][0]
    SLICE_X10Y101        LUT6 (Prop_lut6_I2_O)        0.310     5.619 r  ff6/output_max1_carry_i_10/O
                         net (fo=1, routed)           0.307     5.926    ff6/output_max1_carry_i_10_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.050 r  ff6/output_max1_carry_i_2/O
                         net (fo=1, routed)           0.557     6.607    ff7/output_max1_carry__0_0[2]
    SLICE_X9Y99          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.005 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.001     7.005    ff7/output_max1_carry_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.233 r  ff7/output_max1_carry__0/CO[2]
                         net (fo=13, routed)          1.177     8.410    ff6/binary_reg[0]_0[0]
    SLICE_X5Y103         LUT5 (Prop_lut5_I3_O)        0.313     8.723 r  ff6/binary[12]_i_4/O
                         net (fo=1, routed)           1.065     9.788    ff7/binary_reg[12]
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.124     9.912 r  ff7/binary[12]_i_2/O
                         net (fo=1, routed)           1.021    10.933    ff15/binary_reg[12]_0
    SLICE_X8Y105         LUT4 (Prop_lut4_I2_O)        0.146    11.079 r  ff15/binary[12]_i_1/O
                         net (fo=1, routed)           0.000    11.079    ff15/binary[12]_i_1_n_0
    SLICE_X8Y105         FDCE                                         r  ff15/binary_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.508     9.930    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y105         FDCE                                         r  ff15/binary_reg[12]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[11]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.965ns  (logic 3.060ns (27.908%)  route 7.905ns (72.092%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.245     2.701    ff6/NUMBER_1_OUT[4]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.825 r  ff6/temp_max1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.825    ff7/temp_max1_carry__0_1[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.205 r  ff7/temp_max1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    ff7/temp_max1_carry_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.434 r  ff7/temp_max1_carry__0/CO[2]
                         net (fo=33, routed)          1.874     5.309    ff6/binary_reg[0][0]
    SLICE_X10Y101        LUT6 (Prop_lut6_I2_O)        0.310     5.619 r  ff6/output_max1_carry_i_10/O
                         net (fo=1, routed)           0.307     5.926    ff6/output_max1_carry_i_10_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.050 r  ff6/output_max1_carry_i_2/O
                         net (fo=1, routed)           0.557     6.607    ff7/output_max1_carry__0_0[2]
    SLICE_X9Y99          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.005 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.001     7.005    ff7/output_max1_carry_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.233 r  ff7/output_max1_carry__0/CO[2]
                         net (fo=13, routed)          1.410     8.643    ff6/binary_reg[0]_0[0]
    SLICE_X6Y103         LUT5 (Prop_lut5_I3_O)        0.339     8.982 r  ff6/binary[11]_i_4/O
                         net (fo=1, routed)           1.027    10.009    ff7/binary_reg[11]
    SLICE_X8Y104         LUT5 (Prop_lut5_I1_O)        0.348    10.357 r  ff7/binary[11]_i_2/O
                         net (fo=1, routed)           0.483    10.841    ff15/binary_reg[11]_0
    SLICE_X8Y104         LUT4 (Prop_lut4_I2_O)        0.124    10.965 r  ff15/binary[11]_i_1/O
                         net (fo=1, routed)           0.000    10.965    ff15/binary[11]_i_1_n_0
    SLICE_X8Y104         FDCE                                         r  ff15/binary_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.508     9.930    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y104         FDCE                                         r  ff15/binary_reg[11]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[8]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.944ns  (logic 3.043ns (27.805%)  route 7.901ns (72.195%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.245     2.701    ff6/NUMBER_1_OUT[4]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.825 r  ff6/temp_max1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.825    ff7/temp_max1_carry__0_1[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.205 r  ff7/temp_max1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    ff7/temp_max1_carry_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.434 r  ff7/temp_max1_carry__0/CO[2]
                         net (fo=33, routed)          1.874     5.309    ff6/binary_reg[0][0]
    SLICE_X10Y101        LUT6 (Prop_lut6_I2_O)        0.310     5.619 r  ff6/output_max1_carry_i_10/O
                         net (fo=1, routed)           0.307     5.926    ff6/output_max1_carry_i_10_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.050 r  ff6/output_max1_carry_i_2/O
                         net (fo=1, routed)           0.557     6.607    ff7/output_max1_carry__0_0[2]
    SLICE_X9Y99          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.005 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.001     7.005    ff7/output_max1_carry_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.233 r  ff7/output_max1_carry__0/CO[2]
                         net (fo=13, routed)          1.609     8.842    ff6/binary_reg[0]_0[0]
    SLICE_X7Y102         LUT5 (Prop_lut5_I3_O)        0.343     9.185 r  ff6/binary[8]_i_4/O
                         net (fo=1, routed)           0.641     9.826    ff7/binary_reg[8]
    SLICE_X7Y103         LUT5 (Prop_lut5_I1_O)        0.327    10.153 r  ff7/binary[8]_i_2/O
                         net (fo=1, routed)           0.667    10.820    ff15/binary_reg[8]_0
    SLICE_X7Y103         LUT4 (Prop_lut4_I2_O)        0.124    10.944 r  ff15/binary[8]_i_1/O
                         net (fo=1, routed)           0.000    10.944    ff15/binary[8]_i_1_n_0
    SLICE_X7Y103         FDCE                                         r  ff15/binary_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.587    10.009    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y103         FDCE                                         r  ff15/binary_reg[8]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.803ns  (logic 2.342ns (21.679%)  route 8.461ns (78.321%))
  Logic Levels:           10  (CARRY4=2 FDRE=1 LUT3=1 LUT6=6)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.115     2.571    ff6/NUMBER_1_OUT[4]
    SLICE_X9Y101         LUT3 (Prop_lut3_I1_O)        0.124     2.695 r  ff6/sum__0_carry__0_i_3/O
                         net (fo=1, routed)           0.482     3.177    ff7/binary[0]_i_9_0[1]
    SLICE_X8Y100         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.697 r  ff7/sum__0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.697    ff7/sum__0_carry__0_n_0
    SLICE_X8Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     4.012 r  ff7/sum__0_carry__1/O[3]
                         net (fo=12, routed)          1.200     5.212    ff7/sum[11]
    SLICE_X10Y103        LUT6 (Prop_lut6_I2_O)        0.307     5.519 r  ff7/binary[6]_i_8/O
                         net (fo=4, routed)           0.834     6.353    ff7/binary[6]_i_8_n_0
    SLICE_X12Y103        LUT6 (Prop_lut6_I3_O)        0.124     6.477 r  ff7/binary[4]_i_8/O
                         net (fo=6, routed)           1.196     7.673    ff7/binary[4]_i_8_n_0
    SLICE_X13Y101        LUT6 (Prop_lut6_I5_O)        0.124     7.797 r  ff7/binary[2]_i_6/O
                         net (fo=3, routed)           0.835     8.632    ff7/binary[2]_i_6_n_0
    SLICE_X13Y100        LUT6 (Prop_lut6_I2_O)        0.124     8.756 r  ff7/binary[0]_i_5/O
                         net (fo=1, routed)           0.446     9.202    ff7/binary[0]_i_5_n_0
    SLICE_X12Y101        LUT6 (Prop_lut6_I2_O)        0.124     9.326 r  ff7/binary[0]_i_3/O
                         net (fo=1, routed)           1.353    10.679    ff0/binary_reg[0]_1
    SLICE_X9Y101         LUT6 (Prop_lut6_I4_O)        0.124    10.803 r  ff0/binary[0]_i_1/O
                         net (fo=1, routed)           0.000    10.803    ff15/D[0]
    SLICE_X9Y101         FDCE                                         r  ff15/binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.509     9.931    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y101         FDCE                                         r  ff15/binary_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[4]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.608ns  (logic 3.042ns (28.677%)  route 7.566ns (71.323%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.245     2.701    ff6/NUMBER_1_OUT[4]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.825 r  ff6/temp_max1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.825    ff7/temp_max1_carry__0_1[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.205 r  ff7/temp_max1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    ff7/temp_max1_carry_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.434 r  ff7/temp_max1_carry__0/CO[2]
                         net (fo=33, routed)          1.874     5.309    ff6/binary_reg[0][0]
    SLICE_X10Y101        LUT6 (Prop_lut6_I2_O)        0.310     5.619 r  ff6/output_max1_carry_i_10/O
                         net (fo=1, routed)           0.307     5.926    ff6/output_max1_carry_i_10_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.050 r  ff6/output_max1_carry_i_2/O
                         net (fo=1, routed)           0.557     6.607    ff7/output_max1_carry__0_0[2]
    SLICE_X9Y99          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.005 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.001     7.005    ff7/output_max1_carry_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.233 r  ff7/output_max1_carry__0/CO[2]
                         net (fo=13, routed)          0.999     8.233    ff6/binary_reg[0]_0[0]
    SLICE_X9Y101         LUT5 (Prop_lut5_I3_O)        0.342     8.575 r  ff6/binary[4]_i_4/O
                         net (fo=1, routed)           1.031     9.605    ff7/binary_reg[4]
    SLICE_X10Y101        LUT5 (Prop_lut5_I1_O)        0.327     9.932 r  ff7/binary[4]_i_2/O
                         net (fo=1, routed)           0.551    10.484    ff15/binary_reg[4]_0
    SLICE_X9Y103         LUT4 (Prop_lut4_I2_O)        0.124    10.608 r  ff15/binary[4]_i_1/O
                         net (fo=1, routed)           0.000    10.608    ff15/binary[4]_i_1_n_0
    SLICE_X9Y103         FDCE                                         r  ff15/binary_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.508     9.930    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y103         FDCE                                         r  ff15/binary_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[6]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.571ns  (logic 3.043ns (28.785%)  route 7.528ns (71.215%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.245     2.701    ff6/NUMBER_1_OUT[4]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.825 r  ff6/temp_max1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.825    ff7/temp_max1_carry__0_1[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.205 r  ff7/temp_max1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    ff7/temp_max1_carry_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.434 r  ff7/temp_max1_carry__0/CO[2]
                         net (fo=33, routed)          1.874     5.309    ff6/binary_reg[0][0]
    SLICE_X10Y101        LUT6 (Prop_lut6_I2_O)        0.310     5.619 r  ff6/output_max1_carry_i_10/O
                         net (fo=1, routed)           0.307     5.926    ff6/output_max1_carry_i_10_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.050 r  ff6/output_max1_carry_i_2/O
                         net (fo=1, routed)           0.557     6.607    ff7/output_max1_carry__0_0[2]
    SLICE_X9Y99          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.005 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.001     7.005    ff7/output_max1_carry_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.233 r  ff7/output_max1_carry__0/CO[2]
                         net (fo=13, routed)          1.064     8.298    ff6/binary_reg[0]_0[0]
    SLICE_X9Y101         LUT5 (Prop_lut5_I3_O)        0.338     8.636 r  ff6/binary[6]_i_4/O
                         net (fo=1, routed)           0.817     9.452    ff7/binary_reg[6]
    SLICE_X9Y103         LUT5 (Prop_lut5_I1_O)        0.332     9.784 r  ff7/binary[6]_i_2/O
                         net (fo=1, routed)           0.663    10.447    ff15/binary_reg[6]_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I2_O)        0.124    10.571 r  ff15/binary[6]_i_1/O
                         net (fo=1, routed)           0.000    10.571    ff15/binary[6]_i_1_n_0
    SLICE_X8Y103         FDCE                                         r  ff15/binary_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.508     9.930    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y103         FDCE                                         r  ff15/binary_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[9]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.566ns  (logic 3.043ns (28.799%)  route 7.523ns (71.201%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.245     2.701    ff6/NUMBER_1_OUT[4]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.825 r  ff6/temp_max1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.825    ff7/temp_max1_carry__0_1[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.205 r  ff7/temp_max1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    ff7/temp_max1_carry_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.434 r  ff7/temp_max1_carry__0/CO[2]
                         net (fo=33, routed)          1.874     5.309    ff6/binary_reg[0][0]
    SLICE_X10Y101        LUT6 (Prop_lut6_I2_O)        0.310     5.619 r  ff6/output_max1_carry_i_10/O
                         net (fo=1, routed)           0.307     5.926    ff6/output_max1_carry_i_10_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.050 r  ff6/output_max1_carry_i_2/O
                         net (fo=1, routed)           0.557     6.607    ff7/output_max1_carry__0_0[2]
    SLICE_X9Y99          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.005 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.001     7.005    ff7/output_max1_carry_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.233 r  ff7/output_max1_carry__0/CO[2]
                         net (fo=13, routed)          1.034     8.268    ff6/binary_reg[0]_0[0]
    SLICE_X9Y102         LUT5 (Prop_lut5_I3_O)        0.343     8.611 r  ff6/binary[9]_i_4/O
                         net (fo=1, routed)           0.835     9.445    ff7/binary_reg[9]
    SLICE_X8Y103         LUT5 (Prop_lut5_I1_O)        0.327     9.772 r  ff7/binary[9]_i_2/O
                         net (fo=1, routed)           0.670    10.442    ff15/binary_reg[9]_0
    SLICE_X8Y103         LUT4 (Prop_lut4_I2_O)        0.124    10.566 r  ff15/binary[9]_i_1/O
                         net (fo=1, routed)           0.000    10.566    ff15/binary[9]_i_1_n_0
    SLICE_X8Y103         FDCE                                         r  ff15/binary_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.508     9.930    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y103         FDCE                                         r  ff15/binary_reg[9]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[2]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.153ns  (logic 3.046ns (30.002%)  route 7.107ns (69.998%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.245     2.701    ff6/NUMBER_1_OUT[4]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.825 r  ff6/temp_max1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.825    ff7/temp_max1_carry__0_1[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.205 r  ff7/temp_max1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    ff7/temp_max1_carry_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.434 r  ff7/temp_max1_carry__0/CO[2]
                         net (fo=33, routed)          1.874     5.309    ff6/binary_reg[0][0]
    SLICE_X10Y101        LUT6 (Prop_lut6_I2_O)        0.310     5.619 r  ff6/output_max1_carry_i_10/O
                         net (fo=1, routed)           0.307     5.926    ff6/output_max1_carry_i_10_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.050 r  ff6/output_max1_carry_i_2/O
                         net (fo=1, routed)           0.557     6.607    ff7/output_max1_carry__0_0[2]
    SLICE_X9Y99          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.005 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.001     7.005    ff7/output_max1_carry_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.233 r  ff7/output_max1_carry__0/CO[2]
                         net (fo=13, routed)          0.888     8.122    ff6/binary_reg[0]_0[0]
    SLICE_X11Y99         LUT5 (Prop_lut5_I3_O)        0.341     8.463 r  ff6/binary[2]_i_4/O
                         net (fo=1, routed)           0.411     8.874    ff7/binary_reg[2]
    SLICE_X11Y101        LUT5 (Prop_lut5_I1_O)        0.332     9.206 r  ff7/binary[2]_i_2/O
                         net (fo=1, routed)           0.823    10.029    ff15/binary_reg[2]_0
    SLICE_X9Y102         LUT4 (Prop_lut4_I2_O)        0.124    10.153 r  ff15/binary[2]_i_1/O
                         net (fo=1, routed)           0.000    10.153    ff15/binary[2]_i_1_n_0
    SLICE_X9Y102         FDCE                                         r  ff15/binary_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.509     9.931    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y102         FDCE                                         r  ff15/binary_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff6/NUMBER_1_OUT_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[5]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        10.150ns  (logic 3.038ns (29.931%)  route 7.112ns (70.069%))
  Logic Levels:           11  (CARRY4=4 FDRE=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y97          FDRE                         0.000     0.000 r  ff6/NUMBER_1_OUT_reg[4]/C
    SLICE_X7Y97          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  ff6/NUMBER_1_OUT_reg[4]/Q
                         net (fo=14, routed)          2.245     2.701    ff6/NUMBER_1_OUT[4]
    SLICE_X6Y100         LUT4 (Prop_lut4_I1_O)        0.124     2.825 r  ff6/temp_max1_carry_i_6/O
                         net (fo=1, routed)           0.000     2.825    ff7/temp_max1_carry__0_1[2]
    SLICE_X6Y100         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380     3.205 r  ff7/temp_max1_carry/CO[3]
                         net (fo=1, routed)           0.000     3.205    ff7/temp_max1_carry_n_0
    SLICE_X6Y101         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     3.434 r  ff7/temp_max1_carry__0/CO[2]
                         net (fo=33, routed)          1.874     5.309    ff6/binary_reg[0][0]
    SLICE_X10Y101        LUT6 (Prop_lut6_I2_O)        0.310     5.619 r  ff6/output_max1_carry_i_10/O
                         net (fo=1, routed)           0.307     5.926    ff6/output_max1_carry_i_10_n_0
    SLICE_X10Y99         LUT6 (Prop_lut6_I5_O)        0.124     6.050 r  ff6/output_max1_carry_i_2/O
                         net (fo=1, routed)           0.557     6.607    ff7/output_max1_carry__0_0[2]
    SLICE_X9Y99          CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398     7.005 r  ff7/output_max1_carry/CO[3]
                         net (fo=1, routed)           0.001     7.005    ff7/output_max1_carry_n_0
    SLICE_X9Y100         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.233 r  ff7/output_max1_carry__0/CO[2]
                         net (fo=13, routed)          0.729     7.962    ff6/binary_reg[0]_0[0]
    SLICE_X11Y101        LUT5 (Prop_lut5_I3_O)        0.339     8.301 r  ff6/binary[5]_i_4/O
                         net (fo=1, routed)           0.436     8.738    ff7/binary_reg[5]
    SLICE_X11Y101        LUT5 (Prop_lut5_I1_O)        0.326     9.064 r  ff7/binary[5]_i_2/O
                         net (fo=1, routed)           0.962    10.026    ff15/binary_reg[5]_0
    SLICE_X9Y103         LUT4 (Prop_lut4_I2_O)        0.124    10.150 r  ff15/binary[5]_i_1/O
                         net (fo=1, routed)           0.000    10.150    ff15/binary[5]_i_1_n_0
    SLICE_X9Y103         FDCE                                         r  ff15/binary_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     6.411 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     8.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     8.422 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         1.508     9.930    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y103         FDCE                                         r  ff15/binary_reg[5]/C  (IS_INVERTED)





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 ff7/output_min_reg[7]/G
                            (positive level-sensitive latch)
  Destination:            ff15/binary_reg[7]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.401ns  (logic 0.268ns (66.765%)  route 0.133ns (33.235%))
  Logic Levels:           3  (LDCE=1 LUT4=1 LUT5=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y103         LDCE                         0.000     0.000 r  ff7/output_min_reg[7]/G
    SLICE_X6Y103         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ff7/output_min_reg[7]/Q
                         net (fo=1, routed)           0.082     0.260    ff7/output_min[7]
    SLICE_X7Y103         LUT5 (Prop_lut5_I3_O)        0.045     0.305 r  ff7/binary[7]_i_2/O
                         net (fo=1, routed)           0.051     0.356    ff15/binary_reg[7]_0
    SLICE_X7Y103         LUT4 (Prop_lut4_I2_O)        0.045     0.401 r  ff15/binary[7]_i_1/O
                         net (fo=1, routed)           0.000     0.401    ff15/binary[7]_i_1_n_0
    SLICE_X7Y103         FDCE                                         r  ff15/binary_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.867     7.033    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y103         FDCE                                         r  ff15/binary_reg[7]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff7/output_min_reg[0]/G
                            (positive level-sensitive latch)
  Destination:            ff15/binary_reg[0]/D
                            (falling edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.440ns  (logic 0.223ns (50.641%)  route 0.217ns (49.359%))
  Logic Levels:           2  (LDCE=1 LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y100        LDCE                         0.000     0.000 r  ff7/output_min_reg[0]/G
    SLICE_X10Y100        LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  ff7/output_min_reg[0]/Q
                         net (fo=1, routed)           0.217     0.395    ff0/binary_reg[0][0]
    SLICE_X9Y101         LUT6 (Prop_lut6_I1_O)        0.045     0.440 r  ff0/binary[0]_i_1/O
                         net (fo=1, routed)           0.000     0.440    ff15/D[0]
    SLICE_X9Y101         FDCE                                         r  ff15/binary_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.841     7.006    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y101         FDCE                                         r  ff15/binary_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[2]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.151ns (34.137%)  route 0.291ns (65.863%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.151     0.151 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.291     0.442    ff15/AR[0]
    SLICE_X9Y102         FDCE                                         f  ff15/binary_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.841     7.006    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y102         FDCE                                         r  ff15/binary_reg[2]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[3]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.442ns  (logic 0.151ns (34.137%)  route 0.291ns (65.863%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.151     0.151 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.291     0.442    ff15/AR[0]
    SLICE_X9Y102         FDCE                                         f  ff15/binary_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.841     7.006    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y102         FDCE                                         r  ff15/binary_reg[3]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[0]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.151ns (30.398%)  route 0.346ns (69.602%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.151     0.151 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.346     0.497    ff15/AR[0]
    SLICE_X9Y101         FDCE                                         f  ff15/binary_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.841     7.006    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y101         FDCE                                         r  ff15/binary_reg[0]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.497ns  (logic 0.151ns (30.398%)  route 0.346ns (69.602%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.151     0.151 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.346     0.497    ff15/AR[0]
    SLICE_X9Y101         FDCE                                         f  ff15/binary_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.841     7.006    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y101         FDCE                                         r  ff15/binary_reg[1]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[4]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.151ns (29.433%)  route 0.362ns (70.567%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.151     0.151 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.362     0.513    ff15/AR[0]
    SLICE_X9Y103         FDCE                                         f  ff15/binary_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.840     7.005    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y103         FDCE                                         r  ff15/binary_reg[4]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[5]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.151ns (29.433%)  route 0.362ns (70.567%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.151     0.151 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.362     0.513    ff15/AR[0]
    SLICE_X9Y103         FDCE                                         f  ff15/binary_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.840     7.005    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X9Y103         FDCE                                         r  ff15/binary_reg[5]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[6]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.151ns (29.433%)  route 0.362ns (70.567%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.151     0.151 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.362     0.513    ff15/AR[0]
    SLICE_X8Y103         FDCE                                         f  ff15/binary_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.840     7.005    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y103         FDCE                                         r  ff15/binary_reg[6]/C  (IS_INVERTED)

Slack:                    inf
  Source:                 ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            ff15/binary_reg[9]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        0.513ns  (logic 0.151ns (29.433%)  route 0.362ns (70.567%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y90          FDRE                         0.000     0.000 r  ff0/DOUBLE_DABBLE_RESET_OUT_reg/C
    SLICE_X8Y90          FDRE (Prop_fdre_C_Q)         0.151     0.151 f  ff0/DOUBLE_DABBLE_RESET_OUT_reg/Q
                         net (fo=85, routed)          0.362     0.513    ff15/AR[0]
    SLICE_X8Y103         FDCE                                         f  ff15/binary_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin fall edge)
                                                      5.000     5.000 f  
    E3                                                0.000     5.000 f  CLK100MHZ (IN)
                         net (fo=0)                   0.000     5.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     5.438 f  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     6.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     6.165 f  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=336, routed)         0.840     7.005    ff15/CLK100MHZ_IBUF_BUFG
    SLICE_X8Y103         FDCE                                         r  ff15/binary_reg[9]/C  (IS_INVERTED)





