Analysis & Synthesis report for fpgabrain
Wed Aug 07 15:28:39 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. Registers Removed During Synthesis
 10. Removed Registers Triggering Further Register Optimizations
 11. General Register Statistics
 12. Multiplexer Restructuring Statistics (Restructuring Performed)
 13. Parameter Settings for User Entity Instance: pll:c1|altpll:altpll_component
 14. altpll Parameter Settings by Entity Instance
 15. Port Connectivity Checks: "net:c3"
 16. Port Connectivity Checks: "pll:c1"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Wed Aug 07 15:28:39 2019       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; fpgabrain                                   ;
; Top-level Entity Name              ; fpgabrain                                   ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 113                                         ;
;     Total combinational functions  ; 109                                         ;
;     Dedicated logic registers      ; 52                                          ;
; Total registers                    ; 52                                          ;
; Total pins                         ; 45                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; fpgabrain          ; fpgabrain          ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                             ; Library ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+
; fpgabrain.vhdl                   ; yes             ; User VHDL File               ; G:/fpga-brain/fpgabrain.vhdl                                             ;         ;
; VGA.vhd                          ; yes             ; User VHDL File               ; G:/fpga-brain/VGA.vhd                                                    ;         ;
; SYNC.vhd                         ; yes             ; User VHDL File               ; G:/fpga-brain/SYNC.vhd                                                   ;         ;
; pll.vhd                          ; yes             ; User Wizard-Generated File   ; G:/fpga-brain/pll.vhd                                                    ;         ;
; net.vhd                          ; yes             ; User VHDL File               ; G:/fpga-brain/net.vhd                                                    ;         ;
; ram16.vhd                        ; yes             ; User VHDL File               ; G:/fpga-brain/ram16.vhd                                                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf        ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc    ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc   ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc ;         ;
; db/pll_altpll1.v                 ; yes             ; Auto-Generated Megafunction  ; G:/fpga-brain/db/pll_altpll1.v                                           ;         ;
+----------------------------------+-----------------+------------------------------+--------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                              ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                      ;
+---------------------------------------------+----------------------------------------------------------------------------+
; Estimated Total logic elements              ; 113                                                                        ;
;                                             ;                                                                            ;
; Total combinational functions               ; 109                                                                        ;
; Logic element usage by number of LUT inputs ;                                                                            ;
;     -- 4 input functions                    ; 51                                                                         ;
;     -- 3 input functions                    ; 14                                                                         ;
;     -- <=2 input functions                  ; 44                                                                         ;
;                                             ;                                                                            ;
; Logic elements by mode                      ;                                                                            ;
;     -- normal mode                          ; 76                                                                         ;
;     -- arithmetic mode                      ; 33                                                                         ;
;                                             ;                                                                            ;
; Total registers                             ; 52                                                                         ;
;     -- Dedicated logic registers            ; 52                                                                         ;
;     -- I/O registers                        ; 0                                                                          ;
;                                             ;                                                                            ;
; I/O pins                                    ; 45                                                                         ;
;                                             ;                                                                            ;
; Embedded Multiplier 9-bit elements          ; 0                                                                          ;
;                                             ;                                                                            ;
; Total PLLs                                  ; 1                                                                          ;
;     -- PLLs                                 ; 1                                                                          ;
;                                             ;                                                                            ;
; Maximum fan-out node                        ; pll:c1|altpll:altpll_component|pll_altpll1:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 54                                                                         ;
; Total fan-out                               ; 550                                                                        ;
; Average fan-out                             ; 2.18                                                                       ;
+---------------------------------------------+----------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                  ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+-------------+--------------+
; Compilation Hierarchy Node            ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                  ; Entity Name ; Library Name ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+-------------+--------------+
; |fpgabrain                            ; 109 (0)             ; 52 (0)                    ; 0           ; 0            ; 0       ; 0         ; 45   ; 0            ; |fpgabrain                                                           ; fpgabrain   ; work         ;
;    |VGA:c4|                           ; 51 (0)              ; 26 (0)                    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|VGA:c4                                                    ; VGA         ; work         ;
;       |SYNC:C1|                       ; 51 (51)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|VGA:c4|SYNC:C1                                            ; SYNC        ; work         ;
;    |pll:c1|                           ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|pll:c1                                                    ; pll         ; work         ;
;       |altpll:altpll_component|       ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|pll:c1|altpll:altpll_component                            ; altpll      ; work         ;
;          |pll_altpll1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|pll:c1|altpll:altpll_component|pll_altpll1:auto_generated ; pll_altpll1 ; work         ;
;    |ram16:c2|                         ; 58 (58)             ; 26 (26)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |fpgabrain|ram16:c2                                                  ; ram16       ; work         ;
+---------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------+-------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                               ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance   ; IP Include File ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+
; Altera ; ALTPLL       ; 18.1    ; N/A          ; N/A          ; |fpgabrain|pll:c1 ; pll.vhd         ;
+--------+--------------+---------+--------------+--------------+-------------------+-----------------+


+--------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                   ;
+----------------------------------------+---------------------------------------------+
; Register name                          ; Reason for Removal                          ;
+----------------------------------------+---------------------------------------------+
; net:c3|outs[0..15]                     ; Stuck at GND due to stuck port data_in      ;
; net:c3|data_s[0,1]                     ; Stuck at GND due to stuck port clock_enable ;
; net:c3|ram_data_save[0..15]            ; Stuck at GND due to stuck port clock_enable ;
; ram16:c2|ram_data_save_ready           ; Lost fanout                                 ;
; ram16:c2|CMD[4]                        ; Merged with ram16:c2|CMD[3]                 ;
; ram16:c2|RA[11,12]                     ; Merged with ram16:c2|BA[0]                  ;
; ram16:c2|BA[1]                         ; Merged with ram16:c2|BA[0]                  ;
; ram16:c2|RA[3,4,8,9]                   ; Merged with ram16:c2|BA[0]                  ;
; ram16:c2|CS                            ; Merged with ram16:c2|BA[0]                  ;
; ram16:c2|RA[6,7]                       ; Merged with ram16:c2|BA[0]                  ;
; ram16:c2|RA[1,2,5]                     ; Merged with ram16:c2|RA[0]                  ;
; net:c3|ram_data_read_do                ; Stuck at GND due to stuck port data_in      ;
; ram16:c2|CMD[3]                        ; Stuck at GND due to stuck port data_in      ;
; ram16:c2|BA[0]                         ; Stuck at GND due to stuck port data_in      ;
; Total Number of Removed Registers = 52 ;                                             ;
+----------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                      ;
+-------------------------+--------------------------------+-------------------------------------------------------+
; Register name           ; Reason for Removal             ; Registers Removed due to This Register                ;
+-------------------------+--------------------------------+-------------------------------------------------------+
; net:c3|data_s[1]        ; Stuck at GND                   ; net:c3|ram_data_save[1], ram16:c2|ram_data_save_ready ;
;                         ; due to stuck port clock_enable ;                                                       ;
; net:c3|ram_data_read_do ; Stuck at GND                   ; ram16:c2|CMD[3], ram16:c2|BA[0]                       ;
;                         ; due to stuck port data_in      ;                                                       ;
; net:c3|data_s[0]        ; Stuck at GND                   ; net:c3|ram_data_save[0]                               ;
;                         ; due to stuck port clock_enable ;                                                       ;
+-------------------------+--------------------------------+-------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 52    ;
; Number of registers using Synchronous Clear  ; 36    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 18    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                            ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+
; 9:1                ; 2 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |fpgabrain|ram16:c2|CMD[1]  ;
; 28:1               ; 4 bits    ; 72 LEs        ; 8 LEs                ; 64 LEs                 ; Yes        ; |fpgabrain|ram16:c2|CKE     ;
; 30:1               ; 3 bits    ; 60 LEs        ; 9 LEs                ; 51 LEs                 ; Yes        ; |fpgabrain|ram16:c2|RA[10]  ;
; 10:1               ; 2 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |fpgabrain|ram16:c2|CMD[0]  ;
; 11:1               ; 15 bits   ; 105 LEs       ; 15 LEs               ; 90 LEs                 ; Yes        ; |fpgabrain|ram16:c2|n_s[14] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------+


+-----------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: pll:c1|altpll:altpll_component ;
+-------------------------------+-----------------------+---------------------+
; Parameter Name                ; Value                 ; Type                ;
+-------------------------------+-----------------------+---------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped             ;
; PLL_TYPE                      ; AUTO                  ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=pll ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped             ;
; SCAN_CHAIN                    ; LONG                  ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped             ;
; LOCK_HIGH                     ; 1                     ; Untyped             ;
; LOCK_LOW                      ; 1                     ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped             ;
; SKIP_VCO                      ; OFF                   ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped             ;
; BANDWIDTH                     ; 0                     ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped             ;
; DOWN_SPREAD                   ; 0                     ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                     ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 149                   ; Signed Integer      ;
; CLK0_MULTIPLY_BY              ; 74                    ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                     ; Untyped             ;
; CLK1_DIVIDE_BY                ; 56                    ; Signed Integer      ;
; CLK0_DIVIDE_BY                ; 147                   ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                    ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped             ;
; DPA_DIVIDER                   ; 0                     ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped             ;
; VCO_MIN                       ; 0                     ; Untyped             ;
; VCO_MAX                       ; 0                     ; Untyped             ;
; VCO_CENTER                    ; 0                     ; Untyped             ;
; PFD_MIN                       ; 0                     ; Untyped             ;
; PFD_MAX                       ; 0                     ; Untyped             ;
; M_INITIAL                     ; 0                     ; Untyped             ;
; M                             ; 0                     ; Untyped             ;
; N                             ; 1                     ; Untyped             ;
; M2                            ; 1                     ; Untyped             ;
; N2                            ; 1                     ; Untyped             ;
; SS                            ; 1                     ; Untyped             ;
; C0_HIGH                       ; 0                     ; Untyped             ;
; C1_HIGH                       ; 0                     ; Untyped             ;
; C2_HIGH                       ; 0                     ; Untyped             ;
; C3_HIGH                       ; 0                     ; Untyped             ;
; C4_HIGH                       ; 0                     ; Untyped             ;
; C5_HIGH                       ; 0                     ; Untyped             ;
; C6_HIGH                       ; 0                     ; Untyped             ;
; C7_HIGH                       ; 0                     ; Untyped             ;
; C8_HIGH                       ; 0                     ; Untyped             ;
; C9_HIGH                       ; 0                     ; Untyped             ;
; C0_LOW                        ; 0                     ; Untyped             ;
; C1_LOW                        ; 0                     ; Untyped             ;
; C2_LOW                        ; 0                     ; Untyped             ;
; C3_LOW                        ; 0                     ; Untyped             ;
; C4_LOW                        ; 0                     ; Untyped             ;
; C5_LOW                        ; 0                     ; Untyped             ;
; C6_LOW                        ; 0                     ; Untyped             ;
; C7_LOW                        ; 0                     ; Untyped             ;
; C8_LOW                        ; 0                     ; Untyped             ;
; C9_LOW                        ; 0                     ; Untyped             ;
; C0_INITIAL                    ; 0                     ; Untyped             ;
; C1_INITIAL                    ; 0                     ; Untyped             ;
; C2_INITIAL                    ; 0                     ; Untyped             ;
; C3_INITIAL                    ; 0                     ; Untyped             ;
; C4_INITIAL                    ; 0                     ; Untyped             ;
; C5_INITIAL                    ; 0                     ; Untyped             ;
; C6_INITIAL                    ; 0                     ; Untyped             ;
; C7_INITIAL                    ; 0                     ; Untyped             ;
; C8_INITIAL                    ; 0                     ; Untyped             ;
; C9_INITIAL                    ; 0                     ; Untyped             ;
; C0_MODE                       ; BYPASS                ; Untyped             ;
; C1_MODE                       ; BYPASS                ; Untyped             ;
; C2_MODE                       ; BYPASS                ; Untyped             ;
; C3_MODE                       ; BYPASS                ; Untyped             ;
; C4_MODE                       ; BYPASS                ; Untyped             ;
; C5_MODE                       ; BYPASS                ; Untyped             ;
; C6_MODE                       ; BYPASS                ; Untyped             ;
; C7_MODE                       ; BYPASS                ; Untyped             ;
; C8_MODE                       ; BYPASS                ; Untyped             ;
; C9_MODE                       ; BYPASS                ; Untyped             ;
; C0_PH                         ; 0                     ; Untyped             ;
; C1_PH                         ; 0                     ; Untyped             ;
; C2_PH                         ; 0                     ; Untyped             ;
; C3_PH                         ; 0                     ; Untyped             ;
; C4_PH                         ; 0                     ; Untyped             ;
; C5_PH                         ; 0                     ; Untyped             ;
; C6_PH                         ; 0                     ; Untyped             ;
; C7_PH                         ; 0                     ; Untyped             ;
; C8_PH                         ; 0                     ; Untyped             ;
; C9_PH                         ; 0                     ; Untyped             ;
; L0_HIGH                       ; 1                     ; Untyped             ;
; L1_HIGH                       ; 1                     ; Untyped             ;
; G0_HIGH                       ; 1                     ; Untyped             ;
; G1_HIGH                       ; 1                     ; Untyped             ;
; G2_HIGH                       ; 1                     ; Untyped             ;
; G3_HIGH                       ; 1                     ; Untyped             ;
; E0_HIGH                       ; 1                     ; Untyped             ;
; E1_HIGH                       ; 1                     ; Untyped             ;
; E2_HIGH                       ; 1                     ; Untyped             ;
; E3_HIGH                       ; 1                     ; Untyped             ;
; L0_LOW                        ; 1                     ; Untyped             ;
; L1_LOW                        ; 1                     ; Untyped             ;
; G0_LOW                        ; 1                     ; Untyped             ;
; G1_LOW                        ; 1                     ; Untyped             ;
; G2_LOW                        ; 1                     ; Untyped             ;
; G3_LOW                        ; 1                     ; Untyped             ;
; E0_LOW                        ; 1                     ; Untyped             ;
; E1_LOW                        ; 1                     ; Untyped             ;
; E2_LOW                        ; 1                     ; Untyped             ;
; E3_LOW                        ; 1                     ; Untyped             ;
; L0_INITIAL                    ; 1                     ; Untyped             ;
; L1_INITIAL                    ; 1                     ; Untyped             ;
; G0_INITIAL                    ; 1                     ; Untyped             ;
; G1_INITIAL                    ; 1                     ; Untyped             ;
; G2_INITIAL                    ; 1                     ; Untyped             ;
; G3_INITIAL                    ; 1                     ; Untyped             ;
; E0_INITIAL                    ; 1                     ; Untyped             ;
; E1_INITIAL                    ; 1                     ; Untyped             ;
; E2_INITIAL                    ; 1                     ; Untyped             ;
; E3_INITIAL                    ; 1                     ; Untyped             ;
; L0_MODE                       ; BYPASS                ; Untyped             ;
; L1_MODE                       ; BYPASS                ; Untyped             ;
; G0_MODE                       ; BYPASS                ; Untyped             ;
; G1_MODE                       ; BYPASS                ; Untyped             ;
; G2_MODE                       ; BYPASS                ; Untyped             ;
; G3_MODE                       ; BYPASS                ; Untyped             ;
; E0_MODE                       ; BYPASS                ; Untyped             ;
; E1_MODE                       ; BYPASS                ; Untyped             ;
; E2_MODE                       ; BYPASS                ; Untyped             ;
; E3_MODE                       ; BYPASS                ; Untyped             ;
; L0_PH                         ; 0                     ; Untyped             ;
; L1_PH                         ; 0                     ; Untyped             ;
; G0_PH                         ; 0                     ; Untyped             ;
; G1_PH                         ; 0                     ; Untyped             ;
; G2_PH                         ; 0                     ; Untyped             ;
; G3_PH                         ; 0                     ; Untyped             ;
; E0_PH                         ; 0                     ; Untyped             ;
; E1_PH                         ; 0                     ; Untyped             ;
; E2_PH                         ; 0                     ; Untyped             ;
; E3_PH                         ; 0                     ; Untyped             ;
; M_PH                          ; 0                     ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped             ;
; CLK0_COUNTER                  ; G0                    ; Untyped             ;
; CLK1_COUNTER                  ; G0                    ; Untyped             ;
; CLK2_COUNTER                  ; G0                    ; Untyped             ;
; CLK3_COUNTER                  ; G0                    ; Untyped             ;
; CLK4_COUNTER                  ; G0                    ; Untyped             ;
; CLK5_COUNTER                  ; G0                    ; Untyped             ;
; CLK6_COUNTER                  ; E0                    ; Untyped             ;
; CLK7_COUNTER                  ; E1                    ; Untyped             ;
; CLK8_COUNTER                  ; E2                    ; Untyped             ;
; CLK9_COUNTER                  ; E3                    ; Untyped             ;
; L0_TIME_DELAY                 ; 0                     ; Untyped             ;
; L1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G0_TIME_DELAY                 ; 0                     ; Untyped             ;
; G1_TIME_DELAY                 ; 0                     ; Untyped             ;
; G2_TIME_DELAY                 ; 0                     ; Untyped             ;
; G3_TIME_DELAY                 ; 0                     ; Untyped             ;
; E0_TIME_DELAY                 ; 0                     ; Untyped             ;
; E1_TIME_DELAY                 ; 0                     ; Untyped             ;
; E2_TIME_DELAY                 ; 0                     ; Untyped             ;
; E3_TIME_DELAY                 ; 0                     ; Untyped             ;
; M_TIME_DELAY                  ; 0                     ; Untyped             ;
; N_TIME_DELAY                  ; 0                     ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped             ;
; ENABLE0_COUNTER               ; L0                    ; Untyped             ;
; ENABLE1_COUNTER               ; L0                    ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped             ;
; LOOP_FILTER_C                 ; 5                     ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped             ;
; VCO_POST_SCALE                ; 0                     ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK0                     ; PORT_USED             ; Untyped             ;
; PORT_CLK1                     ; PORT_USED             ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped             ;
; PORT_ARESET                   ; PORT_USED             ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped             ;
; M_TEST_SOURCE                 ; 5                     ; Untyped             ;
; C0_TEST_SOURCE                ; 5                     ; Untyped             ;
; C1_TEST_SOURCE                ; 5                     ; Untyped             ;
; C2_TEST_SOURCE                ; 5                     ; Untyped             ;
; C3_TEST_SOURCE                ; 5                     ; Untyped             ;
; C4_TEST_SOURCE                ; 5                     ; Untyped             ;
; C5_TEST_SOURCE                ; 5                     ; Untyped             ;
; C6_TEST_SOURCE                ; 5                     ; Untyped             ;
; C7_TEST_SOURCE                ; 5                     ; Untyped             ;
; C8_TEST_SOURCE                ; 5                     ; Untyped             ;
; C9_TEST_SOURCE                ; 5                     ; Untyped             ;
; CBXI_PARAMETER                ; pll_altpll1           ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped             ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped             ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE      ;
+-------------------------------+-----------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                   ;
+-------------------------------+--------------------------------+
; Name                          ; Value                          ;
+-------------------------------+--------------------------------+
; Number of entity instances    ; 1                              ;
; Entity Instance               ; pll:c1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                         ;
;     -- PLL_TYPE               ; AUTO                           ;
;     -- PRIMARY_CLOCK          ; INCLK0                         ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                          ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                              ;
;     -- VCO_MULTIPLY_BY        ; 0                              ;
;     -- VCO_DIVIDE_BY          ; 0                              ;
+-------------------------------+--------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "net:c3"                 ;
+------------------+-------+----------+--------------+
; Port             ; Type  ; Severity ; Details      ;
+------------------+-------+----------+--------------+
; i0[29..26]       ; Input ; Info     ; Stuck at VCC ;
; i0[22..21]       ; Input ; Info     ; Stuck at VCC ;
; i0[12..11]       ; Input ; Info     ; Stuck at VCC ;
; i0[31..30]       ; Input ; Info     ; Stuck at GND ;
; i0[25..23]       ; Input ; Info     ; Stuck at GND ;
; i0[20..18]       ; Input ; Info     ; Stuck at GND ;
; i0[16..13]       ; Input ; Info     ; Stuck at GND ;
; i0[10..9]        ; Input ; Info     ; Stuck at GND ;
; i0[7..0]         ; Input ; Info     ; Stuck at GND ;
; i0[17]           ; Input ; Info     ; Stuck at VCC ;
; i0[8]            ; Input ; Info     ; Stuck at VCC ;
; i1[29..26]       ; Input ; Info     ; Stuck at VCC ;
; i1[22..21]       ; Input ; Info     ; Stuck at VCC ;
; i1[12..11]       ; Input ; Info     ; Stuck at VCC ;
; i1[31..30]       ; Input ; Info     ; Stuck at GND ;
; i1[25..23]       ; Input ; Info     ; Stuck at GND ;
; i1[20..18]       ; Input ; Info     ; Stuck at GND ;
; i1[16..13]       ; Input ; Info     ; Stuck at GND ;
; i1[10..9]        ; Input ; Info     ; Stuck at GND ;
; i1[7..3]         ; Input ; Info     ; Stuck at GND ;
; i1[1..0]         ; Input ; Info     ; Stuck at GND ;
; i1[17]           ; Input ; Info     ; Stuck at VCC ;
; i1[8]            ; Input ; Info     ; Stuck at VCC ;
; i1[2]            ; Input ; Info     ; Stuck at VCC ;
; i2[29..26]       ; Input ; Info     ; Stuck at VCC ;
; i2[22..21]       ; Input ; Info     ; Stuck at VCC ;
; i2[10..8]        ; Input ; Info     ; Stuck at VCC ;
; i2[31..30]       ; Input ; Info     ; Stuck at GND ;
; i2[25..23]       ; Input ; Info     ; Stuck at GND ;
; i2[20..18]       ; Input ; Info     ; Stuck at GND ;
; i2[16..13]       ; Input ; Info     ; Stuck at GND ;
; i2[7..0]         ; Input ; Info     ; Stuck at GND ;
; i2[17]           ; Input ; Info     ; Stuck at VCC ;
; i2[12]           ; Input ; Info     ; Stuck at VCC ;
; i2[11]           ; Input ; Info     ; Stuck at GND ;
; i3[29..26]       ; Input ; Info     ; Stuck at VCC ;
; i3[22..21]       ; Input ; Info     ; Stuck at VCC ;
; i3[10..9]        ; Input ; Info     ; Stuck at VCC ;
; i3[31..30]       ; Input ; Info     ; Stuck at GND ;
; i3[25..23]       ; Input ; Info     ; Stuck at GND ;
; i3[20..18]       ; Input ; Info     ; Stuck at GND ;
; i3[16..13]       ; Input ; Info     ; Stuck at GND ;
; i3[8..0]         ; Input ; Info     ; Stuck at GND ;
; i3[17]           ; Input ; Info     ; Stuck at VCC ;
; i3[12]           ; Input ; Info     ; Stuck at VCC ;
; i3[11]           ; Input ; Info     ; Stuck at GND ;
; i4[29..26]       ; Input ; Info     ; Stuck at VCC ;
; i4[22..21]       ; Input ; Info     ; Stuck at VCC ;
; i4[31..30]       ; Input ; Info     ; Stuck at GND ;
; i4[25..23]       ; Input ; Info     ; Stuck at GND ;
; i4[20..18]       ; Input ; Info     ; Stuck at GND ;
; i4[16..13]       ; Input ; Info     ; Stuck at GND ;
; i4[11..10]       ; Input ; Info     ; Stuck at GND ;
; i4[8..0]         ; Input ; Info     ; Stuck at GND ;
; i4[17]           ; Input ; Info     ; Stuck at VCC ;
; i4[12]           ; Input ; Info     ; Stuck at VCC ;
; i4[9]            ; Input ; Info     ; Stuck at VCC ;
; wi0_h0[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h0[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h0[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h0[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi0_h0[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi0_h0[20..17]   ; Input ; Info     ; Stuck at GND ;
; wi0_h0[15..13]   ; Input ; Info     ; Stuck at GND ;
; wi0_h0[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi0_h0[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi0_h0[16]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h0[8]        ; Input ; Info     ; Stuck at VCC ;
; wi0_h1[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h1[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h1[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h1[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi0_h1[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi0_h1[20..13]   ; Input ; Info     ; Stuck at GND ;
; wi0_h1[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi0_h1[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi0_h1[8]        ; Input ; Info     ; Stuck at VCC ;
; wi0_h2[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h2[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h2[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi0_h2[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi0_h2[19..18]   ; Input ; Info     ; Stuck at GND ;
; wi0_h2[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi0_h2[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi0_h2[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi0_h2[22]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h2[21]       ; Input ; Info     ; Stuck at GND ;
; wi0_h2[20]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h2[17]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h2[8]        ; Input ; Info     ; Stuck at VCC ;
; wi0_h3[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h3[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h3[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi0_h3[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi0_h3[21..18]   ; Input ; Info     ; Stuck at GND ;
; wi0_h3[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi0_h3[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi0_h3[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi0_h3[22]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h3[17]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h3[8]        ; Input ; Info     ; Stuck at VCC ;
; wi0_h4[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi0_h4[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi0_h4[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi0_h4[19..18]   ; Input ; Info     ; Stuck at GND ;
; wi0_h4[16..12]   ; Input ; Info     ; Stuck at GND ;
; wi0_h4[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi0_h4[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi0_h4[22]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h4[21]       ; Input ; Info     ; Stuck at GND ;
; wi0_h4[20]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h4[17]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h4[11]       ; Input ; Info     ; Stuck at VCC ;
; wi0_h4[8]        ; Input ; Info     ; Stuck at VCC ;
; wi1_h0[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h0[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h0[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h0[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi1_h0[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi1_h0[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi1_h0[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi1_h0[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi1_h0[31]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h0[30]       ; Input ; Info     ; Stuck at GND ;
; wi1_h0[17]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h0[8]        ; Input ; Info     ; Stuck at VCC ;
; wi1_h1[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h1[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h1[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi1_h1[19..18]   ; Input ; Info     ; Stuck at GND ;
; wi1_h1[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi1_h1[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi1_h1[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi1_h1[31]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h1[30]       ; Input ; Info     ; Stuck at GND ;
; wi1_h1[22]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h1[21]       ; Input ; Info     ; Stuck at GND ;
; wi1_h1[20]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h1[17]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h1[8]        ; Input ; Info     ; Stuck at VCC ;
; wi1_h2[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h2[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h2[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h2[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi1_h2[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi1_h2[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi1_h2[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi1_h2[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi1_h2[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi1_h2[17]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h2[8]        ; Input ; Info     ; Stuck at VCC ;
; wi1_h3[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h3[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h3[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi1_h3[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi1_h3[20..14]   ; Input ; Info     ; Stuck at GND ;
; wi1_h3[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi1_h3[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi1_h3[13]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h3[12]       ; Input ; Info     ; Stuck at GND ;
; wi1_h3[11]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h3[8]        ; Input ; Info     ; Stuck at VCC ;
; wi1_h4[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h4[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi1_h4[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi1_h4[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi1_h4[20..17]   ; Input ; Info     ; Stuck at GND ;
; wi1_h4[15..14]   ; Input ; Info     ; Stuck at GND ;
; wi1_h4[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi1_h4[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi1_h4[16]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h4[13]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h4[12]       ; Input ; Info     ; Stuck at GND ;
; wi1_h4[11]       ; Input ; Info     ; Stuck at VCC ;
; wi1_h4[8]        ; Input ; Info     ; Stuck at VCC ;
; wi2_h0[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h0[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h0[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h0[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi2_h0[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi2_h0[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi2_h0[10..0]    ; Input ; Info     ; Stuck at GND ;
; wi2_h0[31]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h0[30]       ; Input ; Info     ; Stuck at GND ;
; wi2_h0[17]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h1[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h1[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h1[10..9]    ; Input ; Info     ; Stuck at VCC ;
; wi2_h1[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi2_h1[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi2_h1[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi2_h1[8..0]     ; Input ; Info     ; Stuck at GND ;
; wi2_h1[31]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h1[30]       ; Input ; Info     ; Stuck at GND ;
; wi2_h1[17]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h1[12]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h1[11]       ; Input ; Info     ; Stuck at GND ;
; wi2_h2[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h2[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h2[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi2_h2[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi2_h2[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi2_h2[16..14]   ; Input ; Info     ; Stuck at GND ;
; wi2_h2[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi2_h2[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi2_h2[17]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h2[13]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h2[12]       ; Input ; Info     ; Stuck at GND ;
; wi2_h2[11]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h2[8]        ; Input ; Info     ; Stuck at VCC ;
; wi2_h3[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h3[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h3[14..13]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h3[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi2_h3[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi2_h3[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi2_h3[16..15]   ; Input ; Info     ; Stuck at GND ;
; wi2_h3[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi2_h3[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi2_h3[17]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h3[12]       ; Input ; Info     ; Stuck at GND ;
; wi2_h3[11]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h3[8]        ; Input ; Info     ; Stuck at VCC ;
; wi2_h4[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h4[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h4[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi2_h4[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi2_h4[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi2_h4[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi2_h4[14..13]   ; Input ; Info     ; Stuck at GND ;
; wi2_h4[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi2_h4[7..6]     ; Input ; Info     ; Stuck at GND ;
; wi2_h4[4..0]     ; Input ; Info     ; Stuck at GND ;
; wi2_h4[17]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h4[16]       ; Input ; Info     ; Stuck at GND ;
; wi2_h4[15]       ; Input ; Info     ; Stuck at VCC ;
; wi2_h4[8]        ; Input ; Info     ; Stuck at VCC ;
; wi2_h4[5]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h0[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h0[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h0[10..8]    ; Input ; Info     ; Stuck at VCC ;
; wi3_h0[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi3_h0[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi3_h0[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi3_h0[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi3_h0[5..0]     ; Input ; Info     ; Stuck at GND ;
; wi3_h0[17]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h0[12]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h0[11]       ; Input ; Info     ; Stuck at GND ;
; wi3_h0[7]        ; Input ; Info     ; Stuck at GND ;
; wi3_h0[6]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi3_h1[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi3_h1[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi3_h1[11..10]   ; Input ; Info     ; Stuck at GND ;
; wi3_h1[8..6]     ; Input ; Info     ; Stuck at GND ;
; wi3_h1[4..2]     ; Input ; Info     ; Stuck at GND ;
; wi3_h1[31]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[30]       ; Input ; Info     ; Stuck at GND ;
; wi3_h1[17]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[12]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[9]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[5]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[1]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h1[0]        ; Input ; Info     ; Stuck at GND ;
; wi3_h2[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h2[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h2[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h2[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi3_h2[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi3_h2[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi3_h2[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi3_h2[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi3_h2[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi3_h2[17]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h2[8]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[5..4]     ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi3_h3[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi3_h3[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi3_h3[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi3_h3[11..9]    ; Input ; Info     ; Stuck at GND ;
; wi3_h3[7..6]     ; Input ; Info     ; Stuck at GND ;
; wi3_h3[17]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[12]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[8]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[3]        ; Input ; Info     ; Stuck at GND ;
; wi3_h3[2]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h3[1]        ; Input ; Info     ; Stuck at GND ;
; wi3_h3[0]        ; Input ; Info     ; Stuck at VCC ;
; wi3_h4[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h4[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h4[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi3_h4[8..7]     ; Input ; Info     ; Stuck at VCC ;
; wi3_h4[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi3_h4[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi3_h4[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi3_h4[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi3_h4[6..4]     ; Input ; Info     ; Stuck at GND ;
; wi3_h4[2..0]     ; Input ; Info     ; Stuck at GND ;
; wi3_h4[31]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h4[30]       ; Input ; Info     ; Stuck at GND ;
; wi3_h4[17]       ; Input ; Info     ; Stuck at VCC ;
; wi3_h4[3]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h0[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h0[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h0[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h0[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi4_h0[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi4_h0[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi4_h0[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi4_h0[10..9]    ; Input ; Info     ; Stuck at GND ;
; wi4_h0[7..0]     ; Input ; Info     ; Stuck at GND ;
; wi4_h0[17]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h0[8]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h1[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h1[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h1[14..13]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h1[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi4_h1[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi4_h1[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi4_h1[16..15]   ; Input ; Info     ; Stuck at GND ;
; wi4_h1[12..11]   ; Input ; Info     ; Stuck at GND ;
; wi4_h1[5..0]     ; Input ; Info     ; Stuck at GND ;
; wi4_h1[17]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h1[10]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h1[9]        ; Input ; Info     ; Stuck at GND ;
; wi4_h1[8]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h1[7]        ; Input ; Info     ; Stuck at GND ;
; wi4_h1[6]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[10..9]    ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi4_h2[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi4_h2[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi4_h2[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi4_h2[8..7]     ; Input ; Info     ; Stuck at GND ;
; wi4_h2[1..0]     ; Input ; Info     ; Stuck at GND ;
; wi4_h2[17]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[12]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[11]       ; Input ; Info     ; Stuck at GND ;
; wi4_h2[6]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[5]        ; Input ; Info     ; Stuck at GND ;
; wi4_h2[4]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h2[3]        ; Input ; Info     ; Stuck at GND ;
; wi4_h2[2]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h3[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h3[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h3[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi4_h3[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi4_h3[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi4_h3[16..13]   ; Input ; Info     ; Stuck at GND ;
; wi4_h3[11..10]   ; Input ; Info     ; Stuck at GND ;
; wi4_h3[8..6]     ; Input ; Info     ; Stuck at GND ;
; wi4_h3[2..0]     ; Input ; Info     ; Stuck at GND ;
; wi4_h3[17]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h3[12]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h3[9]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h3[5]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h3[4]        ; Input ; Info     ; Stuck at GND ;
; wi4_h3[3]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[4..3]     ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[31..30]   ; Input ; Info     ; Stuck at GND ;
; wi4_h4[25..23]   ; Input ; Info     ; Stuck at GND ;
; wi4_h4[20..18]   ; Input ; Info     ; Stuck at GND ;
; wi4_h4[16..15]   ; Input ; Info     ; Stuck at GND ;
; wi4_h4[10..8]    ; Input ; Info     ; Stuck at GND ;
; wi4_h4[6..5]     ; Input ; Info     ; Stuck at GND ;
; wi4_h4[2..1]     ; Input ; Info     ; Stuck at GND ;
; wi4_h4[17]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[14]       ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[13]       ; Input ; Info     ; Stuck at GND ;
; wi4_h4[7]        ; Input ; Info     ; Stuck at VCC ;
; wi4_h4[0]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h5[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h5[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h5[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h5[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh0_h5[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh0_h5[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh0_h5[10..9]    ; Input ; Info     ; Stuck at GND ;
; wh0_h5[7..0]     ; Input ; Info     ; Stuck at GND ;
; wh0_h5[31]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h5[30]       ; Input ; Info     ; Stuck at GND ;
; wh0_h5[17]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h5[8]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[4..3]     ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh0_h6[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh0_h6[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh0_h6[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh0_h6[10..9]    ; Input ; Info     ; Stuck at GND ;
; wh0_h6[2..0]     ; Input ; Info     ; Stuck at GND ;
; wh0_h6[17]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[8]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[7]        ; Input ; Info     ; Stuck at GND ;
; wh0_h6[6]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h6[5]        ; Input ; Info     ; Stuck at GND ;
; wh0_h7[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh0_h7[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh0_h7[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh0_h7[16..15]   ; Input ; Info     ; Stuck at GND ;
; wh0_h7[13..11]   ; Input ; Info     ; Stuck at GND ;
; wh0_h7[17]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[14]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[10]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[9]        ; Input ; Info     ; Stuck at GND ;
; wh0_h7[8]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[7]        ; Input ; Info     ; Stuck at GND ;
; wh0_h7[6]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[5]        ; Input ; Info     ; Stuck at GND ;
; wh0_h7[4]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[3]        ; Input ; Info     ; Stuck at GND ;
; wh0_h7[2]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h7[1]        ; Input ; Info     ; Stuck at GND ;
; wh0_h7[0]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[1..0]     ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh0_h8[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh0_h8[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh0_h8[16..15]   ; Input ; Info     ; Stuck at GND ;
; wh0_h8[11..9]    ; Input ; Info     ; Stuck at GND ;
; wh0_h8[7..6]     ; Input ; Info     ; Stuck at GND ;
; wh0_h8[4..2]     ; Input ; Info     ; Stuck at GND ;
; wh0_h8[17]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[14]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[13]       ; Input ; Info     ; Stuck at GND ;
; wh0_h8[12]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[8]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h8[5]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h9[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h9[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh0_h9[5..4]     ; Input ; Info     ; Stuck at VCC ;
; wh0_h9[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh0_h9[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh0_h9[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh0_h9[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh0_h9[11..10]   ; Input ; Info     ; Stuck at GND ;
; wh0_h9[8..6]     ; Input ; Info     ; Stuck at GND ;
; wh0_h9[1..0]     ; Input ; Info     ; Stuck at GND ;
; wh0_h9[17]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h9[12]       ; Input ; Info     ; Stuck at VCC ;
; wh0_h9[9]        ; Input ; Info     ; Stuck at VCC ;
; wh0_h9[3]        ; Input ; Info     ; Stuck at GND ;
; wh0_h9[2]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[8..7]     ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh1_h5[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh1_h5[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh1_h5[14..12]   ; Input ; Info     ; Stuck at GND ;
; wh1_h5[10..9]    ; Input ; Info     ; Stuck at GND ;
; wh1_h5[6..4]     ; Input ; Info     ; Stuck at GND ;
; wh1_h5[2..1]     ; Input ; Info     ; Stuck at GND ;
; wh1_h5[17]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[16]       ; Input ; Info     ; Stuck at GND ;
; wh1_h5[15]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[11]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[3]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h5[0]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[4..3]     ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh1_h6[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh1_h6[14..13]   ; Input ; Info     ; Stuck at GND ;
; wh1_h6[10..8]    ; Input ; Info     ; Stuck at GND ;
; wh1_h6[6..5]     ; Input ; Info     ; Stuck at GND ;
; wh1_h6[2..0]     ; Input ; Info     ; Stuck at GND ;
; wh1_h6[31]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[30]       ; Input ; Info     ; Stuck at GND ;
; wh1_h6[17]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[16]       ; Input ; Info     ; Stuck at GND ;
; wh1_h6[15]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h6[7]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh1_h7[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh1_h7[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh1_h7[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh1_h7[7..6]     ; Input ; Info     ; Stuck at GND ;
; wh1_h7[4..1]     ; Input ; Info     ; Stuck at GND ;
; wh1_h7[17]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[12]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[11]       ; Input ; Info     ; Stuck at GND ;
; wh1_h7[10]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[9]        ; Input ; Info     ; Stuck at GND ;
; wh1_h7[8]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[5]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h7[0]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[10..8]    ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh1_h8[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh1_h8[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh1_h8[14..11]   ; Input ; Info     ; Stuck at GND ;
; wh1_h8[1..0]     ; Input ; Info     ; Stuck at GND ;
; wh1_h8[17]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[16]       ; Input ; Info     ; Stuck at GND ;
; wh1_h8[15]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[7]        ; Input ; Info     ; Stuck at GND ;
; wh1_h8[6]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[5]        ; Input ; Info     ; Stuck at GND ;
; wh1_h8[4]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h8[3]        ; Input ; Info     ; Stuck at GND ;
; wh1_h8[2]        ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[13..12]   ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[10..9]    ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[5..4]     ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[2..1]     ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh1_h9[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh1_h9[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh1_h9[16..14]   ; Input ; Info     ; Stuck at GND ;
; wh1_h9[8..6]     ; Input ; Info     ; Stuck at GND ;
; wh1_h9[17]       ; Input ; Info     ; Stuck at VCC ;
; wh1_h9[11]       ; Input ; Info     ; Stuck at GND ;
; wh1_h9[3]        ; Input ; Info     ; Stuck at GND ;
; wh1_h9[0]        ; Input ; Info     ; Stuck at GND ;
; wh2_h5[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h5[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h5[10..8]    ; Input ; Info     ; Stuck at VCC ;
; wh2_h5[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh2_h5[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh2_h5[14..11]   ; Input ; Info     ; Stuck at GND ;
; wh2_h5[7..6]     ; Input ; Info     ; Stuck at GND ;
; wh2_h5[4..1]     ; Input ; Info     ; Stuck at GND ;
; wh2_h5[31]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h5[30]       ; Input ; Info     ; Stuck at GND ;
; wh2_h5[17]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h5[16]       ; Input ; Info     ; Stuck at GND ;
; wh2_h5[15]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h5[5]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h5[0]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h6[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h6[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h6[8..7]     ; Input ; Info     ; Stuck at VCC ;
; wh2_h6[2..0]     ; Input ; Info     ; Stuck at VCC ;
; wh2_h6[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh2_h6[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh2_h6[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh2_h6[16..14]   ; Input ; Info     ; Stuck at GND ;
; wh2_h6[12..9]    ; Input ; Info     ; Stuck at GND ;
; wh2_h6[6..3]     ; Input ; Info     ; Stuck at GND ;
; wh2_h6[17]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h6[13]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[12..11]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh2_h7[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh2_h7[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh2_h7[14..13]   ; Input ; Info     ; Stuck at GND ;
; wh2_h7[10..5]    ; Input ; Info     ; Stuck at GND ;
; wh2_h7[17]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[16]       ; Input ; Info     ; Stuck at GND ;
; wh2_h7[15]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[4]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[3]        ; Input ; Info     ; Stuck at GND ;
; wh2_h7[2]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h7[1]        ; Input ; Info     ; Stuck at GND ;
; wh2_h7[0]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[13..12]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[6..4]     ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh2_h8[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh2_h8[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh2_h8[16..14]   ; Input ; Info     ; Stuck at GND ;
; wh2_h8[17]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[11]       ; Input ; Info     ; Stuck at GND ;
; wh2_h8[10]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[9]        ; Input ; Info     ; Stuck at GND ;
; wh2_h8[8]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[7]        ; Input ; Info     ; Stuck at GND ;
; wh2_h8[3]        ; Input ; Info     ; Stuck at GND ;
; wh2_h8[2]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h8[1]        ; Input ; Info     ; Stuck at GND ;
; wh2_h8[0]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[8..7]     ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh2_h9[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh2_h9[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh2_h9[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh2_h9[6..5]     ; Input ; Info     ; Stuck at GND ;
; wh2_h9[17]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[12]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[11]       ; Input ; Info     ; Stuck at GND ;
; wh2_h9[10]       ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[9]        ; Input ; Info     ; Stuck at GND ;
; wh2_h9[4]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[3]        ; Input ; Info     ; Stuck at GND ;
; wh2_h9[2]        ; Input ; Info     ; Stuck at VCC ;
; wh2_h9[1]        ; Input ; Info     ; Stuck at GND ;
; wh2_h9[0]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[1..0]     ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh3_h5[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh3_h5[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh3_h5[16..15]   ; Input ; Info     ; Stuck at GND ;
; wh3_h5[13..11]   ; Input ; Info     ; Stuck at GND ;
; wh3_h5[3..2]     ; Input ; Info     ; Stuck at GND ;
; wh3_h5[17]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[14]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[10]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[9]        ; Input ; Info     ; Stuck at GND ;
; wh3_h5[8]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[7]        ; Input ; Info     ; Stuck at GND ;
; wh3_h5[6]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h5[5]        ; Input ; Info     ; Stuck at GND ;
; wh3_h5[4]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[4..3]     ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh3_h6[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh3_h6[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh3_h6[11..10]   ; Input ; Info     ; Stuck at GND ;
; wh3_h6[6..5]     ; Input ; Info     ; Stuck at GND ;
; wh3_h6[2..0]     ; Input ; Info     ; Stuck at GND ;
; wh3_h6[31]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[30]       ; Input ; Info     ; Stuck at GND ;
; wh3_h6[17]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[12]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[9]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h6[8]        ; Input ; Info     ; Stuck at GND ;
; wh3_h6[7]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[6..5]     ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh3_h7[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh3_h7[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh3_h7[16..14]   ; Input ; Info     ; Stuck at GND ;
; wh3_h7[12..11]   ; Input ; Info     ; Stuck at GND ;
; wh3_h7[4..3]     ; Input ; Info     ; Stuck at GND ;
; wh3_h7[17]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[13]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[10]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[9]        ; Input ; Info     ; Stuck at GND ;
; wh3_h7[8]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[7]        ; Input ; Info     ; Stuck at GND ;
; wh3_h7[2]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h7[1]        ; Input ; Info     ; Stuck at GND ;
; wh3_h7[0]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h8[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h8[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h8[14..11]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h8[6..3]     ; Input ; Info     ; Stuck at VCC ;
; wh3_h8[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh3_h8[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh3_h8[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh3_h8[16..15]   ; Input ; Info     ; Stuck at GND ;
; wh3_h8[10..7]    ; Input ; Info     ; Stuck at GND ;
; wh3_h8[2..0]     ; Input ; Info     ; Stuck at GND ;
; wh3_h8[17]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[4..3]     ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh3_h9[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh3_h9[16..15]   ; Input ; Info     ; Stuck at GND ;
; wh3_h9[13..11]   ; Input ; Info     ; Stuck at GND ;
; wh3_h9[9..7]     ; Input ; Info     ; Stuck at GND ;
; wh3_h9[2..0]     ; Input ; Info     ; Stuck at GND ;
; wh3_h9[31]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[30]       ; Input ; Info     ; Stuck at GND ;
; wh3_h9[17]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[14]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[10]       ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[6]        ; Input ; Info     ; Stuck at VCC ;
; wh3_h9[5]        ; Input ; Info     ; Stuck at GND ;
; wh4_h5[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h5[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h5[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh4_h5[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh4_h5[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh4_h5[11..9]    ; Input ; Info     ; Stuck at GND ;
; wh4_h5[7..5]     ; Input ; Info     ; Stuck at GND ;
; wh4_h5[3..1]     ; Input ; Info     ; Stuck at GND ;
; wh4_h5[31]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h5[30]       ; Input ; Info     ; Stuck at GND ;
; wh4_h5[17]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h5[12]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h5[8]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h5[4]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h5[0]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh4_h6[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh4_h6[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh4_h6[16..13]   ; Input ; Info     ; Stuck at GND ;
; wh4_h6[11..10]   ; Input ; Info     ; Stuck at GND ;
; wh4_h6[8..7]     ; Input ; Info     ; Stuck at GND ;
; wh4_h6[17]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[12]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[9]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[6]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[5]        ; Input ; Info     ; Stuck at GND ;
; wh4_h6[4]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[3]        ; Input ; Info     ; Stuck at GND ;
; wh4_h6[2]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h6[1]        ; Input ; Info     ; Stuck at GND ;
; wh4_h6[0]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h7[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h7[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h7[13..12]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h7[1..0]     ; Input ; Info     ; Stuck at VCC ;
; wh4_h7[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh4_h7[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh4_h7[20..18]   ; Input ; Info     ; Stuck at GND ;
; wh4_h7[16..14]   ; Input ; Info     ; Stuck at GND ;
; wh4_h7[9..7]     ; Input ; Info     ; Stuck at GND ;
; wh4_h7[5..2]     ; Input ; Info     ; Stuck at GND ;
; wh4_h7[17]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h7[11]       ; Input ; Info     ; Stuck at GND ;
; wh4_h7[10]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h7[6]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h8[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h8[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h8[8..7]     ; Input ; Info     ; Stuck at VCC ;
; wh4_h8[2..0]     ; Input ; Info     ; Stuck at VCC ;
; wh4_h8[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh4_h8[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh4_h8[20..15]   ; Input ; Info     ; Stuck at GND ;
; wh4_h8[13..11]   ; Input ; Info     ; Stuck at GND ;
; wh4_h8[6..3]     ; Input ; Info     ; Stuck at GND ;
; wh4_h8[14]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h8[10]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h8[9]        ; Input ; Info     ; Stuck at GND ;
; wh4_h9[29..26]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h9[22..21]   ; Input ; Info     ; Stuck at VCC ;
; wh4_h9[9..8]     ; Input ; Info     ; Stuck at VCC ;
; wh4_h9[31..30]   ; Input ; Info     ; Stuck at GND ;
; wh4_h9[25..23]   ; Input ; Info     ; Stuck at GND ;
; wh4_h9[20..17]   ; Input ; Info     ; Stuck at GND ;
; wh4_h9[15..14]   ; Input ; Info     ; Stuck at GND ;
; wh4_h9[12..10]   ; Input ; Info     ; Stuck at GND ;
; wh4_h9[5..3]     ; Input ; Info     ; Stuck at GND ;
; wh4_h9[16]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h9[13]       ; Input ; Info     ; Stuck at VCC ;
; wh4_h9[7]        ; Input ; Info     ; Stuck at GND ;
; wh4_h9[6]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h9[2]        ; Input ; Info     ; Stuck at VCC ;
; wh4_h9[1]        ; Input ; Info     ; Stuck at GND ;
; wh4_h9[0]        ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[9..8]   ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[6..5]   ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[31..30] ; Input ; Info     ; Stuck at GND ;
; wh5_out0[25..23] ; Input ; Info     ; Stuck at GND ;
; wh5_out0[20..19] ; Input ; Info     ; Stuck at GND ;
; wh5_out0[17..14] ; Input ; Info     ; Stuck at GND ;
; wh5_out0[12..10] ; Input ; Info     ; Stuck at GND ;
; wh5_out0[4..3]   ; Input ; Info     ; Stuck at GND ;
; wh5_out0[18]     ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[13]     ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[7]      ; Input ; Info     ; Stuck at GND ;
; wh5_out0[2]      ; Input ; Info     ; Stuck at VCC ;
; wh5_out0[1]      ; Input ; Info     ; Stuck at GND ;
; wh5_out0[0]      ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[14..13] ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[6..5]   ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[2..1]   ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[25..23] ; Input ; Info     ; Stuck at GND ;
; wh5_out1[20..18] ; Input ; Info     ; Stuck at GND ;
; wh5_out1[16..15] ; Input ; Info     ; Stuck at GND ;
; wh5_out1[12..11] ; Input ; Info     ; Stuck at GND ;
; wh5_out1[4..3]   ; Input ; Info     ; Stuck at GND ;
; wh5_out1[31]     ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[30]     ; Input ; Info     ; Stuck at GND ;
; wh5_out1[17]     ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[10]     ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[9]      ; Input ; Info     ; Stuck at GND ;
; wh5_out1[8]      ; Input ; Info     ; Stuck at VCC ;
; wh5_out1[7]      ; Input ; Info     ; Stuck at GND ;
; wh5_out1[0]      ; Input ; Info     ; Stuck at GND ;
; wh5_out2[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh5_out2[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh5_out2[17..16] ; Input ; Info     ; Stuck at VCC ;
; wh5_out2[8..7]   ; Input ; Info     ; Stuck at VCC ;
; wh5_out2[2..0]   ; Input ; Info     ; Stuck at VCC ;
; wh5_out2[31..30] ; Input ; Info     ; Stuck at GND ;
; wh5_out2[25..23] ; Input ; Info     ; Stuck at GND ;
; wh5_out2[20..18] ; Input ; Info     ; Stuck at GND ;
; wh5_out2[13..11] ; Input ; Info     ; Stuck at GND ;
; wh5_out2[6..3]   ; Input ; Info     ; Stuck at GND ;
; wh5_out2[15]     ; Input ; Info     ; Stuck at GND ;
; wh5_out2[14]     ; Input ; Info     ; Stuck at VCC ;
; wh5_out2[10]     ; Input ; Info     ; Stuck at VCC ;
; wh5_out2[9]      ; Input ; Info     ; Stuck at GND ;
; wh6_out0[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[17..16] ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[14..13] ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[6..5]   ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[31..30] ; Input ; Info     ; Stuck at GND ;
; wh6_out0[25..23] ; Input ; Info     ; Stuck at GND ;
; wh6_out0[20..18] ; Input ; Info     ; Stuck at GND ;
; wh6_out0[12..11] ; Input ; Info     ; Stuck at GND ;
; wh6_out0[4..3]   ; Input ; Info     ; Stuck at GND ;
; wh6_out0[15]     ; Input ; Info     ; Stuck at GND ;
; wh6_out0[10]     ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[9]      ; Input ; Info     ; Stuck at GND ;
; wh6_out0[8]      ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[7]      ; Input ; Info     ; Stuck at GND ;
; wh6_out0[2]      ; Input ; Info     ; Stuck at VCC ;
; wh6_out0[1]      ; Input ; Info     ; Stuck at GND ;
; wh6_out0[0]      ; Input ; Info     ; Stuck at VCC ;
; wh6_out1[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh6_out1[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh6_out1[31..30] ; Input ; Info     ; Stuck at GND ;
; wh6_out1[25..23] ; Input ; Info     ; Stuck at GND ;
; wh6_out1[20..13] ; Input ; Info     ; Stuck at GND ;
; wh6_out1[11..10] ; Input ; Info     ; Stuck at GND ;
; wh6_out1[6..4]   ; Input ; Info     ; Stuck at GND ;
; wh6_out1[2..0]   ; Input ; Info     ; Stuck at GND ;
; wh6_out1[12]     ; Input ; Info     ; Stuck at VCC ;
; wh6_out1[9]      ; Input ; Info     ; Stuck at VCC ;
; wh6_out1[8]      ; Input ; Info     ; Stuck at GND ;
; wh6_out1[7]      ; Input ; Info     ; Stuck at VCC ;
; wh6_out1[3]      ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[13..12] ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[9..8]   ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[5..4]   ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[1..0]   ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[25..23] ; Input ; Info     ; Stuck at GND ;
; wh6_out2[20..14] ; Input ; Info     ; Stuck at GND ;
; wh6_out2[11..10] ; Input ; Info     ; Stuck at GND ;
; wh6_out2[7..6]   ; Input ; Info     ; Stuck at GND ;
; wh6_out2[3..2]   ; Input ; Info     ; Stuck at GND ;
; wh6_out2[31]     ; Input ; Info     ; Stuck at VCC ;
; wh6_out2[30]     ; Input ; Info     ; Stuck at GND ;
; wh7_out0[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh7_out0[20..19] ; Input ; Info     ; Stuck at VCC ;
; wh7_out0[14..13] ; Input ; Info     ; Stuck at VCC ;
; wh7_out0[10..9]  ; Input ; Info     ; Stuck at VCC ;
; wh7_out0[1..0]   ; Input ; Info     ; Stuck at VCC ;
; wh7_out0[31..30] ; Input ; Info     ; Stuck at GND ;
; wh7_out0[25..23] ; Input ; Info     ; Stuck at GND ;
; wh7_out0[18..17] ; Input ; Info     ; Stuck at GND ;
; wh7_out0[12..11] ; Input ; Info     ; Stuck at GND ;
; wh7_out0[8..6]   ; Input ; Info     ; Stuck at GND ;
; wh7_out0[4..2]   ; Input ; Info     ; Stuck at GND ;
; wh7_out0[22]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out0[21]     ; Input ; Info     ; Stuck at GND ;
; wh7_out0[16]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out0[15]     ; Input ; Info     ; Stuck at GND ;
; wh7_out0[5]      ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[31..30] ; Input ; Info     ; Stuck at GND ;
; wh7_out1[25..23] ; Input ; Info     ; Stuck at GND ;
; wh7_out1[19..18] ; Input ; Info     ; Stuck at GND ;
; wh7_out1[16..13] ; Input ; Info     ; Stuck at GND ;
; wh7_out1[5..4]   ; Input ; Info     ; Stuck at GND ;
; wh7_out1[2..0]   ; Input ; Info     ; Stuck at GND ;
; wh7_out1[22]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[21]     ; Input ; Info     ; Stuck at GND ;
; wh7_out1[20]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[17]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[12]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[11]     ; Input ; Info     ; Stuck at GND ;
; wh7_out1[10]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[9]      ; Input ; Info     ; Stuck at GND ;
; wh7_out1[8]      ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[7]      ; Input ; Info     ; Stuck at GND ;
; wh7_out1[6]      ; Input ; Info     ; Stuck at VCC ;
; wh7_out1[3]      ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[8..7]   ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[31..30] ; Input ; Info     ; Stuck at GND ;
; wh7_out2[25..23] ; Input ; Info     ; Stuck at GND ;
; wh7_out2[21..18] ; Input ; Info     ; Stuck at GND ;
; wh7_out2[16..15] ; Input ; Info     ; Stuck at GND ;
; wh7_out2[6..3]   ; Input ; Info     ; Stuck at GND ;
; wh7_out2[22]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[17]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[14]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[13]     ; Input ; Info     ; Stuck at GND ;
; wh7_out2[12]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[11]     ; Input ; Info     ; Stuck at GND ;
; wh7_out2[10]     ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[9]      ; Input ; Info     ; Stuck at GND ;
; wh7_out2[2]      ; Input ; Info     ; Stuck at VCC ;
; wh7_out2[1]      ; Input ; Info     ; Stuck at GND ;
; wh7_out2[0]      ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[10..9]  ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[2..0]   ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[31..30] ; Input ; Info     ; Stuck at GND ;
; wh8_out0[25..23] ; Input ; Info     ; Stuck at GND ;
; wh8_out0[20..19] ; Input ; Info     ; Stuck at GND ;
; wh8_out0[17..15] ; Input ; Info     ; Stuck at GND ;
; wh8_out0[6..3]   ; Input ; Info     ; Stuck at GND ;
; wh8_out0[18]     ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[14]     ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[13]     ; Input ; Info     ; Stuck at GND ;
; wh8_out0[12]     ; Input ; Info     ; Stuck at VCC ;
; wh8_out0[11]     ; Input ; Info     ; Stuck at GND ;
; wh8_out0[8]      ; Input ; Info     ; Stuck at GND ;
; wh8_out0[7]      ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[17..16] ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[10..9]  ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[31..30] ; Input ; Info     ; Stuck at GND ;
; wh8_out1[25..23] ; Input ; Info     ; Stuck at GND ;
; wh8_out1[20..18] ; Input ; Info     ; Stuck at GND ;
; wh8_out1[15..14] ; Input ; Info     ; Stuck at GND ;
; wh8_out1[12..11] ; Input ; Info     ; Stuck at GND ;
; wh8_out1[8..7]   ; Input ; Info     ; Stuck at GND ;
; wh8_out1[1..0]   ; Input ; Info     ; Stuck at GND ;
; wh8_out1[13]     ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[6]      ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[5]      ; Input ; Info     ; Stuck at GND ;
; wh8_out1[4]      ; Input ; Info     ; Stuck at VCC ;
; wh8_out1[3]      ; Input ; Info     ; Stuck at GND ;
; wh8_out1[2]      ; Input ; Info     ; Stuck at VCC ;
; wh8_out2[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh8_out2[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh8_out2[16..15] ; Input ; Info     ; Stuck at VCC ;
; wh8_out2[31..30] ; Input ; Info     ; Stuck at GND ;
; wh8_out2[25..23] ; Input ; Info     ; Stuck at GND ;
; wh8_out2[20..17] ; Input ; Info     ; Stuck at GND ;
; wh8_out2[14..12] ; Input ; Info     ; Stuck at GND ;
; wh8_out2[10..8]  ; Input ; Info     ; Stuck at GND ;
; wh8_out2[6..5]   ; Input ; Info     ; Stuck at GND ;
; wh8_out2[1..0]   ; Input ; Info     ; Stuck at GND ;
; wh8_out2[11]     ; Input ; Info     ; Stuck at VCC ;
; wh8_out2[7]      ; Input ; Info     ; Stuck at VCC ;
; wh8_out2[4]      ; Input ; Info     ; Stuck at VCC ;
; wh8_out2[3]      ; Input ; Info     ; Stuck at GND ;
; wh8_out2[2]      ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[2..0]   ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[31..30] ; Input ; Info     ; Stuck at GND ;
; wh9_out0[25..23] ; Input ; Info     ; Stuck at GND ;
; wh9_out0[20..17] ; Input ; Info     ; Stuck at GND ;
; wh9_out0[5..3]   ; Input ; Info     ; Stuck at GND ;
; wh9_out0[16]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[15]     ; Input ; Info     ; Stuck at GND ;
; wh9_out0[14]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[13]     ; Input ; Info     ; Stuck at GND ;
; wh9_out0[12]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[11]     ; Input ; Info     ; Stuck at GND ;
; wh9_out0[10]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[9]      ; Input ; Info     ; Stuck at GND ;
; wh9_out0[8]      ; Input ; Info     ; Stuck at VCC ;
; wh9_out0[7]      ; Input ; Info     ; Stuck at GND ;
; wh9_out0[6]      ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[6..5]   ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[31..30] ; Input ; Info     ; Stuck at GND ;
; wh9_out1[25..23] ; Input ; Info     ; Stuck at GND ;
; wh9_out1[20..19] ; Input ; Info     ; Stuck at GND ;
; wh9_out1[17..15] ; Input ; Info     ; Stuck at GND ;
; wh9_out1[4..3]   ; Input ; Info     ; Stuck at GND ;
; wh9_out1[1..0]   ; Input ; Info     ; Stuck at GND ;
; wh9_out1[18]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[14]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[13]     ; Input ; Info     ; Stuck at GND ;
; wh9_out1[12]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[11]     ; Input ; Info     ; Stuck at GND ;
; wh9_out1[10]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[9]      ; Input ; Info     ; Stuck at GND ;
; wh9_out1[8]      ; Input ; Info     ; Stuck at VCC ;
; wh9_out1[7]      ; Input ; Info     ; Stuck at GND ;
; wh9_out1[2]      ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[29..26] ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[22..21] ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[10..7]  ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[2..0]   ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[31..30] ; Input ; Info     ; Stuck at GND ;
; wh9_out2[25..23] ; Input ; Info     ; Stuck at GND ;
; wh9_out2[20..18] ; Input ; Info     ; Stuck at GND ;
; wh9_out2[14..13] ; Input ; Info     ; Stuck at GND ;
; wh9_out2[6..5]   ; Input ; Info     ; Stuck at GND ;
; wh9_out2[17]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[16]     ; Input ; Info     ; Stuck at GND ;
; wh9_out2[15]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[12]     ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[11]     ; Input ; Info     ; Stuck at GND ;
; wh9_out2[4]      ; Input ; Info     ; Stuck at VCC ;
; wh9_out2[3]      ; Input ; Info     ; Stuck at GND ;
+------------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "pll:c1"                                                                               ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; locked ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 45                          ;
; cycloneiii_ff         ; 52                          ;
;     ENA               ; 8                           ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 26                          ;
;     plain             ; 8                           ;
; cycloneiii_lcell_comb ; 110                         ;
;     arith             ; 33                          ;
;         2 data inputs ; 33                          ;
;     normal            ; 77                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 3                           ;
;         2 data inputs ; 8                           ;
;         3 data inputs ; 14                          ;
;         4 data inputs ; 51                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 6.00                        ;
; Average LUT depth     ; 3.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:00     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Wed Aug 07 15:28:25 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off fpgabrain -c fpgabrain
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file fpgabrain.vhdl
    Info (12022): Found design unit 1: fpgabrain-bhv File: G:/fpga-brain/fpgabrain.vhdl Line: 31
    Info (12023): Found entity 1: fpgabrain File: G:/fpga-brain/fpgabrain.vhdl Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file vga.vhd
    Info (12022): Found design unit 1: VGA-MAIN File: G:/fpga-brain/VGA.vhd Line: 14
    Info (12023): Found entity 1: VGA File: G:/fpga-brain/VGA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file sync.vhd
    Info (12022): Found design unit 1: SYNC-MAIN File: G:/fpga-brain/SYNC.vhd Line: 14
    Info (12023): Found entity 1: SYNC File: G:/fpga-brain/SYNC.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file pll.vhd
    Info (12022): Found design unit 1: pll-SYN File: G:/fpga-brain/pll.vhd Line: 54
    Info (12023): Found entity 1: pll File: G:/fpga-brain/pll.vhd Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file fulladder.bdf
    Info (12023): Found entity 1: fulladder
Info (12021): Found 1 design units, including 1 entities, in source file sum8.bdf
    Info (12023): Found entity 1: sum8
Info (12021): Found 2 design units, including 1 entities, in source file net.vhd
    Info (12022): Found design unit 1: net-bhv File: G:/fpga-brain/net.vhd Line: 98
    Info (12023): Found entity 1: net File: G:/fpga-brain/net.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file neuron.vhd
    Info (12022): Found design unit 1: neuron-bdf_type File: G:/fpga-brain/neuron.vhd Line: 25
    Info (12023): Found entity 1: neuron File: G:/fpga-brain/neuron.vhd Line: 7
Info (12021): Found 4 design units, including 2 entities, in source file altfp_mul.vhd
    Info (12022): Found design unit 1: altfp_mul_altfp_mult_atn-RTL File: G:/fpga-brain/altfp_mul.vhd Line: 56
    Info (12022): Found design unit 2: altfp_mul-RTL File: G:/fpga-brain/altfp_mul.vhd Line: 1921
    Info (12023): Found entity 1: altfp_mul_altfp_mult_atn File: G:/fpga-brain/altfp_mul.vhd Line: 46
    Info (12023): Found entity 2: altfp_mul File: G:/fpga-brain/altfp_mul.vhd Line: 1910
Info (12021): Found 44 design units, including 22 entities, in source file altfp_addsub.vhd
    Info (12022): Found design unit 1: altfp_addsub_altbarrel_shift_35e-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 59
    Info (12022): Found design unit 2: altfp_addsub_altbarrel_shift_98g-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 317
    Info (12022): Found design unit 3: altfp_addsub_altpriority_encoder_3e8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 614
    Info (12022): Found design unit 4: altfp_addsub_altpriority_encoder_6e8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 636
    Info (12022): Found design unit 5: altfp_addsub_altpriority_encoder_be8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 690
    Info (12022): Found design unit 6: altfp_addsub_altpriority_encoder_3v7-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 761
    Info (12022): Found design unit 7: altfp_addsub_altpriority_encoder_6v7-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 781
    Info (12022): Found design unit 8: altfp_addsub_altpriority_encoder_bv7-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 838
    Info (12022): Found design unit 9: altfp_addsub_altpriority_encoder_uv8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 901
    Info (12022): Found design unit 10: altfp_addsub_altpriority_encoder_ue9-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 969
    Info (12022): Found design unit 11: altfp_addsub_altpriority_encoder_ou8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1031
    Info (12022): Found design unit 12: altfp_addsub_altpriority_encoder_nh8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1130
    Info (12022): Found design unit 13: altfp_addsub_altpriority_encoder_qh8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1156
    Info (12022): Found design unit 14: altfp_addsub_altpriority_encoder_vh8-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1210
    Info (12022): Found design unit 15: altfp_addsub_altpriority_encoder_ii9-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1270
    Info (12022): Found design unit 16: altfp_addsub_altpriority_encoder_n28-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1345
    Info (12022): Found design unit 17: altfp_addsub_altpriority_encoder_q28-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1369
    Info (12022): Found design unit 18: altfp_addsub_altpriority_encoder_v28-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1426
    Info (12022): Found design unit 19: altfp_addsub_altpriority_encoder_i39-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1489
    Info (12022): Found design unit 20: altfp_addsub_altpriority_encoder_cna-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1555
    Info (12022): Found design unit 21: altfp_addsub_altfp_add_sub_j6j-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 1642
    Info (12022): Found design unit 22: altfp_addsub-RTL File: G:/fpga-brain/altfp_addsub.vhd Line: 5833
    Info (12023): Found entity 1: altfp_addsub_altbarrel_shift_35e File: G:/fpga-brain/altfp_addsub.vhd Line: 47
    Info (12023): Found entity 2: altfp_addsub_altbarrel_shift_98g File: G:/fpga-brain/altfp_addsub.vhd Line: 305
    Info (12023): Found entity 3: altfp_addsub_altpriority_encoder_3e8 File: G:/fpga-brain/altfp_addsub.vhd Line: 605
    Info (12023): Found entity 4: altfp_addsub_altpriority_encoder_6e8 File: G:/fpga-brain/altfp_addsub.vhd Line: 627
    Info (12023): Found entity 5: altfp_addsub_altpriority_encoder_be8 File: G:/fpga-brain/altfp_addsub.vhd Line: 681
    Info (12023): Found entity 6: altfp_addsub_altpriority_encoder_3v7 File: G:/fpga-brain/altfp_addsub.vhd Line: 753
    Info (12023): Found entity 7: altfp_addsub_altpriority_encoder_6v7 File: G:/fpga-brain/altfp_addsub.vhd Line: 773
    Info (12023): Found entity 8: altfp_addsub_altpriority_encoder_bv7 File: G:/fpga-brain/altfp_addsub.vhd Line: 830
    Info (12023): Found entity 9: altfp_addsub_altpriority_encoder_uv8 File: G:/fpga-brain/altfp_addsub.vhd Line: 893
    Info (12023): Found entity 10: altfp_addsub_altpriority_encoder_ue9 File: G:/fpga-brain/altfp_addsub.vhd Line: 960
    Info (12023): Found entity 11: altfp_addsub_altpriority_encoder_ou8 File: G:/fpga-brain/altfp_addsub.vhd Line: 1020
    Info (12023): Found entity 12: altfp_addsub_altpriority_encoder_nh8 File: G:/fpga-brain/altfp_addsub.vhd Line: 1121
    Info (12023): Found entity 13: altfp_addsub_altpriority_encoder_qh8 File: G:/fpga-brain/altfp_addsub.vhd Line: 1147
    Info (12023): Found entity 14: altfp_addsub_altpriority_encoder_vh8 File: G:/fpga-brain/altfp_addsub.vhd Line: 1201
    Info (12023): Found entity 15: altfp_addsub_altpriority_encoder_ii9 File: G:/fpga-brain/altfp_addsub.vhd Line: 1261
    Info (12023): Found entity 16: altfp_addsub_altpriority_encoder_n28 File: G:/fpga-brain/altfp_addsub.vhd Line: 1337
    Info (12023): Found entity 17: altfp_addsub_altpriority_encoder_q28 File: G:/fpga-brain/altfp_addsub.vhd Line: 1361
    Info (12023): Found entity 18: altfp_addsub_altpriority_encoder_v28 File: G:/fpga-brain/altfp_addsub.vhd Line: 1418
    Info (12023): Found entity 19: altfp_addsub_altpriority_encoder_i39 File: G:/fpga-brain/altfp_addsub.vhd Line: 1481
    Info (12023): Found entity 20: altfp_addsub_altpriority_encoder_cna File: G:/fpga-brain/altfp_addsub.vhd Line: 1544
    Info (12023): Found entity 21: altfp_addsub_altfp_add_sub_j6j File: G:/fpga-brain/altfp_addsub.vhd Line: 1632
    Info (12023): Found entity 22: altfp_addsub File: G:/fpga-brain/altfp_addsub.vhd Line: 5822
Info (12021): Found 4 design units, including 2 entities, in source file altfpcompm.vhd
    Info (12022): Found design unit 1: altfpcompM_altfp_compare_58b-RTL File: G:/fpga-brain/altfpcompM.vhd Line: 56
    Info (12022): Found design unit 2: altfpcompm-RTL File: G:/fpga-brain/altfpcompM.vhd Line: 1021
    Info (12023): Found entity 1: altfpcompM_altfp_compare_58b File: G:/fpga-brain/altfpcompM.vhd Line: 46
    Info (12023): Found entity 2: altfpcompM File: G:/fpga-brain/altfpcompM.vhd Line: 1010
Info (12021): Found 2 design units, including 1 entities, in source file ram1port.vhd
    Info (12022): Found design unit 1: ram1port-SYN File: G:/fpga-brain/ram1port.vhd Line: 54
    Info (12023): Found entity 1: ram1port File: G:/fpga-brain/ram1port.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file ram16.vhd
    Info (12022): Found design unit 1: ram16-bhv File: G:/fpga-brain/ram16.vhd Line: 36
    Info (12023): Found entity 1: ram16 File: G:/fpga-brain/ram16.vhd Line: 6
Info (12127): Elaborating entity "fpgabrain" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at fpgabrain.vhdl(177): used implicit default value for signal "areset" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: G:/fpga-brain/fpgabrain.vhdl Line: 177
Warning (10036): Verilog HDL or VHDL warning at fpgabrain.vhdl(178): object "locked" assigned a value but never read File: G:/fpga-brain/fpgabrain.vhdl Line: 178
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(181): used explicit default value for signal "i0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 181
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(182): used explicit default value for signal "i1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 182
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(183): used explicit default value for signal "i2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 183
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(184): used explicit default value for signal "i3" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 184
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(185): used explicit default value for signal "i4" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 185
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(186): used explicit default value for signal "wi0_h0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 186
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(187): used explicit default value for signal "wi0_h1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 187
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(188): used explicit default value for signal "wi0_h2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 188
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(189): used explicit default value for signal "wi0_h3" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 189
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(190): used explicit default value for signal "wi0_h4" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 190
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(191): used explicit default value for signal "wi1_h0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 191
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(192): used explicit default value for signal "wi1_h1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 192
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(193): used explicit default value for signal "wi1_h2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 193
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(194): used explicit default value for signal "wi1_h3" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 194
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(195): used explicit default value for signal "wi1_h4" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 195
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(196): used explicit default value for signal "wi2_h0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 196
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(197): used explicit default value for signal "wi2_h1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 197
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(198): used explicit default value for signal "wi2_h2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 198
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(199): used explicit default value for signal "wi2_h3" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 199
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(200): used explicit default value for signal "wi2_h4" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 200
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(201): used explicit default value for signal "wi3_h0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 201
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(202): used explicit default value for signal "wi3_h1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 202
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(203): used explicit default value for signal "wi3_h2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 203
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(204): used explicit default value for signal "wi3_h3" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 204
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(205): used explicit default value for signal "wi3_h4" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 205
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(206): used explicit default value for signal "wi4_h0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 206
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(207): used explicit default value for signal "wi4_h1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 207
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(208): used explicit default value for signal "wi4_h2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 208
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(209): used explicit default value for signal "wi4_h3" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 209
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(210): used explicit default value for signal "wi4_h4" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 210
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(212): used explicit default value for signal "wh0_h5" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 212
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(213): used explicit default value for signal "wh0_h6" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 213
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(214): used explicit default value for signal "wh0_h7" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 214
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(215): used explicit default value for signal "wh0_h8" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 215
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(216): used explicit default value for signal "wh0_h9" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 216
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(217): used explicit default value for signal "wh1_h5" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 217
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(218): used explicit default value for signal "wh1_h6" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 218
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(219): used explicit default value for signal "wh1_h7" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 219
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(220): used explicit default value for signal "wh1_h8" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 220
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(221): used explicit default value for signal "wh1_h9" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 221
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(222): used explicit default value for signal "wh2_h5" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 222
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(223): used explicit default value for signal "wh2_h6" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 223
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(224): used explicit default value for signal "wh2_h7" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 224
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(225): used explicit default value for signal "wh2_h8" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 225
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(226): used explicit default value for signal "wh2_h9" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 226
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(227): used explicit default value for signal "wh3_h5" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 227
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(228): used explicit default value for signal "wh3_h6" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 228
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(229): used explicit default value for signal "wh3_h7" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 229
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(230): used explicit default value for signal "wh3_h8" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 230
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(231): used explicit default value for signal "wh3_h9" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 231
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(232): used explicit default value for signal "wh4_h5" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 232
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(233): used explicit default value for signal "wh4_h6" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 233
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(234): used explicit default value for signal "wh4_h7" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 234
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(235): used explicit default value for signal "wh4_h8" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 235
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(236): used explicit default value for signal "wh4_h9" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 236
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(238): used explicit default value for signal "wh5_out0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 238
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(239): used explicit default value for signal "wh5_out1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 239
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(240): used explicit default value for signal "wh5_out2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 240
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(241): used explicit default value for signal "wh6_out0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 241
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(242): used explicit default value for signal "wh6_out1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 242
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(243): used explicit default value for signal "wh6_out2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 243
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(244): used explicit default value for signal "wh7_out0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 244
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(245): used explicit default value for signal "wh7_out1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 245
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(246): used explicit default value for signal "wh7_out2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 246
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(247): used explicit default value for signal "wh8_out0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 247
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(248): used explicit default value for signal "wh8_out1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 248
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(249): used explicit default value for signal "wh8_out2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 249
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(250): used explicit default value for signal "wh9_out0" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 250
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(251): used explicit default value for signal "wh9_out1" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 251
Warning (10540): VHDL Signal Declaration warning at fpgabrain.vhdl(252): used explicit default value for signal "wh9_out2" because signal was never assigned a value File: G:/fpga-brain/fpgabrain.vhdl Line: 252
Info (12128): Elaborating entity "pll" for hierarchy "pll:c1" File: G:/fpga-brain/fpgabrain.vhdl Line: 276
Info (12128): Elaborating entity "altpll" for hierarchy "pll:c1|altpll:altpll_component" File: G:/fpga-brain/pll.vhd Line: 148
Info (12130): Elaborated megafunction instantiation "pll:c1|altpll:altpll_component" File: G:/fpga-brain/pll.vhd Line: 148
Info (12133): Instantiated megafunction "pll:c1|altpll:altpll_component" with the following parameter: File: G:/fpga-brain/pll.vhd Line: 148
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "147"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "74"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "56"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "149"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=pll"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_USED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll1.v
    Info (12023): Found entity 1: pll_altpll1 File: G:/fpga-brain/db/pll_altpll1.v Line: 30
Info (12128): Elaborating entity "pll_altpll1" for hierarchy "pll:c1|altpll:altpll_component|pll_altpll1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "ram16" for hierarchy "ram16:c2" File: G:/fpga-brain/fpgabrain.vhdl Line: 280
Warning (10540): VHDL Signal Declaration warning at ram16.vhd(12): used explicit default value for signal "DQ" because signal was never assigned a value File: G:/fpga-brain/ram16.vhd Line: 12
Warning (10540): VHDL Signal Declaration warning at ram16.vhd(21): used explicit default value for signal "ram_initialized" because signal was never assigned a value File: G:/fpga-brain/ram16.vhd Line: 21
Warning (10540): VHDL Signal Declaration warning at ram16.vhd(30): used explicit default value for signal "ram_data_read" because signal was never assigned a value File: G:/fpga-brain/ram16.vhd Line: 30
Info (12128): Elaborating entity "net" for hierarchy "net:c3" File: G:/fpga-brain/fpgabrain.vhdl Line: 282
Info (12128): Elaborating entity "VGA" for hierarchy "VGA:c4" File: G:/fpga-brain/fpgabrain.vhdl Line: 301
Info (12128): Elaborating entity "SYNC" for hierarchy "VGA:c4|SYNC:C1" File: G:/fpga-brain/VGA.vhd Line: 26
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(15): used explicit default value for signal "WW" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 15
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(16): used explicit default value for signal "HH" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 16
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(17): used explicit default value for signal "HFP" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 17
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(18): used explicit default value for signal "HS" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 18
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(19): used explicit default value for signal "HBP" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 19
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(20): used explicit default value for signal "VFP" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 20
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(21): used explicit default value for signal "VS" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 21
Warning (10540): VHDL Signal Declaration warning at SYNC.vhd(22): used explicit default value for signal "VBP" because signal was never assigned a value File: G:/fpga-brain/SYNC.vhd Line: 22
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "RA[3]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 19
    Warning (13410): Pin "RA[4]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 19
    Warning (13410): Pin "RA[6]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 19
    Warning (13410): Pin "RA[7]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 19
    Warning (13410): Pin "RA[8]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 19
    Warning (13410): Pin "RA[9]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 19
    Warning (13410): Pin "RA[11]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 19
    Warning (13410): Pin "RA[12]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 19
    Warning (13410): Pin "DQ[0]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "DQ[1]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "DQ[2]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "DQ[3]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "DQ[4]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "DQ[5]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "DQ[6]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "DQ[7]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "DQ[8]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "DQ[9]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "DQ[10]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "DQ[11]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "DQ[12]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "DQ[13]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "DQ[14]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "DQ[15]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 20
    Warning (13410): Pin "CS" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 23
    Warning (13410): Pin "BA[0]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 27
    Warning (13410): Pin "BA[1]" is stuck at GND File: G:/fpga-brain/fpgabrain.vhdl Line: 27
Info (286030): Timing-Driven Synthesis is running
Info (17049): 1 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 163 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 1 input pins
    Info (21059): Implemented 44 output pins
    Info (21061): Implemented 117 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 112 warnings
    Info: Peak virtual memory: 4832 megabytes
    Info: Processing ended: Wed Aug 07 15:28:39 2019
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:19


