<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>openFPGALoader - flash FPGAs</title>
    <style>
        body { font-family: monospace; margin: 20px; line-height: 1.4; }
        a { color: #0066cc; }
        pre { white-space: pre-wrap; }
    </style>
</head>
<body>
    <div id="main-content">
<section class="p-strip is-bordered">
<div class="row">
<div class="col-3 u-hide--small u-hide" id="toc">
</div>
<div id="tableWrapper">
<p id="distroAndSection"></p>

Provided by: <a href="https://launchpad.net/ubuntu/plucky/+package/openfpgaloader">openfpgaloader_0.12.1-1build1_amd64</a> <br><br><pre>
</pre><h4><b>NAME</b></h4><pre>
       <b>openFPGALoader</b> - flash FPGAs

</pre><h4><b>SYNOPSIS</b></h4><pre>
       <b>openFPGALoader</b> [OPTION...] <u>BIT_FILE</u>

</pre><h4><b>DESCRIPTION</b></h4><pre>
       Universal  utility  for  programming  FPGAs.  Compatible  with  many  boards,  cables and FPGA from major
       manufacturers (Xilinx, Altera/Intel, Lattice, Gowin, Efinix, Anlogic, Cologne Chip). <b>openFPGALoader</b> works
       on Linux, Windows and macOS.

       Not sure if your hardware is supported? Check the hardware compatibility lists:

              •  https://trabucayre.github.io/<b>openFPGALoader</b>/compatibility/fpga.html

              •  https://trabucayre.github.io/<b>openFPGALoader</b>/compatibility/board.html

              •  https://trabucayre.github.io/<b>openFPGALoader</b>/compatibility/cable.html

       Mandatory or optional arguments to long options are also mandatory  or  optional  for  any  corresponding
       short options.

       <b>--altsetting</b> <b>arg</b>
              DFU interface altsetting (only for DFU mode)

       <b>--bitstream</b> <b>arg</b>
              bitstream

       <b>--secondary-bitstream</b> <b>arg</b>
              secondary bitstream (some Xilinx UltraScale boards)

       <b>-b,</b> <b>--board</b> <b>arg</b>
              board name, may be used instead of cable

       <b>-B,</b> <b>--bridge</b> <b>arg</b>
              disable spiOverJtag model detection by providing <b>bitstream</b>(intel/xilinx)

       <b>-c,</b> <b>--cable</b> <b>arg</b>
              jtag interface

       <b>--status-pin</b> <b>arg</b>
              JTAG mode / FTDI: GPIO pin number to use as a status indicator (active low)

       <b>--invert-read-edge</b>
              JTAG mode / FTDI: read on negative edge instead of positive

       <b>--vid</b> <b>arg</b>
              probe Vendor ID

       <b>--pid</b> <b>arg</b>
              probe Product ID

       <b>--cable-index</b> <b>arg</b>
              probe index (FTDI and cmsisDAP)

       <b>--busdev-num</b> <b>arg</b>
              select a probe by it bus and device number (bus_num:device_addr)

       <b>--ftdi-serial</b> <b>arg</b>
              FTDI chip serial number

       <b>--ftdi-channel</b> <b>arg</b>
              FTDI chip channel number (channels 0-3 map to A-D)

       <b>-d,</b> <b>--device</b> <b>arg</b>
              device to use (/dev/ttyUSBx)

       <b>--detect</b>
              detect FPGA

       <b>--dfu</b>  DFU mode

       <b>--dump-flash</b>
              Dump flash mode

       <b>--bulk-erase</b>
              Bulk erase flash

       <b>--target-flash</b> <b>arg</b>
              for  boards  with  multiple  flash chips (some Xilinx UltraScale boards), select the target flash:
              primary (default), secondary or both

       <b>--external-flash</b>
              select ext flash for device with internal and external storage

       <b>--file-size</b> <b>arg</b>
              provides size in Byte to dump, must be used with dump-flash

       <b>--file-type</b> <b>arg</b>
              provides file type instead of let's deduced by using extension

       <b>--flash-sector</b> <b>arg</b>
              flash sector (Lattice parts only)

       <b>--fpga-part</b> <b>arg</b>
              fpga model flavor + package

       <b>--freq</b> <b>arg</b>
              jtag frequency (Hz)

       <b>-f,</b> <b>--write-flash</b>
              write bitstream in flash (default: false)

       <b>--index-chain</b> <b>arg</b>
              device index in JTAG-chain

       <b>--misc-device</b> <b>arg</b>
              add JTAG non-FPGA devices &lt;idcode,irlen,name&gt;

       <b>--ip</b> <b>arg</b>
              IP address (XVC and remote bitbang client)

       <b>--list-boards</b>
              list all supported boards

       <b>--list-cables</b>
              list all supported cables

       <b>--list-fpga</b>
              list all supported FPGA

       <b>-m,</b> <b>--write-sram</b>
              write bitstream in SRAM (default: true)

       <b>-o,</b> <b>--offset</b> <b>arg</b>
              Start address (in bytes) for read/write into non volatile memory (default: 0)

       <b>--pins</b> <b>arg</b>
              pin config TDI:TDO:TCK:TMS

       <b>--probe-firmware</b> <b>arg</b>
              firmware for JTAG probe (usbBlasterII)

       <b>--protect-flash</b> <b>arg</b>
              protect SPI flash area

       <b>--quiet</b>
              Produce quiet output (no progress bar)

       <b>-r,</b> <b>--reset</b>
              reset FPGA after operations

       <b>--scan-usb</b>
              scan USB to display connected probes

       <b>--skip-load-bridge</b>
              skip writing bridge to SRAM when in write-flash mode

       <b>--skip-reset</b>
              skip resetting the device when in write-flash mode

       <b>--spi</b>  SPI mode (only for FTDI in serial mode)

       <b>--unprotect-flash</b>
              Unprotect flash blocks

       <b>-v,</b> <b>--verbose</b>
              Produce verbose output

       <b>--verbose-level</b> <b>arg</b>
              verbose level <b>-1</b>: quiet, 0: normal, 1:verbose, 2:debug

       <b>-h,</b> <b>--help</b>
              Give this help list

       <b>--verify</b>
              Verify write operation (SPI Flash only)

       <b>--xvc</b>  Xilinx Virtual Cable Functions

       <b>--port</b> <b>arg</b>
              Xilinx Virtual Cable and remote bitbang Port (default 3721)

       <b>--mcufw</b> <b>arg</b>
              Microcontroller firmware

       <b>--conmcu</b>
              Connect JTAG to MCU

       <b>-D,</b> <b>--read_dna</b>
              Read DNA (Xilinx FPGA only)

       <b>-X,</b> <b>--read_xadc</b>
              Read XADC (Xilinx FPGA only)

       <b>-V,</b> <b>--Version</b>
              Print program version

</pre><h4><b>BUGS</b></h4><pre>
       Report bugs to &lt;<a href="mailto:gwenhael.goavec-merou@trabucayre.com">gwenhael.goavec-merou@trabucayre.com</a>&gt;.

                                                08 November 2024                               <u><a href="../man1/openFPGALoader.1.html">openFPGALoader</a></u>(1)
</pre>
 </div>
</div></section>
</div>
</body>
</html>