Warning (10268): Verilog HDL information at SevenSegmentDisplay.v(11): always construct contains both blocking and non-blocking assignments File: C:/Projects/FPGA/HelloWorld/SevenSegmentDisplay.v Line: 11
Warning (10268): Verilog HDL information at Clock.v(25): always construct contains both blocking and non-blocking assignments File: C:/Projects/FPGA/HelloWorld/Clock.v Line: 25
