{
  "module_name": "aic94xx_dump.c",
  "hash_id": "43c56ac948e70f08349f7a9e693e37705bdbbc34fd6a53bd31fc11960e5e6313",
  "original_prompt": "Ingested from linux-6.6.14/drivers/scsi/aic94xx/aic94xx_dump.c",
  "human_readable_source": "\n \n\n#include <linux/pci.h>\n#include \"aic94xx.h\"\n#include \"aic94xx_reg.h\"\n#include \"aic94xx_reg_def.h\"\n#include \"aic94xx_sas.h\"\n\n#include \"aic94xx_dump.h\"\n\n#ifdef ASD_DEBUG\n\n#define MD(x)\t    (1 << (x))\n#define MODE_COMMON (1 << 31)\n#define MODE_0_7    (0xFF)\n\nstatic const struct lseq_cio_regs {\n\tchar\t*name;\n\tu32\toffs;\n\tu8\twidth;\n\tu32\tmode;\n} LSEQmCIOREGS[] = {\n\t{\"LmMnSCBPTR\",    0x20, 16, MD(0)|MD(1)|MD(2)|MD(3)|MD(4) },\n\t{\"LmMnDDBPTR\",    0x22, 16, MD(0)|MD(1)|MD(2)|MD(3)|MD(4) },\n\t{\"LmREQMBX\",      0x30, 32, MODE_COMMON },\n\t{\"LmRSPMBX\",      0x34, 32, MODE_COMMON },\n\t{\"LmMnINT\",       0x38, 32, MODE_0_7 },\n\t{\"LmMnINTEN\",     0x3C, 32, MODE_0_7 },\n\t{\"LmXMTPRIMD\",    0x40, 32, MODE_COMMON },\n\t{\"LmXMTPRIMCS\",   0x44,  8, MODE_COMMON },\n\t{\"LmCONSTAT\",     0x45,  8, MODE_COMMON },\n\t{\"LmMnDMAERRS\",   0x46,  8, MD(0)|MD(1) },\n\t{\"LmMnSGDMAERRS\", 0x47,  8, MD(0)|MD(1) },\n\t{\"LmMnEXPHDRP\",   0x48,  8, MD(0) },\n\t{\"LmMnSASAALIGN\", 0x48,  8, MD(1) },\n\t{\"LmMnMSKHDRP\",   0x49,  8, MD(0) },\n\t{\"LmMnSTPALIGN\",  0x49,  8, MD(1) },\n\t{\"LmMnRCVHDRP\",   0x4A,  8, MD(0) },\n\t{\"LmMnXMTHDRP\",   0x4A,  8, MD(1) },\n\t{\"LmALIGNMODE\",   0x4B,  8, MD(1) },\n\t{\"LmMnEXPRCVCNT\", 0x4C, 32, MD(0) },\n\t{\"LmMnXMTCNT\",    0x4C, 32, MD(1) },\n\t{\"LmMnCURRTAG\",   0x54, 16, MD(0) },\n\t{\"LmMnPREVTAG\",   0x56, 16, MD(0) },\n\t{\"LmMnACKOFS\",    0x58,  8, MD(1) },\n\t{\"LmMnXFRLVL\",    0x59,  8, MD(0)|MD(1) },\n\t{\"LmMnSGDMACTL\",  0x5A,  8, MD(0)|MD(1) },\n\t{\"LmMnSGDMASTAT\", 0x5B,  8, MD(0)|MD(1) },\n\t{\"LmMnDDMACTL\",   0x5C,  8, MD(0)|MD(1) },\n\t{\"LmMnDDMASTAT\",  0x5D,  8, MD(0)|MD(1) },\n\t{\"LmMnDDMAMODE\",  0x5E, 16, MD(0)|MD(1) },\n\t{\"LmMnPIPECTL\",   0x61,  8, MD(0)|MD(1) },\n\t{\"LmMnACTSCB\",    0x62, 16, MD(0)|MD(1) },\n\t{\"LmMnSGBHADR\",   0x64,  8, MD(0)|MD(1) },\n\t{\"LmMnSGBADR\",    0x65,  8, MD(0)|MD(1) },\n\t{\"LmMnSGDCNT\",    0x66,  8, MD(0)|MD(1) },\n\t{\"LmMnSGDMADR\",   0x68, 32, MD(0)|MD(1) },\n\t{\"LmMnSGDMADR\",   0x6C, 32, MD(0)|MD(1) },\n\t{\"LmMnXFRCNT\",    0x70, 32, MD(0)|MD(1) },\n\t{\"LmMnXMTCRC\",    0x74, 32, MD(1) },\n\t{\"LmCURRTAG\",     0x74, 16, MD(0) },\n\t{\"LmPREVTAG\",     0x76, 16, MD(0) },\n\t{\"LmMnDPSEL\",     0x7B,  8, MD(0)|MD(1) },\n\t{\"LmDPTHSTAT\",    0x7C,  8, MODE_COMMON },\n\t{\"LmMnHOLDLVL\",   0x7D,  8, MD(0) },\n\t{\"LmMnSATAFS\",    0x7E,  8, MD(1) },\n\t{\"LmMnCMPLTSTAT\", 0x7F,  8, MD(0)|MD(1) },\n\t{\"LmPRMSTAT0\",    0x80, 32, MODE_COMMON },\n\t{\"LmPRMSTAT1\",    0x84, 32, MODE_COMMON },\n\t{\"LmGPRMINT\",     0x88,  8, MODE_COMMON },\n        {\"LmMnCURRSCB\",   0x8A, 16, MD(0) },\n\t{\"LmPRMICODE\",    0x8C, 32, MODE_COMMON },\n\t{\"LmMnRCVCNT\",    0x90, 16, MD(0) },\n\t{\"LmMnBUFSTAT\",   0x92, 16, MD(0) },\n\t{\"LmMnXMTHDRSIZE\",0x92,  8, MD(1) },\n\t{\"LmMnXMTSIZE\",   0x93,  8, MD(1) },\n\t{\"LmMnTGTXFRCNT\", 0x94, 32, MD(0) },\n\t{\"LmMnEXPROFS\",   0x98, 32, MD(0) },\n\t{\"LmMnXMTROFS\",   0x98, 32, MD(1) },\n\t{\"LmMnRCVROFS\",   0x9C, 32, MD(0) },\n\t{\"LmCONCTL\",      0xA0, 16, MODE_COMMON },\n\t{\"LmBITLTIMER\",   0xA2, 16, MODE_COMMON },\n\t{\"LmWWNLOW\",      0xA8, 32, MODE_COMMON },\n\t{\"LmWWNHIGH\",     0xAC, 32, MODE_COMMON },\n\t{\"LmMnFRMERR\",    0xB0, 32, MD(0) },\n\t{\"LmMnFRMERREN\",  0xB4, 32, MD(0) },\n\t{\"LmAWTIMER\",     0xB8, 16, MODE_COMMON },\n\t{\"LmAWTCTL\",      0xBA,  8, MODE_COMMON },\n\t{\"LmMnHDRCMPS\",   0xC0, 32, MD(0) },\n\t{\"LmMnXMTSTAT\",   0xC4,  8, MD(1) },\n\t{\"LmHWTSTATEN\",   0xC5,  8, MODE_COMMON },\n\t{\"LmMnRRDYRC\",    0xC6,  8, MD(0) },\n        {\"LmMnRRDYTC\",    0xC6,  8, MD(1) },\n\t{\"LmHWTSTAT\",     0xC7,  8, MODE_COMMON },\n\t{\"LmMnDATABUFADR\",0xC8, 16, MD(0)|MD(1) },\n\t{\"LmDWSSTATUS\",   0xCB,  8, MODE_COMMON },\n\t{\"LmMnACTSTAT\",   0xCE, 16, MD(0)|MD(1) },\n\t{\"LmMnREQSCB\",    0xD2, 16, MD(0)|MD(1) },\n\t{\"LmXXXPRIM\",     0xD4, 32, MODE_COMMON },\n\t{\"LmRCVASTAT\",    0xD9,  8, MODE_COMMON },\n\t{\"LmINTDIS1\",     0xDA,  8, MODE_COMMON },\n\t{\"LmPSTORESEL\",   0xDB,  8, MODE_COMMON },\n\t{\"LmPSTORE\",      0xDC, 32, MODE_COMMON },\n\t{\"LmPRIMSTAT0EN\", 0xE0, 32, MODE_COMMON },\n\t{\"LmPRIMSTAT1EN\", 0xE4, 32, MODE_COMMON },\n\t{\"LmDONETCTL\",    0xF2, 16, MODE_COMMON },\n\t{NULL, 0, 0, 0 }\n};\n \n#define STR_8BIT   \"   %30s[0x%04x]:0x%02x\\n\"\n#define STR_16BIT  \"   %30s[0x%04x]:0x%04x\\n\"\n#define STR_32BIT  \"   %30s[0x%04x]:0x%08x\\n\"\n#define STR_64BIT  \"   %30s[0x%04x]:0x%llx\\n\"\n\n#define PRINT_REG_8bit(_ha, _n, _r) asd_printk(STR_8BIT, #_n, _n,      \\\n\t\t\t\t\t     asd_read_reg_byte(_ha, _r))\n#define PRINT_REG_16bit(_ha, _n, _r) asd_printk(STR_16BIT, #_n, _n,     \\\n\t\t\t\t\t      asd_read_reg_word(_ha, _r))\n#define PRINT_REG_32bit(_ha, _n, _r) asd_printk(STR_32BIT, #_n, _n,      \\\n\t\t\t\t\t      asd_read_reg_dword(_ha, _r))\n\n#define PRINT_CREG_8bit(_ha, _n) asd_printk(STR_8BIT, #_n, _n,      \\\n\t\t\t\t\t     asd_read_reg_byte(_ha, C##_n))\n#define PRINT_CREG_16bit(_ha, _n) asd_printk(STR_16BIT, #_n, _n,     \\\n\t\t\t\t\t      asd_read_reg_word(_ha, C##_n))\n#define PRINT_CREG_32bit(_ha, _n) asd_printk(STR_32BIT, #_n, _n,      \\\n\t\t\t\t\t      asd_read_reg_dword(_ha, C##_n))\n\n#define MSTR_8BIT   \"   Mode:%02d %30s[0x%04x]:0x%02x\\n\"\n#define MSTR_16BIT  \"   Mode:%02d %30s[0x%04x]:0x%04x\\n\"\n#define MSTR_32BIT  \"   Mode:%02d %30s[0x%04x]:0x%08x\\n\"\n\n#define PRINT_MREG_8bit(_ha, _m, _n, _r) asd_printk(MSTR_8BIT, _m, #_n, _n,   \\\n\t\t\t\t\t     asd_read_reg_byte(_ha, _r))\n#define PRINT_MREG_16bit(_ha, _m, _n, _r) asd_printk(MSTR_16BIT, _m, #_n, _n, \\\n\t\t\t\t\t      asd_read_reg_word(_ha, _r))\n#define PRINT_MREG_32bit(_ha, _m, _n, _r) asd_printk(MSTR_32BIT, _m, #_n, _n, \\\n\t\t\t\t\t      asd_read_reg_dword(_ha, _r))\n\n \n#define PRINT_MIS_byte(_ha, _n) asd_printk(STR_8BIT, #_n,CSEQ_##_n-CMAPPEDSCR,\\\n                                           asd_read_reg_byte(_ha, CSEQ_##_n))\n#define PRINT_MIS_word(_ha, _n) asd_printk(STR_16BIT,#_n,CSEQ_##_n-CMAPPEDSCR,\\\n                                           asd_read_reg_word(_ha, CSEQ_##_n))\n#define PRINT_MIS_dword(_ha, _n)                      \\\n        asd_printk(STR_32BIT,#_n,CSEQ_##_n-CMAPPEDSCR,\\\n                   asd_read_reg_dword(_ha, CSEQ_##_n))\n#define PRINT_MIS_qword(_ha, _n)                                       \\\n        asd_printk(STR_64BIT, #_n,CSEQ_##_n-CMAPPEDSCR,                \\\n                   (unsigned long long)(((u64)asd_read_reg_dword(_ha, CSEQ_##_n))     \\\n                 | (((u64)asd_read_reg_dword(_ha, (CSEQ_##_n)+4))<<32)))\n\n#define CMDP_REG(_n, _m) (_m*(CSEQ_PAGE_SIZE*2)+CSEQ_##_n)\n#define PRINT_CMDP_word(_ha, _n) \\\nasd_printk(\"%20s 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x\\n\", \\\n\t#_n, \\\n\tasd_read_reg_word(_ha, CMDP_REG(_n, 0)), \\\n\tasd_read_reg_word(_ha, CMDP_REG(_n, 1)), \\\n\tasd_read_reg_word(_ha, CMDP_REG(_n, 2)), \\\n\tasd_read_reg_word(_ha, CMDP_REG(_n, 3)), \\\n\tasd_read_reg_word(_ha, CMDP_REG(_n, 4)), \\\n\tasd_read_reg_word(_ha, CMDP_REG(_n, 5)), \\\n\tasd_read_reg_word(_ha, CMDP_REG(_n, 6)), \\\n\tasd_read_reg_word(_ha, CMDP_REG(_n, 7)))\n\n#define PRINT_CMDP_byte(_ha, _n) \\\nasd_printk(\"%20s 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x 0x%04x\\n\", \\\n\t#_n, \\\n\tasd_read_reg_byte(_ha, CMDP_REG(_n, 0)), \\\n\tasd_read_reg_byte(_ha, CMDP_REG(_n, 1)), \\\n\tasd_read_reg_byte(_ha, CMDP_REG(_n, 2)), \\\n\tasd_read_reg_byte(_ha, CMDP_REG(_n, 3)), \\\n\tasd_read_reg_byte(_ha, CMDP_REG(_n, 4)), \\\n\tasd_read_reg_byte(_ha, CMDP_REG(_n, 5)), \\\n\tasd_read_reg_byte(_ha, CMDP_REG(_n, 6)), \\\n\tasd_read_reg_byte(_ha, CMDP_REG(_n, 7)))\n\nstatic void asd_dump_cseq_state(struct asd_ha_struct *asd_ha)\n{\n\tint mode;\n\n\tasd_printk(\"CSEQ STATE\\n\");\n\n\tasd_printk(\"ARP2 REGISTERS\\n\");\n\n\tPRINT_CREG_32bit(asd_ha, ARP2CTL);\n\tPRINT_CREG_32bit(asd_ha, ARP2INT);\n\tPRINT_CREG_32bit(asd_ha, ARP2INTEN);\n\tPRINT_CREG_8bit(asd_ha, MODEPTR);\n\tPRINT_CREG_8bit(asd_ha, ALTMODE);\n\tPRINT_CREG_8bit(asd_ha, FLAG);\n\tPRINT_CREG_8bit(asd_ha, ARP2INTCTL);\n\tPRINT_CREG_16bit(asd_ha, STACK);\n\tPRINT_CREG_16bit(asd_ha, PRGMCNT);\n\tPRINT_CREG_16bit(asd_ha, ACCUM);\n\tPRINT_CREG_16bit(asd_ha, SINDEX);\n\tPRINT_CREG_16bit(asd_ha, DINDEX);\n\tPRINT_CREG_8bit(asd_ha, SINDIR);\n\tPRINT_CREG_8bit(asd_ha, DINDIR);\n\tPRINT_CREG_8bit(asd_ha, JUMLDIR);\n\tPRINT_CREG_8bit(asd_ha, ARP2HALTCODE);\n\tPRINT_CREG_16bit(asd_ha, CURRADDR);\n\tPRINT_CREG_16bit(asd_ha, LASTADDR);\n\tPRINT_CREG_16bit(asd_ha, NXTLADDR);\n\n\tasd_printk(\"IOP REGISTERS\\n\");\n\n\tPRINT_REG_32bit(asd_ha, BISTCTL1, CBISTCTL);\n\tPRINT_CREG_32bit(asd_ha, MAPPEDSCR);\n\n\tasd_printk(\"CIO REGISTERS\\n\");\n\n\tfor (mode = 0; mode < 9; mode++)\n\t\tPRINT_MREG_16bit(asd_ha, mode, MnSCBPTR, CMnSCBPTR(mode));\n\tPRINT_MREG_16bit(asd_ha, 15, MnSCBPTR, CMnSCBPTR(15));\n\n\tfor (mode = 0; mode < 9; mode++)\n\t\tPRINT_MREG_16bit(asd_ha, mode, MnDDBPTR, CMnDDBPTR(mode));\n\tPRINT_MREG_16bit(asd_ha, 15, MnDDBPTR, CMnDDBPTR(15));\n\n\tfor (mode = 0; mode < 8; mode++)\n\t\tPRINT_MREG_32bit(asd_ha, mode, MnREQMBX, CMnREQMBX(mode));\n\tfor (mode = 0; mode < 8; mode++)\n\t\tPRINT_MREG_32bit(asd_ha, mode, MnRSPMBX, CMnRSPMBX(mode));\n\tfor (mode = 0; mode < 8; mode++)\n\t\tPRINT_MREG_32bit(asd_ha, mode, MnINT, CMnINT(mode));\n\tfor (mode = 0; mode < 8; mode++)\n\t\tPRINT_MREG_32bit(asd_ha, mode, MnINTEN, CMnINTEN(mode));\n\n\tPRINT_CREG_8bit(asd_ha, SCRATCHPAGE);\n\tfor (mode = 0; mode < 8; mode++)\n\t\tPRINT_MREG_8bit(asd_ha, mode, MnSCRATCHPAGE,\n\t\t\t\tCMnSCRATCHPAGE(mode));\n\n\tPRINT_REG_32bit(asd_ha, CLINKCON, CLINKCON);\n\tPRINT_REG_8bit(asd_ha, CCONMSK, CCONMSK);\n\tPRINT_REG_8bit(asd_ha, CCONEXIST, CCONEXIST);\n\tPRINT_REG_16bit(asd_ha, CCONMODE, CCONMODE);\n\tPRINT_REG_32bit(asd_ha, CTIMERCALC, CTIMERCALC);\n\tPRINT_REG_8bit(asd_ha, CINTDIS, CINTDIS);\n\n\tasd_printk(\"SCRATCH MEMORY\\n\");\n\n\tasd_printk(\"MIP 4 >>>>>\\n\");\n\tPRINT_MIS_word(asd_ha, Q_EXE_HEAD);\n\tPRINT_MIS_word(asd_ha, Q_EXE_TAIL);\n\tPRINT_MIS_word(asd_ha, Q_DONE_HEAD);\n\tPRINT_MIS_word(asd_ha, Q_DONE_TAIL);\n\tPRINT_MIS_word(asd_ha, Q_SEND_HEAD);\n\tPRINT_MIS_word(asd_ha, Q_SEND_TAIL);\n\tPRINT_MIS_word(asd_ha, Q_DMA2CHIM_HEAD);\n\tPRINT_MIS_word(asd_ha, Q_DMA2CHIM_TAIL);\n\tPRINT_MIS_word(asd_ha, Q_COPY_HEAD);\n\tPRINT_MIS_word(asd_ha, Q_COPY_TAIL);\n\tPRINT_MIS_word(asd_ha, REG0);\n\tPRINT_MIS_word(asd_ha, REG1);\n\tPRINT_MIS_dword(asd_ha, REG2);\n\tPRINT_MIS_byte(asd_ha, LINK_CTL_Q_MAP);\n\tPRINT_MIS_byte(asd_ha, MAX_CSEQ_MODE);\n\tPRINT_MIS_byte(asd_ha, FREE_LIST_HACK_COUNT);\n\n\tasd_printk(\"MIP 5 >>>>\\n\");\n\tPRINT_MIS_qword(asd_ha, EST_NEXUS_REQ_QUEUE);\n\tPRINT_MIS_qword(asd_ha, EST_NEXUS_REQ_COUNT);\n\tPRINT_MIS_word(asd_ha, Q_EST_NEXUS_HEAD);\n\tPRINT_MIS_word(asd_ha, Q_EST_NEXUS_TAIL);\n\tPRINT_MIS_word(asd_ha, NEED_EST_NEXUS_SCB);\n\tPRINT_MIS_byte(asd_ha, EST_NEXUS_REQ_HEAD);\n\tPRINT_MIS_byte(asd_ha, EST_NEXUS_REQ_TAIL);\n\tPRINT_MIS_byte(asd_ha, EST_NEXUS_SCB_OFFSET);\n\n\tasd_printk(\"MIP 6 >>>>\\n\");\n\tPRINT_MIS_word(asd_ha, INT_ROUT_RET_ADDR0);\n\tPRINT_MIS_word(asd_ha, INT_ROUT_RET_ADDR1);\n\tPRINT_MIS_word(asd_ha, INT_ROUT_SCBPTR);\n\tPRINT_MIS_byte(asd_ha, INT_ROUT_MODE);\n\tPRINT_MIS_byte(asd_ha, ISR_SCRATCH_FLAGS);\n\tPRINT_MIS_word(asd_ha, ISR_SAVE_SINDEX);\n\tPRINT_MIS_word(asd_ha, ISR_SAVE_DINDEX);\n\tPRINT_MIS_word(asd_ha, Q_MONIRTT_HEAD);\n\tPRINT_MIS_word(asd_ha, Q_MONIRTT_TAIL);\n\tPRINT_MIS_byte(asd_ha, FREE_SCB_MASK);\n\tPRINT_MIS_word(asd_ha, BUILTIN_FREE_SCB_HEAD);\n\tPRINT_MIS_word(asd_ha, BUILTIN_FREE_SCB_TAIL);\n\tPRINT_MIS_word(asd_ha, EXTENDED_FREE_SCB_HEAD);\n\tPRINT_MIS_word(asd_ha, EXTENDED_FREE_SCB_TAIL);\n\n\tasd_printk(\"MIP 7 >>>>\\n\");\n\tPRINT_MIS_qword(asd_ha, EMPTY_REQ_QUEUE);\n\tPRINT_MIS_qword(asd_ha, EMPTY_REQ_COUNT);\n\tPRINT_MIS_word(asd_ha, Q_EMPTY_HEAD);\n\tPRINT_MIS_word(asd_ha, Q_EMPTY_TAIL);\n\tPRINT_MIS_word(asd_ha, NEED_EMPTY_SCB);\n\tPRINT_MIS_byte(asd_ha, EMPTY_REQ_HEAD);\n\tPRINT_MIS_byte(asd_ha, EMPTY_REQ_TAIL);\n\tPRINT_MIS_byte(asd_ha, EMPTY_SCB_OFFSET);\n\tPRINT_MIS_word(asd_ha, PRIMITIVE_DATA);\n\tPRINT_MIS_dword(asd_ha, TIMEOUT_CONST);\n\n\tasd_printk(\"MDP 0 >>>>\\n\");\n\tasd_printk(\"%-20s %6s %6s %6s %6s %6s %6s %6s %6s\\n\",\n\t\t   \"Mode: \", \"0\", \"1\", \"2\", \"3\", \"4\", \"5\", \"6\", \"7\");\n\tPRINT_CMDP_word(asd_ha, LRM_SAVE_SINDEX);\n\tPRINT_CMDP_word(asd_ha, LRM_SAVE_SCBPTR);\n\tPRINT_CMDP_word(asd_ha, Q_LINK_HEAD);\n\tPRINT_CMDP_word(asd_ha, Q_LINK_TAIL);\n\tPRINT_CMDP_byte(asd_ha, LRM_SAVE_SCRPAGE);\n\n\tasd_printk(\"MDP 0 Mode 8 >>>>\\n\");\n\tPRINT_MIS_word(asd_ha, RET_ADDR);\n\tPRINT_MIS_word(asd_ha, RET_SCBPTR);\n\tPRINT_MIS_word(asd_ha, SAVE_SCBPTR);\n\tPRINT_MIS_word(asd_ha, EMPTY_TRANS_CTX);\n\tPRINT_MIS_word(asd_ha, RESP_LEN);\n\tPRINT_MIS_word(asd_ha, TMF_SCBPTR);\n\tPRINT_MIS_word(asd_ha, GLOBAL_PREV_SCB);\n\tPRINT_MIS_word(asd_ha, GLOBAL_HEAD);\n\tPRINT_MIS_word(asd_ha, CLEAR_LU_HEAD);\n\tPRINT_MIS_byte(asd_ha, TMF_OPCODE);\n\tPRINT_MIS_byte(asd_ha, SCRATCH_FLAGS);\n\tPRINT_MIS_word(asd_ha, HSB_SITE);\n\tPRINT_MIS_word(asd_ha, FIRST_INV_SCB_SITE);\n\tPRINT_MIS_word(asd_ha, FIRST_INV_DDB_SITE);\n\n\tasd_printk(\"MDP 1 Mode 8 >>>>\\n\");\n\tPRINT_MIS_qword(asd_ha, LUN_TO_CLEAR);\n\tPRINT_MIS_qword(asd_ha, LUN_TO_CHECK);\n\n\tasd_printk(\"MDP 2 Mode 8 >>>>\\n\");\n\tPRINT_MIS_qword(asd_ha, HQ_NEW_POINTER);\n\tPRINT_MIS_qword(asd_ha, HQ_DONE_BASE);\n\tPRINT_MIS_dword(asd_ha, HQ_DONE_POINTER);\n\tPRINT_MIS_byte(asd_ha, HQ_DONE_PASS);\n}\n\n#define PRINT_LREG_8bit(_h, _lseq, _n) \\\n        asd_printk(STR_8BIT, #_n, _n, asd_read_reg_byte(_h, Lm##_n(_lseq)))\n#define PRINT_LREG_16bit(_h, _lseq, _n) \\\n        asd_printk(STR_16BIT, #_n, _n, asd_read_reg_word(_h, Lm##_n(_lseq)))\n#define PRINT_LREG_32bit(_h, _lseq, _n) \\\n        asd_printk(STR_32BIT, #_n, _n, asd_read_reg_dword(_h, Lm##_n(_lseq)))\n\n#define PRINT_LMIP_byte(_h, _lseq, _n)                              \\\n\tasd_printk(STR_8BIT, #_n, LmSEQ_##_n(_lseq)-LmSCRATCH(_lseq), \\\n\t\t   asd_read_reg_byte(_h, LmSEQ_##_n(_lseq)))\n#define PRINT_LMIP_word(_h, _lseq, _n)                              \\\n\tasd_printk(STR_16BIT, #_n, LmSEQ_##_n(_lseq)-LmSCRATCH(_lseq), \\\n\t\t   asd_read_reg_word(_h, LmSEQ_##_n(_lseq)))\n#define PRINT_LMIP_dword(_h, _lseq, _n)                             \\\n\tasd_printk(STR_32BIT, #_n, LmSEQ_##_n(_lseq)-LmSCRATCH(_lseq), \\\n\t\t   asd_read_reg_dword(_h, LmSEQ_##_n(_lseq)))\n#define PRINT_LMIP_qword(_h, _lseq, _n)                                \\\n\tasd_printk(STR_64BIT, #_n, LmSEQ_##_n(_lseq)-LmSCRATCH(_lseq), \\\n\t\t (unsigned long long)(((unsigned long long) \\\n\t\t asd_read_reg_dword(_h, LmSEQ_##_n(_lseq))) \\\n\t          | (((unsigned long long) \\\n\t\t asd_read_reg_dword(_h, LmSEQ_##_n(_lseq)+4))<<32)))\n\nstatic void asd_print_lseq_cio_reg(struct asd_ha_struct *asd_ha,\n\t\t\t\t   u32 lseq_cio_addr, int i)\n{\n\tswitch (LSEQmCIOREGS[i].width) {\n\tcase 8:\n\t\tasd_printk(\"%20s[0x%x]: 0x%02x\\n\", LSEQmCIOREGS[i].name,\n\t\t\t   LSEQmCIOREGS[i].offs,\n\t\t\t   asd_read_reg_byte(asd_ha, lseq_cio_addr +\n\t\t\t\t\t     LSEQmCIOREGS[i].offs));\n\n\t\tbreak;\n\tcase 16:\n\t\tasd_printk(\"%20s[0x%x]: 0x%04x\\n\", LSEQmCIOREGS[i].name,\n\t\t\t   LSEQmCIOREGS[i].offs,\n\t\t\t   asd_read_reg_word(asd_ha, lseq_cio_addr +\n\t\t\t\t\t     LSEQmCIOREGS[i].offs));\n\n\t\tbreak;\n\tcase 32:\n\t\tasd_printk(\"%20s[0x%x]: 0x%08x\\n\", LSEQmCIOREGS[i].name,\n\t\t\t   LSEQmCIOREGS[i].offs,\n\t\t\t   asd_read_reg_dword(asd_ha, lseq_cio_addr +\n\t\t\t\t\t      LSEQmCIOREGS[i].offs));\n\t\tbreak;\n\t}\n}\n\nstatic void asd_dump_lseq_state(struct asd_ha_struct *asd_ha, int lseq)\n{\n\tu32 moffs;\n\tint mode;\n\n\tasd_printk(\"LSEQ %d STATE\\n\", lseq);\n\n\tasd_printk(\"LSEQ%d: ARP2 REGISTERS\\n\", lseq);\n\tPRINT_LREG_32bit(asd_ha, lseq, ARP2CTL);\n\tPRINT_LREG_32bit(asd_ha, lseq, ARP2INT);\n\tPRINT_LREG_32bit(asd_ha, lseq, ARP2INTEN);\n\tPRINT_LREG_8bit(asd_ha, lseq, MODEPTR);\n\tPRINT_LREG_8bit(asd_ha, lseq, ALTMODE);\n\tPRINT_LREG_8bit(asd_ha, lseq, FLAG);\n\tPRINT_LREG_8bit(asd_ha, lseq, ARP2INTCTL);\n\tPRINT_LREG_16bit(asd_ha, lseq, STACK);\n\tPRINT_LREG_16bit(asd_ha, lseq, PRGMCNT);\n\tPRINT_LREG_16bit(asd_ha, lseq, ACCUM);\n\tPRINT_LREG_16bit(asd_ha, lseq, SINDEX);\n\tPRINT_LREG_16bit(asd_ha, lseq, DINDEX);\n\tPRINT_LREG_8bit(asd_ha, lseq, SINDIR);\n\tPRINT_LREG_8bit(asd_ha, lseq, DINDIR);\n\tPRINT_LREG_8bit(asd_ha, lseq, JUMLDIR);\n\tPRINT_LREG_8bit(asd_ha, lseq, ARP2HALTCODE);\n\tPRINT_LREG_16bit(asd_ha, lseq, CURRADDR);\n\tPRINT_LREG_16bit(asd_ha, lseq, LASTADDR);\n\tPRINT_LREG_16bit(asd_ha, lseq, NXTLADDR);\n\n\tasd_printk(\"LSEQ%d: IOP REGISTERS\\n\", lseq);\n\n\tPRINT_LREG_32bit(asd_ha, lseq, MODECTL);\n\tPRINT_LREG_32bit(asd_ha, lseq, DBGMODE);\n\tPRINT_LREG_32bit(asd_ha, lseq, CONTROL);\n\tPRINT_REG_32bit(asd_ha, BISTCTL0, LmBISTCTL0(lseq));\n\tPRINT_REG_32bit(asd_ha, BISTCTL1, LmBISTCTL1(lseq));\n\n\tasd_printk(\"LSEQ%d: CIO REGISTERS\\n\", lseq);\n\tasd_printk(\"Mode common:\\n\");\n\n\tfor (mode = 0; mode < 8; mode++) {\n\t\tu32 lseq_cio_addr = LmSEQ_PHY_BASE(mode, lseq);\n\t\tint i;\n\n\t\tfor (i = 0; LSEQmCIOREGS[i].name; i++)\n\t\t\tif (LSEQmCIOREGS[i].mode == MODE_COMMON)\n\t\t\t\tasd_print_lseq_cio_reg(asd_ha,lseq_cio_addr,i);\n\t}\n\n\tasd_printk(\"Mode unique:\\n\");\n\tfor (mode = 0; mode < 8; mode++) {\n\t\tu32 lseq_cio_addr = LmSEQ_PHY_BASE(mode, lseq);\n\t\tint i;\n\n\t\tasd_printk(\"Mode %d\\n\", mode);\n\t\tfor  (i = 0; LSEQmCIOREGS[i].name; i++) {\n\t\t\tif (!(LSEQmCIOREGS[i].mode & (1 << mode)))\n\t\t\t\tcontinue;\n\t\t\tasd_print_lseq_cio_reg(asd_ha, lseq_cio_addr, i);\n\t\t}\n\t}\n\n\tasd_printk(\"SCRATCH MEMORY\\n\");\n\n\tasd_printk(\"LSEQ%d MIP 0 >>>>\\n\", lseq);\n\tPRINT_LMIP_word(asd_ha, lseq, Q_TGTXFR_HEAD);\n\tPRINT_LMIP_word(asd_ha, lseq, Q_TGTXFR_TAIL);\n\tPRINT_LMIP_byte(asd_ha, lseq, LINK_NUMBER);\n\tPRINT_LMIP_byte(asd_ha, lseq, SCRATCH_FLAGS);\n\tPRINT_LMIP_dword(asd_ha, lseq, CONNECTION_STATE);\n\tPRINT_LMIP_word(asd_ha, lseq, CONCTL);\n\tPRINT_LMIP_byte(asd_ha, lseq, CONSTAT);\n\tPRINT_LMIP_byte(asd_ha, lseq, CONNECTION_MODES);\n\tPRINT_LMIP_word(asd_ha, lseq, REG1_ISR);\n\tPRINT_LMIP_word(asd_ha, lseq, REG2_ISR);\n\tPRINT_LMIP_word(asd_ha, lseq, REG3_ISR);\n\tPRINT_LMIP_qword(asd_ha, lseq,REG0_ISR);\n\n\tasd_printk(\"LSEQ%d MIP 1 >>>>\\n\", lseq);\n\tPRINT_LMIP_word(asd_ha, lseq, EST_NEXUS_SCBPTR0);\n\tPRINT_LMIP_word(asd_ha, lseq, EST_NEXUS_SCBPTR1);\n\tPRINT_LMIP_word(asd_ha, lseq, EST_NEXUS_SCBPTR2);\n\tPRINT_LMIP_word(asd_ha, lseq, EST_NEXUS_SCBPTR3);\n\tPRINT_LMIP_byte(asd_ha, lseq, EST_NEXUS_SCB_OPCODE0);\n\tPRINT_LMIP_byte(asd_ha, lseq, EST_NEXUS_SCB_OPCODE1);\n\tPRINT_LMIP_byte(asd_ha, lseq, EST_NEXUS_SCB_OPCODE2);\n\tPRINT_LMIP_byte(asd_ha, lseq, EST_NEXUS_SCB_OPCODE3);\n\tPRINT_LMIP_byte(asd_ha, lseq, EST_NEXUS_SCB_HEAD);\n\tPRINT_LMIP_byte(asd_ha, lseq, EST_NEXUS_SCB_TAIL);\n\tPRINT_LMIP_byte(asd_ha, lseq, EST_NEXUS_BUF_AVAIL);\n\tPRINT_LMIP_dword(asd_ha, lseq, TIMEOUT_CONST);\n\tPRINT_LMIP_word(asd_ha, lseq, ISR_SAVE_SINDEX);\n\tPRINT_LMIP_word(asd_ha, lseq, ISR_SAVE_DINDEX);\n\n\tasd_printk(\"LSEQ%d MIP 2 >>>>\\n\", lseq);\n\tPRINT_LMIP_word(asd_ha, lseq, EMPTY_SCB_PTR0);\n\tPRINT_LMIP_word(asd_ha, lseq, EMPTY_SCB_PTR1);\n\tPRINT_LMIP_word(asd_ha, lseq, EMPTY_SCB_PTR2);\n\tPRINT_LMIP_word(asd_ha, lseq, EMPTY_SCB_PTR3);\n\tPRINT_LMIP_byte(asd_ha, lseq, EMPTY_SCB_OPCD0);\n\tPRINT_LMIP_byte(asd_ha, lseq, EMPTY_SCB_OPCD1);\n\tPRINT_LMIP_byte(asd_ha, lseq, EMPTY_SCB_OPCD2);\n\tPRINT_LMIP_byte(asd_ha, lseq, EMPTY_SCB_OPCD3);\n\tPRINT_LMIP_byte(asd_ha, lseq, EMPTY_SCB_HEAD);\n\tPRINT_LMIP_byte(asd_ha, lseq, EMPTY_SCB_TAIL);\n\tPRINT_LMIP_byte(asd_ha, lseq, EMPTY_BUFS_AVAIL);\n\n\tasd_printk(\"LSEQ%d MIP 3 >>>>\\n\", lseq);\n\tPRINT_LMIP_dword(asd_ha, lseq, DEV_PRES_TMR_TOUT_CONST);\n\tPRINT_LMIP_dword(asd_ha, lseq, SATA_INTERLOCK_TIMEOUT);\n\tPRINT_LMIP_dword(asd_ha, lseq, SRST_ASSERT_TIMEOUT);\n\tPRINT_LMIP_dword(asd_ha, lseq, RCV_FIS_TIMEOUT);\n\tPRINT_LMIP_dword(asd_ha, lseq, ONE_MILLISEC_TIMEOUT);\n\tPRINT_LMIP_dword(asd_ha, lseq, TEN_MS_COMINIT_TIMEOUT);\n\tPRINT_LMIP_dword(asd_ha, lseq, SMP_RCV_TIMEOUT);\n\n\tfor (mode = 0; mode < 3; mode++) {\n\t\tasd_printk(\"LSEQ%d MDP 0 MODE %d >>>>\\n\", lseq, mode);\n\t\tmoffs = mode * LSEQ_MODE_SCRATCH_SIZE;\n\n\t\tasd_printk(STR_16BIT, \"RET_ADDR\", 0,\n\t\t\t   asd_read_reg_word(asd_ha, LmSEQ_RET_ADDR(lseq)\n\t\t\t\t\t     + moffs));\n\t\tasd_printk(STR_16BIT, \"REG0_MODE\", 2,\n\t\t\t   asd_read_reg_word(asd_ha, LmSEQ_REG0_MODE(lseq)\n\t\t\t\t\t     + moffs));\n\t\tasd_printk(STR_16BIT, \"MODE_FLAGS\", 4,\n\t\t\t   asd_read_reg_word(asd_ha, LmSEQ_MODE_FLAGS(lseq)\n\t\t\t\t\t     + moffs));\n\t\tasd_printk(STR_16BIT, \"RET_ADDR2\", 0x6,\n\t\t\t   asd_read_reg_word(asd_ha, LmSEQ_RET_ADDR2(lseq)\n\t\t\t\t\t     + moffs));\n\t\tasd_printk(STR_16BIT, \"RET_ADDR1\", 0x8,\n\t\t\t   asd_read_reg_word(asd_ha, LmSEQ_RET_ADDR1(lseq)\n\t\t\t\t\t     + moffs));\n\t\tasd_printk(STR_8BIT, \"OPCODE_TO_CSEQ\", 0xB,\n\t\t\t   asd_read_reg_byte(asd_ha, LmSEQ_OPCODE_TO_CSEQ(lseq)\n\t\t\t\t\t     + moffs));\n\t\tasd_printk(STR_16BIT, \"DATA_TO_CSEQ\", 0xC,\n\t\t\t   asd_read_reg_word(asd_ha, LmSEQ_DATA_TO_CSEQ(lseq)\n\t\t\t\t\t     + moffs));\n\t}\n\n\tasd_printk(\"LSEQ%d MDP 0 MODE 5 >>>>\\n\", lseq);\n\tmoffs = LSEQ_MODE5_PAGE0_OFFSET;\n\tasd_printk(STR_16BIT, \"RET_ADDR\", 0,\n\t\t   asd_read_reg_word(asd_ha, LmSEQ_RET_ADDR(lseq) + moffs));\n\tasd_printk(STR_16BIT, \"REG0_MODE\", 2,\n\t\t   asd_read_reg_word(asd_ha, LmSEQ_REG0_MODE(lseq) + moffs));\n\tasd_printk(STR_16BIT, \"MODE_FLAGS\", 4,\n\t\t   asd_read_reg_word(asd_ha, LmSEQ_MODE_FLAGS(lseq) + moffs));\n\tasd_printk(STR_16BIT, \"RET_ADDR2\", 0x6,\n\t\t   asd_read_reg_word(asd_ha, LmSEQ_RET_ADDR2(lseq) + moffs));\n\tasd_printk(STR_16BIT, \"RET_ADDR1\", 0x8,\n\t\t   asd_read_reg_word(asd_ha, LmSEQ_RET_ADDR1(lseq) + moffs));\n\tasd_printk(STR_8BIT, \"OPCODE_TO_CSEQ\", 0xB,\n\t   asd_read_reg_byte(asd_ha, LmSEQ_OPCODE_TO_CSEQ(lseq) + moffs));\n\tasd_printk(STR_16BIT, \"DATA_TO_CSEQ\", 0xC,\n\t   asd_read_reg_word(asd_ha, LmSEQ_DATA_TO_CSEQ(lseq) + moffs));\n\n\tasd_printk(\"LSEQ%d MDP 0 MODE 0 >>>>\\n\", lseq);\n\tPRINT_LMIP_word(asd_ha, lseq, FIRST_INV_DDB_SITE);\n\tPRINT_LMIP_word(asd_ha, lseq, EMPTY_TRANS_CTX);\n\tPRINT_LMIP_word(asd_ha, lseq, RESP_LEN);\n\tPRINT_LMIP_word(asd_ha, lseq, FIRST_INV_SCB_SITE);\n\tPRINT_LMIP_dword(asd_ha, lseq, INTEN_SAVE);\n\tPRINT_LMIP_byte(asd_ha, lseq, LINK_RST_FRM_LEN);\n\tPRINT_LMIP_byte(asd_ha, lseq, LINK_RST_PROTOCOL);\n\tPRINT_LMIP_byte(asd_ha, lseq, RESP_STATUS);\n\tPRINT_LMIP_byte(asd_ha, lseq, LAST_LOADED_SGE);\n\tPRINT_LMIP_byte(asd_ha, lseq, SAVE_SCBPTR);\n\n\tasd_printk(\"LSEQ%d MDP 0 MODE 1 >>>>\\n\", lseq);\n\tPRINT_LMIP_word(asd_ha, lseq, Q_XMIT_HEAD);\n\tPRINT_LMIP_word(asd_ha, lseq, M1_EMPTY_TRANS_CTX);\n\tPRINT_LMIP_word(asd_ha, lseq, INI_CONN_TAG);\n\tPRINT_LMIP_byte(asd_ha, lseq, FAILED_OPEN_STATUS);\n\tPRINT_LMIP_byte(asd_ha, lseq, XMIT_REQUEST_TYPE);\n\tPRINT_LMIP_byte(asd_ha, lseq, M1_RESP_STATUS);\n\tPRINT_LMIP_byte(asd_ha, lseq, M1_LAST_LOADED_SGE);\n\tPRINT_LMIP_word(asd_ha, lseq, M1_SAVE_SCBPTR);\n\n\tasd_printk(\"LSEQ%d MDP 0 MODE 2 >>>>\\n\", lseq);\n\tPRINT_LMIP_word(asd_ha, lseq, PORT_COUNTER);\n\tPRINT_LMIP_word(asd_ha, lseq, PM_TABLE_PTR);\n\tPRINT_LMIP_word(asd_ha, lseq, SATA_INTERLOCK_TMR_SAVE);\n\tPRINT_LMIP_word(asd_ha, lseq, IP_BITL);\n\tPRINT_LMIP_word(asd_ha, lseq, COPY_SMP_CONN_TAG);\n\tPRINT_LMIP_byte(asd_ha, lseq, P0M2_OFFS1AH);\n\n\tasd_printk(\"LSEQ%d MDP 0 MODE 4/5 >>>>\\n\", lseq);\n\tPRINT_LMIP_byte(asd_ha, lseq, SAVED_OOB_STATUS);\n\tPRINT_LMIP_byte(asd_ha, lseq, SAVED_OOB_MODE);\n\tPRINT_LMIP_word(asd_ha, lseq, Q_LINK_HEAD);\n\tPRINT_LMIP_byte(asd_ha, lseq, LINK_RST_ERR);\n\tPRINT_LMIP_byte(asd_ha, lseq, SAVED_OOB_SIGNALS);\n\tPRINT_LMIP_byte(asd_ha, lseq, SAS_RESET_MODE);\n\tPRINT_LMIP_byte(asd_ha, lseq, LINK_RESET_RETRY_COUNT);\n\tPRINT_LMIP_byte(asd_ha, lseq, NUM_LINK_RESET_RETRIES);\n\tPRINT_LMIP_word(asd_ha, lseq, OOB_INT_ENABLES);\n\tPRINT_LMIP_word(asd_ha, lseq, NOTIFY_TIMER_TIMEOUT);\n\tPRINT_LMIP_word(asd_ha, lseq, NOTIFY_TIMER_DOWN_COUNT);\n\n\tasd_printk(\"LSEQ%d MDP 1 MODE 0 >>>>\\n\", lseq);\n\tPRINT_LMIP_qword(asd_ha, lseq, SG_LIST_PTR_ADDR0);\n\tPRINT_LMIP_qword(asd_ha, lseq, SG_LIST_PTR_ADDR1);\n\n\tasd_printk(\"LSEQ%d MDP 1 MODE 1 >>>>\\n\", lseq);\n\tPRINT_LMIP_qword(asd_ha, lseq, M1_SG_LIST_PTR_ADDR0);\n\tPRINT_LMIP_qword(asd_ha, lseq, M1_SG_LIST_PTR_ADDR1);\n\n\tasd_printk(\"LSEQ%d MDP 1 MODE 2 >>>>\\n\", lseq);\n\tPRINT_LMIP_dword(asd_ha, lseq, INVALID_DWORD_COUNT);\n\tPRINT_LMIP_dword(asd_ha, lseq, DISPARITY_ERROR_COUNT);\n\tPRINT_LMIP_dword(asd_ha, lseq, LOSS_OF_SYNC_COUNT);\n\n\tasd_printk(\"LSEQ%d MDP 1 MODE 4/5 >>>>\\n\", lseq);\n\tPRINT_LMIP_dword(asd_ha, lseq, FRAME_TYPE_MASK);\n\tPRINT_LMIP_dword(asd_ha, lseq, HASHED_SRC_ADDR_MASK_PRINT);\n\tPRINT_LMIP_byte(asd_ha, lseq, NUM_FILL_BYTES_MASK);\n\tPRINT_LMIP_word(asd_ha, lseq, TAG_MASK);\n\tPRINT_LMIP_word(asd_ha, lseq, TARGET_PORT_XFER_TAG);\n\tPRINT_LMIP_dword(asd_ha, lseq, DATA_OFFSET);\n\n\tasd_printk(\"LSEQ%d MDP 2 MODE 0 >>>>\\n\", lseq);\n\tPRINT_LMIP_dword(asd_ha, lseq, SMP_RCV_TIMER_TERM_TS);\n\tPRINT_LMIP_byte(asd_ha, lseq, DEVICE_BITS);\n\tPRINT_LMIP_word(asd_ha, lseq, SDB_DDB);\n\tPRINT_LMIP_word(asd_ha, lseq, SDB_NUM_TAGS);\n\tPRINT_LMIP_word(asd_ha, lseq, SDB_CURR_TAG);\n\n\tasd_printk(\"LSEQ%d MDP 2 MODE 1 >>>>\\n\", lseq);\n\tPRINT_LMIP_qword(asd_ha, lseq, TX_ID_ADDR_FRAME);\n\tPRINT_LMIP_dword(asd_ha, lseq, OPEN_TIMER_TERM_TS);\n\tPRINT_LMIP_dword(asd_ha, lseq, SRST_AS_TIMER_TERM_TS);\n\tPRINT_LMIP_dword(asd_ha, lseq, LAST_LOADED_SG_EL);\n\n\tasd_printk(\"LSEQ%d MDP 2 MODE 2 >>>>\\n\", lseq);\n\tPRINT_LMIP_dword(asd_ha, lseq, CLOSE_TIMER_TERM_TS);\n\tPRINT_LMIP_dword(asd_ha, lseq, BREAK_TIMER_TERM_TS);\n\tPRINT_LMIP_dword(asd_ha, lseq, DWS_RESET_TIMER_TERM_TS);\n\tPRINT_LMIP_dword(asd_ha, lseq, SATA_INTERLOCK_TIMER_TERM_TS);\n\tPRINT_LMIP_dword(asd_ha, lseq, MCTL_TIMER_TERM_TS);\n\n\tasd_printk(\"LSEQ%d MDP 2 MODE 4/5 >>>>\\n\", lseq);\n\tPRINT_LMIP_dword(asd_ha, lseq, COMINIT_TIMER_TERM_TS);\n\tPRINT_LMIP_dword(asd_ha, lseq, RCV_ID_TIMER_TERM_TS);\n\tPRINT_LMIP_dword(asd_ha, lseq, RCV_FIS_TIMER_TERM_TS);\n\tPRINT_LMIP_dword(asd_ha, lseq, DEV_PRES_TIMER_TERM_TS);\n}\n\n \nvoid asd_dump_seq_state(struct asd_ha_struct *asd_ha, u8 lseq_mask)\n{\n\tint lseq;\n\n\tasd_dump_cseq_state(asd_ha);\n\n\tif (lseq_mask != 0)\n\t\tfor_each_sequencer(lseq_mask, lseq_mask, lseq)\n\t\t\tasd_dump_lseq_state(asd_ha, lseq);\n}\n\nvoid asd_dump_frame_rcvd(struct asd_phy *phy,\n\t\t\t struct done_list_struct *dl)\n{\n\tunsigned long flags;\n\tint i;\n\n\tswitch ((dl->status_block[1] & 0x70) >> 3) {\n\tcase SAS_PROTOCOL_STP:\n\t\tASD_DPRINTK(\"STP proto device-to-host FIS:\\n\");\n\t\tbreak;\n\tdefault:\n\tcase SAS_PROTOCOL_SSP:\n\t\tASD_DPRINTK(\"SAS proto IDENTIFY:\\n\");\n\t\tbreak;\n\t}\n\tspin_lock_irqsave(&phy->sas_phy.frame_rcvd_lock, flags);\n\tfor (i = 0; i < phy->sas_phy.frame_rcvd_size; i+=4)\n\t\tASD_DPRINTK(\"%02x: %02x %02x %02x %02x\\n\",\n\t\t\t    i,\n\t\t\t    phy->frame_rcvd[i],\n\t\t\t    phy->frame_rcvd[i+1],\n\t\t\t    phy->frame_rcvd[i+2],\n\t\t\t    phy->frame_rcvd[i+3]);\n\tspin_unlock_irqrestore(&phy->sas_phy.frame_rcvd_lock, flags);\n}\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}