Return-Path: <qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org>
X-Spam-Checker-Version: SpamAssassin 3.4.0 (2014-02-07) on
	aws-us-west-2-korg-lkml-1.web.codeaurora.org
Received: from lists1p.gnu.org (lists1p.gnu.org [209.51.188.17])
	(using TLSv1.2 with cipher ECDHE-RSA-AES256-GCM-SHA384 (256/256 bits))
	(No client certificate requested)
	by smtp.lore.kernel.org (Postfix) with ESMTPS id 1B9D2CA5FAC
	for <qemu-riscv@archiver.kernel.org>; Wed, 30 Sep 2026 13:33:42 +0000 (UTC)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists1p.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-riscv-bounces@nongnu.org>)
	id 1xBuR2-0002Wl-Na; Wed, 30 Sep 2026 09:33:24 -0400
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists1p.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <philmd@oss.qualcomm.com>)
 id 1xBuQa-0002Up-BE
 for qemu-riscv@nongnu.org; Wed, 30 Sep 2026 09:33:06 -0400
Received: from mx0b-0031df01.pphosted.com ([205.220.180.131])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <philmd@oss.qualcomm.com>)
 id 1xBuQW-0005f9-Vq
 for qemu-riscv@nongnu.org; Wed, 30 Sep 2026 09:32:55 -0400
Received: from pps.filterd (m0279873.ppops.net [127.0.0.1])
 by mx0a-0031df01.pphosted.com (8.18.1.11/8.18.1.11) with ESMTP id
 68UB8Tn83286517
 for <qemu-riscv@nongnu.org>; Wed, 30 Sep 2026 13:32:51 GMT
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=qualcomm.com; h=
 cc:content-transfer-encoding:content-type:date:from:in-reply-to
 :message-id:mime-version:references:subject:to; s=qcppdkim1; bh=
 c/TROTiSD+evJFLgbvxl3ZTsPrXv6R/qqiDmdugwz40=; b=QJ0f5VXuYk4icDrQ
 4NvZs5XsXAddSPI6m57dFniIGW16wYHy+MqmYaevwP9dSlAc3RJNLb8HHx0wqfsc
 uTSYJAixAlr9n05ewX+4q2ggYwXe6/pJyWFKMEpDtI9FuogAWf/NNy030mE8VRgw
 mmFgmvFHbVRoff162r6BCXnpiqHDc/tXDyTqDBQd7upd60VReMtBT/Q2SSIRdLWl
 vJ4Nk/3CNIeOr1SKMY/WKj/Oo2pw50UmpoCGfaBNIE5O7ni4Zx/X1vEvaj0WZ81Z
 F7y9nLAaCqXfltmhE7NAd8bfcLYmHyxKPouwI3UrudNmt3ZG06KMr0+jCRb4WaxD
 Kkekhg==
Received: from mail-ua1-f70.google.com (mail-ua1-f70.google.com
 [209.85.222.70])
 by mx0a-0031df01.pphosted.com (PPS) with ESMTPS id 4h0rj2u252-1
 (version=TLSv1.3 cipher=TLS_AES_128_GCM_SHA256 bits=128 verify=NOT)
 for <qemu-riscv@nongnu.org>; Wed, 30 Sep 2026 13:32:51 +0000 (GMT)
Received: by mail-ua1-f70.google.com with SMTP id
 a1e0cc1a2514c-98087b0c5deso4185099241.2
 for <qemu-riscv@nongnu.org>; Wed, 30 Sep 2026 06:32:51 -0700 (PDT)
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=oss.qualcomm.com; s=google; t=1790775171; x=1791379971; darn=nongnu.org;
 h=content-transfer-encoding:content-type:in-reply-to:references:cc:to
 :from:content-language:subject:user-agent:mime-version:date
 :message-id:from:to:cc:subject:date:message-id:reply-to:content-type;
 bh=c/TROTiSD+evJFLgbvxl3ZTsPrXv6R/qqiDmdugwz40=;
 b=Rc1upe63yvxqBKS7Mq1SQGs0XqUffE5JD2rUwLdgp1ore5I9mCI9tU7iZxQAI55KdT
 7ANmEo3Qp1d39iKqwsM1xrapZ6nDgPvQX1UVqPUmrjP+TsvPtGXO7UoToHnMsg6CMRrl
 F7jvq3KHLtIP7keTSOLqG/gTuD1qnAKzH+x1OH83AwOClY4hJ0ZegHqLLRH6RCGMhhhR
 JD45tVpxP+FD75IR1nrZ8QrT94UNNJ7NVHcHJU9niF4+T/zkjyjDYzOZAVKetZvuwvu+
 ykDqGu4oVDY7YVGgU8jdCHZXcDs7NhhFtF1OdzOuxefQcVkJjgMdmxTg2sMrrtakJw/U
 ExdA==
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20260707; t=1790775171; x=1791379971;
 h=content-transfer-encoding:content-type:in-reply-to:references:cc:to
 :from:content-language:subject:user-agent:mime-version:date
 :message-id:x-gm-gg:x-gm-message-state:from:to:cc:subject:date
 :message-id:reply-to:content-type;
 bh=c/TROTiSD+evJFLgbvxl3ZTsPrXv6R/qqiDmdugwz40=;
 b=vBKDbubH5YwXKhE89niiDegu+fL9NbmHdGp7uYBpIhKjRjJl5ag1faxnHIItqh0anz
 VUB8/N4Tl4Lba6zQRUo0aqI+JJt7JjwF6hVr8EElDoIS5/SpSJ1BvuomArAqR1yp6L4z
 weV1xqUxw94pGo7Bk29V96y53wnirmXOkOLAx0qfIIX6VpAIV712OwtVq8GE/06Ixtzm
 3L+jBmVH641bm32ilvpOCSJbUDMgqpglCMIBvR4/8nfCISH6ufPO1xKzlipDYiGoplkR
 woXzQjKnaE6ZuQghjfR2n0jp93SOupjqZ5Fy2I0vbtTLgIV8Kvf/WSvf7kigb/xeX7hS
 hA9Q==
X-Gm-Message-State: AFq9FYL7x56gfpHKTfNoTu3VYtOyRjKRgmsLsR4WjUPbtlvynOiBSr+H
 WQAutvMuPPVmD05gFnw8OkizXfhgk+N8qyQl83EAU4yInBg2AYe2zhtCWXMzk9o+2cJ66VdkRR2
 5C4y39jbjqgycqUSWw3gDc2RjTKu4F5emywiVppGQDKfnDD1hEGLsYNU5dQ==
X-Gm-Gg: AYBFou1arY0tLPSXH/iSizn9hyypqSYHQApV+i1M9nJh2uvViomNo+v1x1RizCUuJ+I
 lJ0S+f3oIzWmfA8rNE7ZJkB4TWBM87cPEw9gGBfBi4171Z1lpGggu1bNSVANfvt0byPwpCI2es0
 M7sIx2DAkBOJ+rMhBv4zgsABRT6T6a9QtZZc2HETsHowmPkgYbWyr7RhJrkMuQp3Vb0xHXwumEs
 H8PDA3z4Ua661zNePNgKO2yRZPwRE0T5iVnoHAS7xx0/O4nnl7KawLovqcyzvB7boKxx/7vBbdB
 42uMZu63vC2NpLdqKu0KzWXaKSmchG1eItY8wNEGVyqziwPj14ZXj5cXx6H7IofGh/HbQa7n+xC
 D+98CzZT4VC92TqC58oQ=
X-Received: by 2002:a05:6102:54a1:b0:7b2:c1b1:1d0 with SMTP id
 ada2fe7eead31-7be729ac2a0mr368129137.11.1790775170681; 
 Wed, 30 Sep 2026 06:32:50 -0700 (PDT)
X-Received: by 2002:a05:6102:54a1:b0:7b2:c1b1:1d0 with SMTP id
 ada2fe7eead31-7be729ac2a0mr368100137.11.1790775169962; 
 Wed, 30 Sep 2026 06:32:49 -0700 (PDT)
Received: from [192.168.69.225] (pmd666.hd.free.fr. [88.187.86.199])
 by smtp.gmail.com with ESMTPSA id
 5b1f17b1804b1-4a01ca32a44sm12402295e9.0.2026.09.30.06.32.48
 (version=TLS1_3 cipher=TLS_AES_128_GCM_SHA256 bits=128/128);
 Wed, 30 Sep 2026 06:32:49 -0700 (PDT)
Message-ID: <0d4948b7-21f7-498d-b198-66ce4b7c51f1@oss.qualcomm.com>
Date: Wed, 30 Sep 2026 15:32:48 +0200
MIME-Version: 1.0
User-Agent: Mozilla Thunderbird
Subject: Re: [PATCH v4 16/24] target/riscv: gate riscv_cpu_update_mip with
 tcg_enabled()
Content-Language: en-US
From: =?UTF-8?Q?Philippe_Mathieu-Daud=C3=A9?= <philmd@oss.qualcomm.com>
To: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>,
 qemu-devel@nongnu.org
Cc: qemu-riscv@nongnu.org, alistair.francis@wdc.com, liwei1518@gmail.com,
 zhiwei_liu@linux.alibaba.com, chao.liu.zevorn@gmail.com,
 Palmer Dabbelt <palmer@dabbelt.com>, Paolo Bonzini <pbonzini@redhat.com>
References: <20260703180538.3346781-1-daniel.barboza@oss.qualcomm.com>
 <20260703180538.3346781-17-daniel.barboza@oss.qualcomm.com>
 <fa90ae0b-3846-45e0-beba-269fc2423f6b@oss.qualcomm.com>
In-Reply-To: <fa90ae0b-3846-45e0-beba-269fc2423f6b@oss.qualcomm.com>
Content-Type: text/plain; charset=UTF-8; format=flowed
Content-Transfer-Encoding: 8bit
X-Proofpoint-ORIG-GUID: GZbq1PW3IvI_pX5177Oo4fo6vOoLeynO
X-Proofpoint-Spam-Details-Enc: AW1haW4tMjYwOTMwMDA1MyBTYWx0ZWRfX46jUYw61jLQg
 LrQYWqhXdD1xEwuZZ2G8xdQ8hUiW+C/IRDiv/CKkzQ7ho1GKkd4X4eEwmfSYAQE/nRtllN0jqEJ
 9xXsgilEKFVRp8seyS09K/QjwFnO43odgFwvA/T7Ow+YHkKdSQbAIABFRG8o6n4J6WkzIu3bKFC
 PUF7u6+B+lTl+SE7PQdE44OXO42NrD3Ut50/IqTfmNMtyJfmTy1HGUsCGabL8ZKQm5HMgbcKFU4
 d3Rw6mbCQTmHLT5oZtOwvLuul6H0ErL2NHf0tW94vZ8aLKJQGhGlNk+SbhRzO4T8r5jJJ0dNzH7
 vAF5Z5ptpJf6j4lTx54K7PwCAox21rdmFNpw17iHpM/qyguG8y/bqrPppwT+xHgD4lVGgiR6l2i
 O9S3KqGgd/6MiV2HXdS0pjCD/9JQQDt+1yCmMZdgUzRAbO1FJUG6PQS2tTj4vaLz8nVQpH6iOxg
 WUVpQCBnwFfQk8KAcNQ==
X-Proofpoint-GUID: GZbq1PW3IvI_pX5177Oo4fo6vOoLeynO
X-Authority-Analysis: v=2.4 cv=Ypya1IYX c=1 sm=1 tr=0 ts=6abd0f83 cx=c_pps
 a=R6oCqFB+Yf/t2GF8e0/dFg==:117 a=4s3hRJSeHn4rkQlkrse1kQ==:17
 a=IkcTkHD0fZMA:10 a=VdqzKS8jKosA:10 a=M51BFTxLslgA:10 a=s4-Qcg_JpJYA:10
 a=VkNPw1HP01LnGYTKEx00:22 a=u7WPNUs3qKkmUXheDGA7:22 a=rJkE3RaqiGZ5pbrm-msn:22
 a=EUspDBNiAAAA:8 a=JF9118EUAAAA:8 a=laPHfx2b8EGOn1Lu-fwA:9 a=3ZKOabzyN94A:10
 a=QEXdDO2ut3YA:10 a=TD8TdBvy0hsOASGTdmB-:22 a=xVlTc564ipvMDusKsbsT:22
X-Proofpoint-Spam-Info: AW1haW4tMjYwOTMwMDA1MyBTYWx0ZWRfX7ACePxho/DIt
 hHmshwejCf5IX6mZFS4B9Sc0eBM6YT7C61ZHGXz8XpbcnW246w86pR6kbCHh8VFAW0XrZMIzLfJ
 4/wsuczEP3tCvde1zbp6DPEnzNaSgg0=
X-Proofpoint-Virus-Version: vendor=baseguard
 engine=ICAP:2.0.293,Aquarius:18.0.1176,Hydra:6.1.134,FMLib:17.12.100.49
 definitions=2026-09-30_02,2026-09-21_02,2025-10-01_01
X-Proofpoint-Spam-Details: rule=outbound_notspam policy=outbound score=0
 suspectscore=0 lowpriorityscore=0 priorityscore=1501 malwarescore=0
 adultscore=0 impostorscore=0 spamscore=0 bulkscore=0 phishscore=0
 clxscore=1015 classifier=typeunknown authscore=0 authtc= authcc=
 route=outbound adjust=0 reason=mlx scancount=1 engine=8.22.0-2609040000
 definitions=main-2609300053
Received-SPF: pass client-ip=205.220.180.131;
 envelope-from=philmd@oss.qualcomm.com; helo=mx0b-0031df01.pphosted.com
X-Spam_score_int: -27
X-Spam_score: -2.8
X-Spam_bar: --
X-Spam_report: (-2.8 / 5.0 requ) BAYES_00=-1.9, DKIM_SIGNED=0.1,
 DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_LOW=-0.7, SPF_HELO_NONE=0.001,
 SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-riscv@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-riscv.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-riscv>
List-Post: <mailto:qemu-riscv@nongnu.org>
List-Help: <mailto:qemu-riscv-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-riscv>,
 <mailto:qemu-riscv-request@nongnu.org?subject=subscribe>
Errors-To: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org
Sender: qemu-riscv-bounces+qemu-riscv=archiver.kernel.org@nongnu.org

On 30/9/26 15:16, Philippe Mathieu-DaudÃ© wrote:
> Hi Daniel,
> 
> (committed as 6c91b423a9a4dac2a22629491f2a3059aa40b954)
> 
> On 3/7/26 20:05, Daniel Henrique Barboza wrote:
>> riscv_cpu_update_mip() is a TCG only call.  Its KVM equivalent is
>> kvm_riscv_set_irq().  cpu.c gates the KVM only function with a
>> kvm_enabled() check, making it unavailable for TCG only builds.  We need
>> to do the same for riscv_cpu_update_mip() otherwise a KVM only build
>> will fail because it doesn't know what this function is.
>>
>> Use tcg_enabled() for the couple of riscv_cpu_update_mip() calls we have
>> unguarded in cpu.c.
>>
>> We have way more calls to deal with in time_helper.c which isn't using
>> kvm_riscv_set_irq() at all, so create a riscv_accel_set_irq() local
>> helper that will choose whether to use the KVM or TCG API.
>>
>> The reason we're going through all this hassle in time_helper.c is
>> because hw/int/riscv_aclint.c uses it, and if we don't do something
>> about we won't have riscv_aclint working for KVM.  Whether this is a
>> real problem or not and we should remove aclint support for KVM is
>> question for another day.
>>
>> Signed-off-by: Daniel Henrique Barboza <daniel.barboza@oss.qualcomm.com>
>> Reviewed-by: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com>
>> Reviewed-by: Alistair Francis <alistair.francis@wdc.com>
>> ---
>>   target/riscv/cpu.c         | 19 ++++++++++++++-----
>>   target/riscv/time_helper.c | 33 +++++++++++++++++++++++++--------
>>   2 files changed, 39 insertions(+), 13 deletions(-)
>>
>> diff --git a/target/riscv/cpu.c b/target/riscv/cpu.c
>> index db18c52656..6b79dcc5ee 100644
>> --- a/target/riscv/cpu.c
>> +++ b/target/riscv/cpu.c
>> @@ -1343,14 +1343,18 @@ static void riscv_cpu_set_irq(void *opaque, 
>> int irq, int level)
>>           case IRQ_M_EXT:
>>               if (kvm_enabled()) {
>>                   kvm_riscv_set_irq(cpu, irq, level);
>> -            } else {
>> +            }
>> +
>> +            if (tcg_enabled()) {
>>                   riscv_cpu_update_mip(env, 1 << irq, 
>> BOOL_TO_MASK(level));
>>               }
>>                break;
>>           case IRQ_S_EXT:
>>               if (kvm_enabled()) {
>>                   kvm_riscv_set_irq(cpu, irq, level);
>> -            } else {
>> +            }
>> +
>> +            if (tcg_enabled()) {
>>                   env->external_seip = level;
>>                   riscv_cpu_update_mip(env, 1 << irq,
>>                                        BOOL_TO_MASK(level | env- 
>> >software_seip));
>> @@ -1377,9 +1381,14 @@ static void riscv_cpu_set_irq(void *opaque, int 
>> irq, int level)
>>               env->hgeip |= 1ULL << irq;
>>           }
>> -        /* Update mip.SGEIP bit */
>> -        riscv_cpu_update_mip(env, MIP_SGEIP,
>> -                             BOOL_TO_MASK(!!(env->hgeie & env->hgeip)));
>> +        if (kvm_enabled()) {
>> +            kvm_riscv_set_irq(cpu, irq, level);
>> +        }
>> +        if (tcg_enabled()) {
>> +            /* Update mip.SGEIP bit */
>> +            riscv_cpu_update_mip(env, MIP_SGEIP,
>> +                                 BOOL_TO_MASK(!!(env->hgeie & env- 
>> >hgeip)));
>> +        }
>>       } else {
>>           g_assert_not_reached();
>>       }
>> diff --git a/target/riscv/time_helper.c b/target/riscv/time_helper.c
>> index 400e917354..ede1a4c2a3 100644
>> --- a/target/riscv/time_helper.c
>> +++ b/target/riscv/time_helper.c
>> @@ -21,19 +21,34 @@
>>   #include "cpu_bits.h"
>>   #include "time_helper.h"
>>   #include "hw/intc/riscv_aclint.h"
>> +#include "kvm/kvm_riscv.h"
>> +#include "system/kvm.h"
>> +#include "system/tcg.h"
>> +
>> +static void riscv_accel_set_irq(RISCVCPU *cpu, int irq, int level)
> 
> Revisiting this change, riscv_accel_set_irq() is confusing.
> 
>> +{
>> +    if (kvm_enabled()) {
>> +        kvm_riscv_set_irq(cpu, irq, level);
> 
> kvm_riscv_set_irq() expects IRQ number and level,
> 
>> +    }
>> +
>> +    if (tcg_enabled()) {
>> +        riscv_cpu_update_mip(&cpu->env, irq, level);
> 
> riscv_cpu_update_mip() expects a MIP bitmask and a value.
> 
>> +    }
>> +}

For now self-documented as:

-- >8 --
Author: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com>
Date:   Wed Sep 30 15:22:48 2026 +0200

     target/riscv: Clarify riscv_accel_set_irq() arguments

     Use per-accelerator locals to make the differing conventions
     explicit: TCG takes a MIP bitmask and value, KVM takes an IRQ
     number and a level.

     Signed-off-by: Philippe Mathieu-Daudé <philmd@oss.qualcomm.com>

diff --git a/target/riscv/time_helper.c b/target/riscv/time_helper.c
index ede1a4c2a34..85f3f2760b5 100644
--- a/target/riscv/time_helper.c
+++ b/target/riscv/time_helper.c
@@ -27,5 +27,9 @@

-static void riscv_accel_set_irq(RISCVCPU *cpu, int irq, int level)
+static void riscv_accel_set_irq(RISCVCPU *cpu,
+                                int irq_or_mask, int level_or_value)
  {
      if (kvm_enabled()) {
+        int irq = irq_or_mask;
+        int level = level_or_value;
+
          kvm_riscv_set_irq(cpu, irq, level);
@@ -34,3 +38,6 @@ static void riscv_accel_set_irq(RISCVCPU *cpu, int 
irq, int level)
      if (tcg_enabled()) {
-        riscv_cpu_update_mip(&cpu->env, irq, level);
+        uint64_t mask = irq_or_mask;
+        uint64_t value = level_or_value;
+
+        riscv_cpu_update_mip(&cpu->env, mask, value);
      }
---

>>   static void riscv_vstimer_cb(void *opaque)
>>   {
>>       RISCVCPU *cpu = opaque;
>>       CPURISCVState *env = &cpu->env;
>>       env->vstime_irq = 1;
>> -    riscv_cpu_update_mip(env, 0, BOOL_TO_MASK(1));
>> +    riscv_accel_set_irq(cpu, 0, BOOL_TO_MASK(1));
> 
> In particular I don't follow what irq=0 is here, IRQ or mask?
> 
>>   }
>>   static void riscv_stimer_cb(void *opaque)
>>   {
>>       RISCVCPU *cpu = opaque;
>> -    riscv_cpu_update_mip(&cpu->env, MIP_STIP, BOOL_TO_MASK(1));
>> +    riscv_accel_set_irq(cpu, MIP_STIP, BOOL_TO_MASK(1));
>>   }
>>   /*
>> @@ -48,6 +63,7 @@ void riscv_timer_write_timecmp(CPURISCVState *env, 
>> QEMUTimer *timer,
>>       RISCVAclintMTimerState *mtimer = env->rdtime_fn_arg;
>>       uint32_t timebase_freq;
>>       uint64_t rtc_r;
>> +    RISCVCPU *cpu;
>>       if (!riscv_cpu_cfg(env)->ext_sstc || !env->rdtime_fn ||
>>           !env->rdtime_fn_arg || !get_field(env->menvcfg, 
>> MENVCFG_STCE)) {
>> @@ -63,6 +79,7 @@ void riscv_timer_write_timecmp(CPURISCVState *env, 
>> QEMUTimer *timer,
>>       timebase_freq = mtimer->timebase_freq;
>>       rtc_r = env->rdtime_fn(env->rdtime_fn_arg) + delta;
>> +    cpu = env_archcpu(env);
>>       if (timecmp <= rtc_r) {
>>           /*
>> @@ -71,9 +88,9 @@ void riscv_timer_write_timecmp(CPURISCVState *env, 
>> QEMUTimer *timer,
>>            */
>>           if (timer_irq == MIP_VSTIP) {
>>               env->vstime_irq = 1;
>> -            riscv_cpu_update_mip(env, 0, BOOL_TO_MASK(1));
>> +            riscv_accel_set_irq(cpu, 0, BOOL_TO_MASK(1));
>>           } else {
>> -            riscv_cpu_update_mip(env, MIP_STIP, BOOL_TO_MASK(1));
>> +            riscv_accel_set_irq(cpu, MIP_STIP, BOOL_TO_MASK(1));
>>           }
>>           return;
>>       }
>> @@ -81,9 +98,9 @@ void riscv_timer_write_timecmp(CPURISCVState *env, 
>> QEMUTimer *timer,
>>       /* Clear the [VS|S]TIP bit in mip */
>>       if (timer_irq == MIP_VSTIP) {
>>           env->vstime_irq = 0;
>> -        riscv_cpu_update_mip(env, 0, BOOL_TO_MASK(0));
>> +        riscv_accel_set_irq(cpu, 0, BOOL_TO_MASK(0));
>>       } else {
>> -        riscv_cpu_update_mip(env, timer_irq, BOOL_TO_MASK(0));
>> +        riscv_accel_set_irq(cpu, timer_irq, BOOL_TO_MASK(0));
>>       }
>>       /*
>> @@ -151,7 +168,7 @@ static void 
>> riscv_timer_disable_timecmp(CPURISCVState *env, QEMUTimer *timer,
>>   {
>>       /* Disable S-mode Timer IRQ and HW-based STIP */
>>       if ((timer_irq == MIP_STIP) && !get_field(env->menvcfg, 
>> MENVCFG_STCE)) {
>> -        riscv_cpu_update_mip(env, timer_irq, BOOL_TO_MASK(0));
>> +        riscv_accel_set_irq(env_archcpu(env), timer_irq, 
>> BOOL_TO_MASK(0));
>>           timer_del(timer);
>>           return;
>>       }
>> @@ -161,7 +178,7 @@ static void 
>> riscv_timer_disable_timecmp(CPURISCVState *env, QEMUTimer *timer,
>>           (!get_field(env->menvcfg, MENVCFG_STCE) ||
>>            !get_field(env->henvcfg, HENVCFG_STCE))) {
>>           env->vstime_irq = 0;
>> -        riscv_cpu_update_mip(env, 0, BOOL_TO_MASK(0));
>> +        riscv_accel_set_irq(env_archcpu(env), 0, BOOL_TO_MASK(0));
>>           timer_del(timer);
>>           return;
>>       }
> 
> 


