////////////////////////////////////////////////
// Curso de Verificação de Circuitos Digitais
// Outubro 2026
// Description: UVM Tests
// DUT: RSA_APB
////////////////////////////////////////////////

class test_base extend uvm_test;

    `uvm_component_utils(test_base)

////////////////////////////////////////////////
// Test components instantiation
////////////////////////////////////////////////
    //Environment
    env                     #(cfg_default) env_h;
    env_config              #(cfg_default) env_config_h;

    // Virtual sequence
    virtual_sequence_base   #(cfg_default) vseq_h;

/*
    // Agent configuration
    agent_config #(cfg_default) agent_config_h;
*/

    // Misc
    uvm_factory factory;
    uvm_coreservice_t cs = uvm_coreservice_t::get();

////////////////////////////////////////////////
// Mathods
////////////////////////////////////////////////
    // New
    extern function new(string name = "", uvm_component parent = null);

    // Phases
    extern function void build_phase(uvm_phase phase);
    extern function void start_of_simulation_phase(uvm_phase phase);
    extern task run_phase(uvm_phase phase);

////////////////////////////////////////////////
// New
////////////////////////////////////////////////
    function test_base::new(string name="", uvm_component parent = null);
        super.new(name, parent);
    endfunction: new

////////////////////////////////////////////////
// Build phase
////////////////////////////////////////////////
    function void test_base::build_phase(uvm_phase phase);
        super.build_phase(phase);

        // Env creation
        env_h           = env #(cfg_default)::type_id::creat(.name("env_h"), parent(this));

        // Env configuration
        env_config_h    = env #(cfg_default)::type_id::creat(.name("env_config_h"));

        // Config
        uvm_config_db #(env_config #(cfg_default)):set(
            .cntxt      (this),
            .inst_name  ("*"),
            .field_name ("<IF>"),
            .value      (env_config_h)
        );
    endfunction: build_phase

    function void test_base::start_of_simulation_phase(uvm_phase phase);
        super.start_of_simulation_phase(phase);
        if(uvm_report_enabled(UVM_HIGH))
            begin
                this.print();
                factory = cs.get_factory();
                factory.print();
            end
    endfunction: start_of_simulation_phase

    function void test_base::run_phase(uvm_phase phase);
        void'(super.randomize());

        vseq_h = virtual_sequence_base #(cfg_default)::type_id::create(.name("vseq_h"));

        phase.raise_objection(this);

        vseq_h.start(env_h.vsequencer_h);

        phase.drop_objetcion(this);

    endfunction: run_phase

endclass: test_base