|TS2_68000_Top
i_CLOCK_50 => debounce:DebounceResetSwitch.clk
i_CLOCK_50 => w_serialEn.CLK
i_CLOCK_50 => w_serialCount[4].CLK
i_CLOCK_50 => w_serialCount[5].CLK
i_CLOCK_50 => w_serialCount[6].CLK
i_CLOCK_50 => w_serialCount[7].CLK
i_CLOCK_50 => w_serialCount[8].CLK
i_CLOCK_50 => w_serialCount[9].CLK
i_CLOCK_50 => w_serialCount[10].CLK
i_CLOCK_50 => w_serialCount[11].CLK
i_CLOCK_50 => w_serialCount[12].CLK
i_CLOCK_50 => w_serialCount[13].CLK
i_CLOCK_50 => w_serialCount[14].CLK
i_CLOCK_50 => w_serialCount[15].CLK
i_CLOCK_50 => w_cpuClock.CLK
i_CLOCK_50 => w_cpuCount[0].CLK
i_CLOCK_50 => w_cpuCount[1].CLK
i_CLOCK_50 => w_cpuCount[2].CLK
i_CLOCK_50 => w_cpuCount[3].CLK
i_CLOCK_50 => w_cpuCount[4].CLK
i_CLOCK_50 => w_cpuCount[5].CLK
i_CLOCK_50 => graycounter:waitCount.Clk
i_CLOCK_50 => monitor_68k_rom:rom1.clock
i_CLOCK_50 => ram_8kx16:ramC000.clock
i_CLOCK_50 => ram_16kx16:ram1.clock
i_CLOCK_50 => ram_32kx16:ram2.clock
i_CLOCK_50 => ram_16kx16:ram3.clock
i_CLOCK_50 => sbctextdisplayrgb:VDU.clk
i_CLOCK_50 => buffereduart:ACIA.clk
n_reset => debounce:DebounceResetSwitch.button
rxd1 => buffereduart:ACIA.rxd
txd1 <= buffereduart:ACIA.txd
cts1 => buffereduart:ACIA.n_cts
rts1 <= buffereduart:ACIA.n_rts
serSelect => w_n_VDUCS.IN1
serSelect => w_n_ACIACS.IN1
serSelect => w_n_VDUCS.IN1
serSelect => w_n_ACIACS.IN1
videoR0 <= sbctextdisplayrgb:VDU.videoR0
videoG0 <= sbctextdisplayrgb:VDU.videoG0
videoB0 <= sbctextdisplayrgb:VDU.videoB0
videoR1 <= sbctextdisplayrgb:VDU.videoR1
videoG1 <= sbctextdisplayrgb:VDU.videoG1
videoB1 <= sbctextdisplayrgb:VDU.videoB1
hSync <= sbctextdisplayrgb:VDU.hSync
vSync <= sbctextdisplayrgb:VDU.vSync
ps2Clk <> sbctextdisplayrgb:VDU.ps2Clk
ps2Data <> sbctextdisplayrgb:VDU.ps2Data
IO_PIN[3] <= <GND>
IO_PIN[4] <= <GND>
IO_PIN[5] <= <GND>
IO_PIN[6] <= <GND>
IO_PIN[7] <= <GND>
IO_PIN[8] <= <GND>
IO_PIN[9] <= <GND>
IO_PIN[10] <= <GND>
IO_PIN[11] <= <GND>
IO_PIN[12] <= <GND>
IO_PIN[13] <= <GND>
IO_PIN[14] <= <GND>
IO_PIN[15] <= <GND>
IO_PIN[16] <= <GND>
IO_PIN[17] <= <GND>
IO_PIN[18] <= <GND>
IO_PIN[19] <= <GND>
IO_PIN[20] <= <GND>
IO_PIN[21] <= <GND>
IO_PIN[22] <= <GND>
IO_PIN[23] <= <GND>
IO_PIN[24] <= <GND>
IO_PIN[25] <= <GND>
IO_PIN[26] <= <GND>
IO_PIN[27] <= <GND>
IO_PIN[28] <= <GND>
IO_PIN[29] <= <GND>
IO_PIN[30] <= <GND>
IO_PIN[31] <= <GND>
IO_PIN[32] <= <GND>
IO_PIN[33] <= <GND>
IO_PIN[34] <= <GND>
IO_PIN[35] <= <GND>
IO_PIN[36] <= <GND>
IO_PIN[37] <= graycounter:waitCount.output[3]
IO_PIN[38] <= graycounter:waitCount.output[2]
IO_PIN[39] <= graycounter:waitCount.output[1]
IO_PIN[40] <= graycounter:waitCount.output[0]
IO_PIN[41] <= tg68kdotc_kernel:CPU68K.addr[15]
IO_PIN[42] <= tg68kdotc_kernel:CPU68K.addr[14]
IO_PIN[43] <= w_n_RomCS.DB_MAX_OUTPUT_PORT_TYPE
IO_PIN[44] <= debounce:DebounceResetSwitch.result
IO_PIN[45] <= tg68kdotc_kernel:CPU68K.nUDS
IO_PIN[46] <= tg68kdotc_kernel:CPU68K.nLDS
IO_PIN[47] <= tg68kdotc_kernel:CPU68K.nWr
IO_PIN[48] <= w_cpuClock.DB_MAX_OUTPUT_PORT_TYPE
sramData[0] <> sramData[0]
sramData[1] <> sramData[1]
sramData[2] <> sramData[2]
sramData[3] <> sramData[3]
sramData[4] <> sramData[4]
sramData[5] <> sramData[5]
sramData[6] <> sramData[6]
sramData[7] <> sramData[7]
sramAddress[0] <= tg68kdotc_kernel:CPU68K.nLDS
sramAddress[1] <= tg68kdotc_kernel:CPU68K.addr[1]
sramAddress[2] <= tg68kdotc_kernel:CPU68K.addr[2]
sramAddress[3] <= tg68kdotc_kernel:CPU68K.addr[3]
sramAddress[4] <= tg68kdotc_kernel:CPU68K.addr[4]
sramAddress[5] <= tg68kdotc_kernel:CPU68K.addr[5]
sramAddress[6] <= tg68kdotc_kernel:CPU68K.addr[6]
sramAddress[7] <= tg68kdotc_kernel:CPU68K.addr[7]
sramAddress[8] <= tg68kdotc_kernel:CPU68K.addr[8]
sramAddress[9] <= tg68kdotc_kernel:CPU68K.addr[9]
sramAddress[10] <= tg68kdotc_kernel:CPU68K.addr[10]
sramAddress[11] <= tg68kdotc_kernel:CPU68K.addr[11]
sramAddress[12] <= tg68kdotc_kernel:CPU68K.addr[12]
sramAddress[13] <= tg68kdotc_kernel:CPU68K.addr[13]
sramAddress[14] <= tg68kdotc_kernel:CPU68K.addr[14]
sramAddress[15] <= tg68kdotc_kernel:CPU68K.addr[15]
sramAddress[16] <= tg68kdotc_kernel:CPU68K.addr[16]
sramAddress[17] <= tg68kdotc_kernel:CPU68K.addr[17]
sramAddress[18] <= tg68kdotc_kernel:CPU68K.addr[18]
sramAddress[19] <= tg68kdotc_kernel:CPU68K.addr[19]
n_sRamWE <= n_sRamWE.DB_MAX_OUTPUT_PORT_TYPE
n_sRamCS <= n_sRamCS.DB_MAX_OUTPUT_PORT_TYPE
n_sRamOE <= n_sRamOE.DB_MAX_OUTPUT_PORT_TYPE
n_sdRamCas <= <VCC>
n_sdRamRas <= <VCC>
n_sdRamWe <= <VCC>
n_sdRamCe <= <VCC>
sdRamClk <= <VCC>
sdRamClkEn <= <VCC>
sdRamAddr[0] <= <GND>
sdRamAddr[1] <= <GND>
sdRamAddr[2] <= <GND>
sdRamAddr[3] <= <GND>
sdRamAddr[4] <= <GND>
sdRamAddr[5] <= <GND>
sdRamAddr[6] <= <GND>
sdRamAddr[7] <= <GND>
sdRamAddr[8] <= <GND>
sdRamAddr[9] <= <GND>
sdRamAddr[10] <= <GND>
sdRamAddr[11] <= <GND>
sdRamAddr[12] <= <GND>
sdRamAddr[13] <= <GND>
sdRamAddr[14] <= <GND>
sdRamData[0] => ~NO_FANOUT~
sdRamData[1] => ~NO_FANOUT~
sdRamData[2] => ~NO_FANOUT~
sdRamData[3] => ~NO_FANOUT~
sdRamData[4] => ~NO_FANOUT~
sdRamData[5] => ~NO_FANOUT~
sdRamData[6] => ~NO_FANOUT~
sdRamData[7] => ~NO_FANOUT~
sdRamData[8] => ~NO_FANOUT~
sdRamData[9] => ~NO_FANOUT~
sdRamData[10] => ~NO_FANOUT~
sdRamData[11] => ~NO_FANOUT~
sdRamData[12] => ~NO_FANOUT~
sdRamData[13] => ~NO_FANOUT~
sdRamData[14] => ~NO_FANOUT~
sdRamData[15] => ~NO_FANOUT~
sdCS <= <VCC>
sdMOSI <= <VCC>
sdMISO => ~NO_FANOUT~
sdSCLK <= <VCC>
driveLED <= <VCC>


|TS2_68000_Top|debounce:DebounceResetSwitch
clk => result~reg0.CLK
clk => counter_out[0].CLK
clk => counter_out[1].CLK
clk => counter_out[2].CLK
clk => counter_out[3].CLK
clk => counter_out[4].CLK
clk => counter_out[5].CLK
clk => counter_out[6].CLK
clk => counter_out[7].CLK
clk => counter_out[8].CLK
clk => counter_out[9].CLK
clk => counter_out[10].CLK
clk => counter_out[11].CLK
clk => counter_out[12].CLK
clk => counter_out[13].CLK
clk => counter_out[14].CLK
clk => counter_out[15].CLK
clk => counter_out[16].CLK
clk => counter_out[17].CLK
clk => counter_out[18].CLK
clk => counter_out[19].CLK
clk => flipflops[0].CLK
clk => flipflops[1].CLK
button => flipflops[0].DATAIN
result <= result~reg0.DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|GrayCounter:waitCount
Clk => Currstate[0].CLK
Clk => Currstate[1].CLK
Clk => Currstate[2].CLK
Clk => Currstate[3].CLK
Rst => Currstate.OUTPUTSELECT
Rst => Currstate.OUTPUTSELECT
Rst => Currstate.OUTPUTSELECT
Rst => Currstate.OUTPUTSELECT
En => Currstate.OUTPUTSELECT
En => Currstate.OUTPUTSELECT
En => Currstate.OUTPUTSELECT
En => Currstate.OUTPUTSELECT
output[0] <= Currstate[0].DB_MAX_OUTPUT_PORT_TYPE
output[1] <= Currstate[1].DB_MAX_OUTPUT_PORT_TYPE
output[2] <= Currstate[2].DB_MAX_OUTPUT_PORT_TYPE
output[3] <= Currstate[3].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|TG68KdotC_Kernel:CPU68K
clk => TG68K_ALU:ALU.clk
clk => regfile~36.CLK
clk => regfile~0.CLK
clk => regfile~1.CLK
clk => regfile~2.CLK
clk => regfile~3.CLK
clk => regfile~4.CLK
clk => regfile~5.CLK
clk => regfile~6.CLK
clk => regfile~7.CLK
clk => regfile~8.CLK
clk => regfile~9.CLK
clk => regfile~10.CLK
clk => regfile~11.CLK
clk => regfile~12.CLK
clk => regfile~13.CLK
clk => regfile~14.CLK
clk => regfile~15.CLK
clk => regfile~16.CLK
clk => regfile~17.CLK
clk => regfile~18.CLK
clk => regfile~19.CLK
clk => regfile~20.CLK
clk => regfile~21.CLK
clk => regfile~22.CLK
clk => regfile~23.CLK
clk => regfile~24.CLK
clk => regfile~25.CLK
clk => regfile~26.CLK
clk => regfile~27.CLK
clk => regfile~28.CLK
clk => regfile~29.CLK
clk => regfile~30.CLK
clk => regfile~31.CLK
clk => regfile~32.CLK
clk => regfile~33.CLK
clk => regfile~34.CLK
clk => regfile~35.CLK
clk => sndOPC[0].CLK
clk => sndOPC[1].CLK
clk => sndOPC[2].CLK
clk => sndOPC[3].CLK
clk => sndOPC[4].CLK
clk => sndOPC[5].CLK
clk => sndOPC[6].CLK
clk => sndOPC[7].CLK
clk => sndOPC[8].CLK
clk => sndOPC[9].CLK
clk => sndOPC[10].CLK
clk => sndOPC[11].CLK
clk => sndOPC[12].CLK
clk => sndOPC[13].CLK
clk => sndOPC[14].CLK
clk => sndOPC[15].CLK
clk => movem_actiond.CLK
clk => CACR[0].CLK
clk => CACR[1].CLK
clk => CACR[2].CLK
clk => CACR[3].CLK
clk => VBR[0].CLK
clk => VBR[1].CLK
clk => VBR[2].CLK
clk => VBR[3].CLK
clk => VBR[4].CLK
clk => VBR[5].CLK
clk => VBR[6].CLK
clk => VBR[7].CLK
clk => VBR[8].CLK
clk => VBR[9].CLK
clk => VBR[10].CLK
clk => VBR[11].CLK
clk => VBR[12].CLK
clk => VBR[13].CLK
clk => VBR[14].CLK
clk => VBR[15].CLK
clk => VBR[16].CLK
clk => VBR[17].CLK
clk => VBR[18].CLK
clk => VBR[19].CLK
clk => VBR[20].CLK
clk => VBR[21].CLK
clk => VBR[22].CLK
clk => VBR[23].CLK
clk => VBR[24].CLK
clk => VBR[25].CLK
clk => VBR[26].CLK
clk => VBR[27].CLK
clk => VBR[28].CLK
clk => VBR[29].CLK
clk => VBR[30].CLK
clk => VBR[31].CLK
clk => trapd.CLK
clk => make_trace.CLK
clk => preSVmode.CLK
clk => SVmode.CLK
clk => FC[2]~reg0.CLK
clk => FlagsSR[0].CLK
clk => FlagsSR[1].CLK
clk => FlagsSR[2].CLK
clk => FlagsSR[3].CLK
clk => FlagsSR[4].CLK
clk => FlagsSR[5].CLK
clk => FlagsSR[6].CLK
clk => FlagsSR[7].CLK
clk => exec_tas.CLK
clk => exec[0].CLK
clk => exec[1].CLK
clk => exec[2].CLK
clk => exec[3].CLK
clk => exec[4].CLK
clk => exec[5].CLK
clk => exec[6].CLK
clk => exec[7].CLK
clk => exec[8].CLK
clk => exec[9].CLK
clk => exec[10].CLK
clk => exec[11].CLK
clk => exec[12].CLK
clk => exec[13].CLK
clk => exec[14].CLK
clk => exec[15].CLK
clk => exec[16].CLK
clk => exec[17].CLK
clk => exec[18].CLK
clk => exec[19].CLK
clk => exec[20].CLK
clk => exec[21].CLK
clk => exec[22].CLK
clk => exec[23].CLK
clk => exec[24].CLK
clk => exec[25].CLK
clk => exec[26].CLK
clk => exec[27].CLK
clk => exec[28].CLK
clk => exec[29].CLK
clk => exec[30].CLK
clk => exec[31].CLK
clk => exec[32].CLK
clk => exec[33].CLK
clk => exec[34].CLK
clk => exec[35].CLK
clk => exec[36].CLK
clk => exec[37].CLK
clk => exec[38].CLK
clk => exec[39].CLK
clk => exec[40].CLK
clk => exec[41].CLK
clk => exec[42].CLK
clk => exec[43].CLK
clk => exec[44].CLK
clk => exec[45].CLK
clk => exec[46].CLK
clk => exec[47].CLK
clk => exec[48].CLK
clk => exec[49].CLK
clk => exec[50].CLK
clk => exec[51].CLK
clk => exec[52].CLK
clk => exec[53].CLK
clk => exec[54].CLK
clk => exec[55].CLK
clk => exec[56].CLK
clk => exec[57].CLK
clk => exec[58].CLK
clk => exec[59].CLK
clk => exec[60].CLK
clk => exec[61].CLK
clk => exec[62].CLK
clk => exec[63].CLK
clk => exec[64].CLK
clk => exec[65].CLK
clk => exec[66].CLK
clk => exec[67].CLK
clk => exec[68].CLK
clk => exec[69].CLK
clk => exec[70].CLK
clk => exec[71].CLK
clk => exec[72].CLK
clk => exec[73].CLK
clk => exec[74].CLK
clk => exec[75].CLK
clk => exec[76].CLK
clk => exec[77].CLK
clk => PCbase.CLK
clk => trap_SR[0].CLK
clk => trap_SR[1].CLK
clk => trap_SR[2].CLK
clk => trap_SR[3].CLK
clk => trap_SR[4].CLK
clk => trap_SR[5].CLK
clk => trap_SR[6].CLK
clk => trap_SR[7].CLK
clk => nextpass.CLK
clk => brief[0].CLK
clk => brief[1].CLK
clk => brief[2].CLK
clk => brief[3].CLK
clk => brief[4].CLK
clk => brief[5].CLK
clk => brief[6].CLK
clk => brief[7].CLK
clk => brief[8].CLK
clk => brief[9].CLK
clk => brief[10].CLK
clk => brief[11].CLK
clk => brief[12].CLK
clk => brief[13].CLK
clk => brief[14].CLK
clk => brief[15].CLK
clk => rot_bits[0].CLK
clk => rot_bits[1].CLK
clk => oddout.CLK
clk => wbmemmask[0].CLK
clk => wbmemmask[1].CLK
clk => wbmemmask[2].CLK
clk => wbmemmask[3].CLK
clk => wbmemmask[4].CLK
clk => wbmemmask[5].CLK
clk => FC[0]~reg0.CLK
clk => FC[1]~reg0.CLK
clk => alu_bf_loffset[0].CLK
clk => alu_bf_loffset[1].CLK
clk => alu_bf_loffset[2].CLK
clk => alu_bf_loffset[3].CLK
clk => alu_bf_loffset[4].CLK
clk => alu_bf_shift[0].CLK
clk => alu_bf_shift[1].CLK
clk => alu_bf_shift[2].CLK
clk => alu_bf_shift[3].CLK
clk => alu_bf_shift[4].CLK
clk => alu_bf_shift[5].CLK
clk => alu_width[0].CLK
clk => alu_width[1].CLK
clk => alu_width[2].CLK
clk => alu_width[3].CLK
clk => alu_width[4].CLK
clk => alu_width[5].CLK
clk => IPL_vec[0].CLK
clk => IPL_vec[1].CLK
clk => IPL_vec[2].CLK
clk => IPL_vec[3].CLK
clk => IPL_vec[4].CLK
clk => IPL_vec[5].CLK
clk => IPL_vec[6].CLK
clk => IPL_vec[7].CLK
clk => rIPL_nr[0].CLK
clk => rIPL_nr[1].CLK
clk => rIPL_nr[2].CLK
clk => make_berr.CLK
clk => exe_opcode[0].CLK
clk => exe_opcode[1].CLK
clk => exe_opcode[2].CLK
clk => exe_opcode[3].CLK
clk => exe_opcode[4].CLK
clk => exe_opcode[5].CLK
clk => exe_opcode[6].CLK
clk => exe_opcode[7].CLK
clk => exe_opcode[8].CLK
clk => exe_opcode[9].CLK
clk => exe_opcode[10].CLK
clk => exe_opcode[11].CLK
clk => exe_opcode[12].CLK
clk => exe_opcode[13].CLK
clk => exe_opcode[14].CLK
clk => exe_opcode[15].CLK
clk => exe_datatype[0].CLK
clk => exe_datatype[1].CLK
clk => memread[0].CLK
clk => memread[1].CLK
clk => memmask[0].CLK
clk => memmask[1].CLK
clk => memmask[2].CLK
clk => memmask[3].CLK
clk => memmask[4].CLK
clk => memmask[5].CLK
clk => Suppress_Base.CLK
clk => writePCbig.CLK
clk => trap_berr.CLK
clk => trap_trace.CLK
clk => rot_cnt[0].CLK
clk => rot_cnt[1].CLK
clk => rot_cnt[2].CLK
clk => rot_cnt[3].CLK
clk => rot_cnt[4].CLK
clk => rot_cnt[5].CLK
clk => stop.CLK
clk => execOPC.CLK
clk => TG68_PC_word.CLK
clk => endOPC.CLK
clk => decodeOPC.CLK
clk => TG68_PC[0].CLK
clk => TG68_PC[1].CLK
clk => TG68_PC[2].CLK
clk => TG68_PC[3].CLK
clk => TG68_PC[4].CLK
clk => TG68_PC[5].CLK
clk => TG68_PC[6].CLK
clk => TG68_PC[7].CLK
clk => TG68_PC[8].CLK
clk => TG68_PC[9].CLK
clk => TG68_PC[10].CLK
clk => TG68_PC[11].CLK
clk => TG68_PC[12].CLK
clk => TG68_PC[13].CLK
clk => TG68_PC[14].CLK
clk => TG68_PC[15].CLK
clk => TG68_PC[16].CLK
clk => TG68_PC[17].CLK
clk => TG68_PC[18].CLK
clk => TG68_PC[19].CLK
clk => TG68_PC[20].CLK
clk => TG68_PC[21].CLK
clk => TG68_PC[22].CLK
clk => TG68_PC[23].CLK
clk => TG68_PC[24].CLK
clk => TG68_PC[25].CLK
clk => TG68_PC[26].CLK
clk => TG68_PC[27].CLK
clk => TG68_PC[28].CLK
clk => TG68_PC[29].CLK
clk => TG68_PC[30].CLK
clk => TG68_PC[31].CLK
clk => last_opc_read[0].CLK
clk => last_opc_read[1].CLK
clk => last_opc_read[2].CLK
clk => last_opc_read[3].CLK
clk => last_opc_read[4].CLK
clk => last_opc_read[5].CLK
clk => last_opc_read[6].CLK
clk => last_opc_read[7].CLK
clk => last_opc_read[8].CLK
clk => last_opc_read[9].CLK
clk => last_opc_read[10].CLK
clk => last_opc_read[11].CLK
clk => last_opc_read[12].CLK
clk => last_opc_read[13].CLK
clk => last_opc_read[14].CLK
clk => last_opc_read[15].CLK
clk => interrupt.CLK
clk => trap_interrupt.CLK
clk => opcode[0].CLK
clk => opcode[1].CLK
clk => opcode[2].CLK
clk => opcode[3].CLK
clk => opcode[4].CLK
clk => opcode[5].CLK
clk => opcode[6].CLK
clk => opcode[7].CLK
clk => opcode[8].CLK
clk => opcode[9].CLK
clk => opcode[10].CLK
clk => opcode[11].CLK
clk => opcode[12].CLK
clk => opcode[13].CLK
clk => opcode[14].CLK
clk => opcode[15].CLK
clk => state[0].CLK
clk => state[1].CLK
clk => memaddr[0].CLK
clk => memaddr[1].CLK
clk => memaddr[2].CLK
clk => memaddr[3].CLK
clk => memaddr[4].CLK
clk => memaddr[5].CLK
clk => memaddr[6].CLK
clk => memaddr[7].CLK
clk => memaddr[8].CLK
clk => memaddr[9].CLK
clk => memaddr[10].CLK
clk => memaddr[11].CLK
clk => memaddr[12].CLK
clk => memaddr[13].CLK
clk => memaddr[14].CLK
clk => memaddr[15].CLK
clk => memaddr[16].CLK
clk => memaddr[17].CLK
clk => memaddr[18].CLK
clk => memaddr[19].CLK
clk => memaddr[20].CLK
clk => memaddr[21].CLK
clk => memaddr[22].CLK
clk => memaddr[23].CLK
clk => memaddr[24].CLK
clk => memaddr[25].CLK
clk => memaddr[26].CLK
clk => memaddr[27].CLK
clk => memaddr[28].CLK
clk => memaddr[29].CLK
clk => memaddr[30].CLK
clk => memaddr[31].CLK
clk => memaddr_delta[0].CLK
clk => memaddr_delta[1].CLK
clk => memaddr_delta[2].CLK
clk => memaddr_delta[3].CLK
clk => memaddr_delta[4].CLK
clk => memaddr_delta[5].CLK
clk => memaddr_delta[6].CLK
clk => memaddr_delta[7].CLK
clk => memaddr_delta[8].CLK
clk => memaddr_delta[9].CLK
clk => memaddr_delta[10].CLK
clk => memaddr_delta[11].CLK
clk => memaddr_delta[12].CLK
clk => memaddr_delta[13].CLK
clk => memaddr_delta[14].CLK
clk => memaddr_delta[15].CLK
clk => memaddr_delta[16].CLK
clk => memaddr_delta[17].CLK
clk => memaddr_delta[18].CLK
clk => memaddr_delta[19].CLK
clk => memaddr_delta[20].CLK
clk => memaddr_delta[21].CLK
clk => memaddr_delta[22].CLK
clk => memaddr_delta[23].CLK
clk => memaddr_delta[24].CLK
clk => memaddr_delta[25].CLK
clk => memaddr_delta[26].CLK
clk => memaddr_delta[27].CLK
clk => memaddr_delta[28].CLK
clk => memaddr_delta[29].CLK
clk => memaddr_delta[30].CLK
clk => memaddr_delta[31].CLK
clk => use_base.CLK
clk => tmp_TG68_PC[0].CLK
clk => tmp_TG68_PC[1].CLK
clk => tmp_TG68_PC[2].CLK
clk => tmp_TG68_PC[3].CLK
clk => tmp_TG68_PC[4].CLK
clk => tmp_TG68_PC[5].CLK
clk => tmp_TG68_PC[6].CLK
clk => tmp_TG68_PC[7].CLK
clk => tmp_TG68_PC[8].CLK
clk => tmp_TG68_PC[9].CLK
clk => tmp_TG68_PC[10].CLK
clk => tmp_TG68_PC[11].CLK
clk => tmp_TG68_PC[12].CLK
clk => tmp_TG68_PC[13].CLK
clk => tmp_TG68_PC[14].CLK
clk => tmp_TG68_PC[15].CLK
clk => tmp_TG68_PC[16].CLK
clk => tmp_TG68_PC[17].CLK
clk => tmp_TG68_PC[18].CLK
clk => tmp_TG68_PC[19].CLK
clk => tmp_TG68_PC[20].CLK
clk => tmp_TG68_PC[21].CLK
clk => tmp_TG68_PC[22].CLK
clk => tmp_TG68_PC[23].CLK
clk => tmp_TG68_PC[24].CLK
clk => tmp_TG68_PC[25].CLK
clk => tmp_TG68_PC[26].CLK
clk => tmp_TG68_PC[27].CLK
clk => tmp_TG68_PC[28].CLK
clk => tmp_TG68_PC[29].CLK
clk => tmp_TG68_PC[30].CLK
clk => tmp_TG68_PC[31].CLK
clk => trap_vector[0].CLK
clk => trap_vector[1].CLK
clk => trap_vector[2].CLK
clk => trap_vector[3].CLK
clk => trap_vector[4].CLK
clk => trap_vector[5].CLK
clk => trap_vector[6].CLK
clk => trap_vector[7].CLK
clk => trap_vector[8].CLK
clk => trap_vector[9].CLK
clk => trap_vector[10].CLK
clk => trap_vector[11].CLK
clk => trap_vector[12].CLK
clk => trap_vector[13].CLK
clk => trap_vector[14].CLK
clk => trap_vector[15].CLK
clk => trap_vector[16].CLK
clk => trap_vector[17].CLK
clk => trap_vector[18].CLK
clk => trap_vector[19].CLK
clk => trap_vector[20].CLK
clk => trap_vector[21].CLK
clk => trap_vector[22].CLK
clk => trap_vector[23].CLK
clk => trap_vector[24].CLK
clk => trap_vector[25].CLK
clk => trap_vector[26].CLK
clk => trap_vector[27].CLK
clk => trap_vector[28].CLK
clk => trap_vector[29].CLK
clk => trap_vector[30].CLK
clk => trap_vector[31].CLK
clk => data_write_tmp[0].CLK
clk => data_write_tmp[1].CLK
clk => data_write_tmp[2].CLK
clk => data_write_tmp[3].CLK
clk => data_write_tmp[4].CLK
clk => data_write_tmp[5].CLK
clk => data_write_tmp[6].CLK
clk => data_write_tmp[7].CLK
clk => data_write_tmp[8].CLK
clk => data_write_tmp[9].CLK
clk => data_write_tmp[10].CLK
clk => data_write_tmp[11].CLK
clk => data_write_tmp[12].CLK
clk => data_write_tmp[13].CLK
clk => data_write_tmp[14].CLK
clk => data_write_tmp[15].CLK
clk => data_write_tmp[16].CLK
clk => data_write_tmp[17].CLK
clk => data_write_tmp[18].CLK
clk => data_write_tmp[19].CLK
clk => data_write_tmp[20].CLK
clk => data_write_tmp[21].CLK
clk => data_write_tmp[22].CLK
clk => data_write_tmp[23].CLK
clk => data_write_tmp[24].CLK
clk => data_write_tmp[25].CLK
clk => data_write_tmp[26].CLK
clk => data_write_tmp[27].CLK
clk => data_write_tmp[28].CLK
clk => data_write_tmp[29].CLK
clk => data_write_tmp[30].CLK
clk => data_write_tmp[31].CLK
clk => ea_data[0].CLK
clk => ea_data[1].CLK
clk => ea_data[2].CLK
clk => ea_data[3].CLK
clk => ea_data[4].CLK
clk => ea_data[5].CLK
clk => ea_data[6].CLK
clk => ea_data[7].CLK
clk => ea_data[8].CLK
clk => ea_data[9].CLK
clk => ea_data[10].CLK
clk => ea_data[11].CLK
clk => ea_data[12].CLK
clk => ea_data[13].CLK
clk => ea_data[14].CLK
clk => ea_data[15].CLK
clk => ea_data[16].CLK
clk => ea_data[17].CLK
clk => ea_data[18].CLK
clk => ea_data[19].CLK
clk => ea_data[20].CLK
clk => ea_data[21].CLK
clk => ea_data[22].CLK
clk => ea_data[23].CLK
clk => ea_data[24].CLK
clk => ea_data[25].CLK
clk => ea_data[26].CLK
clk => ea_data[27].CLK
clk => ea_data[28].CLK
clk => ea_data[29].CLK
clk => ea_data[30].CLK
clk => ea_data[31].CLK
clk => exec_DIRECT.CLK
clk => Z_error.CLK
clk => use_direct_data.CLK
clk => direct_data.CLK
clk => exec_write_back.CLK
clk => store_in_tmp.CLK
clk => USP[0].CLK
clk => USP[1].CLK
clk => USP[2].CLK
clk => USP[3].CLK
clk => USP[4].CLK
clk => USP[5].CLK
clk => USP[6].CLK
clk => USP[7].CLK
clk => USP[8].CLK
clk => USP[9].CLK
clk => USP[10].CLK
clk => USP[11].CLK
clk => USP[12].CLK
clk => USP[13].CLK
clk => USP[14].CLK
clk => USP[15].CLK
clk => USP[16].CLK
clk => USP[17].CLK
clk => USP[18].CLK
clk => USP[19].CLK
clk => USP[20].CLK
clk => USP[21].CLK
clk => USP[22].CLK
clk => USP[23].CLK
clk => USP[24].CLK
clk => USP[25].CLK
clk => USP[26].CLK
clk => USP[27].CLK
clk => USP[28].CLK
clk => USP[29].CLK
clk => USP[30].CLK
clk => USP[31].CLK
clk => RDindex_B[0].CLK
clk => RDindex_B[1].CLK
clk => RDindex_B[2].CLK
clk => RDindex_B[3].CLK
clk => RDindex_A[0].CLK
clk => RDindex_A[1].CLK
clk => RDindex_A[2].CLK
clk => RDindex_A[3].CLK
clk => WR_AReg.CLK
clk => rf_source_addrd[0].CLK
clk => rf_source_addrd[1].CLK
clk => rf_source_addrd[2].CLK
clk => rf_source_addrd[3].CLK
clk => last_data_in[0].CLK
clk => last_data_in[1].CLK
clk => last_data_in[2].CLK
clk => last_data_in[3].CLK
clk => last_data_in[4].CLK
clk => last_data_in[5].CLK
clk => last_data_in[6].CLK
clk => last_data_in[7].CLK
clk => last_data_in[8].CLK
clk => last_data_in[9].CLK
clk => last_data_in[10].CLK
clk => last_data_in[11].CLK
clk => last_data_in[12].CLK
clk => last_data_in[13].CLK
clk => last_data_in[14].CLK
clk => last_data_in[15].CLK
clk => last_data_in[16].CLK
clk => last_data_in[17].CLK
clk => last_data_in[18].CLK
clk => last_data_in[19].CLK
clk => last_data_in[20].CLK
clk => last_data_in[21].CLK
clk => last_data_in[22].CLK
clk => last_data_in[23].CLK
clk => last_data_in[24].CLK
clk => last_data_in[25].CLK
clk => last_data_in[26].CLK
clk => last_data_in[27].CLK
clk => last_data_in[28].CLK
clk => last_data_in[29].CLK
clk => last_data_in[30].CLK
clk => last_data_in[31].CLK
clk => last_data_read[0].CLK
clk => last_data_read[1].CLK
clk => last_data_read[2].CLK
clk => last_data_read[3].CLK
clk => last_data_read[4].CLK
clk => last_data_read[5].CLK
clk => last_data_read[6].CLK
clk => last_data_read[7].CLK
clk => last_data_read[8].CLK
clk => last_data_read[9].CLK
clk => last_data_read[10].CLK
clk => last_data_read[11].CLK
clk => last_data_read[12].CLK
clk => last_data_read[13].CLK
clk => last_data_read[14].CLK
clk => last_data_read[15].CLK
clk => last_data_read[16].CLK
clk => last_data_read[17].CLK
clk => last_data_read[18].CLK
clk => last_data_read[19].CLK
clk => last_data_read[20].CLK
clk => last_data_read[21].CLK
clk => last_data_read[22].CLK
clk => last_data_read[23].CLK
clk => last_data_read[24].CLK
clk => last_data_read[25].CLK
clk => last_data_read[26].CLK
clk => last_data_read[27].CLK
clk => last_data_read[28].CLK
clk => last_data_read[29].CLK
clk => last_data_read[30].CLK
clk => last_data_read[31].CLK
clk => bf_ext_in[0].CLK
clk => bf_ext_in[1].CLK
clk => bf_ext_in[2].CLK
clk => bf_ext_in[3].CLK
clk => bf_ext_in[4].CLK
clk => bf_ext_in[5].CLK
clk => bf_ext_in[6].CLK
clk => bf_ext_in[7].CLK
clk => Reset.CLK
clk => syncReset[0].CLK
clk => syncReset[1].CLK
clk => syncReset[2].CLK
clk => syncReset[3].CLK
clk => micro_state~66.DATAIN
clk => regfile.CLK0
nReset => Reset.PRESET
nReset => syncReset[0].ACLR
nReset => syncReset[1].ACLR
nReset => syncReset[2].ACLR
nReset => syncReset[3].ACLR
clkena_in => clkena_lw.IN1
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_read.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => last_data_in.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memmask.OUTPUTSELECT
clkena_in => memread.OUTPUTSELECT
clkena_in => memread.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => TG68_PC.OUTPUTSELECT
clkena_in => syncReset[3].ENA
clkena_in => syncReset[2].ENA
clkena_in => syncReset[1].ENA
clkena_in => syncReset[0].ENA
clkena_in => Reset.ENA
clkena_in => memaddr[0].ENA
clkena_in => memaddr[1].ENA
clkena_in => memaddr[2].ENA
clkena_in => memaddr[3].ENA
clkena_in => memaddr[4].ENA
clkena_in => memaddr[5].ENA
clkena_in => memaddr[6].ENA
clkena_in => memaddr[7].ENA
clkena_in => memaddr[8].ENA
clkena_in => memaddr[9].ENA
clkena_in => memaddr[10].ENA
clkena_in => memaddr[11].ENA
clkena_in => memaddr[12].ENA
clkena_in => memaddr[13].ENA
clkena_in => memaddr[14].ENA
clkena_in => memaddr[15].ENA
clkena_in => memaddr[16].ENA
clkena_in => memaddr[17].ENA
clkena_in => memaddr[18].ENA
clkena_in => memaddr[19].ENA
clkena_in => memaddr[20].ENA
clkena_in => memaddr[21].ENA
clkena_in => memaddr[22].ENA
clkena_in => memaddr[23].ENA
clkena_in => memaddr[24].ENA
clkena_in => memaddr[25].ENA
clkena_in => memaddr[26].ENA
clkena_in => memaddr[27].ENA
clkena_in => memaddr[28].ENA
clkena_in => memaddr[29].ENA
clkena_in => memaddr[30].ENA
clkena_in => memaddr[31].ENA
clkena_in => memaddr_delta[0].ENA
clkena_in => memaddr_delta[1].ENA
clkena_in => memaddr_delta[2].ENA
clkena_in => memaddr_delta[3].ENA
clkena_in => memaddr_delta[4].ENA
clkena_in => memaddr_delta[5].ENA
clkena_in => memaddr_delta[6].ENA
clkena_in => memaddr_delta[7].ENA
clkena_in => memaddr_delta[8].ENA
clkena_in => memaddr_delta[9].ENA
clkena_in => memaddr_delta[10].ENA
clkena_in => memaddr_delta[11].ENA
clkena_in => memaddr_delta[12].ENA
clkena_in => memaddr_delta[13].ENA
clkena_in => memaddr_delta[14].ENA
clkena_in => memaddr_delta[15].ENA
clkena_in => memaddr_delta[16].ENA
clkena_in => memaddr_delta[17].ENA
clkena_in => memaddr_delta[18].ENA
clkena_in => memaddr_delta[19].ENA
clkena_in => memaddr_delta[20].ENA
clkena_in => memaddr_delta[21].ENA
clkena_in => memaddr_delta[22].ENA
clkena_in => memaddr_delta[23].ENA
clkena_in => memaddr_delta[24].ENA
clkena_in => memaddr_delta[25].ENA
clkena_in => memaddr_delta[26].ENA
clkena_in => memaddr_delta[27].ENA
clkena_in => memaddr_delta[28].ENA
clkena_in => memaddr_delta[29].ENA
clkena_in => memaddr_delta[30].ENA
clkena_in => memaddr_delta[31].ENA
clkena_in => use_base.ENA
clkena_in => tmp_TG68_PC[0].ENA
clkena_in => tmp_TG68_PC[1].ENA
clkena_in => tmp_TG68_PC[2].ENA
clkena_in => tmp_TG68_PC[3].ENA
clkena_in => tmp_TG68_PC[4].ENA
clkena_in => tmp_TG68_PC[5].ENA
clkena_in => tmp_TG68_PC[6].ENA
clkena_in => tmp_TG68_PC[7].ENA
clkena_in => tmp_TG68_PC[8].ENA
clkena_in => tmp_TG68_PC[9].ENA
clkena_in => tmp_TG68_PC[10].ENA
clkena_in => tmp_TG68_PC[11].ENA
clkena_in => tmp_TG68_PC[12].ENA
clkena_in => tmp_TG68_PC[13].ENA
clkena_in => tmp_TG68_PC[14].ENA
clkena_in => tmp_TG68_PC[15].ENA
clkena_in => tmp_TG68_PC[16].ENA
clkena_in => tmp_TG68_PC[17].ENA
clkena_in => tmp_TG68_PC[18].ENA
clkena_in => tmp_TG68_PC[19].ENA
clkena_in => tmp_TG68_PC[20].ENA
clkena_in => tmp_TG68_PC[21].ENA
clkena_in => tmp_TG68_PC[22].ENA
clkena_in => tmp_TG68_PC[23].ENA
clkena_in => tmp_TG68_PC[24].ENA
clkena_in => tmp_TG68_PC[25].ENA
clkena_in => tmp_TG68_PC[26].ENA
clkena_in => tmp_TG68_PC[27].ENA
clkena_in => tmp_TG68_PC[28].ENA
clkena_in => tmp_TG68_PC[29].ENA
clkena_in => tmp_TG68_PC[30].ENA
clkena_in => tmp_TG68_PC[31].ENA
data_in[0] => data_read[0].DATAB
data_in[0] => last_data_in.DATAB
data_in[1] => data_read[1].DATAB
data_in[1] => last_data_in.DATAB
data_in[2] => data_read[2].DATAB
data_in[2] => last_data_in.DATAB
data_in[3] => data_read[3].DATAB
data_in[3] => last_data_in.DATAB
data_in[4] => data_read[4].DATAB
data_in[4] => last_data_in.DATAB
data_in[5] => data_read[5].DATAB
data_in[5] => last_data_in.DATAB
data_in[6] => data_read[6].DATAB
data_in[6] => last_data_in.DATAB
data_in[7] => data_read[7].DATAB
data_in[7] => last_data_in.DATAB
data_in[8] => data_read[8].DATAB
data_in[8] => data_read[0].DATAA
data_in[8] => last_data_in.DATAB
data_in[9] => data_read[9].DATAB
data_in[9] => data_read[1].DATAA
data_in[9] => last_data_in.DATAB
data_in[10] => data_read[10].DATAB
data_in[10] => data_read[2].DATAA
data_in[10] => last_data_in.DATAB
data_in[11] => data_read[11].DATAB
data_in[11] => data_read[3].DATAA
data_in[11] => last_data_in.DATAB
data_in[12] => data_read[12].DATAB
data_in[12] => data_read[4].DATAA
data_in[12] => last_data_in.DATAB
data_in[13] => data_read[13].DATAB
data_in[13] => data_read[5].DATAA
data_in[13] => last_data_in.DATAB
data_in[14] => data_read[14].DATAB
data_in[14] => data_read[6].DATAA
data_in[14] => last_data_in.DATAB
data_in[15] => data_read[15].DATAB
data_in[15] => data_read[7].DATAA
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_read.DATAB
data_in[15] => last_data_in.DATAB
IPL[0] => LessThan0.IN6
IPL[0] => Equal8.IN5
IPL[0] => rIPL_nr.DATAA
IPL[0] => IPL_vec.DATAA
IPL[1] => LessThan0.IN5
IPL[1] => Equal8.IN4
IPL[1] => rIPL_nr.DATAA
IPL[1] => IPL_vec.DATAA
IPL[2] => LessThan0.IN4
IPL[2] => Equal8.IN3
IPL[2] => rIPL_nr.DATAA
IPL[2] => IPL_vec.DATAA
IPL_autovector => process_12.IN0
berr => make_berr.IN1
berr => process_12.IN1
CPU[0] => process_15.IN1
CPU[1] => datatype.OUTPUTSELECT
CPU[1] => datatype.OUTPUTSELECT
CPU[1] => set.DATAA
CPU[1] => trapmake.OUTPUTSELECT
CPU[1] => process_15.IN1
CPU[1] => process_15.IN1
CPU[1] => process_15.IN1
CPU[1] => trap_illegal.DATAA
addr[0] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[1] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[2] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[3] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[4] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[5] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[6] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[7] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[8] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[9] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[10] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[11] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[12] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[13] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[14] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[15] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[16] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[17] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[18] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[19] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[20] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[21] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[22] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[23] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[24] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[25] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[26] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[27] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[28] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[29] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[30] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
addr[31] <= Add2.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= data_write.DB_MAX_OUTPUT_PORT_TYPE
nWr <= Equal0.DB_MAX_OUTPUT_PORT_TYPE
nUDS <= memmaskmux.DB_MAX_OUTPUT_PORT_TYPE
nLDS <= memmaskmux.DB_MAX_OUTPUT_PORT_TYPE
busstate[0] <= state[0].DB_MAX_OUTPUT_PORT_TYPE
busstate[1] <= state[1].DB_MAX_OUTPUT_PORT_TYPE
nResetOut <= exec[74].DB_MAX_OUTPUT_PORT_TYPE
FC[0] <= FC[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FC[1] <= FC[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
FC[2] <= FC[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
clr_berr <= clr_berr.DB_MAX_OUTPUT_PORT_TYPE
skipFetch <= Selector48.DB_MAX_OUTPUT_PORT_TYPE
regin[0] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[1] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[2] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[3] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[4] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[5] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[6] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[7] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[8] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[9] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[10] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[11] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[12] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[13] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[14] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[15] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[16] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[17] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[18] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[19] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[20] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[21] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[22] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[23] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[24] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[25] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[26] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[27] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[28] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[29] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[30] <= regin.DB_MAX_OUTPUT_PORT_TYPE
regin[31] <= regin.DB_MAX_OUTPUT_PORT_TYPE
CACR_out[0] <= CACR[0].DB_MAX_OUTPUT_PORT_TYPE
CACR_out[1] <= CACR[1].DB_MAX_OUTPUT_PORT_TYPE
CACR_out[2] <= CACR[2].DB_MAX_OUTPUT_PORT_TYPE
CACR_out[3] <= CACR[3].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[0] <= VBR[0].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[1] <= VBR[1].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[2] <= VBR[2].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[3] <= VBR[3].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[4] <= VBR[4].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[5] <= VBR[5].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[6] <= VBR[6].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[7] <= VBR[7].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[8] <= VBR[8].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[9] <= VBR[9].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[10] <= VBR[10].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[11] <= VBR[11].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[12] <= VBR[12].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[13] <= VBR[13].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[14] <= VBR[14].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[15] <= VBR[15].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[16] <= VBR[16].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[17] <= VBR[17].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[18] <= VBR[18].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[19] <= VBR[19].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[20] <= VBR[20].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[21] <= VBR[21].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[22] <= VBR[22].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[23] <= VBR[23].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[24] <= VBR[24].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[25] <= VBR[25].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[26] <= VBR[26].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[27] <= VBR[27].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[28] <= VBR[28].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[29] <= VBR[29].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[30] <= VBR[30].DB_MAX_OUTPUT_PORT_TYPE
VBR_out[31] <= VBR[31].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|TG68KdotC_Kernel:CPU68K|TG68K_ALU:ALU
clk => result_div[0].CLK
clk => result_div[1].CLK
clk => result_div[2].CLK
clk => result_div[3].CLK
clk => result_div[4].CLK
clk => result_div[5].CLK
clk => result_div[6].CLK
clk => result_div[7].CLK
clk => result_div[8].CLK
clk => result_div[9].CLK
clk => result_div[10].CLK
clk => result_div[11].CLK
clk => result_div[12].CLK
clk => result_div[13].CLK
clk => result_div[14].CLK
clk => result_div[15].CLK
clk => result_div[32].CLK
clk => result_div[33].CLK
clk => result_div[34].CLK
clk => result_div[35].CLK
clk => result_div[36].CLK
clk => result_div[37].CLK
clk => result_div[38].CLK
clk => result_div[39].CLK
clk => result_div[40].CLK
clk => result_div[41].CLK
clk => result_div[42].CLK
clk => result_div[43].CLK
clk => result_div[44].CLK
clk => result_div[45].CLK
clk => result_div[46].CLK
clk => result_div[47].CLK
clk => div_over[32].CLK
clk => div_neg.CLK
clk => div_qsign.CLK
clk => div_reg[0].CLK
clk => div_reg[1].CLK
clk => div_reg[2].CLK
clk => div_reg[3].CLK
clk => div_reg[4].CLK
clk => div_reg[5].CLK
clk => div_reg[6].CLK
clk => div_reg[7].CLK
clk => div_reg[8].CLK
clk => div_reg[9].CLK
clk => div_reg[10].CLK
clk => div_reg[11].CLK
clk => div_reg[12].CLK
clk => div_reg[13].CLK
clk => div_reg[14].CLK
clk => div_reg[15].CLK
clk => div_reg[16].CLK
clk => div_reg[17].CLK
clk => div_reg[18].CLK
clk => div_reg[19].CLK
clk => div_reg[20].CLK
clk => div_reg[21].CLK
clk => div_reg[22].CLK
clk => div_reg[23].CLK
clk => div_reg[24].CLK
clk => div_reg[25].CLK
clk => div_reg[26].CLK
clk => div_reg[27].CLK
clk => div_reg[28].CLK
clk => div_reg[29].CLK
clk => div_reg[30].CLK
clk => div_reg[31].CLK
clk => div_reg[32].CLK
clk => div_reg[33].CLK
clk => div_reg[34].CLK
clk => div_reg[35].CLK
clk => div_reg[36].CLK
clk => div_reg[37].CLK
clk => div_reg[38].CLK
clk => div_reg[39].CLK
clk => div_reg[40].CLK
clk => div_reg[41].CLK
clk => div_reg[42].CLK
clk => div_reg[43].CLK
clk => div_reg[44].CLK
clk => div_reg[45].CLK
clk => div_reg[46].CLK
clk => div_reg[47].CLK
clk => div_reg[48].CLK
clk => div_reg[49].CLK
clk => div_reg[50].CLK
clk => div_reg[51].CLK
clk => div_reg[52].CLK
clk => div_reg[53].CLK
clk => div_reg[54].CLK
clk => div_reg[55].CLK
clk => div_reg[56].CLK
clk => div_reg[57].CLK
clk => div_reg[58].CLK
clk => div_reg[59].CLK
clk => div_reg[60].CLK
clk => div_reg[61].CLK
clk => div_reg[62].CLK
clk => div_reg[63].CLK
clk => OP1_sign.CLK
clk => nozero.CLK
clk => signedOP.CLK
clk => V_Flag.CLK
clk => FAsign.CLK
clk => mulu_reg[0].CLK
clk => mulu_reg[1].CLK
clk => mulu_reg[2].CLK
clk => mulu_reg[3].CLK
clk => mulu_reg[4].CLK
clk => mulu_reg[5].CLK
clk => mulu_reg[6].CLK
clk => mulu_reg[7].CLK
clk => mulu_reg[8].CLK
clk => mulu_reg[9].CLK
clk => mulu_reg[10].CLK
clk => mulu_reg[11].CLK
clk => mulu_reg[12].CLK
clk => mulu_reg[13].CLK
clk => mulu_reg[14].CLK
clk => mulu_reg[15].CLK
clk => mulu_reg[33].CLK
clk => mulu_reg[34].CLK
clk => mulu_reg[35].CLK
clk => mulu_reg[36].CLK
clk => mulu_reg[37].CLK
clk => mulu_reg[38].CLK
clk => mulu_reg[39].CLK
clk => mulu_reg[40].CLK
clk => mulu_reg[41].CLK
clk => mulu_reg[42].CLK
clk => mulu_reg[43].CLK
clk => mulu_reg[44].CLK
clk => mulu_reg[45].CLK
clk => mulu_reg[46].CLK
clk => mulu_reg[47].CLK
clk => mulu_reg[48].CLK
clk => mulu_reg[49].CLK
clk => mulu_reg[50].CLK
clk => mulu_reg[51].CLK
clk => mulu_reg[52].CLK
clk => mulu_reg[53].CLK
clk => mulu_reg[54].CLK
clk => mulu_reg[55].CLK
clk => mulu_reg[56].CLK
clk => mulu_reg[57].CLK
clk => mulu_reg[58].CLK
clk => mulu_reg[59].CLK
clk => mulu_reg[60].CLK
clk => mulu_reg[61].CLK
clk => mulu_reg[62].CLK
clk => mulu_reg[63].CLK
clk => asl_VFlag.CLK
clk => Flags[0]~reg0.CLK
clk => Flags[1]~reg0.CLK
clk => Flags[2]~reg0.CLK
clk => Flags[3]~reg0.CLK
clk => Flags[4]~reg0.CLK
clk => Flags[5]~reg0.CLK
clk => Flags[6]~reg0.CLK
clk => Flags[7]~reg0.CLK
clk => bf_ext_out[0]~reg0.CLK
clk => bf_ext_out[1]~reg0.CLK
clk => bf_ext_out[2]~reg0.CLK
clk => bf_ext_out[3]~reg0.CLK
clk => bf_ext_out[4]~reg0.CLK
clk => bf_ext_out[5]~reg0.CLK
clk => bf_ext_out[6]~reg0.CLK
clk => bf_ext_out[7]~reg0.CLK
clk => bf_s32.CLK
clk => bf_d32.CLK
clk => bf_fffo.CLK
clk => bf_exts.CLK
clk => bf_ins.CLK
clk => bf_bchg.CLK
clk => bf_bset.CLK
clk => bset.CLK
clk => bchg.CLK
Reset => ~NO_FANOUT~
clkena_lw => mulu_reg[8].ENA
clkena_lw => mulu_reg[7].ENA
clkena_lw => mulu_reg[6].ENA
clkena_lw => mulu_reg[5].ENA
clkena_lw => mulu_reg[4].ENA
clkena_lw => mulu_reg[3].ENA
clkena_lw => mulu_reg[2].ENA
clkena_lw => mulu_reg[1].ENA
clkena_lw => mulu_reg[0].ENA
clkena_lw => V_Flag.ENA
clkena_lw => signedOP.ENA
clkena_lw => nozero.ENA
clkena_lw => OP1_sign.ENA
clkena_lw => div_reg[63].ENA
clkena_lw => div_reg[62].ENA
clkena_lw => div_reg[61].ENA
clkena_lw => div_reg[60].ENA
clkena_lw => div_reg[59].ENA
clkena_lw => div_reg[58].ENA
clkena_lw => div_reg[57].ENA
clkena_lw => bset.ENA
clkena_lw => div_reg[56].ENA
clkena_lw => div_reg[55].ENA
clkena_lw => div_reg[54].ENA
clkena_lw => div_reg[53].ENA
clkena_lw => div_reg[52].ENA
clkena_lw => div_reg[51].ENA
clkena_lw => div_reg[50].ENA
clkena_lw => div_reg[49].ENA
clkena_lw => div_reg[48].ENA
clkena_lw => bf_ext_out[0]~reg0.ENA
clkena_lw => div_reg[47].ENA
clkena_lw => div_reg[46].ENA
clkena_lw => div_reg[45].ENA
clkena_lw => div_reg[44].ENA
clkena_lw => div_reg[43].ENA
clkena_lw => div_reg[42].ENA
clkena_lw => div_reg[41].ENA
clkena_lw => div_reg[40].ENA
clkena_lw => div_reg[39].ENA
clkena_lw => div_reg[38].ENA
clkena_lw => div_reg[37].ENA
clkena_lw => div_reg[36].ENA
clkena_lw => div_reg[35].ENA
clkena_lw => div_reg[34].ENA
clkena_lw => div_reg[33].ENA
clkena_lw => div_reg[32].ENA
clkena_lw => div_reg[31].ENA
clkena_lw => div_reg[30].ENA
clkena_lw => div_reg[29].ENA
clkena_lw => div_reg[28].ENA
clkena_lw => div_reg[27].ENA
clkena_lw => div_reg[26].ENA
clkena_lw => div_reg[25].ENA
clkena_lw => div_reg[24].ENA
clkena_lw => div_reg[23].ENA
clkena_lw => div_reg[22].ENA
clkena_lw => div_reg[21].ENA
clkena_lw => div_reg[20].ENA
clkena_lw => div_reg[19].ENA
clkena_lw => div_reg[18].ENA
clkena_lw => div_reg[17].ENA
clkena_lw => div_reg[16].ENA
clkena_lw => div_reg[15].ENA
clkena_lw => div_reg[14].ENA
clkena_lw => div_reg[13].ENA
clkena_lw => div_reg[12].ENA
clkena_lw => div_reg[11].ENA
clkena_lw => asl_VFlag.ENA
clkena_lw => div_reg[10].ENA
clkena_lw => div_reg[9].ENA
clkena_lw => div_reg[8].ENA
clkena_lw => div_reg[7].ENA
clkena_lw => div_reg[6].ENA
clkena_lw => div_reg[5].ENA
clkena_lw => div_reg[4].ENA
clkena_lw => div_reg[3].ENA
clkena_lw => div_reg[2].ENA
clkena_lw => div_reg[1].ENA
clkena_lw => div_reg[0].ENA
clkena_lw => div_qsign.ENA
clkena_lw => div_neg.ENA
clkena_lw => div_over[32].ENA
clkena_lw => result_div[47].ENA
clkena_lw => result_div[46].ENA
clkena_lw => result_div[45].ENA
clkena_lw => result_div[44].ENA
clkena_lw => result_div[43].ENA
clkena_lw => result_div[42].ENA
clkena_lw => result_div[41].ENA
clkena_lw => result_div[40].ENA
clkena_lw => result_div[39].ENA
clkena_lw => result_div[38].ENA
clkena_lw => result_div[37].ENA
clkena_lw => result_div[36].ENA
clkena_lw => result_div[35].ENA
clkena_lw => result_div[34].ENA
clkena_lw => result_div[33].ENA
clkena_lw => result_div[32].ENA
clkena_lw => result_div[15].ENA
clkena_lw => result_div[14].ENA
clkena_lw => result_div[13].ENA
clkena_lw => result_div[12].ENA
clkena_lw => result_div[11].ENA
clkena_lw => result_div[10].ENA
clkena_lw => result_div[9].ENA
clkena_lw => result_div[8].ENA
clkena_lw => FAsign.ENA
clkena_lw => result_div[7].ENA
clkena_lw => result_div[6].ENA
clkena_lw => result_div[5].ENA
clkena_lw => result_div[4].ENA
clkena_lw => result_div[3].ENA
clkena_lw => result_div[2].ENA
clkena_lw => result_div[1].ENA
clkena_lw => result_div[0].ENA
clkena_lw => mulu_reg[9].ENA
clkena_lw => mulu_reg[10].ENA
clkena_lw => mulu_reg[11].ENA
clkena_lw => mulu_reg[12].ENA
clkena_lw => mulu_reg[13].ENA
clkena_lw => mulu_reg[14].ENA
clkena_lw => mulu_reg[15].ENA
clkena_lw => mulu_reg[33].ENA
clkena_lw => mulu_reg[34].ENA
clkena_lw => mulu_reg[35].ENA
clkena_lw => mulu_reg[36].ENA
clkena_lw => mulu_reg[37].ENA
clkena_lw => mulu_reg[38].ENA
clkena_lw => mulu_reg[39].ENA
clkena_lw => mulu_reg[40].ENA
clkena_lw => mulu_reg[41].ENA
clkena_lw => mulu_reg[42].ENA
clkena_lw => mulu_reg[43].ENA
clkena_lw => mulu_reg[44].ENA
clkena_lw => mulu_reg[45].ENA
clkena_lw => mulu_reg[46].ENA
clkena_lw => mulu_reg[47].ENA
clkena_lw => mulu_reg[48].ENA
clkena_lw => mulu_reg[49].ENA
clkena_lw => mulu_reg[50].ENA
clkena_lw => mulu_reg[51].ENA
clkena_lw => mulu_reg[52].ENA
clkena_lw => mulu_reg[53].ENA
clkena_lw => mulu_reg[54].ENA
clkena_lw => mulu_reg[55].ENA
clkena_lw => mulu_reg[56].ENA
clkena_lw => mulu_reg[57].ENA
clkena_lw => mulu_reg[58].ENA
clkena_lw => mulu_reg[59].ENA
clkena_lw => mulu_reg[60].ENA
clkena_lw => mulu_reg[61].ENA
clkena_lw => mulu_reg[62].ENA
clkena_lw => mulu_reg[63].ENA
clkena_lw => Flags[0]~reg0.ENA
clkena_lw => Flags[1]~reg0.ENA
clkena_lw => Flags[2]~reg0.ENA
clkena_lw => Flags[3]~reg0.ENA
clkena_lw => Flags[4]~reg0.ENA
clkena_lw => bf_ext_out[1]~reg0.ENA
clkena_lw => bf_ext_out[2]~reg0.ENA
clkena_lw => bf_ext_out[3]~reg0.ENA
clkena_lw => bf_ext_out[4]~reg0.ENA
clkena_lw => bf_ext_out[5]~reg0.ENA
clkena_lw => bf_ext_out[6]~reg0.ENA
clkena_lw => bf_ext_out[7]~reg0.ENA
clkena_lw => bf_s32.ENA
clkena_lw => bf_d32.ENA
clkena_lw => bf_fffo.ENA
clkena_lw => bf_exts.ENA
clkena_lw => bf_ins.ENA
clkena_lw => bf_bchg.ENA
clkena_lw => bf_bset.ENA
clkena_lw => bchg.ENA
execOPC => process_1.IN0
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exe_condition => OP1in.DATAB
exec_tas => ALUout.IN1
long_start => process_1.IN1
long_start => process_1.IN1
long_start => process_1.IN1
movem_presub => process_1.IN1
set_stop => process_6.IN0
Z_error => Flags.OUTPUTSELECT
Z_error => Flags.OUTPUTSELECT
Z_error => Flags.OUTPUTSELECT
Z_error => Flags.OUTPUTSELECT
Z_error => Flags.OUTPUTSELECT
rot_bits[0] => Mux10.IN3
rot_bits[0] => Mux11.IN2
rot_bits[0] => Equal13.IN3
rot_bits[0] => Equal18.IN3
rot_bits[0] => Equal19.IN3
rot_bits[1] => Mux10.IN2
rot_bits[1] => Mux11.IN1
rot_bits[1] => Equal13.IN2
rot_bits[1] => Equal18.IN2
rot_bits[1] => Equal19.IN2
exec[0] => process_0.IN0
exec[0] => process_6.IN1
exec[1] => process_6.IN1
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[2] => OP1in.OUTPUTSELECT
exec[3] => Flags.OUTPUTSELECT
exec[3] => process_6.IN0
exec[4] => ~NO_FANOUT~
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => OP1in.OUTPUTSELECT
exec[5] => process_6.IN0
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => OP1in.OUTPUTSELECT
exec[6] => process_6.IN1
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => OP1in.OUTPUTSELECT
exec[7] => process_6.IN1
exec[8] => process_6.IN1
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => OP1in.OUTPUTSELECT
exec[9] => asl_VFlag.OUTPUTSELECT
exec[9] => process_6.IN1
exec[9] => Flags.OUTPUTSELECT
exec[9] => Flags.OUTPUTSELECT
exec[9] => Flags.OUTPUTSELECT
exec[9] => Flags.OUTPUTSELECT
exec[10] => process_6.IN1
exec[11] => ~NO_FANOUT~
exec[12] => OP1in[31].OUTPUTSELECT
exec[12] => OP1in[30].OUTPUTSELECT
exec[12] => OP1in[29].OUTPUTSELECT
exec[12] => OP1in[28].OUTPUTSELECT
exec[12] => OP1in[27].OUTPUTSELECT
exec[12] => OP1in[26].OUTPUTSELECT
exec[12] => OP1in[25].OUTPUTSELECT
exec[12] => OP1in[24].OUTPUTSELECT
exec[12] => OP1in[23].OUTPUTSELECT
exec[12] => OP1in[22].OUTPUTSELECT
exec[12] => OP1in[21].OUTPUTSELECT
exec[12] => OP1in[20].OUTPUTSELECT
exec[12] => OP1in[19].OUTPUTSELECT
exec[12] => OP1in[18].OUTPUTSELECT
exec[12] => OP1in[17].OUTPUTSELECT
exec[12] => OP1in[16].OUTPUTSELECT
exec[12] => OP1in[15].OUTPUTSELECT
exec[12] => OP1in[14].OUTPUTSELECT
exec[12] => OP1in[13].OUTPUTSELECT
exec[12] => OP1in[12].OUTPUTSELECT
exec[12] => OP1in[11].OUTPUTSELECT
exec[12] => OP1in[10].OUTPUTSELECT
exec[12] => OP1in[9].OUTPUTSELECT
exec[12] => OP1in[8].OUTPUTSELECT
exec[12] => OP1in[7].OUTPUTSELECT
exec[12] => OP1in[6].OUTPUTSELECT
exec[12] => OP1in[5].OUTPUTSELECT
exec[12] => OP1in[4].OUTPUTSELECT
exec[12] => OP1in[3].OUTPUTSELECT
exec[12] => OP1in[2].OUTPUTSELECT
exec[12] => OP1in[1].OUTPUTSELECT
exec[12] => OP1in[0].OUTPUTSELECT
exec[12] => set_Flags.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => OP1in.OUTPUTSELECT
exec[13] => set_Flags.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => OP1in.OUTPUTSELECT
exec[14] => Flags.OUTPUTSELECT
exec[14] => Flags.OUTPUTSELECT
exec[14] => Flags.OUTPUTSELECT
exec[14] => Flags.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => OP1in.OUTPUTSELECT
exec[15] => process_6.IN1
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[16] => OP1in.OUTPUTSELECT
exec[17] => CCRin[4].OUTPUTSELECT
exec[17] => CCRin[3].OUTPUTSELECT
exec[17] => CCRin[2].OUTPUTSELECT
exec[17] => CCRin[1].OUTPUTSELECT
exec[17] => CCRin[0].OUTPUTSELECT
exec[18] => CCRin.OUTPUTSELECT
exec[18] => CCRin.OUTPUTSELECT
exec[18] => CCRin.OUTPUTSELECT
exec[18] => CCRin.OUTPUTSELECT
exec[18] => CCRin.OUTPUTSELECT
exec[19] => CCRin.OUTPUTSELECT
exec[19] => CCRin.OUTPUTSELECT
exec[19] => CCRin.OUTPUTSELECT
exec[19] => CCRin.OUTPUTSELECT
exec[19] => CCRin.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => OP1in.OUTPUTSELECT
exec[20] => process_6.IN1
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[20] => mulu_reg.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => OP1in.OUTPUTSELECT
exec[21] => Flags.OUTPUTSELECT
exec[21] => Flags.OUTPUTSELECT
exec[21] => Flags.OUTPUTSELECT
exec[21] => Flags.OUTPUTSELECT
exec[22] => ~NO_FANOUT~
exec[23] => rot_out[31].OUTPUTSELECT
exec[23] => rot_out[30].OUTPUTSELECT
exec[23] => rot_out[29].OUTPUTSELECT
exec[23] => rot_out[28].OUTPUTSELECT
exec[23] => rot_out[27].OUTPUTSELECT
exec[23] => rot_out[26].OUTPUTSELECT
exec[23] => rot_out[25].OUTPUTSELECT
exec[23] => rot_out[24].OUTPUTSELECT
exec[23] => rot_out[23].OUTPUTSELECT
exec[23] => rot_out[22].OUTPUTSELECT
exec[23] => rot_out[21].OUTPUTSELECT
exec[23] => rot_out[20].OUTPUTSELECT
exec[23] => rot_out[19].OUTPUTSELECT
exec[23] => rot_out[18].OUTPUTSELECT
exec[23] => rot_out[17].OUTPUTSELECT
exec[23] => rot_out[16].OUTPUTSELECT
exec[23] => rot_out[15].OUTPUTSELECT
exec[23] => rot_out[14].OUTPUTSELECT
exec[23] => rot_out[13].OUTPUTSELECT
exec[23] => rot_out[12].OUTPUTSELECT
exec[23] => rot_out[11].OUTPUTSELECT
exec[23] => rot_out[10].OUTPUTSELECT
exec[23] => rot_out[9].OUTPUTSELECT
exec[23] => rot_out[8].OUTPUTSELECT
exec[23] => rot_out[7].OUTPUTSELECT
exec[23] => rot_out[6].OUTPUTSELECT
exec[23] => rot_out[5].OUTPUTSELECT
exec[23] => rot_out[4].OUTPUTSELECT
exec[23] => rot_out[3].OUTPUTSELECT
exec[23] => rot_out[2].OUTPUTSELECT
exec[23] => rot_out[1].OUTPUTSELECT
exec[23] => rot_out[0].OUTPUTSELECT
exec[23] => rot_X.OUTPUTSELECT
exec[23] => rot_C.OUTPUTSELECT
exec[23] => process_6.IN1
exec[24] => ~NO_FANOUT~
exec[25] => ~NO_FANOUT~
exec[26] => ~NO_FANOUT~
exec[27] => ~NO_FANOUT~
exec[28] => process_1.IN1
exec[28] => process_6.IN1
exec[29] => addsub_a[31].OUTPUTSELECT
exec[29] => addsub_a[30].OUTPUTSELECT
exec[29] => addsub_a[29].OUTPUTSELECT
exec[29] => addsub_a[28].OUTPUTSELECT
exec[29] => addsub_a[27].OUTPUTSELECT
exec[29] => addsub_a[26].OUTPUTSELECT
exec[29] => addsub_a[25].OUTPUTSELECT
exec[29] => addsub_a[24].OUTPUTSELECT
exec[29] => addsub_a[23].OUTPUTSELECT
exec[29] => addsub_a[22].OUTPUTSELECT
exec[29] => addsub_a[21].OUTPUTSELECT
exec[29] => addsub_a[20].OUTPUTSELECT
exec[29] => addsub_a[19].OUTPUTSELECT
exec[29] => addsub_a[18].OUTPUTSELECT
exec[29] => addsub_a[17].OUTPUTSELECT
exec[29] => addsub_a[16].OUTPUTSELECT
exec[29] => addsub_a[15].OUTPUTSELECT
exec[29] => addsub_a[14].OUTPUTSELECT
exec[29] => addsub_a[13].OUTPUTSELECT
exec[29] => addsub_a[12].OUTPUTSELECT
exec[29] => addsub_a[11].OUTPUTSELECT
exec[29] => addsub_a[10].OUTPUTSELECT
exec[29] => addsub_a[9].OUTPUTSELECT
exec[29] => addsub_a[8].OUTPUTSELECT
exec[29] => addsub_a[7].OUTPUTSELECT
exec[29] => addsub_a[6].OUTPUTSELECT
exec[29] => addsub_a[5].OUTPUTSELECT
exec[29] => addsub_a[4].OUTPUTSELECT
exec[29] => addsub_a[3].OUTPUTSELECT
exec[29] => addsub_a[2].OUTPUTSELECT
exec[29] => addsub_a[1].OUTPUTSELECT
exec[29] => addsub_a[0].OUTPUTSELECT
exec[29] => process_1.IN1
exec[30] => ~NO_FANOUT~
exec[31] => process_1.IN1
exec[31] => Flags.OUTPUTSELECT
exec[31] => Flags.OUTPUTSELECT
exec[31] => Flags.OUTPUTSELECT
exec[31] => Flags.OUTPUTSELECT
exec[32] => ~NO_FANOUT~
exec[33] => ~NO_FANOUT~
exec[34] => ~NO_FANOUT~
exec[35] => ~NO_FANOUT~
exec[36] => ~NO_FANOUT~
exec[37] => ~NO_FANOUT~
exec[38] => ~NO_FANOUT~
exec[39] => ~NO_FANOUT~
exec[40] => ~NO_FANOUT~
exec[41] => ~NO_FANOUT~
exec[42] => ~NO_FANOUT~
exec[43] => ~NO_FANOUT~
exec[44] => ~NO_FANOUT~
exec[45] => ~NO_FANOUT~
exec[46] => process_1.IN0
exec[47] => process_1.IN1
exec[48] => opaddsub.DATAB
exec[49] => Flags.OUTPUTSELECT
exec[49] => Flags.OUTPUTSELECT
exec[49] => Flags.OUTPUTSELECT
exec[49] => Flags.OUTPUTSELECT
exec[49] => Flags.OUTPUTSELECT
exec[50] => process_1.IN1
exec[51] => Flags.OUTPUTSELECT
exec[51] => Flags.OUTPUTSELECT
exec[51] => Flags.OUTPUTSELECT
exec[51] => Flags.OUTPUTSELECT
exec[51] => Flags.OUTPUTSELECT
exec[52] => ~NO_FANOUT~
exec[53] => process_1.IN1
exec[54] => ~NO_FANOUT~
exec[55] => ~NO_FANOUT~
exec[56] => opaddsub.DATAA
exec[57] => ~NO_FANOUT~
exec[58] => ~NO_FANOUT~
exec[59] => process_6.IN1
exec[60] => Flags.OUTPUTSELECT
exec[60] => Flags.OUTPUTSELECT
exec[60] => Flags.OUTPUTSELECT
exec[60] => Flags.OUTPUTSELECT
exec[60] => Flags.OUTPUTSELECT
exec[61] => process_0.IN1
exec[62] => ~NO_FANOUT~
exec[63] => ~NO_FANOUT~
exec[64] => ~NO_FANOUT~
exec[65] => ~NO_FANOUT~
exec[66] => ~NO_FANOUT~
exec[67] => ~NO_FANOUT~
exec[68] => Flags.OUTPUTSELECT
exec[68] => Flags.OUTPUTSELECT
exec[68] => Flags.OUTPUTSELECT
exec[68] => Flags.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[68] => result_div.OUTPUTSELECT
exec[69] => addsub_b.DATAB
exec[70] => ~NO_FANOUT~
exec[71] => ~NO_FANOUT~
exec[72] => ~NO_FANOUT~
exec[73] => ~NO_FANOUT~
exec[74] => ~NO_FANOUT~
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => OP1in.OUTPUTSELECT
exec[75] => process_6.IN1
exec[75] => Flags.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[76] => ALUout.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
exec[77] => OP1in.OUTPUTSELECT
OP1out[0] => OP1in.IN0
OP1out[0] => OP1in.IN0
OP1out[0] => OP1in.IN0
OP1out[0] => OP1in.DATAB
OP1out[0] => addsub_a[0].DATAA
OP1out[0] => Add2.IN16
OP1out[0] => Add3.IN16
OP1out[0] => Add6.IN5
OP1out[0] => Add10.IN10
OP1out[0] => Mux2.IN31
OP1out[0] => bits_out[0].DATAA
OP1out[0] => Mux11.IN3
OP1out[0] => rot_out.DATAB
OP1out[0] => rot_X.DATAA
OP1out[0] => rot_out[0].DATAB
OP1out[0] => Equal21.IN31
OP1out[0] => result[0].DATAB
OP1out[0] => result.DATAB
OP1out[1] => OP1in.IN0
OP1out[1] => OP1in.IN0
OP1out[1] => OP1in.IN0
OP1out[1] => OP1in.DATAB
OP1out[1] => addsub_a[1].DATAA
OP1out[1] => Add2.IN15
OP1out[1] => Add3.IN15
OP1out[1] => Add6.IN4
OP1out[1] => Add10.IN9
OP1out[1] => Mux2.IN30
OP1out[1] => bits_out[1].DATAA
OP1out[1] => rot_out.DATAB
OP1out[1] => rot_out.DATAA
OP1out[1] => rot_out[1].DATAB
OP1out[1] => Equal21.IN30
OP1out[1] => result[1].DATAB
OP1out[1] => result.DATAB
OP1out[2] => OP1in.IN0
OP1out[2] => OP1in.IN0
OP1out[2] => OP1in.IN0
OP1out[2] => OP1in.DATAB
OP1out[2] => addsub_a[2].DATAA
OP1out[2] => Add2.IN14
OP1out[2] => Add3.IN14
OP1out[2] => Add6.IN3
OP1out[2] => Add10.IN8
OP1out[2] => Mux2.IN29
OP1out[2] => bits_out[2].DATAA
OP1out[2] => rot_out.DATAB
OP1out[2] => rot_out.DATAA
OP1out[2] => rot_out[2].DATAB
OP1out[2] => Equal21.IN29
OP1out[2] => result[2].DATAB
OP1out[2] => result.DATAB
OP1out[3] => OP1in.IN0
OP1out[3] => OP1in.IN0
OP1out[3] => OP1in.IN0
OP1out[3] => OP1in.DATAB
OP1out[3] => addsub_a.DATAB
OP1out[3] => addsub_a[3].DATAA
OP1out[3] => Add2.IN13
OP1out[3] => Add3.IN13
OP1out[3] => Add6.IN2
OP1out[3] => Add10.IN7
OP1out[3] => Mux2.IN28
OP1out[3] => bits_out[3].DATAA
OP1out[3] => rot_out.DATAB
OP1out[3] => rot_out.DATAA
OP1out[3] => rot_out[3].DATAB
OP1out[3] => Equal21.IN28
OP1out[3] => result[3].DATAB
OP1out[3] => result.DATAB
OP1out[4] => OP1in.IN0
OP1out[4] => OP1in.IN0
OP1out[4] => OP1in.IN0
OP1out[4] => OP1in.DATAB
OP1out[4] => addsub_a.DATAB
OP1out[4] => addsub_a[4].DATAA
OP1out[4] => Add2.IN12
OP1out[4] => Add3.IN12
OP1out[4] => Add7.IN5
OP1out[4] => Add11.IN10
OP1out[4] => Mux2.IN27
OP1out[4] => bits_out[4].DATAA
OP1out[4] => rot_out.DATAB
OP1out[4] => rot_out.DATAA
OP1out[4] => rot_out[4].DATAB
OP1out[4] => Equal21.IN27
OP1out[4] => result[4].DATAB
OP1out[4] => result.DATAB
OP1out[5] => OP1in.IN0
OP1out[5] => OP1in.IN0
OP1out[5] => OP1in.IN0
OP1out[5] => OP1in.DATAB
OP1out[5] => addsub_a.DATAB
OP1out[5] => addsub_a[5].DATAA
OP1out[5] => Add2.IN11
OP1out[5] => Add3.IN11
OP1out[5] => Add7.IN4
OP1out[5] => Add11.IN9
OP1out[5] => Mux2.IN26
OP1out[5] => bits_out[5].DATAA
OP1out[5] => rot_out.DATAB
OP1out[5] => rot_out.DATAA
OP1out[5] => rot_out[5].DATAB
OP1out[5] => Equal21.IN26
OP1out[5] => result[5].DATAB
OP1out[5] => result.DATAB
OP1out[6] => OP1in.IN0
OP1out[6] => OP1in.IN0
OP1out[6] => OP1in.IN0
OP1out[6] => OP1in.DATAB
OP1out[6] => addsub_a.DATAB
OP1out[6] => addsub_a[6].DATAA
OP1out[6] => Add2.IN10
OP1out[6] => Add3.IN10
OP1out[6] => Add7.IN3
OP1out[6] => Add11.IN8
OP1out[6] => Mux2.IN25
OP1out[6] => bits_out[6].DATAA
OP1out[6] => rot_out.DATAB
OP1out[6] => rot_out.DATAA
OP1out[6] => rot_out[6].DATAB
OP1out[6] => Equal21.IN25
OP1out[6] => result[6].DATAB
OP1out[6] => result.DATAB
OP1out[7] => OP1in.IN0
OP1out[7] => OP1in.IN0
OP1out[7] => OP1in.IN0
OP1out[7] => OP1in.DATAB
OP1out[7] => addsub_a.DATAB
OP1out[7] => addsub_a[7].DATAA
OP1out[7] => Add2.IN9
OP1out[7] => Add3.IN9
OP1out[7] => Add7.IN2
OP1out[7] => Add11.IN7
OP1out[7] => Mux2.IN24
OP1out[7] => bits_out[7].DATAA
OP1out[7] => Mux9.IN3
OP1out[7] => rot_out.DATAB
OP1out[7] => rot_out.DATAA
OP1out[7] => rot_out[7].DATAB
OP1out[7] => Equal21.IN24
OP1out[7] => result[7].DATAB
OP1out[7] => result.DATAB
OP1out[8] => OP1in.IN0
OP1out[8] => OP1in.IN0
OP1out[8] => OP1in.IN0
OP1out[8] => OP1in.DATAB
OP1out[8] => addsub_a.DATAB
OP1out[8] => addsub_a[8].DATAA
OP1out[8] => Add2.IN8
OP1out[8] => Add3.IN8
OP1out[8] => Mux2.IN23
OP1out[8] => bits_out[8].DATAA
OP1out[8] => Mux12.IN0
OP1out[8] => Mux12.IN1
OP1out[8] => Mux12.IN2
OP1out[8] => rot_out.DATAB
OP1out[8] => rot_out[8].DATAB
OP1out[8] => Equal21.IN23
OP1out[8] => result[8].DATAB
OP1out[8] => result.DATAB
OP1out[9] => OP1in.IN0
OP1out[9] => OP1in.IN0
OP1out[9] => OP1in.IN0
OP1out[9] => OP1in.DATAB
OP1out[9] => addsub_a.DATAB
OP1out[9] => addsub_a[9].DATAA
OP1out[9] => Add2.IN7
OP1out[9] => Add3.IN7
OP1out[9] => Mux2.IN22
OP1out[9] => bits_out[9].DATAA
OP1out[9] => rot_out.DATAB
OP1out[9] => rot_out.DATAA
OP1out[9] => rot_out[9].DATAB
OP1out[9] => Equal21.IN22
OP1out[9] => result[9].DATAB
OP1out[9] => result.DATAB
OP1out[10] => OP1in.IN0
OP1out[10] => OP1in.IN0
OP1out[10] => OP1in.IN0
OP1out[10] => OP1in.DATAB
OP1out[10] => addsub_a.DATAB
OP1out[10] => addsub_a[10].DATAA
OP1out[10] => Add2.IN6
OP1out[10] => Add3.IN6
OP1out[10] => Mux2.IN21
OP1out[10] => bits_out[10].DATAA
OP1out[10] => rot_out.DATAB
OP1out[10] => rot_out.DATAA
OP1out[10] => rot_out[10].DATAB
OP1out[10] => Equal21.IN21
OP1out[10] => result[10].DATAB
OP1out[10] => result.DATAB
OP1out[11] => OP1in.IN0
OP1out[11] => OP1in.IN0
OP1out[11] => OP1in.IN0
OP1out[11] => OP1in.DATAB
OP1out[11] => addsub_a.DATAB
OP1out[11] => addsub_a[11].DATAA
OP1out[11] => Add2.IN5
OP1out[11] => Add3.IN5
OP1out[11] => Mux2.IN20
OP1out[11] => bits_out[11].DATAA
OP1out[11] => rot_out.DATAB
OP1out[11] => rot_out.DATAA
OP1out[11] => rot_out[11].DATAB
OP1out[11] => Equal21.IN20
OP1out[11] => result[11].DATAB
OP1out[11] => result.DATAB
OP1out[12] => OP1in.IN0
OP1out[12] => OP1in.IN0
OP1out[12] => OP1in.IN0
OP1out[12] => OP1in.DATAB
OP1out[12] => addsub_a.DATAB
OP1out[12] => addsub_a[12].DATAA
OP1out[12] => Add2.IN4
OP1out[12] => Add3.IN4
OP1out[12] => Mux2.IN19
OP1out[12] => bits_out[12].DATAA
OP1out[12] => rot_out.DATAB
OP1out[12] => rot_out.DATAA
OP1out[12] => rot_out[12].DATAB
OP1out[12] => Equal21.IN19
OP1out[12] => result[12].DATAB
OP1out[12] => result.DATAB
OP1out[13] => OP1in.IN0
OP1out[13] => OP1in.IN0
OP1out[13] => OP1in.IN0
OP1out[13] => OP1in.DATAB
OP1out[13] => addsub_a.DATAB
OP1out[13] => addsub_a[13].DATAA
OP1out[13] => Add2.IN3
OP1out[13] => Add3.IN3
OP1out[13] => Mux2.IN18
OP1out[13] => bits_out[13].DATAA
OP1out[13] => rot_out.DATAB
OP1out[13] => rot_out.DATAA
OP1out[13] => rot_out[13].DATAB
OP1out[13] => Equal21.IN18
OP1out[13] => result[13].DATAB
OP1out[13] => result.DATAB
OP1out[14] => OP1in.IN0
OP1out[14] => OP1in.IN0
OP1out[14] => OP1in.IN0
OP1out[14] => OP1in.DATAB
OP1out[14] => addsub_a.DATAB
OP1out[14] => addsub_a[14].DATAA
OP1out[14] => Add2.IN2
OP1out[14] => Add3.IN2
OP1out[14] => Mux2.IN17
OP1out[14] => bits_out[14].DATAA
OP1out[14] => rot_out.DATAB
OP1out[14] => rot_out.DATAA
OP1out[14] => rot_out[14].DATAB
OP1out[14] => Equal21.IN17
OP1out[14] => result[14].DATAB
OP1out[14] => result.DATAB
OP1out[15] => OP1in.IN0
OP1out[15] => OP1in.IN0
OP1out[15] => OP1in.IN0
OP1out[15] => OP1in.DATAB
OP1out[15] => addsub_a.DATAB
OP1out[15] => addsub_a[15].DATAA
OP1out[15] => Add2.IN1
OP1out[15] => Add3.IN1
OP1out[15] => Mux2.IN16
OP1out[15] => bits_out[15].DATAA
OP1out[15] => Mux9.IN1
OP1out[15] => Mux9.IN2
OP1out[15] => rot_out.DATAB
OP1out[15] => rot_out.DATAA
OP1out[15] => rot_out[15].DATAB
OP1out[15] => Flags.DATAB
OP1out[15] => Equal21.IN16
OP1out[15] => result[15].DATAB
OP1out[15] => result.DATAB
OP1out[16] => OP1in.IN0
OP1out[16] => OP1in.IN0
OP1out[16] => OP1in.IN0
OP1out[16] => OP1in.DATAB
OP1out[16] => addsub_a.DATAB
OP1out[16] => addsub_a[16].DATAA
OP1out[16] => Mux2.IN15
OP1out[16] => bits_out[16].DATAA
OP1out[16] => rot_out.DATAA
OP1out[16] => rot_out.DATAB
OP1out[16] => rot_out[16].DATAB
OP1out[16] => Equal22.IN31
OP1out[16] => result[16].DATAB
OP1out[16] => result.DATAB
OP1out[17] => OP1in.IN0
OP1out[17] => OP1in.IN0
OP1out[17] => OP1in.IN0
OP1out[17] => OP1in.DATAB
OP1out[17] => addsub_a.DATAB
OP1out[17] => addsub_a[17].DATAA
OP1out[17] => Mux2.IN14
OP1out[17] => bits_out[17].DATAA
OP1out[17] => rot_out.DATAB
OP1out[17] => rot_out.DATAA
OP1out[17] => rot_out[17].DATAB
OP1out[17] => Equal22.IN30
OP1out[17] => result[17].DATAB
OP1out[17] => result.DATAB
OP1out[18] => OP1in.IN0
OP1out[18] => OP1in.IN0
OP1out[18] => OP1in.IN0
OP1out[18] => OP1in.DATAB
OP1out[18] => addsub_a.DATAB
OP1out[18] => addsub_a[18].DATAA
OP1out[18] => Mux2.IN13
OP1out[18] => bits_out[18].DATAA
OP1out[18] => rot_out.DATAB
OP1out[18] => rot_out.DATAA
OP1out[18] => rot_out[18].DATAB
OP1out[18] => Equal22.IN29
OP1out[18] => result[18].DATAB
OP1out[18] => result.DATAB
OP1out[19] => OP1in.IN0
OP1out[19] => OP1in.IN0
OP1out[19] => OP1in.IN0
OP1out[19] => OP1in.DATAB
OP1out[19] => addsub_a.DATAB
OP1out[19] => addsub_a[19].DATAA
OP1out[19] => Mux2.IN12
OP1out[19] => bits_out[19].DATAA
OP1out[19] => rot_out.DATAB
OP1out[19] => rot_out.DATAA
OP1out[19] => rot_out[19].DATAB
OP1out[19] => Equal22.IN28
OP1out[19] => result[19].DATAB
OP1out[19] => result.DATAB
OP1out[20] => OP1in.IN0
OP1out[20] => OP1in.IN0
OP1out[20] => OP1in.IN0
OP1out[20] => OP1in.DATAB
OP1out[20] => addsub_a.DATAB
OP1out[20] => addsub_a[20].DATAA
OP1out[20] => Mux2.IN11
OP1out[20] => bits_out[20].DATAA
OP1out[20] => rot_out.DATAB
OP1out[20] => rot_out.DATAA
OP1out[20] => rot_out[20].DATAB
OP1out[20] => Equal22.IN27
OP1out[20] => result[20].DATAB
OP1out[20] => result.DATAB
OP1out[21] => OP1in.IN0
OP1out[21] => OP1in.IN0
OP1out[21] => OP1in.IN0
OP1out[21] => OP1in.DATAB
OP1out[21] => addsub_a.DATAB
OP1out[21] => addsub_a[21].DATAA
OP1out[21] => Mux2.IN10
OP1out[21] => bits_out[21].DATAA
OP1out[21] => rot_out.DATAB
OP1out[21] => rot_out.DATAA
OP1out[21] => rot_out[21].DATAB
OP1out[21] => Equal22.IN26
OP1out[21] => result[21].DATAB
OP1out[21] => result.DATAB
OP1out[22] => OP1in.IN0
OP1out[22] => OP1in.IN0
OP1out[22] => OP1in.IN0
OP1out[22] => OP1in.DATAB
OP1out[22] => addsub_a.DATAB
OP1out[22] => addsub_a[22].DATAA
OP1out[22] => Mux2.IN9
OP1out[22] => bits_out[22].DATAA
OP1out[22] => rot_out.DATAB
OP1out[22] => rot_out.DATAA
OP1out[22] => rot_out[22].DATAB
OP1out[22] => Equal22.IN25
OP1out[22] => result[22].DATAB
OP1out[22] => result.DATAB
OP1out[23] => OP1in.IN0
OP1out[23] => OP1in.IN0
OP1out[23] => OP1in.IN0
OP1out[23] => OP1in.DATAB
OP1out[23] => addsub_a.DATAB
OP1out[23] => addsub_a[23].DATAA
OP1out[23] => Mux2.IN8
OP1out[23] => bits_out[23].DATAA
OP1out[23] => rot_out.DATAB
OP1out[23] => rot_out.DATAA
OP1out[23] => rot_out[23].DATAB
OP1out[23] => Equal22.IN24
OP1out[23] => result[23].DATAB
OP1out[23] => result.DATAB
OP1out[24] => OP1in.IN0
OP1out[24] => OP1in.IN0
OP1out[24] => OP1in.IN0
OP1out[24] => OP1in.DATAB
OP1out[24] => addsub_a.DATAB
OP1out[24] => addsub_a[24].DATAA
OP1out[24] => Mux2.IN7
OP1out[24] => bits_out[24].DATAA
OP1out[24] => rot_out.DATAB
OP1out[24] => rot_out.DATAA
OP1out[24] => rot_out[24].DATAB
OP1out[24] => Equal22.IN23
OP1out[24] => result[24].DATAB
OP1out[24] => result.DATAB
OP1out[25] => OP1in.IN0
OP1out[25] => OP1in.IN0
OP1out[25] => OP1in.IN0
OP1out[25] => OP1in.DATAB
OP1out[25] => addsub_a.DATAB
OP1out[25] => addsub_a[25].DATAA
OP1out[25] => Mux2.IN6
OP1out[25] => bits_out[25].DATAA
OP1out[25] => rot_out.DATAB
OP1out[25] => rot_out.DATAA
OP1out[25] => rot_out[25].DATAB
OP1out[25] => Equal22.IN22
OP1out[25] => result[25].DATAB
OP1out[25] => result.DATAB
OP1out[26] => OP1in.IN0
OP1out[26] => OP1in.IN0
OP1out[26] => OP1in.IN0
OP1out[26] => OP1in.DATAB
OP1out[26] => addsub_a.DATAB
OP1out[26] => addsub_a[26].DATAA
OP1out[26] => Mux2.IN5
OP1out[26] => bits_out[26].DATAA
OP1out[26] => rot_out.DATAB
OP1out[26] => rot_out.DATAA
OP1out[26] => rot_out[26].DATAB
OP1out[26] => Equal22.IN21
OP1out[26] => result[26].DATAB
OP1out[26] => result.DATAB
OP1out[27] => OP1in.IN0
OP1out[27] => OP1in.IN0
OP1out[27] => OP1in.IN0
OP1out[27] => OP1in.DATAB
OP1out[27] => addsub_a.DATAB
OP1out[27] => addsub_a[27].DATAA
OP1out[27] => Mux2.IN4
OP1out[27] => bits_out[27].DATAA
OP1out[27] => rot_out.DATAB
OP1out[27] => rot_out.DATAA
OP1out[27] => rot_out[27].DATAB
OP1out[27] => Equal22.IN20
OP1out[27] => result[27].DATAB
OP1out[27] => result.DATAB
OP1out[28] => OP1in.IN0
OP1out[28] => OP1in.IN0
OP1out[28] => OP1in.IN0
OP1out[28] => OP1in.DATAB
OP1out[28] => addsub_a.DATAB
OP1out[28] => addsub_a[28].DATAA
OP1out[28] => Mux2.IN3
OP1out[28] => bits_out[28].DATAA
OP1out[28] => rot_out.DATAB
OP1out[28] => rot_out.DATAA
OP1out[28] => rot_out[28].DATAB
OP1out[28] => Equal22.IN19
OP1out[28] => result[28].DATAB
OP1out[28] => result.DATAB
OP1out[29] => OP1in.IN0
OP1out[29] => OP1in.IN0
OP1out[29] => OP1in.IN0
OP1out[29] => OP1in.DATAB
OP1out[29] => addsub_a.DATAB
OP1out[29] => addsub_a[29].DATAA
OP1out[29] => Mux2.IN2
OP1out[29] => bits_out[29].DATAA
OP1out[29] => rot_out.DATAB
OP1out[29] => rot_out.DATAA
OP1out[29] => rot_out[29].DATAB
OP1out[29] => Equal22.IN18
OP1out[29] => result[29].DATAB
OP1out[29] => result.DATAB
OP1out[30] => OP1in.IN0
OP1out[30] => OP1in.IN0
OP1out[30] => OP1in.IN0
OP1out[30] => OP1in.DATAB
OP1out[30] => addsub_a.DATAB
OP1out[30] => addsub_a[30].DATAA
OP1out[30] => Mux2.IN1
OP1out[30] => bits_out[30].DATAA
OP1out[30] => rot_out.DATAB
OP1out[30] => rot_out.DATAA
OP1out[30] => rot_out[30].DATAB
OP1out[30] => Equal22.IN17
OP1out[30] => result[30].DATAB
OP1out[30] => result.DATAB
OP1out[31] => OP1in.IN0
OP1out[31] => OP1in.IN0
OP1out[31] => OP1in.IN0
OP1out[31] => OP1in.DATAB
OP1out[31] => addsub_a.DATAB
OP1out[31] => addsub_a[31].DATAA
OP1out[31] => Mux2.IN0
OP1out[31] => bits_out[31].DATAA
OP1out[31] => Mux9.IN0
OP1out[31] => rot_out.DATAA
OP1out[31] => rot_out[31].DATAB
OP1out[31] => Flags.DATAA
OP1out[31] => Equal22.IN16
OP1out[31] => result[31].DATAB
OP1out[31] => result.DATAB
OP2out[0] => OP1in.IN1
OP2out[0] => OP1in.IN1
OP2out[0] => OP1in.IN1
OP2out[0] => OP1in.DATAB
OP2out[0] => addsub_b[0].DATAA
OP2out[0] => Add2.IN32
OP2out[0] => pack_a[0].DATAA
OP2out[0] => Add6.IN9
OP2out[0] => shift[32].DATAB
OP2out[0] => CCRin.DATAA
OP2out[0] => Add15.IN33
OP2out[0] => inmux0[0].DATAA
OP2out[0] => Add13.IN16
OP2out[0] => Add10.IN5
OP2out[0] => Add12.IN4
OP2out[0] => Add16.IN5
OP2out[0] => Add18.IN4
OP2out[1] => OP1in.IN1
OP2out[1] => OP1in.IN1
OP2out[1] => OP1in.IN1
OP2out[1] => OP1in.DATAB
OP2out[1] => addsub_b[1].DATAA
OP2out[1] => Add2.IN31
OP2out[1] => pack_a[1].DATAA
OP2out[1] => Add6.IN8
OP2out[1] => shift[33].DATAB
OP2out[1] => CCRin.DATAA
OP2out[1] => Add15.IN32
OP2out[1] => inmux0[1].DATAA
OP2out[1] => inmux0[0].DATAB
OP2out[1] => Add13.IN15
OP2out[1] => Add10.IN4
OP2out[1] => Add12.IN3
OP2out[1] => Add16.IN4
OP2out[1] => Add18.IN3
OP2out[2] => OP1in.IN1
OP2out[2] => OP1in.IN1
OP2out[2] => OP1in.IN1
OP2out[2] => OP1in.DATAB
OP2out[2] => addsub_b[2].DATAA
OP2out[2] => Add2.IN30
OP2out[2] => pack_a[2].DATAA
OP2out[2] => Add6.IN7
OP2out[2] => shift[34].DATAB
OP2out[2] => CCRin.DATAA
OP2out[2] => Add15.IN31
OP2out[2] => inmux0[2].DATAA
OP2out[2] => inmux0[1].DATAB
OP2out[2] => Add13.IN14
OP2out[2] => Add10.IN3
OP2out[2] => Add12.IN2
OP2out[2] => Add16.IN3
OP2out[2] => Add18.IN2
OP2out[3] => OP1in.IN1
OP2out[3] => OP1in.IN1
OP2out[3] => OP1in.IN1
OP2out[3] => OP1in.DATAB
OP2out[3] => addsub_b[3].DATAA
OP2out[3] => Add2.IN29
OP2out[3] => pack_a[3].DATAA
OP2out[3] => Add6.IN6
OP2out[3] => shift[35].DATAB
OP2out[3] => CCRin.DATAA
OP2out[3] => Add15.IN30
OP2out[3] => inmux0[3].DATAA
OP2out[3] => inmux0[2].DATAB
OP2out[3] => Add13.IN13
OP2out[3] => Add10.IN2
OP2out[3] => Add12.IN1
OP2out[3] => Add16.IN2
OP2out[3] => Add18.IN1
OP2out[4] => OP1in.IN1
OP2out[4] => OP1in.IN1
OP2out[4] => OP1in.IN1
OP2out[4] => OP1in.DATAB
OP2out[4] => addsub_b[4].DATAA
OP2out[4] => Add2.IN28
OP2out[4] => pack_a[8].DATAA
OP2out[4] => Add7.IN9
OP2out[4] => shift[36].DATAB
OP2out[4] => CCRin.DATAA
OP2out[4] => Add15.IN29
OP2out[4] => inmux0[4].DATAA
OP2out[4] => inmux0[3].DATAB
OP2out[4] => Add13.IN12
OP2out[4] => Add11.IN6
OP2out[4] => Add12.IN8
OP2out[4] => Add16.IN9
OP2out[4] => Add18.IN8
OP2out[5] => OP1in.IN1
OP2out[5] => OP1in.IN1
OP2out[5] => OP1in.IN1
OP2out[5] => OP1in.DATAB
OP2out[5] => addsub_b[5].DATAA
OP2out[5] => Add2.IN27
OP2out[5] => pack_a[9].DATAA
OP2out[5] => Add7.IN8
OP2out[5] => shift[37].DATAB
OP2out[5] => Add15.IN28
OP2out[5] => inmux0[5].DATAA
OP2out[5] => inmux0[4].DATAB
OP2out[5] => Add13.IN11
OP2out[5] => Add11.IN5
OP2out[5] => Add12.IN7
OP2out[5] => Add16.IN8
OP2out[5] => Add18.IN7
OP2out[6] => OP1in.IN1
OP2out[6] => OP1in.IN1
OP2out[6] => OP1in.IN1
OP2out[6] => OP1in.DATAB
OP2out[6] => addsub_b[6].DATAA
OP2out[6] => Add2.IN26
OP2out[6] => pack_a[10].DATAA
OP2out[6] => Add7.IN7
OP2out[6] => shift[38].DATAB
OP2out[6] => Add15.IN27
OP2out[6] => inmux0[6].DATAA
OP2out[6] => inmux0[5].DATAB
OP2out[6] => Add13.IN10
OP2out[6] => Add11.IN4
OP2out[6] => Add12.IN6
OP2out[6] => Add16.IN7
OP2out[6] => Add18.IN6
OP2out[7] => OP1in.IN1
OP2out[7] => OP1in.IN1
OP2out[7] => OP1in.IN1
OP2out[7] => OP1in.DATAB
OP2out[7] => addsub_b[7].DATAA
OP2out[7] => Add2.IN25
OP2out[7] => pack_a[11].DATAA
OP2out[7] => Add7.IN6
OP2out[7] => Add15.IN26
OP2out[7] => inmux0[7].DATAA
OP2out[7] => inmux0[6].DATAB
OP2out[7] => Add13.IN9
OP2out[7] => Add11.IN3
OP2out[7] => Add12.IN5
OP2out[7] => Add16.IN6
OP2out[7] => Add18.IN5
OP2out[8] => OP1in.IN1
OP2out[8] => OP1in.IN1
OP2out[8] => OP1in.IN1
OP2out[8] => OP1in.DATAB
OP2out[8] => addsub_b[8].DATAA
OP2out[8] => Add2.IN24
OP2out[8] => Add15.IN25
OP2out[8] => inmux0[8].DATAA
OP2out[8] => inmux0[7].DATAB
OP2out[8] => Add13.IN8
OP2out[8] => Add12.IN17
OP2out[8] => Add16.IN17
OP2out[8] => Add18.IN16
OP2out[9] => OP1in.IN1
OP2out[9] => OP1in.IN1
OP2out[9] => OP1in.IN1
OP2out[9] => OP1in.DATAB
OP2out[9] => addsub_b[9].DATAA
OP2out[9] => Add2.IN23
OP2out[9] => Add15.IN24
OP2out[9] => inmux0[9].DATAA
OP2out[9] => inmux0[8].DATAB
OP2out[9] => Add13.IN7
OP2out[9] => Add12.IN16
OP2out[9] => Add16.IN16
OP2out[9] => Add18.IN15
OP2out[10] => OP1in.IN1
OP2out[10] => OP1in.IN1
OP2out[10] => OP1in.IN1
OP2out[10] => OP1in.DATAB
OP2out[10] => addsub_b[10].DATAA
OP2out[10] => Add2.IN22
OP2out[10] => Add15.IN23
OP2out[10] => inmux0[10].DATAA
OP2out[10] => inmux0[9].DATAB
OP2out[10] => Add13.IN6
OP2out[10] => Add12.IN15
OP2out[10] => Add16.IN15
OP2out[10] => Add18.IN14
OP2out[11] => OP1in.IN1
OP2out[11] => OP1in.IN1
OP2out[11] => OP1in.IN1
OP2out[11] => OP1in.DATAB
OP2out[11] => addsub_b[11].DATAA
OP2out[11] => Add2.IN21
OP2out[11] => Add15.IN22
OP2out[11] => inmux0[11].DATAA
OP2out[11] => inmux0[10].DATAB
OP2out[11] => Add13.IN5
OP2out[11] => Add12.IN14
OP2out[11] => Add16.IN14
OP2out[11] => Add18.IN13
OP2out[12] => OP1in.IN1
OP2out[12] => OP1in.IN1
OP2out[12] => OP1in.IN1
OP2out[12] => OP1in.DATAB
OP2out[12] => addsub_b[12].DATAA
OP2out[12] => Add2.IN20
OP2out[12] => Add15.IN21
OP2out[12] => inmux0[12].DATAA
OP2out[12] => inmux0[11].DATAB
OP2out[12] => Add13.IN4
OP2out[12] => Add12.IN13
OP2out[12] => Add16.IN13
OP2out[12] => Add18.IN12
OP2out[13] => OP1in.IN1
OP2out[13] => OP1in.IN1
OP2out[13] => OP1in.IN1
OP2out[13] => OP1in.DATAB
OP2out[13] => addsub_b[13].DATAA
OP2out[13] => Add2.IN19
OP2out[13] => Add15.IN20
OP2out[13] => inmux0[13].DATAA
OP2out[13] => inmux0[12].DATAB
OP2out[13] => Add13.IN3
OP2out[13] => Add12.IN12
OP2out[13] => Add16.IN12
OP2out[13] => Add18.IN11
OP2out[14] => OP1in.IN1
OP2out[14] => OP1in.IN1
OP2out[14] => OP1in.IN1
OP2out[14] => OP1in.DATAB
OP2out[14] => addsub_b[14].DATAA
OP2out[14] => Add2.IN18
OP2out[14] => Add15.IN19
OP2out[14] => inmux0[14].DATAA
OP2out[14] => inmux0[13].DATAB
OP2out[14] => Add13.IN2
OP2out[14] => Add12.IN11
OP2out[14] => Add16.IN11
OP2out[14] => Add18.IN10
OP2out[15] => OP1in.IN1
OP2out[15] => OP1in.IN1
OP2out[15] => OP1in.IN1
OP2out[15] => OP1in.DATAB
OP2out[15] => addsub_b[15].DATAA
OP2out[15] => Add2.IN17
OP2out[15] => Add15.IN18
OP2out[15] => inmux0[15].DATAA
OP2out[15] => inmux0[14].DATAB
OP2out[15] => mulu_sign.IN1
OP2out[15] => Add13.IN1
OP2out[15] => Add12.IN10
OP2out[15] => Add16.IN10
OP2out[15] => Add18.IN9
OP2out[16] => OP1in.IN1
OP2out[16] => OP1in.IN1
OP2out[16] => OP1in.IN1
OP2out[16] => OP1in.DATAB
OP2out[16] => addsub_b[16].DATAA
OP2out[16] => OP2outext[0].DATAB
OP2out[16] => Add15.IN17
OP2out[16] => inmux0[16].DATAA
OP2out[16] => inmux0[15].DATAB
OP2out[17] => OP1in.IN1
OP2out[17] => OP1in.IN1
OP2out[17] => OP1in.IN1
OP2out[17] => OP1in.DATAB
OP2out[17] => addsub_b[17].DATAA
OP2out[17] => OP2outext[1].DATAB
OP2out[17] => Add15.IN16
OP2out[17] => inmux0[17].DATAA
OP2out[17] => inmux0[16].DATAB
OP2out[18] => OP1in.IN1
OP2out[18] => OP1in.IN1
OP2out[18] => OP1in.IN1
OP2out[18] => OP1in.DATAB
OP2out[18] => addsub_b[18].DATAA
OP2out[18] => OP2outext[2].DATAB
OP2out[18] => Add15.IN15
OP2out[18] => inmux0[18].DATAA
OP2out[18] => inmux0[17].DATAB
OP2out[19] => OP1in.IN1
OP2out[19] => OP1in.IN1
OP2out[19] => OP1in.IN1
OP2out[19] => OP1in.DATAB
OP2out[19] => addsub_b[19].DATAA
OP2out[19] => OP2outext[3].DATAB
OP2out[19] => Add15.IN14
OP2out[19] => inmux0[19].DATAA
OP2out[19] => inmux0[18].DATAB
OP2out[20] => OP1in.IN1
OP2out[20] => OP1in.IN1
OP2out[20] => OP1in.IN1
OP2out[20] => OP1in.DATAB
OP2out[20] => addsub_b[20].DATAA
OP2out[20] => OP2outext[4].DATAB
OP2out[20] => Add15.IN13
OP2out[20] => inmux0[20].DATAA
OP2out[20] => inmux0[19].DATAB
OP2out[21] => OP1in.IN1
OP2out[21] => OP1in.IN1
OP2out[21] => OP1in.IN1
OP2out[21] => OP1in.DATAB
OP2out[21] => addsub_b[21].DATAA
OP2out[21] => OP2outext[5].DATAB
OP2out[21] => Add15.IN12
OP2out[21] => inmux0[21].DATAA
OP2out[21] => inmux0[20].DATAB
OP2out[22] => OP1in.IN1
OP2out[22] => OP1in.IN1
OP2out[22] => OP1in.IN1
OP2out[22] => OP1in.DATAB
OP2out[22] => addsub_b[22].DATAA
OP2out[22] => OP2outext[6].DATAB
OP2out[22] => Add15.IN11
OP2out[22] => inmux0[22].DATAA
OP2out[22] => inmux0[21].DATAB
OP2out[23] => OP1in.IN1
OP2out[23] => OP1in.IN1
OP2out[23] => OP1in.IN1
OP2out[23] => OP1in.DATAB
OP2out[23] => addsub_b[23].DATAA
OP2out[23] => OP2outext[7].DATAB
OP2out[23] => Add15.IN10
OP2out[23] => inmux0[23].DATAA
OP2out[23] => inmux0[22].DATAB
OP2out[24] => OP1in.IN1
OP2out[24] => OP1in.IN1
OP2out[24] => OP1in.IN1
OP2out[24] => OP1in.DATAB
OP2out[24] => addsub_b[24].DATAA
OP2out[24] => OP2outext[8].DATAB
OP2out[24] => Add15.IN9
OP2out[24] => inmux0[24].DATAA
OP2out[24] => inmux0[23].DATAB
OP2out[25] => OP1in.IN1
OP2out[25] => OP1in.IN1
OP2out[25] => OP1in.IN1
OP2out[25] => OP1in.DATAB
OP2out[25] => addsub_b[25].DATAA
OP2out[25] => OP2outext[9].DATAB
OP2out[25] => Add15.IN8
OP2out[25] => inmux0[25].DATAA
OP2out[25] => inmux0[24].DATAB
OP2out[26] => OP1in.IN1
OP2out[26] => OP1in.IN1
OP2out[26] => OP1in.IN1
OP2out[26] => OP1in.DATAB
OP2out[26] => addsub_b[26].DATAA
OP2out[26] => OP2outext[10].DATAB
OP2out[26] => Add15.IN7
OP2out[26] => inmux0[26].DATAA
OP2out[26] => inmux0[25].DATAB
OP2out[27] => OP1in.IN1
OP2out[27] => OP1in.IN1
OP2out[27] => OP1in.IN1
OP2out[27] => OP1in.DATAB
OP2out[27] => addsub_b[27].DATAA
OP2out[27] => OP2outext[11].DATAB
OP2out[27] => Add15.IN6
OP2out[27] => inmux0[27].DATAA
OP2out[27] => inmux0[26].DATAB
OP2out[28] => OP1in.IN1
OP2out[28] => OP1in.IN1
OP2out[28] => OP1in.IN1
OP2out[28] => OP1in.DATAB
OP2out[28] => addsub_b[28].DATAA
OP2out[28] => OP2outext[12].DATAB
OP2out[28] => Add15.IN5
OP2out[28] => inmux0[28].DATAA
OP2out[28] => inmux0[27].DATAB
OP2out[29] => OP1in.IN1
OP2out[29] => OP1in.IN1
OP2out[29] => OP1in.IN1
OP2out[29] => OP1in.DATAB
OP2out[29] => addsub_b[29].DATAA
OP2out[29] => OP2outext[13].DATAB
OP2out[29] => Add15.IN4
OP2out[29] => inmux0[29].DATAA
OP2out[29] => inmux0[28].DATAB
OP2out[30] => OP1in.IN1
OP2out[30] => OP1in.IN1
OP2out[30] => OP1in.IN1
OP2out[30] => OP1in.DATAB
OP2out[30] => addsub_b[30].DATAA
OP2out[30] => OP2outext[14].DATAB
OP2out[30] => Add15.IN3
OP2out[30] => inmux0[30].DATAA
OP2out[30] => inmux0[29].DATAB
OP2out[31] => OP1in.IN1
OP2out[31] => OP1in.IN1
OP2out[31] => OP1in.IN1
OP2out[31] => OP1in.DATAB
OP2out[31] => addsub_b[31].DATAA
OP2out[31] => OP2outext[15].DATAB
OP2out[31] => process_9.IN1
OP2out[31] => Add15.IN2
OP2out[31] => process_9.IN1
OP2out[31] => inmux0[31].DATAA
OP2out[31] => inmux0[30].DATAB
reg_QA[0] => div_reg.DATAA
reg_QA[0] => mulu_reg.DATAA
reg_QA[0] => Add14.IN32
reg_QA[0] => Add17.IN64
reg_QA[1] => div_reg.DATAA
reg_QA[1] => mulu_reg.DATAA
reg_QA[1] => Add14.IN31
reg_QA[1] => Add17.IN63
reg_QA[2] => div_reg.DATAA
reg_QA[2] => mulu_reg.DATAA
reg_QA[2] => Add14.IN30
reg_QA[2] => Add17.IN62
reg_QA[3] => div_reg.DATAA
reg_QA[3] => mulu_reg.DATAA
reg_QA[3] => Add14.IN29
reg_QA[3] => Add17.IN61
reg_QA[4] => div_reg.DATAA
reg_QA[4] => mulu_reg.DATAA
reg_QA[4] => Add14.IN28
reg_QA[4] => Add17.IN60
reg_QA[5] => div_reg.DATAA
reg_QA[5] => mulu_reg.DATAA
reg_QA[5] => Add14.IN27
reg_QA[5] => Add17.IN59
reg_QA[6] => div_reg.DATAA
reg_QA[6] => mulu_reg.DATAA
reg_QA[6] => Add14.IN26
reg_QA[6] => Add17.IN58
reg_QA[7] => div_reg.DATAA
reg_QA[7] => mulu_reg.DATAA
reg_QA[7] => Add14.IN25
reg_QA[7] => Add17.IN57
reg_QA[8] => div_reg.DATAA
reg_QA[8] => mulu_reg.DATAA
reg_QA[8] => Add14.IN24
reg_QA[8] => Add17.IN56
reg_QA[9] => div_reg.DATAA
reg_QA[9] => mulu_reg.DATAA
reg_QA[9] => Add14.IN23
reg_QA[9] => Add17.IN55
reg_QA[10] => div_reg.DATAA
reg_QA[10] => mulu_reg.DATAA
reg_QA[10] => Add14.IN22
reg_QA[10] => Add17.IN54
reg_QA[11] => div_reg.DATAA
reg_QA[11] => mulu_reg.DATAA
reg_QA[11] => Add14.IN21
reg_QA[11] => Add17.IN53
reg_QA[12] => div_reg.DATAA
reg_QA[12] => mulu_reg.DATAA
reg_QA[12] => Add14.IN20
reg_QA[12] => Add17.IN52
reg_QA[13] => div_reg.DATAA
reg_QA[13] => mulu_reg.DATAA
reg_QA[13] => Add14.IN19
reg_QA[13] => Add17.IN51
reg_QA[14] => div_reg.DATAA
reg_QA[14] => mulu_reg.DATAA
reg_QA[14] => Add14.IN18
reg_QA[14] => Add17.IN50
reg_QA[15] => process_8.IN0
reg_QA[15] => mulu_reg.DATAA
reg_QA[15] => div_reg.DATAA
reg_QA[15] => Add14.IN17
reg_QA[15] => Add17.IN49
reg_QA[16] => div_reg.DATAA
reg_QA[16] => Add14.IN16
reg_QA[16] => Add17.IN48
reg_QA[17] => div_reg.DATAA
reg_QA[17] => Add14.IN15
reg_QA[17] => Add17.IN47
reg_QA[18] => div_reg.DATAA
reg_QA[18] => Add14.IN14
reg_QA[18] => Add17.IN46
reg_QA[19] => div_reg.DATAA
reg_QA[19] => Add14.IN13
reg_QA[19] => Add17.IN45
reg_QA[20] => div_reg.DATAA
reg_QA[20] => Add14.IN12
reg_QA[20] => Add17.IN44
reg_QA[21] => div_reg.DATAA
reg_QA[21] => Add14.IN11
reg_QA[21] => Add17.IN43
reg_QA[22] => div_reg.DATAA
reg_QA[22] => Add14.IN10
reg_QA[22] => Add17.IN42
reg_QA[23] => div_reg.DATAA
reg_QA[23] => Add14.IN9
reg_QA[23] => Add17.IN41
reg_QA[24] => div_reg.DATAA
reg_QA[24] => Add14.IN8
reg_QA[24] => Add17.IN40
reg_QA[25] => div_reg.DATAA
reg_QA[25] => Add14.IN7
reg_QA[25] => Add17.IN39
reg_QA[26] => div_reg.DATAA
reg_QA[26] => Add14.IN6
reg_QA[26] => Add17.IN38
reg_QA[27] => div_reg.DATAA
reg_QA[27] => Add14.IN5
reg_QA[27] => Add17.IN37
reg_QA[28] => div_reg.DATAA
reg_QA[28] => Add14.IN4
reg_QA[28] => Add17.IN36
reg_QA[29] => div_reg.DATAA
reg_QA[29] => Add14.IN3
reg_QA[29] => Add17.IN35
reg_QA[30] => div_reg.DATAA
reg_QA[30] => Add14.IN2
reg_QA[30] => Add17.IN34
reg_QA[31] => process_8.IN0
reg_QA[31] => divisor[48].IN1
reg_QA[31] => div_reg.DATAA
reg_QA[31] => Flags.DATAA
reg_QA[31] => Add14.IN1
reg_QA[31] => Add17.IN33
reg_QB[0] => bit_number[0].DATAA
reg_QB[0] => datareg.DATAB
reg_QB[1] => bit_number[1].DATAA
reg_QB[1] => datareg.DATAB
reg_QB[2] => bit_number[2].DATAA
reg_QB[2] => datareg.DATAB
reg_QB[3] => bit_number.DATAB
reg_QB[3] => datareg.DATAB
reg_QB[4] => bit_number.DATAB
reg_QB[4] => datareg.DATAB
reg_QB[5] => datareg.DATAB
reg_QB[6] => datareg.DATAB
reg_QB[7] => datareg.DATAB
reg_QB[8] => datareg.DATAB
reg_QB[9] => datareg.DATAB
reg_QB[10] => datareg.DATAB
reg_QB[11] => datareg.DATAB
reg_QB[12] => datareg.DATAB
reg_QB[13] => datareg.DATAB
reg_QB[14] => datareg.DATAB
reg_QB[15] => datareg.DATAB
reg_QB[16] => datareg.DATAB
reg_QB[17] => datareg.DATAB
reg_QB[18] => datareg.DATAB
reg_QB[19] => datareg.DATAB
reg_QB[20] => datareg.DATAB
reg_QB[21] => datareg.DATAB
reg_QB[22] => datareg.DATAB
reg_QB[23] => datareg.DATAB
reg_QB[24] => datareg.DATAB
reg_QB[25] => datareg.DATAB
reg_QB[26] => datareg.DATAB
reg_QB[27] => datareg.DATAB
reg_QB[28] => datareg.DATAB
reg_QB[29] => datareg.DATAB
reg_QB[30] => datareg.DATAB
reg_QB[31] => datareg.DATAB
opcode[0] => ~NO_FANOUT~
opcode[1] => ~NO_FANOUT~
opcode[2] => ~NO_FANOUT~
opcode[3] => Equal4.IN3
opcode[4] => Equal4.IN2
opcode[5] => ~NO_FANOUT~
opcode[6] => Mux0.IN5
opcode[6] => Mux1.IN5
opcode[7] => Mux0.IN4
opcode[7] => Mux1.IN4
opcode[8] => Mux3.IN10
opcode[8] => Mux4.IN10
opcode[8] => Mux5.IN10
opcode[8] => Mux6.IN10
opcode[8] => Mux7.IN10
opcode[8] => divs.IN0
opcode[9] => Mux3.IN9
opcode[9] => Mux4.IN9
opcode[9] => Mux5.IN9
opcode[9] => Mux6.IN9
opcode[9] => Mux7.IN9
opcode[10] => Mux3.IN8
opcode[10] => Mux4.IN8
opcode[10] => Mux5.IN8
opcode[10] => Mux6.IN8
opcode[10] => Mux7.IN8
opcode[11] => ~NO_FANOUT~
opcode[12] => ~NO_FANOUT~
opcode[13] => ~NO_FANOUT~
opcode[14] => ~NO_FANOUT~
opcode[15] => divs.IN1
opcode[15] => divs.IN0
opcode[15] => process_9.IN1
datatype[0] => Equal0.IN3
datatype[1] => Equal0.IN2
exe_opcode[0] => ~NO_FANOUT~
exe_opcode[1] => ~NO_FANOUT~
exe_opcode[2] => ~NO_FANOUT~
exe_opcode[3] => ~NO_FANOUT~
exe_opcode[4] => Equal3.IN3
exe_opcode[5] => Equal3.IN2
exe_opcode[6] => Equal2.IN3
exe_opcode[6] => Mux9.IN5
exe_opcode[6] => rot_out.OUTPUTSELECT
exe_opcode[6] => Mux12.IN4
exe_opcode[7] => Equal2.IN2
exe_opcode[7] => Mux9.IN4
exe_opcode[7] => Mux12.IN3
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_out.OUTPUTSELECT
exe_opcode[8] => rot_X.OUTPUTSELECT
exe_opcode[8] => Flags.DATAB
exe_opcode[8] => Flags.OUTPUTSELECT
exe_opcode[8] => bit_number[4].OUTPUTSELECT
exe_opcode[8] => bit_number[3].OUTPUTSELECT
exe_opcode[8] => bit_number[2].OUTPUTSELECT
exe_opcode[8] => bit_number[1].OUTPUTSELECT
exe_opcode[8] => bit_number[0].OUTPUTSELECT
exe_opcode[9] => ~NO_FANOUT~
exe_opcode[10] => ~NO_FANOUT~
exe_opcode[11] => ~NO_FANOUT~
exe_opcode[12] => ~NO_FANOUT~
exe_opcode[13] => ~NO_FANOUT~
exe_opcode[14] => ~NO_FANOUT~
exe_opcode[15] => process_8.IN1
exe_opcode[15] => process_8.IN1
exe_datatype[0] => Equal1.IN3
exe_datatype[0] => Equal17.IN3
exe_datatype[0] => Equal20.IN3
exe_datatype[1] => Equal1.IN2
exe_datatype[1] => Equal17.IN2
exe_datatype[1] => Equal20.IN2
sndOPC[0] => bit_number[0].DATAB
sndOPC[1] => bit_number[1].DATAB
sndOPC[2] => bit_number[2].DATAB
sndOPC[3] => bit_number.DATAB
sndOPC[4] => bit_number.DATAB
sndOPC[5] => ~NO_FANOUT~
sndOPC[6] => ~NO_FANOUT~
sndOPC[7] => ~NO_FANOUT~
sndOPC[8] => ~NO_FANOUT~
sndOPC[9] => addsub_a.DATAA
sndOPC[10] => addsub_a.DATAA
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => addsub_a.OUTPUTSELECT
sndOPC[11] => divs.IN1
sndOPC[12] => ~NO_FANOUT~
sndOPC[13] => ~NO_FANOUT~
sndOPC[14] => ~NO_FANOUT~
sndOPC[15] => ~NO_FANOUT~
last_data_read[0] => CCRin.IN1
last_data_read[0] => CCRin.IN1
last_data_read[0] => CCRin.IN1
last_data_read[1] => CCRin.IN1
last_data_read[1] => CCRin.IN1
last_data_read[1] => CCRin.IN1
last_data_read[2] => CCRin.IN1
last_data_read[2] => CCRin.IN1
last_data_read[2] => CCRin.IN1
last_data_read[3] => CCRin.IN1
last_data_read[3] => CCRin.IN1
last_data_read[3] => CCRin.IN1
last_data_read[4] => CCRin.IN1
last_data_read[4] => CCRin.IN1
last_data_read[4] => CCRin.IN1
last_data_read[5] => ~NO_FANOUT~
last_data_read[6] => ~NO_FANOUT~
last_data_read[7] => ~NO_FANOUT~
last_data_read[8] => ~NO_FANOUT~
last_data_read[9] => ~NO_FANOUT~
last_data_read[10] => ~NO_FANOUT~
last_data_read[11] => ~NO_FANOUT~
last_data_read[12] => ~NO_FANOUT~
last_data_read[13] => ~NO_FANOUT~
last_data_read[14] => ~NO_FANOUT~
last_data_read[15] => ~NO_FANOUT~
data_read[0] => Flags.DATAB
data_read[0] => Flags.DATAB
data_read[1] => Flags.DATAB
data_read[1] => Flags.DATAB
data_read[2] => Flags.DATAB
data_read[2] => Flags.DATAB
data_read[3] => Flags.DATAB
data_read[3] => Flags.DATAB
data_read[4] => Flags.DATAB
data_read[4] => Flags.DATAB
data_read[5] => ~NO_FANOUT~
data_read[6] => ~NO_FANOUT~
data_read[7] => ~NO_FANOUT~
data_read[8] => ~NO_FANOUT~
data_read[9] => ~NO_FANOUT~
data_read[10] => ~NO_FANOUT~
data_read[11] => ~NO_FANOUT~
data_read[12] => ~NO_FANOUT~
data_read[13] => ~NO_FANOUT~
data_read[14] => ~NO_FANOUT~
data_read[15] => ~NO_FANOUT~
FlagsSR[0] => OP1in.DATAA
FlagsSR[1] => OP1in.DATAA
FlagsSR[2] => OP1in.DATAA
FlagsSR[3] => OP1in.DATAA
FlagsSR[4] => OP1in.DATAA
FlagsSR[5] => OP1in.DATAA
FlagsSR[6] => OP1in.DATAA
FlagsSR[7] => OP1in.DATAA
micro_state.idle => ~NO_FANOUT~
micro_state.nop => ~NO_FANOUT~
micro_state.ld_nn => ~NO_FANOUT~
micro_state.st_nn => ~NO_FANOUT~
micro_state.ld_dAn1 => ~NO_FANOUT~
micro_state.ld_AnXn1 => ~NO_FANOUT~
micro_state.ld_AnXn2 => ~NO_FANOUT~
micro_state.st_dAn1 => ~NO_FANOUT~
micro_state.ld_AnXnbd1 => ~NO_FANOUT~
micro_state.ld_AnXnbd2 => ~NO_FANOUT~
micro_state.ld_AnXnbd3 => ~NO_FANOUT~
micro_state.ld_229_1 => ~NO_FANOUT~
micro_state.ld_229_2 => ~NO_FANOUT~
micro_state.ld_229_3 => ~NO_FANOUT~
micro_state.ld_229_4 => ~NO_FANOUT~
micro_state.st_229_1 => ~NO_FANOUT~
micro_state.st_229_2 => ~NO_FANOUT~
micro_state.st_229_3 => ~NO_FANOUT~
micro_state.st_229_4 => ~NO_FANOUT~
micro_state.st_AnXn1 => ~NO_FANOUT~
micro_state.st_AnXn2 => ~NO_FANOUT~
micro_state.bra1 => ~NO_FANOUT~
micro_state.bsr1 => ~NO_FANOUT~
micro_state.bsr2 => ~NO_FANOUT~
micro_state.nopnop => ~NO_FANOUT~
micro_state.dbcc1 => ~NO_FANOUT~
micro_state.movem1 => ~NO_FANOUT~
micro_state.movem2 => ~NO_FANOUT~
micro_state.movem3 => ~NO_FANOUT~
micro_state.andi => ~NO_FANOUT~
micro_state.op_AxAy => ~NO_FANOUT~
micro_state.cmpm => ~NO_FANOUT~
micro_state.link1 => ~NO_FANOUT~
micro_state.link2 => ~NO_FANOUT~
micro_state.unlink1 => ~NO_FANOUT~
micro_state.unlink2 => ~NO_FANOUT~
micro_state.int1 => ~NO_FANOUT~
micro_state.int2 => ~NO_FANOUT~
micro_state.int3 => ~NO_FANOUT~
micro_state.int4 => ~NO_FANOUT~
micro_state.rte1 => ~NO_FANOUT~
micro_state.rte2 => ~NO_FANOUT~
micro_state.rte3 => ~NO_FANOUT~
micro_state.trap0 => ~NO_FANOUT~
micro_state.trap1 => ~NO_FANOUT~
micro_state.trap2 => ~NO_FANOUT~
micro_state.trap3 => ~NO_FANOUT~
micro_state.trap4 => ~NO_FANOUT~
micro_state.trap5 => ~NO_FANOUT~
micro_state.trap6 => ~NO_FANOUT~
micro_state.movec1 => ~NO_FANOUT~
micro_state.movep1 => ~NO_FANOUT~
micro_state.movep2 => ~NO_FANOUT~
micro_state.movep3 => ~NO_FANOUT~
micro_state.movep4 => ~NO_FANOUT~
micro_state.movep5 => ~NO_FANOUT~
micro_state.rota1 => ~NO_FANOUT~
micro_state.bf1 => ~NO_FANOUT~
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => mulu_reg.OUTPUTSELECT
micro_state.mul1 => FAsign.OUTPUTSELECT
micro_state.mul2 => ~NO_FANOUT~
micro_state.mul_end1 => ~NO_FANOUT~
micro_state.mul_end2 => ~NO_FANOUT~
micro_state.div1 => nozero.OUTPUTSELECT
micro_state.div1 => OP1_sign.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div1 => div_reg.OUTPUTSELECT
micro_state.div2 => div_qsign.OUTPUTSELECT
micro_state.div2 => div_neg.OUTPUTSELECT
micro_state.div2 => div_over.OUTPUTSELECT
micro_state.div3 => ~NO_FANOUT~
micro_state.div4 => ~NO_FANOUT~
micro_state.div_end1 => ~NO_FANOUT~
micro_state.div_end2 => ~NO_FANOUT~
micro_state.pack1 => ~NO_FANOUT~
micro_state.pack2 => ~NO_FANOUT~
micro_state.pack3 => ~NO_FANOUT~
bf_ext_in[0] => shift[32].DATAA
bf_ext_in[0] => result[32].DATAB
bf_ext_in[0] => result.DATAB
bf_ext_in[1] => shift[33].DATAA
bf_ext_in[1] => result[33].DATAB
bf_ext_in[1] => result.DATAB
bf_ext_in[2] => shift[34].DATAA
bf_ext_in[2] => result[34].DATAB
bf_ext_in[2] => result.DATAB
bf_ext_in[3] => shift[35].DATAA
bf_ext_in[3] => result[35].DATAB
bf_ext_in[3] => result.DATAB
bf_ext_in[4] => shift[36].DATAA
bf_ext_in[4] => result[36].DATAB
bf_ext_in[4] => result.DATAB
bf_ext_in[5] => shift[37].DATAA
bf_ext_in[5] => result[37].DATAB
bf_ext_in[5] => result.DATAB
bf_ext_in[6] => shift[38].DATAA
bf_ext_in[6] => result[38].DATAB
bf_ext_in[6] => result.DATAB
bf_ext_in[7] => result[39].DATAB
bf_ext_in[7] => result.DATAB
bf_ext_out[0] <= bf_ext_out[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[1] <= bf_ext_out[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[2] <= bf_ext_out[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[3] <= bf_ext_out[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[4] <= bf_ext_out[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[5] <= bf_ext_out[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[6] <= bf_ext_out[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_ext_out[7] <= bf_ext_out[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
bf_shift[0] => Add0.IN7
bf_shift[0] => inmux0[37].OUTPUTSELECT
bf_shift[0] => inmux0[36].OUTPUTSELECT
bf_shift[0] => inmux0[35].OUTPUTSELECT
bf_shift[0] => inmux0[34].OUTPUTSELECT
bf_shift[0] => inmux0[33].OUTPUTSELECT
bf_shift[0] => inmux0[32].OUTPUTSELECT
bf_shift[0] => inmux0[31].OUTPUTSELECT
bf_shift[0] => inmux0[30].OUTPUTSELECT
bf_shift[0] => inmux0[29].OUTPUTSELECT
bf_shift[0] => inmux0[28].OUTPUTSELECT
bf_shift[0] => inmux0[27].OUTPUTSELECT
bf_shift[0] => inmux0[26].OUTPUTSELECT
bf_shift[0] => inmux0[25].OUTPUTSELECT
bf_shift[0] => inmux0[24].OUTPUTSELECT
bf_shift[0] => inmux0[23].OUTPUTSELECT
bf_shift[0] => inmux0[22].OUTPUTSELECT
bf_shift[0] => inmux0[21].OUTPUTSELECT
bf_shift[0] => inmux0[20].OUTPUTSELECT
bf_shift[0] => inmux0[19].OUTPUTSELECT
bf_shift[0] => inmux0[18].OUTPUTSELECT
bf_shift[0] => inmux0[17].OUTPUTSELECT
bf_shift[0] => inmux0[16].OUTPUTSELECT
bf_shift[0] => inmux0[15].OUTPUTSELECT
bf_shift[0] => inmux0[14].OUTPUTSELECT
bf_shift[0] => inmux0[13].OUTPUTSELECT
bf_shift[0] => inmux0[12].OUTPUTSELECT
bf_shift[0] => inmux0[11].OUTPUTSELECT
bf_shift[0] => inmux0[10].OUTPUTSELECT
bf_shift[0] => inmux0[9].OUTPUTSELECT
bf_shift[0] => inmux0[8].OUTPUTSELECT
bf_shift[0] => inmux0[7].OUTPUTSELECT
bf_shift[0] => inmux0[6].OUTPUTSELECT
bf_shift[0] => inmux0[5].OUTPUTSELECT
bf_shift[0] => inmux0[4].OUTPUTSELECT
bf_shift[0] => inmux0[3].OUTPUTSELECT
bf_shift[0] => inmux0[2].OUTPUTSELECT
bf_shift[0] => inmux0[1].OUTPUTSELECT
bf_shift[0] => inmux0[0].OUTPUTSELECT
bf_shift[1] => Add0.IN6
bf_shift[1] => inmux1[35].OUTPUTSELECT
bf_shift[1] => inmux1[34].OUTPUTSELECT
bf_shift[1] => inmux1[33].OUTPUTSELECT
bf_shift[1] => inmux1[32].OUTPUTSELECT
bf_shift[1] => inmux1[31].OUTPUTSELECT
bf_shift[1] => inmux1[30].OUTPUTSELECT
bf_shift[1] => inmux1[29].OUTPUTSELECT
bf_shift[1] => inmux1[28].OUTPUTSELECT
bf_shift[1] => inmux1[27].OUTPUTSELECT
bf_shift[1] => inmux1[26].OUTPUTSELECT
bf_shift[1] => inmux1[25].OUTPUTSELECT
bf_shift[1] => inmux1[24].OUTPUTSELECT
bf_shift[1] => inmux1[23].OUTPUTSELECT
bf_shift[1] => inmux1[22].OUTPUTSELECT
bf_shift[1] => inmux1[21].OUTPUTSELECT
bf_shift[1] => inmux1[20].OUTPUTSELECT
bf_shift[1] => inmux1[19].OUTPUTSELECT
bf_shift[1] => inmux1[18].OUTPUTSELECT
bf_shift[1] => inmux1[17].OUTPUTSELECT
bf_shift[1] => inmux1[16].OUTPUTSELECT
bf_shift[1] => inmux1[15].OUTPUTSELECT
bf_shift[1] => inmux1[14].OUTPUTSELECT
bf_shift[1] => inmux1[13].OUTPUTSELECT
bf_shift[1] => inmux1[12].OUTPUTSELECT
bf_shift[1] => inmux1[11].OUTPUTSELECT
bf_shift[1] => inmux1[10].OUTPUTSELECT
bf_shift[1] => inmux1[9].OUTPUTSELECT
bf_shift[1] => inmux1[8].OUTPUTSELECT
bf_shift[1] => inmux1[7].OUTPUTSELECT
bf_shift[1] => inmux1[6].OUTPUTSELECT
bf_shift[1] => inmux1[5].OUTPUTSELECT
bf_shift[1] => inmux1[4].OUTPUTSELECT
bf_shift[1] => inmux1[3].OUTPUTSELECT
bf_shift[1] => inmux1[2].OUTPUTSELECT
bf_shift[1] => inmux1[1].OUTPUTSELECT
bf_shift[1] => inmux1[0].OUTPUTSELECT
bf_shift[2] => Add0.IN5
bf_shift[2] => inmux2[31].OUTPUTSELECT
bf_shift[2] => inmux2[30].OUTPUTSELECT
bf_shift[2] => inmux2[29].OUTPUTSELECT
bf_shift[2] => inmux2[28].OUTPUTSELECT
bf_shift[2] => inmux2[27].OUTPUTSELECT
bf_shift[2] => inmux2[26].OUTPUTSELECT
bf_shift[2] => inmux2[25].OUTPUTSELECT
bf_shift[2] => inmux2[24].OUTPUTSELECT
bf_shift[2] => inmux2[23].OUTPUTSELECT
bf_shift[2] => inmux2[22].OUTPUTSELECT
bf_shift[2] => inmux2[21].OUTPUTSELECT
bf_shift[2] => inmux2[20].OUTPUTSELECT
bf_shift[2] => inmux2[19].OUTPUTSELECT
bf_shift[2] => inmux2[18].OUTPUTSELECT
bf_shift[2] => inmux2[17].OUTPUTSELECT
bf_shift[2] => inmux2[16].OUTPUTSELECT
bf_shift[2] => inmux2[15].OUTPUTSELECT
bf_shift[2] => inmux2[14].OUTPUTSELECT
bf_shift[2] => inmux2[13].OUTPUTSELECT
bf_shift[2] => inmux2[12].OUTPUTSELECT
bf_shift[2] => inmux2[11].OUTPUTSELECT
bf_shift[2] => inmux2[10].OUTPUTSELECT
bf_shift[2] => inmux2[9].OUTPUTSELECT
bf_shift[2] => inmux2[8].OUTPUTSELECT
bf_shift[2] => inmux2[7].OUTPUTSELECT
bf_shift[2] => inmux2[6].OUTPUTSELECT
bf_shift[2] => inmux2[5].OUTPUTSELECT
bf_shift[2] => inmux2[4].OUTPUTSELECT
bf_shift[2] => inmux2[3].OUTPUTSELECT
bf_shift[2] => inmux2[2].OUTPUTSELECT
bf_shift[2] => inmux2[1].OUTPUTSELECT
bf_shift[2] => inmux2[0].OUTPUTSELECT
bf_shift[3] => Add0.IN4
bf_shift[3] => inmux3[31].OUTPUTSELECT
bf_shift[3] => inmux3[30].OUTPUTSELECT
bf_shift[3] => inmux3[29].OUTPUTSELECT
bf_shift[3] => inmux3[28].OUTPUTSELECT
bf_shift[3] => inmux3[27].OUTPUTSELECT
bf_shift[3] => inmux3[26].OUTPUTSELECT
bf_shift[3] => inmux3[25].OUTPUTSELECT
bf_shift[3] => inmux3[24].OUTPUTSELECT
bf_shift[3] => inmux3[23].OUTPUTSELECT
bf_shift[3] => inmux3[22].OUTPUTSELECT
bf_shift[3] => inmux3[21].OUTPUTSELECT
bf_shift[3] => inmux3[20].OUTPUTSELECT
bf_shift[3] => inmux3[19].OUTPUTSELECT
bf_shift[3] => inmux3[18].OUTPUTSELECT
bf_shift[3] => inmux3[17].OUTPUTSELECT
bf_shift[3] => inmux3[16].OUTPUTSELECT
bf_shift[3] => inmux3[15].OUTPUTSELECT
bf_shift[3] => inmux3[14].OUTPUTSELECT
bf_shift[3] => inmux3[13].OUTPUTSELECT
bf_shift[3] => inmux3[12].OUTPUTSELECT
bf_shift[3] => inmux3[11].OUTPUTSELECT
bf_shift[3] => inmux3[10].OUTPUTSELECT
bf_shift[3] => inmux3[9].OUTPUTSELECT
bf_shift[3] => inmux3[8].OUTPUTSELECT
bf_shift[3] => inmux3[7].OUTPUTSELECT
bf_shift[3] => inmux3[6].OUTPUTSELECT
bf_shift[3] => inmux3[5].OUTPUTSELECT
bf_shift[3] => inmux3[4].OUTPUTSELECT
bf_shift[3] => inmux3[3].OUTPUTSELECT
bf_shift[3] => inmux3[2].OUTPUTSELECT
bf_shift[3] => inmux3[1].OUTPUTSELECT
bf_shift[3] => inmux3[0].OUTPUTSELECT
bf_shift[4] => Add0.IN3
bf_shift[4] => bf_set2[31].OUTPUTSELECT
bf_shift[4] => bf_set2[30].OUTPUTSELECT
bf_shift[4] => bf_set2[29].OUTPUTSELECT
bf_shift[4] => bf_set2[28].OUTPUTSELECT
bf_shift[4] => bf_set2[27].OUTPUTSELECT
bf_shift[4] => bf_set2[26].OUTPUTSELECT
bf_shift[4] => bf_set2[25].OUTPUTSELECT
bf_shift[4] => bf_set2[24].OUTPUTSELECT
bf_shift[4] => bf_set2[23].OUTPUTSELECT
bf_shift[4] => bf_set2[22].OUTPUTSELECT
bf_shift[4] => bf_set2[21].OUTPUTSELECT
bf_shift[4] => bf_set2[20].OUTPUTSELECT
bf_shift[4] => bf_set2[19].OUTPUTSELECT
bf_shift[4] => bf_set2[18].OUTPUTSELECT
bf_shift[4] => bf_set2[17].OUTPUTSELECT
bf_shift[4] => bf_set2[16].OUTPUTSELECT
bf_shift[4] => bf_set2[15].OUTPUTSELECT
bf_shift[4] => bf_set2[14].OUTPUTSELECT
bf_shift[4] => bf_set2[13].OUTPUTSELECT
bf_shift[4] => bf_set2[12].OUTPUTSELECT
bf_shift[4] => bf_set2[11].OUTPUTSELECT
bf_shift[4] => bf_set2[10].OUTPUTSELECT
bf_shift[4] => bf_set2[9].OUTPUTSELECT
bf_shift[4] => bf_set2[8].OUTPUTSELECT
bf_shift[4] => bf_set2[7].OUTPUTSELECT
bf_shift[4] => bf_set2[6].OUTPUTSELECT
bf_shift[4] => bf_set2[5].OUTPUTSELECT
bf_shift[4] => bf_set2[4].OUTPUTSELECT
bf_shift[4] => bf_set2[3].OUTPUTSELECT
bf_shift[4] => bf_set2[2].OUTPUTSELECT
bf_shift[4] => bf_set2[1].OUTPUTSELECT
bf_shift[4] => bf_set2[0].OUTPUTSELECT
bf_shift[5] => Add0.IN2
bf_width[0] => Mux8.IN4
bf_width[0] => LessThan0.IN10
bf_width[0] => LessThan1.IN10
bf_width[0] => LessThan2.IN10
bf_width[0] => LessThan3.IN10
bf_width[0] => LessThan4.IN10
bf_width[0] => LessThan5.IN10
bf_width[0] => LessThan6.IN10
bf_width[0] => LessThan7.IN10
bf_width[0] => LessThan8.IN10
bf_width[0] => LessThan9.IN10
bf_width[0] => LessThan10.IN10
bf_width[0] => LessThan11.IN10
bf_width[0] => LessThan12.IN10
bf_width[0] => LessThan13.IN10
bf_width[0] => LessThan14.IN10
bf_width[0] => LessThan15.IN10
bf_width[0] => LessThan16.IN10
bf_width[0] => LessThan17.IN10
bf_width[0] => LessThan18.IN10
bf_width[0] => LessThan19.IN10
bf_width[0] => LessThan20.IN10
bf_width[0] => LessThan21.IN10
bf_width[0] => LessThan22.IN10
bf_width[0] => LessThan23.IN10
bf_width[0] => LessThan24.IN10
bf_width[0] => LessThan25.IN10
bf_width[0] => LessThan26.IN10
bf_width[0] => LessThan27.IN10
bf_width[0] => LessThan28.IN10
bf_width[0] => LessThan29.IN10
bf_width[0] => LessThan30.IN10
bf_width[0] => LessThan31.IN10
bf_width[1] => Mux8.IN3
bf_width[1] => LessThan0.IN9
bf_width[1] => LessThan1.IN9
bf_width[1] => LessThan2.IN9
bf_width[1] => LessThan3.IN9
bf_width[1] => LessThan4.IN9
bf_width[1] => LessThan5.IN9
bf_width[1] => LessThan6.IN9
bf_width[1] => LessThan7.IN9
bf_width[1] => LessThan8.IN9
bf_width[1] => LessThan9.IN9
bf_width[1] => LessThan10.IN9
bf_width[1] => LessThan11.IN9
bf_width[1] => LessThan12.IN9
bf_width[1] => LessThan13.IN9
bf_width[1] => LessThan14.IN9
bf_width[1] => LessThan15.IN9
bf_width[1] => LessThan16.IN9
bf_width[1] => LessThan17.IN9
bf_width[1] => LessThan18.IN9
bf_width[1] => LessThan19.IN9
bf_width[1] => LessThan20.IN9
bf_width[1] => LessThan21.IN9
bf_width[1] => LessThan22.IN9
bf_width[1] => LessThan23.IN9
bf_width[1] => LessThan24.IN9
bf_width[1] => LessThan25.IN9
bf_width[1] => LessThan26.IN9
bf_width[1] => LessThan27.IN9
bf_width[1] => LessThan28.IN9
bf_width[1] => LessThan29.IN9
bf_width[1] => LessThan30.IN9
bf_width[1] => LessThan31.IN9
bf_width[2] => Mux8.IN2
bf_width[2] => LessThan0.IN8
bf_width[2] => LessThan1.IN8
bf_width[2] => LessThan2.IN8
bf_width[2] => LessThan3.IN8
bf_width[2] => LessThan4.IN8
bf_width[2] => LessThan5.IN8
bf_width[2] => LessThan6.IN8
bf_width[2] => LessThan7.IN8
bf_width[2] => LessThan8.IN8
bf_width[2] => LessThan9.IN8
bf_width[2] => LessThan10.IN8
bf_width[2] => LessThan11.IN8
bf_width[2] => LessThan12.IN8
bf_width[2] => LessThan13.IN8
bf_width[2] => LessThan14.IN8
bf_width[2] => LessThan15.IN8
bf_width[2] => LessThan16.IN8
bf_width[2] => LessThan17.IN8
bf_width[2] => LessThan18.IN8
bf_width[2] => LessThan19.IN8
bf_width[2] => LessThan20.IN8
bf_width[2] => LessThan21.IN8
bf_width[2] => LessThan22.IN8
bf_width[2] => LessThan23.IN8
bf_width[2] => LessThan24.IN8
bf_width[2] => LessThan25.IN8
bf_width[2] => LessThan26.IN8
bf_width[2] => LessThan27.IN8
bf_width[2] => LessThan28.IN8
bf_width[2] => LessThan29.IN8
bf_width[2] => LessThan30.IN8
bf_width[2] => LessThan31.IN8
bf_width[3] => Mux8.IN1
bf_width[3] => LessThan0.IN7
bf_width[3] => LessThan1.IN7
bf_width[3] => LessThan2.IN7
bf_width[3] => LessThan3.IN7
bf_width[3] => LessThan4.IN7
bf_width[3] => LessThan5.IN7
bf_width[3] => LessThan6.IN7
bf_width[3] => LessThan7.IN7
bf_width[3] => LessThan8.IN7
bf_width[3] => LessThan9.IN7
bf_width[3] => LessThan10.IN7
bf_width[3] => LessThan11.IN7
bf_width[3] => LessThan12.IN7
bf_width[3] => LessThan13.IN7
bf_width[3] => LessThan14.IN7
bf_width[3] => LessThan15.IN7
bf_width[3] => LessThan16.IN7
bf_width[3] => LessThan17.IN7
bf_width[3] => LessThan18.IN7
bf_width[3] => LessThan19.IN7
bf_width[3] => LessThan20.IN7
bf_width[3] => LessThan21.IN7
bf_width[3] => LessThan22.IN7
bf_width[3] => LessThan23.IN7
bf_width[3] => LessThan24.IN7
bf_width[3] => LessThan25.IN7
bf_width[3] => LessThan26.IN7
bf_width[3] => LessThan27.IN7
bf_width[3] => LessThan28.IN7
bf_width[3] => LessThan29.IN7
bf_width[3] => LessThan30.IN7
bf_width[3] => LessThan31.IN7
bf_width[4] => Mux8.IN0
bf_width[4] => LessThan0.IN6
bf_width[4] => LessThan1.IN6
bf_width[4] => LessThan2.IN6
bf_width[4] => LessThan3.IN6
bf_width[4] => LessThan4.IN6
bf_width[4] => LessThan5.IN6
bf_width[4] => LessThan6.IN6
bf_width[4] => LessThan7.IN6
bf_width[4] => LessThan8.IN6
bf_width[4] => LessThan9.IN6
bf_width[4] => LessThan10.IN6
bf_width[4] => LessThan11.IN6
bf_width[4] => LessThan12.IN6
bf_width[4] => LessThan13.IN6
bf_width[4] => LessThan14.IN6
bf_width[4] => LessThan15.IN6
bf_width[4] => LessThan16.IN6
bf_width[4] => LessThan17.IN6
bf_width[4] => LessThan18.IN6
bf_width[4] => LessThan19.IN6
bf_width[4] => LessThan20.IN6
bf_width[4] => LessThan21.IN6
bf_width[4] => LessThan22.IN6
bf_width[4] => LessThan23.IN6
bf_width[4] => LessThan24.IN6
bf_width[4] => LessThan25.IN6
bf_width[4] => LessThan26.IN6
bf_width[4] => LessThan27.IN6
bf_width[4] => LessThan28.IN6
bf_width[4] => LessThan29.IN6
bf_width[4] => LessThan30.IN6
bf_width[4] => LessThan31.IN6
bf_width[5] => ~NO_FANOUT~
bf_loffset[0] => copy[39].OUTPUTSELECT
bf_loffset[0] => copy[38].OUTPUTSELECT
bf_loffset[0] => copy[37].OUTPUTSELECT
bf_loffset[0] => copy[36].OUTPUTSELECT
bf_loffset[0] => copy[35].OUTPUTSELECT
bf_loffset[0] => copy[34].OUTPUTSELECT
bf_loffset[0] => copy[33].OUTPUTSELECT
bf_loffset[0] => copy[32].OUTPUTSELECT
bf_loffset[0] => copy[31].OUTPUTSELECT
bf_loffset[0] => copy[30].OUTPUTSELECT
bf_loffset[0] => copy[29].OUTPUTSELECT
bf_loffset[0] => copy[28].OUTPUTSELECT
bf_loffset[0] => copy[27].OUTPUTSELECT
bf_loffset[0] => copy[26].OUTPUTSELECT
bf_loffset[0] => copy[25].OUTPUTSELECT
bf_loffset[0] => copy[24].OUTPUTSELECT
bf_loffset[0] => copy[23].OUTPUTSELECT
bf_loffset[0] => copy[22].OUTPUTSELECT
bf_loffset[0] => copy[21].OUTPUTSELECT
bf_loffset[0] => copy[20].OUTPUTSELECT
bf_loffset[0] => copy[19].OUTPUTSELECT
bf_loffset[0] => copy[18].OUTPUTSELECT
bf_loffset[0] => copy[17].OUTPUTSELECT
bf_loffset[0] => copy[16].OUTPUTSELECT
bf_loffset[0] => copy[15].OUTPUTSELECT
bf_loffset[0] => copy[14].OUTPUTSELECT
bf_loffset[0] => copy[13].OUTPUTSELECT
bf_loffset[0] => copy[12].OUTPUTSELECT
bf_loffset[0] => copy[11].OUTPUTSELECT
bf_loffset[0] => copy[10].OUTPUTSELECT
bf_loffset[0] => copy[9].OUTPUTSELECT
bf_loffset[0] => copy[8].OUTPUTSELECT
bf_loffset[0] => copy[7].OUTPUTSELECT
bf_loffset[0] => copy[6].OUTPUTSELECT
bf_loffset[0] => copy[5].OUTPUTSELECT
bf_loffset[0] => copy[4].OUTPUTSELECT
bf_loffset[0] => copy[3].OUTPUTSELECT
bf_loffset[0] => copy[2].OUTPUTSELECT
bf_loffset[0] => copy[1].OUTPUTSELECT
bf_loffset[0] => copy[0].OUTPUTSELECT
bf_loffset[1] => copymux0[39].OUTPUTSELECT
bf_loffset[1] => copymux0[38].OUTPUTSELECT
bf_loffset[1] => copymux0[37].OUTPUTSELECT
bf_loffset[1] => copymux0[36].OUTPUTSELECT
bf_loffset[1] => copymux0[35].OUTPUTSELECT
bf_loffset[1] => copymux0[34].OUTPUTSELECT
bf_loffset[1] => copymux0[33].OUTPUTSELECT
bf_loffset[1] => copymux0[32].OUTPUTSELECT
bf_loffset[1] => copymux0[31].OUTPUTSELECT
bf_loffset[1] => copymux0[30].OUTPUTSELECT
bf_loffset[1] => copymux0[29].OUTPUTSELECT
bf_loffset[1] => copymux0[28].OUTPUTSELECT
bf_loffset[1] => copymux0[27].OUTPUTSELECT
bf_loffset[1] => copymux0[26].OUTPUTSELECT
bf_loffset[1] => copymux0[25].OUTPUTSELECT
bf_loffset[1] => copymux0[24].OUTPUTSELECT
bf_loffset[1] => copymux0[23].OUTPUTSELECT
bf_loffset[1] => copymux0[22].OUTPUTSELECT
bf_loffset[1] => copymux0[21].OUTPUTSELECT
bf_loffset[1] => copymux0[20].OUTPUTSELECT
bf_loffset[1] => copymux0[19].OUTPUTSELECT
bf_loffset[1] => copymux0[18].OUTPUTSELECT
bf_loffset[1] => copymux0[17].OUTPUTSELECT
bf_loffset[1] => copymux0[16].OUTPUTSELECT
bf_loffset[1] => copymux0[15].OUTPUTSELECT
bf_loffset[1] => copymux0[14].OUTPUTSELECT
bf_loffset[1] => copymux0[13].OUTPUTSELECT
bf_loffset[1] => copymux0[12].OUTPUTSELECT
bf_loffset[1] => copymux0[11].OUTPUTSELECT
bf_loffset[1] => copymux0[10].OUTPUTSELECT
bf_loffset[1] => copymux0[9].OUTPUTSELECT
bf_loffset[1] => copymux0[8].OUTPUTSELECT
bf_loffset[1] => copymux0[7].OUTPUTSELECT
bf_loffset[1] => copymux0[6].OUTPUTSELECT
bf_loffset[1] => copymux0[5].OUTPUTSELECT
bf_loffset[1] => copymux0[4].OUTPUTSELECT
bf_loffset[1] => copymux0[3].OUTPUTSELECT
bf_loffset[1] => copymux0[2].OUTPUTSELECT
bf_loffset[1] => copymux0[1].OUTPUTSELECT
bf_loffset[1] => copymux0[0].OUTPUTSELECT
bf_loffset[2] => copymux1[39].OUTPUTSELECT
bf_loffset[2] => copymux1[38].OUTPUTSELECT
bf_loffset[2] => copymux1[37].OUTPUTSELECT
bf_loffset[2] => copymux1[36].OUTPUTSELECT
bf_loffset[2] => copymux1[35].OUTPUTSELECT
bf_loffset[2] => copymux1[34].OUTPUTSELECT
bf_loffset[2] => copymux1[33].OUTPUTSELECT
bf_loffset[2] => copymux1[32].OUTPUTSELECT
bf_loffset[2] => copymux1[31].OUTPUTSELECT
bf_loffset[2] => copymux1[30].OUTPUTSELECT
bf_loffset[2] => copymux1[29].OUTPUTSELECT
bf_loffset[2] => copymux1[28].OUTPUTSELECT
bf_loffset[2] => copymux1[27].OUTPUTSELECT
bf_loffset[2] => copymux1[26].OUTPUTSELECT
bf_loffset[2] => copymux1[25].OUTPUTSELECT
bf_loffset[2] => copymux1[24].OUTPUTSELECT
bf_loffset[2] => copymux1[23].OUTPUTSELECT
bf_loffset[2] => copymux1[22].OUTPUTSELECT
bf_loffset[2] => copymux1[21].OUTPUTSELECT
bf_loffset[2] => copymux1[20].OUTPUTSELECT
bf_loffset[2] => copymux1[19].OUTPUTSELECT
bf_loffset[2] => copymux1[18].OUTPUTSELECT
bf_loffset[2] => copymux1[17].OUTPUTSELECT
bf_loffset[2] => copymux1[16].OUTPUTSELECT
bf_loffset[2] => copymux1[15].OUTPUTSELECT
bf_loffset[2] => copymux1[14].OUTPUTSELECT
bf_loffset[2] => copymux1[13].OUTPUTSELECT
bf_loffset[2] => copymux1[12].OUTPUTSELECT
bf_loffset[2] => copymux1[11].OUTPUTSELECT
bf_loffset[2] => copymux1[10].OUTPUTSELECT
bf_loffset[2] => copymux1[9].OUTPUTSELECT
bf_loffset[2] => copymux1[8].OUTPUTSELECT
bf_loffset[2] => copymux1[7].OUTPUTSELECT
bf_loffset[2] => copymux1[6].OUTPUTSELECT
bf_loffset[2] => copymux1[5].OUTPUTSELECT
bf_loffset[2] => copymux1[4].OUTPUTSELECT
bf_loffset[2] => copymux1[3].OUTPUTSELECT
bf_loffset[2] => copymux1[2].OUTPUTSELECT
bf_loffset[2] => copymux1[1].OUTPUTSELECT
bf_loffset[2] => copymux1[0].OUTPUTSELECT
bf_loffset[3] => copymux2[31].OUTPUTSELECT
bf_loffset[3] => copymux2[30].OUTPUTSELECT
bf_loffset[3] => copymux2[29].OUTPUTSELECT
bf_loffset[3] => copymux2[28].OUTPUTSELECT
bf_loffset[3] => copymux2[27].OUTPUTSELECT
bf_loffset[3] => copymux2[26].OUTPUTSELECT
bf_loffset[3] => copymux2[25].OUTPUTSELECT
bf_loffset[3] => copymux2[24].OUTPUTSELECT
bf_loffset[3] => copymux2[23].OUTPUTSELECT
bf_loffset[3] => copymux2[22].OUTPUTSELECT
bf_loffset[3] => copymux2[21].OUTPUTSELECT
bf_loffset[3] => copymux2[20].OUTPUTSELECT
bf_loffset[3] => copymux2[19].OUTPUTSELECT
bf_loffset[3] => copymux2[18].OUTPUTSELECT
bf_loffset[3] => copymux2[17].OUTPUTSELECT
bf_loffset[3] => copymux2[16].OUTPUTSELECT
bf_loffset[3] => copymux2[15].OUTPUTSELECT
bf_loffset[3] => copymux2[14].OUTPUTSELECT
bf_loffset[3] => copymux2[13].OUTPUTSELECT
bf_loffset[3] => copymux2[12].OUTPUTSELECT
bf_loffset[3] => copymux2[11].OUTPUTSELECT
bf_loffset[3] => copymux2[10].OUTPUTSELECT
bf_loffset[3] => copymux2[9].OUTPUTSELECT
bf_loffset[3] => copymux2[8].OUTPUTSELECT
bf_loffset[3] => copymux2[7].OUTPUTSELECT
bf_loffset[3] => copymux2[6].OUTPUTSELECT
bf_loffset[3] => copymux2[5].OUTPUTSELECT
bf_loffset[3] => copymux2[4].OUTPUTSELECT
bf_loffset[3] => copymux2[3].OUTPUTSELECT
bf_loffset[3] => copymux2[2].OUTPUTSELECT
bf_loffset[3] => copymux2[1].OUTPUTSELECT
bf_loffset[3] => copymux2[0].OUTPUTSELECT
bf_loffset[4] => copymux3[31].OUTPUTSELECT
bf_loffset[4] => copymux3[30].OUTPUTSELECT
bf_loffset[4] => copymux3[29].OUTPUTSELECT
bf_loffset[4] => copymux3[28].OUTPUTSELECT
bf_loffset[4] => copymux3[27].OUTPUTSELECT
bf_loffset[4] => copymux3[26].OUTPUTSELECT
bf_loffset[4] => copymux3[25].OUTPUTSELECT
bf_loffset[4] => copymux3[24].OUTPUTSELECT
bf_loffset[4] => copymux3[23].OUTPUTSELECT
bf_loffset[4] => copymux3[22].OUTPUTSELECT
bf_loffset[4] => copymux3[21].OUTPUTSELECT
bf_loffset[4] => copymux3[20].OUTPUTSELECT
bf_loffset[4] => copymux3[19].OUTPUTSELECT
bf_loffset[4] => copymux3[18].OUTPUTSELECT
bf_loffset[4] => copymux3[17].OUTPUTSELECT
bf_loffset[4] => copymux3[16].OUTPUTSELECT
bf_loffset[4] => copymux3[15].OUTPUTSELECT
bf_loffset[4] => copymux3[14].OUTPUTSELECT
bf_loffset[4] => copymux3[13].OUTPUTSELECT
bf_loffset[4] => copymux3[12].OUTPUTSELECT
bf_loffset[4] => copymux3[11].OUTPUTSELECT
bf_loffset[4] => copymux3[10].OUTPUTSELECT
bf_loffset[4] => copymux3[9].OUTPUTSELECT
bf_loffset[4] => copymux3[8].OUTPUTSELECT
bf_loffset[4] => copymux3[7].OUTPUTSELECT
bf_loffset[4] => copymux3[6].OUTPUTSELECT
bf_loffset[4] => copymux3[5].OUTPUTSELECT
bf_loffset[4] => copymux3[4].OUTPUTSELECT
bf_loffset[4] => copymux3[3].OUTPUTSELECT
bf_loffset[4] => copymux3[2].OUTPUTSELECT
bf_loffset[4] => copymux3[1].OUTPUTSELECT
bf_loffset[4] => copymux3[0].OUTPUTSELECT
set_V_Flag <= process_9.DB_MAX_OUTPUT_PORT_TYPE
Flags[0] <= Flags[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags[1] <= Flags[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags[2] <= Flags[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags[3] <= Flags[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags[4] <= Flags[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags[5] <= Flags[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags[6] <= Flags[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
Flags[7] <= Flags[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
c_out[0] <= c_in.DB_MAX_OUTPUT_PORT_TYPE
c_out[1] <= c_in.DB_MAX_OUTPUT_PORT_TYPE
c_out[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[0] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[1] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[2] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[3] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[4] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[5] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[6] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[7] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[8] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[9] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[10] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[11] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[12] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[13] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[14] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[15] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[16] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[17] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[18] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[19] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[20] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[21] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[22] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[23] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[24] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[25] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[26] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[27] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[28] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[29] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[30] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
addsub_q[31] <= Add1.DB_MAX_OUTPUT_PORT_TYPE
ALUout[0] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[1] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[2] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[3] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[4] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[5] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[6] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[7] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[8] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[9] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[10] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[11] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[12] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[13] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[14] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[15] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[16] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[17] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[18] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[19] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[20] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[21] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[22] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[23] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[24] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[25] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[26] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[27] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[28] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[29] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[30] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE
ALUout[31] <= ALUout.DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|Monitor_68K_ROM:rom1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|TS2_68000_Top|Monitor_68K_ROM:rom1|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_a[8] => ~NO_FANOUT~
data_a[9] => ~NO_FANOUT~
data_a[10] => ~NO_FANOUT~
data_a[11] => ~NO_FANOUT~
data_a[12] => ~NO_FANOUT~
data_a[13] => ~NO_FANOUT~
data_a[14] => ~NO_FANOUT~
data_a[15] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_r074:auto_generated.address_a[0]
address_a[1] => altsyncram_r074:auto_generated.address_a[1]
address_a[2] => altsyncram_r074:auto_generated.address_a[2]
address_a[3] => altsyncram_r074:auto_generated.address_a[3]
address_a[4] => altsyncram_r074:auto_generated.address_a[4]
address_a[5] => altsyncram_r074:auto_generated.address_a[5]
address_a[6] => altsyncram_r074:auto_generated.address_a[6]
address_a[7] => altsyncram_r074:auto_generated.address_a[7]
address_a[8] => altsyncram_r074:auto_generated.address_a[8]
address_a[9] => altsyncram_r074:auto_generated.address_a[9]
address_a[10] => altsyncram_r074:auto_generated.address_a[10]
address_a[11] => altsyncram_r074:auto_generated.address_a[11]
address_a[12] => altsyncram_r074:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_r074:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_r074:auto_generated.q_a[0]
q_a[1] <= altsyncram_r074:auto_generated.q_a[1]
q_a[2] <= altsyncram_r074:auto_generated.q_a[2]
q_a[3] <= altsyncram_r074:auto_generated.q_a[3]
q_a[4] <= altsyncram_r074:auto_generated.q_a[4]
q_a[5] <= altsyncram_r074:auto_generated.q_a[5]
q_a[6] <= altsyncram_r074:auto_generated.q_a[6]
q_a[7] <= altsyncram_r074:auto_generated.q_a[7]
q_a[8] <= altsyncram_r074:auto_generated.q_a[8]
q_a[9] <= altsyncram_r074:auto_generated.q_a[9]
q_a[10] <= altsyncram_r074:auto_generated.q_a[10]
q_a[11] <= altsyncram_r074:auto_generated.q_a[11]
q_a[12] <= altsyncram_r074:auto_generated.q_a[12]
q_a[13] <= altsyncram_r074:auto_generated.q_a[13]
q_a[14] <= altsyncram_r074:auto_generated.q_a[14]
q_a[15] <= altsyncram_r074:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TS2_68000_Top|Monitor_68K_ROM:rom1|altsyncram:altsyncram_component|altsyncram_r074:auto_generated
address_a[0] => altsyncram_8m73:altsyncram1.address_a[0]
address_a[1] => altsyncram_8m73:altsyncram1.address_a[1]
address_a[2] => altsyncram_8m73:altsyncram1.address_a[2]
address_a[3] => altsyncram_8m73:altsyncram1.address_a[3]
address_a[4] => altsyncram_8m73:altsyncram1.address_a[4]
address_a[5] => altsyncram_8m73:altsyncram1.address_a[5]
address_a[6] => altsyncram_8m73:altsyncram1.address_a[6]
address_a[7] => altsyncram_8m73:altsyncram1.address_a[7]
address_a[8] => altsyncram_8m73:altsyncram1.address_a[8]
address_a[9] => altsyncram_8m73:altsyncram1.address_a[9]
address_a[10] => altsyncram_8m73:altsyncram1.address_a[10]
address_a[11] => altsyncram_8m73:altsyncram1.address_a[11]
address_a[12] => altsyncram_8m73:altsyncram1.address_a[12]
clock0 => altsyncram_8m73:altsyncram1.clock0
q_a[0] <= altsyncram_8m73:altsyncram1.q_a[0]
q_a[1] <= altsyncram_8m73:altsyncram1.q_a[1]
q_a[2] <= altsyncram_8m73:altsyncram1.q_a[2]
q_a[3] <= altsyncram_8m73:altsyncram1.q_a[3]
q_a[4] <= altsyncram_8m73:altsyncram1.q_a[4]
q_a[5] <= altsyncram_8m73:altsyncram1.q_a[5]
q_a[6] <= altsyncram_8m73:altsyncram1.q_a[6]
q_a[7] <= altsyncram_8m73:altsyncram1.q_a[7]
q_a[8] <= altsyncram_8m73:altsyncram1.q_a[8]
q_a[9] <= altsyncram_8m73:altsyncram1.q_a[9]
q_a[10] <= altsyncram_8m73:altsyncram1.q_a[10]
q_a[11] <= altsyncram_8m73:altsyncram1.q_a[11]
q_a[12] <= altsyncram_8m73:altsyncram1.q_a[12]
q_a[13] <= altsyncram_8m73:altsyncram1.q_a[13]
q_a[14] <= altsyncram_8m73:altsyncram1.q_a[14]
q_a[15] <= altsyncram_8m73:altsyncram1.q_a[15]


|TS2_68000_Top|Monitor_68K_ROM:rom1|altsyncram:altsyncram_component|altsyncram_r074:auto_generated|altsyncram_8m73:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|TS2_68000_Top|Monitor_68K_ROM:rom1|altsyncram:altsyncram_component|altsyncram_r074:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TS2_68000_Top|Monitor_68K_ROM:rom1|altsyncram:altsyncram_component|altsyncram_r074:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TS2_68000_Top|Monitor_68K_ROM:rom1|altsyncram:altsyncram_component|altsyncram_r074:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TS2_68000_Top|Monitor_68K_ROM:rom1|altsyncram:altsyncram_component|altsyncram_r074:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|RAM_8Kx16:ramC000
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
byteena[0] => altsyncram:altsyncram_component.byteena_a[0]
byteena[1] => altsyncram:altsyncram_component.byteena_a[1]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|TS2_68000_Top|RAM_8Kx16:ramC000|altsyncram:altsyncram_component
wren_a => altsyncram_u324:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_u324:auto_generated.data_a[0]
data_a[1] => altsyncram_u324:auto_generated.data_a[1]
data_a[2] => altsyncram_u324:auto_generated.data_a[2]
data_a[3] => altsyncram_u324:auto_generated.data_a[3]
data_a[4] => altsyncram_u324:auto_generated.data_a[4]
data_a[5] => altsyncram_u324:auto_generated.data_a[5]
data_a[6] => altsyncram_u324:auto_generated.data_a[6]
data_a[7] => altsyncram_u324:auto_generated.data_a[7]
data_a[8] => altsyncram_u324:auto_generated.data_a[8]
data_a[9] => altsyncram_u324:auto_generated.data_a[9]
data_a[10] => altsyncram_u324:auto_generated.data_a[10]
data_a[11] => altsyncram_u324:auto_generated.data_a[11]
data_a[12] => altsyncram_u324:auto_generated.data_a[12]
data_a[13] => altsyncram_u324:auto_generated.data_a[13]
data_a[14] => altsyncram_u324:auto_generated.data_a[14]
data_a[15] => altsyncram_u324:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_u324:auto_generated.address_a[0]
address_a[1] => altsyncram_u324:auto_generated.address_a[1]
address_a[2] => altsyncram_u324:auto_generated.address_a[2]
address_a[3] => altsyncram_u324:auto_generated.address_a[3]
address_a[4] => altsyncram_u324:auto_generated.address_a[4]
address_a[5] => altsyncram_u324:auto_generated.address_a[5]
address_a[6] => altsyncram_u324:auto_generated.address_a[6]
address_a[7] => altsyncram_u324:auto_generated.address_a[7]
address_a[8] => altsyncram_u324:auto_generated.address_a[8]
address_a[9] => altsyncram_u324:auto_generated.address_a[9]
address_a[10] => altsyncram_u324:auto_generated.address_a[10]
address_a[11] => altsyncram_u324:auto_generated.address_a[11]
address_a[12] => altsyncram_u324:auto_generated.address_a[12]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_u324:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_u324:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_u324:auto_generated.byteena_a[1]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_u324:auto_generated.q_a[0]
q_a[1] <= altsyncram_u324:auto_generated.q_a[1]
q_a[2] <= altsyncram_u324:auto_generated.q_a[2]
q_a[3] <= altsyncram_u324:auto_generated.q_a[3]
q_a[4] <= altsyncram_u324:auto_generated.q_a[4]
q_a[5] <= altsyncram_u324:auto_generated.q_a[5]
q_a[6] <= altsyncram_u324:auto_generated.q_a[6]
q_a[7] <= altsyncram_u324:auto_generated.q_a[7]
q_a[8] <= altsyncram_u324:auto_generated.q_a[8]
q_a[9] <= altsyncram_u324:auto_generated.q_a[9]
q_a[10] <= altsyncram_u324:auto_generated.q_a[10]
q_a[11] <= altsyncram_u324:auto_generated.q_a[11]
q_a[12] <= altsyncram_u324:auto_generated.q_a[12]
q_a[13] <= altsyncram_u324:auto_generated.q_a[13]
q_a[14] <= altsyncram_u324:auto_generated.q_a[14]
q_a[15] <= altsyncram_u324:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TS2_68000_Top|RAM_8Kx16:ramC000|altsyncram:altsyncram_component|altsyncram_u324:auto_generated
address_a[0] => altsyncram_oo03:altsyncram1.address_a[0]
address_a[1] => altsyncram_oo03:altsyncram1.address_a[1]
address_a[2] => altsyncram_oo03:altsyncram1.address_a[2]
address_a[3] => altsyncram_oo03:altsyncram1.address_a[3]
address_a[4] => altsyncram_oo03:altsyncram1.address_a[4]
address_a[5] => altsyncram_oo03:altsyncram1.address_a[5]
address_a[6] => altsyncram_oo03:altsyncram1.address_a[6]
address_a[7] => altsyncram_oo03:altsyncram1.address_a[7]
address_a[8] => altsyncram_oo03:altsyncram1.address_a[8]
address_a[9] => altsyncram_oo03:altsyncram1.address_a[9]
address_a[10] => altsyncram_oo03:altsyncram1.address_a[10]
address_a[11] => altsyncram_oo03:altsyncram1.address_a[11]
address_a[12] => altsyncram_oo03:altsyncram1.address_a[12]
byteena_a[0] => altsyncram_oo03:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_oo03:altsyncram1.byteena_a[1]
clock0 => altsyncram_oo03:altsyncram1.clock0
data_a[0] => altsyncram_oo03:altsyncram1.data_a[0]
data_a[1] => altsyncram_oo03:altsyncram1.data_a[1]
data_a[2] => altsyncram_oo03:altsyncram1.data_a[2]
data_a[3] => altsyncram_oo03:altsyncram1.data_a[3]
data_a[4] => altsyncram_oo03:altsyncram1.data_a[4]
data_a[5] => altsyncram_oo03:altsyncram1.data_a[5]
data_a[6] => altsyncram_oo03:altsyncram1.data_a[6]
data_a[7] => altsyncram_oo03:altsyncram1.data_a[7]
data_a[8] => altsyncram_oo03:altsyncram1.data_a[8]
data_a[9] => altsyncram_oo03:altsyncram1.data_a[9]
data_a[10] => altsyncram_oo03:altsyncram1.data_a[10]
data_a[11] => altsyncram_oo03:altsyncram1.data_a[11]
data_a[12] => altsyncram_oo03:altsyncram1.data_a[12]
data_a[13] => altsyncram_oo03:altsyncram1.data_a[13]
data_a[14] => altsyncram_oo03:altsyncram1.data_a[14]
data_a[15] => altsyncram_oo03:altsyncram1.data_a[15]
q_a[0] <= altsyncram_oo03:altsyncram1.q_a[0]
q_a[1] <= altsyncram_oo03:altsyncram1.q_a[1]
q_a[2] <= altsyncram_oo03:altsyncram1.q_a[2]
q_a[3] <= altsyncram_oo03:altsyncram1.q_a[3]
q_a[4] <= altsyncram_oo03:altsyncram1.q_a[4]
q_a[5] <= altsyncram_oo03:altsyncram1.q_a[5]
q_a[6] <= altsyncram_oo03:altsyncram1.q_a[6]
q_a[7] <= altsyncram_oo03:altsyncram1.q_a[7]
q_a[8] <= altsyncram_oo03:altsyncram1.q_a[8]
q_a[9] <= altsyncram_oo03:altsyncram1.q_a[9]
q_a[10] <= altsyncram_oo03:altsyncram1.q_a[10]
q_a[11] <= altsyncram_oo03:altsyncram1.q_a[11]
q_a[12] <= altsyncram_oo03:altsyncram1.q_a[12]
q_a[13] <= altsyncram_oo03:altsyncram1.q_a[13]
q_a[14] <= altsyncram_oo03:altsyncram1.q_a[14]
q_a[15] <= altsyncram_oo03:altsyncram1.q_a[15]
wren_a => altsyncram_oo03:altsyncram1.wren_a


|TS2_68000_Top|RAM_8Kx16:ramC000|altsyncram:altsyncram_component|altsyncram_u324:auto_generated|altsyncram_oo03:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
data_a[0] => ram_block3a0.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
q_a[0] <= ram_block3a0.PORTADATAOUT
q_a[1] <= ram_block3a1.PORTADATAOUT
q_a[2] <= ram_block3a2.PORTADATAOUT
q_a[3] <= ram_block3a3.PORTADATAOUT
q_a[4] <= ram_block3a4.PORTADATAOUT
q_a[5] <= ram_block3a5.PORTADATAOUT
q_a[6] <= ram_block3a6.PORTADATAOUT
q_a[7] <= ram_block3a7.PORTADATAOUT
q_a[8] <= ram_block3a8.PORTADATAOUT
q_a[9] <= ram_block3a9.PORTADATAOUT
q_a[10] <= ram_block3a10.PORTADATAOUT
q_a[11] <= ram_block3a11.PORTADATAOUT
q_a[12] <= ram_block3a12.PORTADATAOUT
q_a[13] <= ram_block3a13.PORTADATAOUT
q_a[14] <= ram_block3a14.PORTADATAOUT
q_a[15] <= ram_block3a15.PORTADATAOUT
q_b[0] <= ram_block3a0.PORTBDATAOUT
q_b[1] <= ram_block3a1.PORTBDATAOUT
q_b[2] <= ram_block3a2.PORTBDATAOUT
q_b[3] <= ram_block3a3.PORTBDATAOUT
q_b[4] <= ram_block3a4.PORTBDATAOUT
q_b[5] <= ram_block3a5.PORTBDATAOUT
q_b[6] <= ram_block3a6.PORTBDATAOUT
q_b[7] <= ram_block3a7.PORTBDATAOUT
q_b[8] <= ram_block3a8.PORTBDATAOUT
q_b[9] <= ram_block3a9.PORTBDATAOUT
q_b[10] <= ram_block3a10.PORTBDATAOUT
q_b[11] <= ram_block3a11.PORTBDATAOUT
q_b[12] <= ram_block3a12.PORTBDATAOUT
q_b[13] <= ram_block3a13.PORTBDATAOUT
q_b[14] <= ram_block3a14.PORTBDATAOUT
q_b[15] <= ram_block3a15.PORTBDATAOUT
wren_a => ram_block3a0.PORTAWE
wren_a => ram_block3a1.PORTAWE
wren_a => ram_block3a2.PORTAWE
wren_a => ram_block3a3.PORTAWE
wren_a => ram_block3a4.PORTAWE
wren_a => ram_block3a5.PORTAWE
wren_a => ram_block3a6.PORTAWE
wren_a => ram_block3a7.PORTAWE
wren_a => ram_block3a8.PORTAWE
wren_a => ram_block3a9.PORTAWE
wren_a => ram_block3a10.PORTAWE
wren_a => ram_block3a11.PORTAWE
wren_a => ram_block3a12.PORTAWE
wren_a => ram_block3a13.PORTAWE
wren_a => ram_block3a14.PORTAWE
wren_a => ram_block3a15.PORTAWE
wren_b => ram_block3a0.PORTBWE
wren_b => ram_block3a1.PORTBWE
wren_b => ram_block3a2.PORTBWE
wren_b => ram_block3a3.PORTBWE
wren_b => ram_block3a4.PORTBWE
wren_b => ram_block3a5.PORTBWE
wren_b => ram_block3a6.PORTBWE
wren_b => ram_block3a7.PORTBWE
wren_b => ram_block3a8.PORTBWE
wren_b => ram_block3a9.PORTBWE
wren_b => ram_block3a10.PORTBWE
wren_b => ram_block3a11.PORTBWE
wren_b => ram_block3a12.PORTBWE
wren_b => ram_block3a13.PORTBWE
wren_b => ram_block3a14.PORTBWE
wren_b => ram_block3a15.PORTBWE


|TS2_68000_Top|RAM_8Kx16:ramC000|altsyncram:altsyncram_component|altsyncram_u324:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TS2_68000_Top|RAM_8Kx16:ramC000|altsyncram:altsyncram_component|altsyncram_u324:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TS2_68000_Top|RAM_8Kx16:ramC000|altsyncram:altsyncram_component|altsyncram_u324:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TS2_68000_Top|RAM_8Kx16:ramC000|altsyncram:altsyncram_component|altsyncram_u324:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|RAM_16Kx16:ram1
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
byteena[0] => altsyncram:altsyncram_component.byteena_a[0]
byteena[1] => altsyncram:altsyncram_component.byteena_a[1]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|TS2_68000_Top|RAM_16Kx16:ram1|altsyncram:altsyncram_component
wren_a => altsyncram_h524:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h524:auto_generated.data_a[0]
data_a[1] => altsyncram_h524:auto_generated.data_a[1]
data_a[2] => altsyncram_h524:auto_generated.data_a[2]
data_a[3] => altsyncram_h524:auto_generated.data_a[3]
data_a[4] => altsyncram_h524:auto_generated.data_a[4]
data_a[5] => altsyncram_h524:auto_generated.data_a[5]
data_a[6] => altsyncram_h524:auto_generated.data_a[6]
data_a[7] => altsyncram_h524:auto_generated.data_a[7]
data_a[8] => altsyncram_h524:auto_generated.data_a[8]
data_a[9] => altsyncram_h524:auto_generated.data_a[9]
data_a[10] => altsyncram_h524:auto_generated.data_a[10]
data_a[11] => altsyncram_h524:auto_generated.data_a[11]
data_a[12] => altsyncram_h524:auto_generated.data_a[12]
data_a[13] => altsyncram_h524:auto_generated.data_a[13]
data_a[14] => altsyncram_h524:auto_generated.data_a[14]
data_a[15] => altsyncram_h524:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h524:auto_generated.address_a[0]
address_a[1] => altsyncram_h524:auto_generated.address_a[1]
address_a[2] => altsyncram_h524:auto_generated.address_a[2]
address_a[3] => altsyncram_h524:auto_generated.address_a[3]
address_a[4] => altsyncram_h524:auto_generated.address_a[4]
address_a[5] => altsyncram_h524:auto_generated.address_a[5]
address_a[6] => altsyncram_h524:auto_generated.address_a[6]
address_a[7] => altsyncram_h524:auto_generated.address_a[7]
address_a[8] => altsyncram_h524:auto_generated.address_a[8]
address_a[9] => altsyncram_h524:auto_generated.address_a[9]
address_a[10] => altsyncram_h524:auto_generated.address_a[10]
address_a[11] => altsyncram_h524:auto_generated.address_a[11]
address_a[12] => altsyncram_h524:auto_generated.address_a[12]
address_a[13] => altsyncram_h524:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h524:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_h524:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_h524:auto_generated.byteena_a[1]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h524:auto_generated.q_a[0]
q_a[1] <= altsyncram_h524:auto_generated.q_a[1]
q_a[2] <= altsyncram_h524:auto_generated.q_a[2]
q_a[3] <= altsyncram_h524:auto_generated.q_a[3]
q_a[4] <= altsyncram_h524:auto_generated.q_a[4]
q_a[5] <= altsyncram_h524:auto_generated.q_a[5]
q_a[6] <= altsyncram_h524:auto_generated.q_a[6]
q_a[7] <= altsyncram_h524:auto_generated.q_a[7]
q_a[8] <= altsyncram_h524:auto_generated.q_a[8]
q_a[9] <= altsyncram_h524:auto_generated.q_a[9]
q_a[10] <= altsyncram_h524:auto_generated.q_a[10]
q_a[11] <= altsyncram_h524:auto_generated.q_a[11]
q_a[12] <= altsyncram_h524:auto_generated.q_a[12]
q_a[13] <= altsyncram_h524:auto_generated.q_a[13]
q_a[14] <= altsyncram_h524:auto_generated.q_a[14]
q_a[15] <= altsyncram_h524:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TS2_68000_Top|RAM_16Kx16:ram1|altsyncram:altsyncram_component|altsyncram_h524:auto_generated
address_a[0] => altsyncram_ur03:altsyncram1.address_a[0]
address_a[1] => altsyncram_ur03:altsyncram1.address_a[1]
address_a[2] => altsyncram_ur03:altsyncram1.address_a[2]
address_a[3] => altsyncram_ur03:altsyncram1.address_a[3]
address_a[4] => altsyncram_ur03:altsyncram1.address_a[4]
address_a[5] => altsyncram_ur03:altsyncram1.address_a[5]
address_a[6] => altsyncram_ur03:altsyncram1.address_a[6]
address_a[7] => altsyncram_ur03:altsyncram1.address_a[7]
address_a[8] => altsyncram_ur03:altsyncram1.address_a[8]
address_a[9] => altsyncram_ur03:altsyncram1.address_a[9]
address_a[10] => altsyncram_ur03:altsyncram1.address_a[10]
address_a[11] => altsyncram_ur03:altsyncram1.address_a[11]
address_a[12] => altsyncram_ur03:altsyncram1.address_a[12]
address_a[13] => altsyncram_ur03:altsyncram1.address_a[13]
byteena_a[0] => altsyncram_ur03:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_ur03:altsyncram1.byteena_a[1]
clock0 => altsyncram_ur03:altsyncram1.clock0
data_a[0] => altsyncram_ur03:altsyncram1.data_a[0]
data_a[1] => altsyncram_ur03:altsyncram1.data_a[1]
data_a[2] => altsyncram_ur03:altsyncram1.data_a[2]
data_a[3] => altsyncram_ur03:altsyncram1.data_a[3]
data_a[4] => altsyncram_ur03:altsyncram1.data_a[4]
data_a[5] => altsyncram_ur03:altsyncram1.data_a[5]
data_a[6] => altsyncram_ur03:altsyncram1.data_a[6]
data_a[7] => altsyncram_ur03:altsyncram1.data_a[7]
data_a[8] => altsyncram_ur03:altsyncram1.data_a[8]
data_a[9] => altsyncram_ur03:altsyncram1.data_a[9]
data_a[10] => altsyncram_ur03:altsyncram1.data_a[10]
data_a[11] => altsyncram_ur03:altsyncram1.data_a[11]
data_a[12] => altsyncram_ur03:altsyncram1.data_a[12]
data_a[13] => altsyncram_ur03:altsyncram1.data_a[13]
data_a[14] => altsyncram_ur03:altsyncram1.data_a[14]
data_a[15] => altsyncram_ur03:altsyncram1.data_a[15]
q_a[0] <= altsyncram_ur03:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ur03:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ur03:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ur03:altsyncram1.q_a[3]
q_a[4] <= altsyncram_ur03:altsyncram1.q_a[4]
q_a[5] <= altsyncram_ur03:altsyncram1.q_a[5]
q_a[6] <= altsyncram_ur03:altsyncram1.q_a[6]
q_a[7] <= altsyncram_ur03:altsyncram1.q_a[7]
q_a[8] <= altsyncram_ur03:altsyncram1.q_a[8]
q_a[9] <= altsyncram_ur03:altsyncram1.q_a[9]
q_a[10] <= altsyncram_ur03:altsyncram1.q_a[10]
q_a[11] <= altsyncram_ur03:altsyncram1.q_a[11]
q_a[12] <= altsyncram_ur03:altsyncram1.q_a[12]
q_a[13] <= altsyncram_ur03:altsyncram1.q_a[13]
q_a[14] <= altsyncram_ur03:altsyncram1.q_a[14]
q_a[15] <= altsyncram_ur03:altsyncram1.q_a[15]
wren_a => altsyncram_ur03:altsyncram1.wren_a


|TS2_68000_Top|RAM_16Kx16:ram1|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|altsyncram_ur03:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_5la:decode4.data[0]
address_a[13] => decode_u0a:rden_decode_a.data[0]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_5la:decode5.data[0]
address_b[13] => decode_u0a:rden_decode_b.data[0]
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block3a0.PORTADATAIN
data_a[0] => ram_block3a16.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[1] => ram_block3a17.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[2] => ram_block3a18.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[3] => ram_block3a19.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[4] => ram_block3a20.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[5] => ram_block3a21.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[6] => ram_block3a22.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[7] => ram_block3a23.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[8] => ram_block3a24.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[9] => ram_block3a25.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[10] => ram_block3a26.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[11] => ram_block3a27.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[12] => ram_block3a28.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[13] => ram_block3a29.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[14] => ram_block3a30.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[15] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a20.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a21.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a22.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a23.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[8] => ram_block3a24.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[9] => ram_block3a25.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[10] => ram_block3a26.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[11] => ram_block3a27.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[12] => ram_block3a28.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[13] => ram_block3a29.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[14] => ram_block3a30.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[15] => ram_block3a31.PORTBDATAIN
q_a[0] <= mux_4hb:mux6.result[0]
q_a[1] <= mux_4hb:mux6.result[1]
q_a[2] <= mux_4hb:mux6.result[2]
q_a[3] <= mux_4hb:mux6.result[3]
q_a[4] <= mux_4hb:mux6.result[4]
q_a[5] <= mux_4hb:mux6.result[5]
q_a[6] <= mux_4hb:mux6.result[6]
q_a[7] <= mux_4hb:mux6.result[7]
q_a[8] <= mux_4hb:mux6.result[8]
q_a[9] <= mux_4hb:mux6.result[9]
q_a[10] <= mux_4hb:mux6.result[10]
q_a[11] <= mux_4hb:mux6.result[11]
q_a[12] <= mux_4hb:mux6.result[12]
q_a[13] <= mux_4hb:mux6.result[13]
q_a[14] <= mux_4hb:mux6.result[14]
q_a[15] <= mux_4hb:mux6.result[15]
q_b[0] <= mux_4hb:mux7.result[0]
q_b[1] <= mux_4hb:mux7.result[1]
q_b[2] <= mux_4hb:mux7.result[2]
q_b[3] <= mux_4hb:mux7.result[3]
q_b[4] <= mux_4hb:mux7.result[4]
q_b[5] <= mux_4hb:mux7.result[5]
q_b[6] <= mux_4hb:mux7.result[6]
q_b[7] <= mux_4hb:mux7.result[7]
q_b[8] <= mux_4hb:mux7.result[8]
q_b[9] <= mux_4hb:mux7.result[9]
q_b[10] <= mux_4hb:mux7.result[10]
q_b[11] <= mux_4hb:mux7.result[11]
q_b[12] <= mux_4hb:mux7.result[12]
q_b[13] <= mux_4hb:mux7.result[13]
q_b[14] <= mux_4hb:mux7.result[14]
q_b[15] <= mux_4hb:mux7.result[15]
wren_a => decode_5la:decode4.enable
wren_b => decode_5la:decode5.enable


|TS2_68000_Top|RAM_16Kx16:ram1|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|altsyncram_ur03:altsyncram1|decode_5la:decode4
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|RAM_16Kx16:ram1|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|altsyncram_ur03:altsyncram1|decode_5la:decode5
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|RAM_16Kx16:ram1|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|altsyncram_ur03:altsyncram1|decode_u0a:rden_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|RAM_16Kx16:ram1|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|altsyncram_ur03:altsyncram1|decode_u0a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|RAM_16Kx16:ram1|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|altsyncram_ur03:altsyncram1|mux_4hb:mux6
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|TS2_68000_Top|RAM_16Kx16:ram1|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|altsyncram_ur03:altsyncram1|mux_4hb:mux7
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|TS2_68000_Top|RAM_16Kx16:ram1|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TS2_68000_Top|RAM_16Kx16:ram1|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TS2_68000_Top|RAM_16Kx16:ram1|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TS2_68000_Top|RAM_16Kx16:ram1|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|RAM_32Kx16:ram2
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
address[14] => altsyncram:altsyncram_component.address_a[14]
byteena[0] => altsyncram:altsyncram_component.byteena_a[0]
byteena[1] => altsyncram:altsyncram_component.byteena_a[1]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|TS2_68000_Top|RAM_32Kx16:ram2|altsyncram:altsyncram_component
wren_a => altsyncram_fj04:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_fj04:auto_generated.data_a[0]
data_a[1] => altsyncram_fj04:auto_generated.data_a[1]
data_a[2] => altsyncram_fj04:auto_generated.data_a[2]
data_a[3] => altsyncram_fj04:auto_generated.data_a[3]
data_a[4] => altsyncram_fj04:auto_generated.data_a[4]
data_a[5] => altsyncram_fj04:auto_generated.data_a[5]
data_a[6] => altsyncram_fj04:auto_generated.data_a[6]
data_a[7] => altsyncram_fj04:auto_generated.data_a[7]
data_a[8] => altsyncram_fj04:auto_generated.data_a[8]
data_a[9] => altsyncram_fj04:auto_generated.data_a[9]
data_a[10] => altsyncram_fj04:auto_generated.data_a[10]
data_a[11] => altsyncram_fj04:auto_generated.data_a[11]
data_a[12] => altsyncram_fj04:auto_generated.data_a[12]
data_a[13] => altsyncram_fj04:auto_generated.data_a[13]
data_a[14] => altsyncram_fj04:auto_generated.data_a[14]
data_a[15] => altsyncram_fj04:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_fj04:auto_generated.address_a[0]
address_a[1] => altsyncram_fj04:auto_generated.address_a[1]
address_a[2] => altsyncram_fj04:auto_generated.address_a[2]
address_a[3] => altsyncram_fj04:auto_generated.address_a[3]
address_a[4] => altsyncram_fj04:auto_generated.address_a[4]
address_a[5] => altsyncram_fj04:auto_generated.address_a[5]
address_a[6] => altsyncram_fj04:auto_generated.address_a[6]
address_a[7] => altsyncram_fj04:auto_generated.address_a[7]
address_a[8] => altsyncram_fj04:auto_generated.address_a[8]
address_a[9] => altsyncram_fj04:auto_generated.address_a[9]
address_a[10] => altsyncram_fj04:auto_generated.address_a[10]
address_a[11] => altsyncram_fj04:auto_generated.address_a[11]
address_a[12] => altsyncram_fj04:auto_generated.address_a[12]
address_a[13] => altsyncram_fj04:auto_generated.address_a[13]
address_a[14] => altsyncram_fj04:auto_generated.address_a[14]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_fj04:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_fj04:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_fj04:auto_generated.byteena_a[1]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_fj04:auto_generated.q_a[0]
q_a[1] <= altsyncram_fj04:auto_generated.q_a[1]
q_a[2] <= altsyncram_fj04:auto_generated.q_a[2]
q_a[3] <= altsyncram_fj04:auto_generated.q_a[3]
q_a[4] <= altsyncram_fj04:auto_generated.q_a[4]
q_a[5] <= altsyncram_fj04:auto_generated.q_a[5]
q_a[6] <= altsyncram_fj04:auto_generated.q_a[6]
q_a[7] <= altsyncram_fj04:auto_generated.q_a[7]
q_a[8] <= altsyncram_fj04:auto_generated.q_a[8]
q_a[9] <= altsyncram_fj04:auto_generated.q_a[9]
q_a[10] <= altsyncram_fj04:auto_generated.q_a[10]
q_a[11] <= altsyncram_fj04:auto_generated.q_a[11]
q_a[12] <= altsyncram_fj04:auto_generated.q_a[12]
q_a[13] <= altsyncram_fj04:auto_generated.q_a[13]
q_a[14] <= altsyncram_fj04:auto_generated.q_a[14]
q_a[15] <= altsyncram_fj04:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TS2_68000_Top|RAM_32Kx16:ram2|altsyncram:altsyncram_component|altsyncram_fj04:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[0] => ram_block1a8.PORTAADDR
address_a[0] => ram_block1a9.PORTAADDR
address_a[0] => ram_block1a10.PORTAADDR
address_a[0] => ram_block1a11.PORTAADDR
address_a[0] => ram_block1a12.PORTAADDR
address_a[0] => ram_block1a13.PORTAADDR
address_a[0] => ram_block1a14.PORTAADDR
address_a[0] => ram_block1a15.PORTAADDR
address_a[0] => ram_block1a16.PORTAADDR
address_a[0] => ram_block1a17.PORTAADDR
address_a[0] => ram_block1a18.PORTAADDR
address_a[0] => ram_block1a19.PORTAADDR
address_a[0] => ram_block1a20.PORTAADDR
address_a[0] => ram_block1a21.PORTAADDR
address_a[0] => ram_block1a22.PORTAADDR
address_a[0] => ram_block1a23.PORTAADDR
address_a[0] => ram_block1a24.PORTAADDR
address_a[0] => ram_block1a25.PORTAADDR
address_a[0] => ram_block1a26.PORTAADDR
address_a[0] => ram_block1a27.PORTAADDR
address_a[0] => ram_block1a28.PORTAADDR
address_a[0] => ram_block1a29.PORTAADDR
address_a[0] => ram_block1a30.PORTAADDR
address_a[0] => ram_block1a31.PORTAADDR
address_a[0] => ram_block1a32.PORTAADDR
address_a[0] => ram_block1a33.PORTAADDR
address_a[0] => ram_block1a34.PORTAADDR
address_a[0] => ram_block1a35.PORTAADDR
address_a[0] => ram_block1a36.PORTAADDR
address_a[0] => ram_block1a37.PORTAADDR
address_a[0] => ram_block1a38.PORTAADDR
address_a[0] => ram_block1a39.PORTAADDR
address_a[0] => ram_block1a40.PORTAADDR
address_a[0] => ram_block1a41.PORTAADDR
address_a[0] => ram_block1a42.PORTAADDR
address_a[0] => ram_block1a43.PORTAADDR
address_a[0] => ram_block1a44.PORTAADDR
address_a[0] => ram_block1a45.PORTAADDR
address_a[0] => ram_block1a46.PORTAADDR
address_a[0] => ram_block1a47.PORTAADDR
address_a[0] => ram_block1a48.PORTAADDR
address_a[0] => ram_block1a49.PORTAADDR
address_a[0] => ram_block1a50.PORTAADDR
address_a[0] => ram_block1a51.PORTAADDR
address_a[0] => ram_block1a52.PORTAADDR
address_a[0] => ram_block1a53.PORTAADDR
address_a[0] => ram_block1a54.PORTAADDR
address_a[0] => ram_block1a55.PORTAADDR
address_a[0] => ram_block1a56.PORTAADDR
address_a[0] => ram_block1a57.PORTAADDR
address_a[0] => ram_block1a58.PORTAADDR
address_a[0] => ram_block1a59.PORTAADDR
address_a[0] => ram_block1a60.PORTAADDR
address_a[0] => ram_block1a61.PORTAADDR
address_a[0] => ram_block1a62.PORTAADDR
address_a[0] => ram_block1a63.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[1] => ram_block1a8.PORTAADDR1
address_a[1] => ram_block1a9.PORTAADDR1
address_a[1] => ram_block1a10.PORTAADDR1
address_a[1] => ram_block1a11.PORTAADDR1
address_a[1] => ram_block1a12.PORTAADDR1
address_a[1] => ram_block1a13.PORTAADDR1
address_a[1] => ram_block1a14.PORTAADDR1
address_a[1] => ram_block1a15.PORTAADDR1
address_a[1] => ram_block1a16.PORTAADDR1
address_a[1] => ram_block1a17.PORTAADDR1
address_a[1] => ram_block1a18.PORTAADDR1
address_a[1] => ram_block1a19.PORTAADDR1
address_a[1] => ram_block1a20.PORTAADDR1
address_a[1] => ram_block1a21.PORTAADDR1
address_a[1] => ram_block1a22.PORTAADDR1
address_a[1] => ram_block1a23.PORTAADDR1
address_a[1] => ram_block1a24.PORTAADDR1
address_a[1] => ram_block1a25.PORTAADDR1
address_a[1] => ram_block1a26.PORTAADDR1
address_a[1] => ram_block1a27.PORTAADDR1
address_a[1] => ram_block1a28.PORTAADDR1
address_a[1] => ram_block1a29.PORTAADDR1
address_a[1] => ram_block1a30.PORTAADDR1
address_a[1] => ram_block1a31.PORTAADDR1
address_a[1] => ram_block1a32.PORTAADDR1
address_a[1] => ram_block1a33.PORTAADDR1
address_a[1] => ram_block1a34.PORTAADDR1
address_a[1] => ram_block1a35.PORTAADDR1
address_a[1] => ram_block1a36.PORTAADDR1
address_a[1] => ram_block1a37.PORTAADDR1
address_a[1] => ram_block1a38.PORTAADDR1
address_a[1] => ram_block1a39.PORTAADDR1
address_a[1] => ram_block1a40.PORTAADDR1
address_a[1] => ram_block1a41.PORTAADDR1
address_a[1] => ram_block1a42.PORTAADDR1
address_a[1] => ram_block1a43.PORTAADDR1
address_a[1] => ram_block1a44.PORTAADDR1
address_a[1] => ram_block1a45.PORTAADDR1
address_a[1] => ram_block1a46.PORTAADDR1
address_a[1] => ram_block1a47.PORTAADDR1
address_a[1] => ram_block1a48.PORTAADDR1
address_a[1] => ram_block1a49.PORTAADDR1
address_a[1] => ram_block1a50.PORTAADDR1
address_a[1] => ram_block1a51.PORTAADDR1
address_a[1] => ram_block1a52.PORTAADDR1
address_a[1] => ram_block1a53.PORTAADDR1
address_a[1] => ram_block1a54.PORTAADDR1
address_a[1] => ram_block1a55.PORTAADDR1
address_a[1] => ram_block1a56.PORTAADDR1
address_a[1] => ram_block1a57.PORTAADDR1
address_a[1] => ram_block1a58.PORTAADDR1
address_a[1] => ram_block1a59.PORTAADDR1
address_a[1] => ram_block1a60.PORTAADDR1
address_a[1] => ram_block1a61.PORTAADDR1
address_a[1] => ram_block1a62.PORTAADDR1
address_a[1] => ram_block1a63.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[2] => ram_block1a8.PORTAADDR2
address_a[2] => ram_block1a9.PORTAADDR2
address_a[2] => ram_block1a10.PORTAADDR2
address_a[2] => ram_block1a11.PORTAADDR2
address_a[2] => ram_block1a12.PORTAADDR2
address_a[2] => ram_block1a13.PORTAADDR2
address_a[2] => ram_block1a14.PORTAADDR2
address_a[2] => ram_block1a15.PORTAADDR2
address_a[2] => ram_block1a16.PORTAADDR2
address_a[2] => ram_block1a17.PORTAADDR2
address_a[2] => ram_block1a18.PORTAADDR2
address_a[2] => ram_block1a19.PORTAADDR2
address_a[2] => ram_block1a20.PORTAADDR2
address_a[2] => ram_block1a21.PORTAADDR2
address_a[2] => ram_block1a22.PORTAADDR2
address_a[2] => ram_block1a23.PORTAADDR2
address_a[2] => ram_block1a24.PORTAADDR2
address_a[2] => ram_block1a25.PORTAADDR2
address_a[2] => ram_block1a26.PORTAADDR2
address_a[2] => ram_block1a27.PORTAADDR2
address_a[2] => ram_block1a28.PORTAADDR2
address_a[2] => ram_block1a29.PORTAADDR2
address_a[2] => ram_block1a30.PORTAADDR2
address_a[2] => ram_block1a31.PORTAADDR2
address_a[2] => ram_block1a32.PORTAADDR2
address_a[2] => ram_block1a33.PORTAADDR2
address_a[2] => ram_block1a34.PORTAADDR2
address_a[2] => ram_block1a35.PORTAADDR2
address_a[2] => ram_block1a36.PORTAADDR2
address_a[2] => ram_block1a37.PORTAADDR2
address_a[2] => ram_block1a38.PORTAADDR2
address_a[2] => ram_block1a39.PORTAADDR2
address_a[2] => ram_block1a40.PORTAADDR2
address_a[2] => ram_block1a41.PORTAADDR2
address_a[2] => ram_block1a42.PORTAADDR2
address_a[2] => ram_block1a43.PORTAADDR2
address_a[2] => ram_block1a44.PORTAADDR2
address_a[2] => ram_block1a45.PORTAADDR2
address_a[2] => ram_block1a46.PORTAADDR2
address_a[2] => ram_block1a47.PORTAADDR2
address_a[2] => ram_block1a48.PORTAADDR2
address_a[2] => ram_block1a49.PORTAADDR2
address_a[2] => ram_block1a50.PORTAADDR2
address_a[2] => ram_block1a51.PORTAADDR2
address_a[2] => ram_block1a52.PORTAADDR2
address_a[2] => ram_block1a53.PORTAADDR2
address_a[2] => ram_block1a54.PORTAADDR2
address_a[2] => ram_block1a55.PORTAADDR2
address_a[2] => ram_block1a56.PORTAADDR2
address_a[2] => ram_block1a57.PORTAADDR2
address_a[2] => ram_block1a58.PORTAADDR2
address_a[2] => ram_block1a59.PORTAADDR2
address_a[2] => ram_block1a60.PORTAADDR2
address_a[2] => ram_block1a61.PORTAADDR2
address_a[2] => ram_block1a62.PORTAADDR2
address_a[2] => ram_block1a63.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[3] => ram_block1a8.PORTAADDR3
address_a[3] => ram_block1a9.PORTAADDR3
address_a[3] => ram_block1a10.PORTAADDR3
address_a[3] => ram_block1a11.PORTAADDR3
address_a[3] => ram_block1a12.PORTAADDR3
address_a[3] => ram_block1a13.PORTAADDR3
address_a[3] => ram_block1a14.PORTAADDR3
address_a[3] => ram_block1a15.PORTAADDR3
address_a[3] => ram_block1a16.PORTAADDR3
address_a[3] => ram_block1a17.PORTAADDR3
address_a[3] => ram_block1a18.PORTAADDR3
address_a[3] => ram_block1a19.PORTAADDR3
address_a[3] => ram_block1a20.PORTAADDR3
address_a[3] => ram_block1a21.PORTAADDR3
address_a[3] => ram_block1a22.PORTAADDR3
address_a[3] => ram_block1a23.PORTAADDR3
address_a[3] => ram_block1a24.PORTAADDR3
address_a[3] => ram_block1a25.PORTAADDR3
address_a[3] => ram_block1a26.PORTAADDR3
address_a[3] => ram_block1a27.PORTAADDR3
address_a[3] => ram_block1a28.PORTAADDR3
address_a[3] => ram_block1a29.PORTAADDR3
address_a[3] => ram_block1a30.PORTAADDR3
address_a[3] => ram_block1a31.PORTAADDR3
address_a[3] => ram_block1a32.PORTAADDR3
address_a[3] => ram_block1a33.PORTAADDR3
address_a[3] => ram_block1a34.PORTAADDR3
address_a[3] => ram_block1a35.PORTAADDR3
address_a[3] => ram_block1a36.PORTAADDR3
address_a[3] => ram_block1a37.PORTAADDR3
address_a[3] => ram_block1a38.PORTAADDR3
address_a[3] => ram_block1a39.PORTAADDR3
address_a[3] => ram_block1a40.PORTAADDR3
address_a[3] => ram_block1a41.PORTAADDR3
address_a[3] => ram_block1a42.PORTAADDR3
address_a[3] => ram_block1a43.PORTAADDR3
address_a[3] => ram_block1a44.PORTAADDR3
address_a[3] => ram_block1a45.PORTAADDR3
address_a[3] => ram_block1a46.PORTAADDR3
address_a[3] => ram_block1a47.PORTAADDR3
address_a[3] => ram_block1a48.PORTAADDR3
address_a[3] => ram_block1a49.PORTAADDR3
address_a[3] => ram_block1a50.PORTAADDR3
address_a[3] => ram_block1a51.PORTAADDR3
address_a[3] => ram_block1a52.PORTAADDR3
address_a[3] => ram_block1a53.PORTAADDR3
address_a[3] => ram_block1a54.PORTAADDR3
address_a[3] => ram_block1a55.PORTAADDR3
address_a[3] => ram_block1a56.PORTAADDR3
address_a[3] => ram_block1a57.PORTAADDR3
address_a[3] => ram_block1a58.PORTAADDR3
address_a[3] => ram_block1a59.PORTAADDR3
address_a[3] => ram_block1a60.PORTAADDR3
address_a[3] => ram_block1a61.PORTAADDR3
address_a[3] => ram_block1a62.PORTAADDR3
address_a[3] => ram_block1a63.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[4] => ram_block1a8.PORTAADDR4
address_a[4] => ram_block1a9.PORTAADDR4
address_a[4] => ram_block1a10.PORTAADDR4
address_a[4] => ram_block1a11.PORTAADDR4
address_a[4] => ram_block1a12.PORTAADDR4
address_a[4] => ram_block1a13.PORTAADDR4
address_a[4] => ram_block1a14.PORTAADDR4
address_a[4] => ram_block1a15.PORTAADDR4
address_a[4] => ram_block1a16.PORTAADDR4
address_a[4] => ram_block1a17.PORTAADDR4
address_a[4] => ram_block1a18.PORTAADDR4
address_a[4] => ram_block1a19.PORTAADDR4
address_a[4] => ram_block1a20.PORTAADDR4
address_a[4] => ram_block1a21.PORTAADDR4
address_a[4] => ram_block1a22.PORTAADDR4
address_a[4] => ram_block1a23.PORTAADDR4
address_a[4] => ram_block1a24.PORTAADDR4
address_a[4] => ram_block1a25.PORTAADDR4
address_a[4] => ram_block1a26.PORTAADDR4
address_a[4] => ram_block1a27.PORTAADDR4
address_a[4] => ram_block1a28.PORTAADDR4
address_a[4] => ram_block1a29.PORTAADDR4
address_a[4] => ram_block1a30.PORTAADDR4
address_a[4] => ram_block1a31.PORTAADDR4
address_a[4] => ram_block1a32.PORTAADDR4
address_a[4] => ram_block1a33.PORTAADDR4
address_a[4] => ram_block1a34.PORTAADDR4
address_a[4] => ram_block1a35.PORTAADDR4
address_a[4] => ram_block1a36.PORTAADDR4
address_a[4] => ram_block1a37.PORTAADDR4
address_a[4] => ram_block1a38.PORTAADDR4
address_a[4] => ram_block1a39.PORTAADDR4
address_a[4] => ram_block1a40.PORTAADDR4
address_a[4] => ram_block1a41.PORTAADDR4
address_a[4] => ram_block1a42.PORTAADDR4
address_a[4] => ram_block1a43.PORTAADDR4
address_a[4] => ram_block1a44.PORTAADDR4
address_a[4] => ram_block1a45.PORTAADDR4
address_a[4] => ram_block1a46.PORTAADDR4
address_a[4] => ram_block1a47.PORTAADDR4
address_a[4] => ram_block1a48.PORTAADDR4
address_a[4] => ram_block1a49.PORTAADDR4
address_a[4] => ram_block1a50.PORTAADDR4
address_a[4] => ram_block1a51.PORTAADDR4
address_a[4] => ram_block1a52.PORTAADDR4
address_a[4] => ram_block1a53.PORTAADDR4
address_a[4] => ram_block1a54.PORTAADDR4
address_a[4] => ram_block1a55.PORTAADDR4
address_a[4] => ram_block1a56.PORTAADDR4
address_a[4] => ram_block1a57.PORTAADDR4
address_a[4] => ram_block1a58.PORTAADDR4
address_a[4] => ram_block1a59.PORTAADDR4
address_a[4] => ram_block1a60.PORTAADDR4
address_a[4] => ram_block1a61.PORTAADDR4
address_a[4] => ram_block1a62.PORTAADDR4
address_a[4] => ram_block1a63.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[5] => ram_block1a8.PORTAADDR5
address_a[5] => ram_block1a9.PORTAADDR5
address_a[5] => ram_block1a10.PORTAADDR5
address_a[5] => ram_block1a11.PORTAADDR5
address_a[5] => ram_block1a12.PORTAADDR5
address_a[5] => ram_block1a13.PORTAADDR5
address_a[5] => ram_block1a14.PORTAADDR5
address_a[5] => ram_block1a15.PORTAADDR5
address_a[5] => ram_block1a16.PORTAADDR5
address_a[5] => ram_block1a17.PORTAADDR5
address_a[5] => ram_block1a18.PORTAADDR5
address_a[5] => ram_block1a19.PORTAADDR5
address_a[5] => ram_block1a20.PORTAADDR5
address_a[5] => ram_block1a21.PORTAADDR5
address_a[5] => ram_block1a22.PORTAADDR5
address_a[5] => ram_block1a23.PORTAADDR5
address_a[5] => ram_block1a24.PORTAADDR5
address_a[5] => ram_block1a25.PORTAADDR5
address_a[5] => ram_block1a26.PORTAADDR5
address_a[5] => ram_block1a27.PORTAADDR5
address_a[5] => ram_block1a28.PORTAADDR5
address_a[5] => ram_block1a29.PORTAADDR5
address_a[5] => ram_block1a30.PORTAADDR5
address_a[5] => ram_block1a31.PORTAADDR5
address_a[5] => ram_block1a32.PORTAADDR5
address_a[5] => ram_block1a33.PORTAADDR5
address_a[5] => ram_block1a34.PORTAADDR5
address_a[5] => ram_block1a35.PORTAADDR5
address_a[5] => ram_block1a36.PORTAADDR5
address_a[5] => ram_block1a37.PORTAADDR5
address_a[5] => ram_block1a38.PORTAADDR5
address_a[5] => ram_block1a39.PORTAADDR5
address_a[5] => ram_block1a40.PORTAADDR5
address_a[5] => ram_block1a41.PORTAADDR5
address_a[5] => ram_block1a42.PORTAADDR5
address_a[5] => ram_block1a43.PORTAADDR5
address_a[5] => ram_block1a44.PORTAADDR5
address_a[5] => ram_block1a45.PORTAADDR5
address_a[5] => ram_block1a46.PORTAADDR5
address_a[5] => ram_block1a47.PORTAADDR5
address_a[5] => ram_block1a48.PORTAADDR5
address_a[5] => ram_block1a49.PORTAADDR5
address_a[5] => ram_block1a50.PORTAADDR5
address_a[5] => ram_block1a51.PORTAADDR5
address_a[5] => ram_block1a52.PORTAADDR5
address_a[5] => ram_block1a53.PORTAADDR5
address_a[5] => ram_block1a54.PORTAADDR5
address_a[5] => ram_block1a55.PORTAADDR5
address_a[5] => ram_block1a56.PORTAADDR5
address_a[5] => ram_block1a57.PORTAADDR5
address_a[5] => ram_block1a58.PORTAADDR5
address_a[5] => ram_block1a59.PORTAADDR5
address_a[5] => ram_block1a60.PORTAADDR5
address_a[5] => ram_block1a61.PORTAADDR5
address_a[5] => ram_block1a62.PORTAADDR5
address_a[5] => ram_block1a63.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[6] => ram_block1a8.PORTAADDR6
address_a[6] => ram_block1a9.PORTAADDR6
address_a[6] => ram_block1a10.PORTAADDR6
address_a[6] => ram_block1a11.PORTAADDR6
address_a[6] => ram_block1a12.PORTAADDR6
address_a[6] => ram_block1a13.PORTAADDR6
address_a[6] => ram_block1a14.PORTAADDR6
address_a[6] => ram_block1a15.PORTAADDR6
address_a[6] => ram_block1a16.PORTAADDR6
address_a[6] => ram_block1a17.PORTAADDR6
address_a[6] => ram_block1a18.PORTAADDR6
address_a[6] => ram_block1a19.PORTAADDR6
address_a[6] => ram_block1a20.PORTAADDR6
address_a[6] => ram_block1a21.PORTAADDR6
address_a[6] => ram_block1a22.PORTAADDR6
address_a[6] => ram_block1a23.PORTAADDR6
address_a[6] => ram_block1a24.PORTAADDR6
address_a[6] => ram_block1a25.PORTAADDR6
address_a[6] => ram_block1a26.PORTAADDR6
address_a[6] => ram_block1a27.PORTAADDR6
address_a[6] => ram_block1a28.PORTAADDR6
address_a[6] => ram_block1a29.PORTAADDR6
address_a[6] => ram_block1a30.PORTAADDR6
address_a[6] => ram_block1a31.PORTAADDR6
address_a[6] => ram_block1a32.PORTAADDR6
address_a[6] => ram_block1a33.PORTAADDR6
address_a[6] => ram_block1a34.PORTAADDR6
address_a[6] => ram_block1a35.PORTAADDR6
address_a[6] => ram_block1a36.PORTAADDR6
address_a[6] => ram_block1a37.PORTAADDR6
address_a[6] => ram_block1a38.PORTAADDR6
address_a[6] => ram_block1a39.PORTAADDR6
address_a[6] => ram_block1a40.PORTAADDR6
address_a[6] => ram_block1a41.PORTAADDR6
address_a[6] => ram_block1a42.PORTAADDR6
address_a[6] => ram_block1a43.PORTAADDR6
address_a[6] => ram_block1a44.PORTAADDR6
address_a[6] => ram_block1a45.PORTAADDR6
address_a[6] => ram_block1a46.PORTAADDR6
address_a[6] => ram_block1a47.PORTAADDR6
address_a[6] => ram_block1a48.PORTAADDR6
address_a[6] => ram_block1a49.PORTAADDR6
address_a[6] => ram_block1a50.PORTAADDR6
address_a[6] => ram_block1a51.PORTAADDR6
address_a[6] => ram_block1a52.PORTAADDR6
address_a[6] => ram_block1a53.PORTAADDR6
address_a[6] => ram_block1a54.PORTAADDR6
address_a[6] => ram_block1a55.PORTAADDR6
address_a[6] => ram_block1a56.PORTAADDR6
address_a[6] => ram_block1a57.PORTAADDR6
address_a[6] => ram_block1a58.PORTAADDR6
address_a[6] => ram_block1a59.PORTAADDR6
address_a[6] => ram_block1a60.PORTAADDR6
address_a[6] => ram_block1a61.PORTAADDR6
address_a[6] => ram_block1a62.PORTAADDR6
address_a[6] => ram_block1a63.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[7] => ram_block1a8.PORTAADDR7
address_a[7] => ram_block1a9.PORTAADDR7
address_a[7] => ram_block1a10.PORTAADDR7
address_a[7] => ram_block1a11.PORTAADDR7
address_a[7] => ram_block1a12.PORTAADDR7
address_a[7] => ram_block1a13.PORTAADDR7
address_a[7] => ram_block1a14.PORTAADDR7
address_a[7] => ram_block1a15.PORTAADDR7
address_a[7] => ram_block1a16.PORTAADDR7
address_a[7] => ram_block1a17.PORTAADDR7
address_a[7] => ram_block1a18.PORTAADDR7
address_a[7] => ram_block1a19.PORTAADDR7
address_a[7] => ram_block1a20.PORTAADDR7
address_a[7] => ram_block1a21.PORTAADDR7
address_a[7] => ram_block1a22.PORTAADDR7
address_a[7] => ram_block1a23.PORTAADDR7
address_a[7] => ram_block1a24.PORTAADDR7
address_a[7] => ram_block1a25.PORTAADDR7
address_a[7] => ram_block1a26.PORTAADDR7
address_a[7] => ram_block1a27.PORTAADDR7
address_a[7] => ram_block1a28.PORTAADDR7
address_a[7] => ram_block1a29.PORTAADDR7
address_a[7] => ram_block1a30.PORTAADDR7
address_a[7] => ram_block1a31.PORTAADDR7
address_a[7] => ram_block1a32.PORTAADDR7
address_a[7] => ram_block1a33.PORTAADDR7
address_a[7] => ram_block1a34.PORTAADDR7
address_a[7] => ram_block1a35.PORTAADDR7
address_a[7] => ram_block1a36.PORTAADDR7
address_a[7] => ram_block1a37.PORTAADDR7
address_a[7] => ram_block1a38.PORTAADDR7
address_a[7] => ram_block1a39.PORTAADDR7
address_a[7] => ram_block1a40.PORTAADDR7
address_a[7] => ram_block1a41.PORTAADDR7
address_a[7] => ram_block1a42.PORTAADDR7
address_a[7] => ram_block1a43.PORTAADDR7
address_a[7] => ram_block1a44.PORTAADDR7
address_a[7] => ram_block1a45.PORTAADDR7
address_a[7] => ram_block1a46.PORTAADDR7
address_a[7] => ram_block1a47.PORTAADDR7
address_a[7] => ram_block1a48.PORTAADDR7
address_a[7] => ram_block1a49.PORTAADDR7
address_a[7] => ram_block1a50.PORTAADDR7
address_a[7] => ram_block1a51.PORTAADDR7
address_a[7] => ram_block1a52.PORTAADDR7
address_a[7] => ram_block1a53.PORTAADDR7
address_a[7] => ram_block1a54.PORTAADDR7
address_a[7] => ram_block1a55.PORTAADDR7
address_a[7] => ram_block1a56.PORTAADDR7
address_a[7] => ram_block1a57.PORTAADDR7
address_a[7] => ram_block1a58.PORTAADDR7
address_a[7] => ram_block1a59.PORTAADDR7
address_a[7] => ram_block1a60.PORTAADDR7
address_a[7] => ram_block1a61.PORTAADDR7
address_a[7] => ram_block1a62.PORTAADDR7
address_a[7] => ram_block1a63.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[8] => ram_block1a8.PORTAADDR8
address_a[8] => ram_block1a9.PORTAADDR8
address_a[8] => ram_block1a10.PORTAADDR8
address_a[8] => ram_block1a11.PORTAADDR8
address_a[8] => ram_block1a12.PORTAADDR8
address_a[8] => ram_block1a13.PORTAADDR8
address_a[8] => ram_block1a14.PORTAADDR8
address_a[8] => ram_block1a15.PORTAADDR8
address_a[8] => ram_block1a16.PORTAADDR8
address_a[8] => ram_block1a17.PORTAADDR8
address_a[8] => ram_block1a18.PORTAADDR8
address_a[8] => ram_block1a19.PORTAADDR8
address_a[8] => ram_block1a20.PORTAADDR8
address_a[8] => ram_block1a21.PORTAADDR8
address_a[8] => ram_block1a22.PORTAADDR8
address_a[8] => ram_block1a23.PORTAADDR8
address_a[8] => ram_block1a24.PORTAADDR8
address_a[8] => ram_block1a25.PORTAADDR8
address_a[8] => ram_block1a26.PORTAADDR8
address_a[8] => ram_block1a27.PORTAADDR8
address_a[8] => ram_block1a28.PORTAADDR8
address_a[8] => ram_block1a29.PORTAADDR8
address_a[8] => ram_block1a30.PORTAADDR8
address_a[8] => ram_block1a31.PORTAADDR8
address_a[8] => ram_block1a32.PORTAADDR8
address_a[8] => ram_block1a33.PORTAADDR8
address_a[8] => ram_block1a34.PORTAADDR8
address_a[8] => ram_block1a35.PORTAADDR8
address_a[8] => ram_block1a36.PORTAADDR8
address_a[8] => ram_block1a37.PORTAADDR8
address_a[8] => ram_block1a38.PORTAADDR8
address_a[8] => ram_block1a39.PORTAADDR8
address_a[8] => ram_block1a40.PORTAADDR8
address_a[8] => ram_block1a41.PORTAADDR8
address_a[8] => ram_block1a42.PORTAADDR8
address_a[8] => ram_block1a43.PORTAADDR8
address_a[8] => ram_block1a44.PORTAADDR8
address_a[8] => ram_block1a45.PORTAADDR8
address_a[8] => ram_block1a46.PORTAADDR8
address_a[8] => ram_block1a47.PORTAADDR8
address_a[8] => ram_block1a48.PORTAADDR8
address_a[8] => ram_block1a49.PORTAADDR8
address_a[8] => ram_block1a50.PORTAADDR8
address_a[8] => ram_block1a51.PORTAADDR8
address_a[8] => ram_block1a52.PORTAADDR8
address_a[8] => ram_block1a53.PORTAADDR8
address_a[8] => ram_block1a54.PORTAADDR8
address_a[8] => ram_block1a55.PORTAADDR8
address_a[8] => ram_block1a56.PORTAADDR8
address_a[8] => ram_block1a57.PORTAADDR8
address_a[8] => ram_block1a58.PORTAADDR8
address_a[8] => ram_block1a59.PORTAADDR8
address_a[8] => ram_block1a60.PORTAADDR8
address_a[8] => ram_block1a61.PORTAADDR8
address_a[8] => ram_block1a62.PORTAADDR8
address_a[8] => ram_block1a63.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[9] => ram_block1a8.PORTAADDR9
address_a[9] => ram_block1a9.PORTAADDR9
address_a[9] => ram_block1a10.PORTAADDR9
address_a[9] => ram_block1a11.PORTAADDR9
address_a[9] => ram_block1a12.PORTAADDR9
address_a[9] => ram_block1a13.PORTAADDR9
address_a[9] => ram_block1a14.PORTAADDR9
address_a[9] => ram_block1a15.PORTAADDR9
address_a[9] => ram_block1a16.PORTAADDR9
address_a[9] => ram_block1a17.PORTAADDR9
address_a[9] => ram_block1a18.PORTAADDR9
address_a[9] => ram_block1a19.PORTAADDR9
address_a[9] => ram_block1a20.PORTAADDR9
address_a[9] => ram_block1a21.PORTAADDR9
address_a[9] => ram_block1a22.PORTAADDR9
address_a[9] => ram_block1a23.PORTAADDR9
address_a[9] => ram_block1a24.PORTAADDR9
address_a[9] => ram_block1a25.PORTAADDR9
address_a[9] => ram_block1a26.PORTAADDR9
address_a[9] => ram_block1a27.PORTAADDR9
address_a[9] => ram_block1a28.PORTAADDR9
address_a[9] => ram_block1a29.PORTAADDR9
address_a[9] => ram_block1a30.PORTAADDR9
address_a[9] => ram_block1a31.PORTAADDR9
address_a[9] => ram_block1a32.PORTAADDR9
address_a[9] => ram_block1a33.PORTAADDR9
address_a[9] => ram_block1a34.PORTAADDR9
address_a[9] => ram_block1a35.PORTAADDR9
address_a[9] => ram_block1a36.PORTAADDR9
address_a[9] => ram_block1a37.PORTAADDR9
address_a[9] => ram_block1a38.PORTAADDR9
address_a[9] => ram_block1a39.PORTAADDR9
address_a[9] => ram_block1a40.PORTAADDR9
address_a[9] => ram_block1a41.PORTAADDR9
address_a[9] => ram_block1a42.PORTAADDR9
address_a[9] => ram_block1a43.PORTAADDR9
address_a[9] => ram_block1a44.PORTAADDR9
address_a[9] => ram_block1a45.PORTAADDR9
address_a[9] => ram_block1a46.PORTAADDR9
address_a[9] => ram_block1a47.PORTAADDR9
address_a[9] => ram_block1a48.PORTAADDR9
address_a[9] => ram_block1a49.PORTAADDR9
address_a[9] => ram_block1a50.PORTAADDR9
address_a[9] => ram_block1a51.PORTAADDR9
address_a[9] => ram_block1a52.PORTAADDR9
address_a[9] => ram_block1a53.PORTAADDR9
address_a[9] => ram_block1a54.PORTAADDR9
address_a[9] => ram_block1a55.PORTAADDR9
address_a[9] => ram_block1a56.PORTAADDR9
address_a[9] => ram_block1a57.PORTAADDR9
address_a[9] => ram_block1a58.PORTAADDR9
address_a[9] => ram_block1a59.PORTAADDR9
address_a[9] => ram_block1a60.PORTAADDR9
address_a[9] => ram_block1a61.PORTAADDR9
address_a[9] => ram_block1a62.PORTAADDR9
address_a[9] => ram_block1a63.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_a[10] => ram_block1a8.PORTAADDR10
address_a[10] => ram_block1a9.PORTAADDR10
address_a[10] => ram_block1a10.PORTAADDR10
address_a[10] => ram_block1a11.PORTAADDR10
address_a[10] => ram_block1a12.PORTAADDR10
address_a[10] => ram_block1a13.PORTAADDR10
address_a[10] => ram_block1a14.PORTAADDR10
address_a[10] => ram_block1a15.PORTAADDR10
address_a[10] => ram_block1a16.PORTAADDR10
address_a[10] => ram_block1a17.PORTAADDR10
address_a[10] => ram_block1a18.PORTAADDR10
address_a[10] => ram_block1a19.PORTAADDR10
address_a[10] => ram_block1a20.PORTAADDR10
address_a[10] => ram_block1a21.PORTAADDR10
address_a[10] => ram_block1a22.PORTAADDR10
address_a[10] => ram_block1a23.PORTAADDR10
address_a[10] => ram_block1a24.PORTAADDR10
address_a[10] => ram_block1a25.PORTAADDR10
address_a[10] => ram_block1a26.PORTAADDR10
address_a[10] => ram_block1a27.PORTAADDR10
address_a[10] => ram_block1a28.PORTAADDR10
address_a[10] => ram_block1a29.PORTAADDR10
address_a[10] => ram_block1a30.PORTAADDR10
address_a[10] => ram_block1a31.PORTAADDR10
address_a[10] => ram_block1a32.PORTAADDR10
address_a[10] => ram_block1a33.PORTAADDR10
address_a[10] => ram_block1a34.PORTAADDR10
address_a[10] => ram_block1a35.PORTAADDR10
address_a[10] => ram_block1a36.PORTAADDR10
address_a[10] => ram_block1a37.PORTAADDR10
address_a[10] => ram_block1a38.PORTAADDR10
address_a[10] => ram_block1a39.PORTAADDR10
address_a[10] => ram_block1a40.PORTAADDR10
address_a[10] => ram_block1a41.PORTAADDR10
address_a[10] => ram_block1a42.PORTAADDR10
address_a[10] => ram_block1a43.PORTAADDR10
address_a[10] => ram_block1a44.PORTAADDR10
address_a[10] => ram_block1a45.PORTAADDR10
address_a[10] => ram_block1a46.PORTAADDR10
address_a[10] => ram_block1a47.PORTAADDR10
address_a[10] => ram_block1a48.PORTAADDR10
address_a[10] => ram_block1a49.PORTAADDR10
address_a[10] => ram_block1a50.PORTAADDR10
address_a[10] => ram_block1a51.PORTAADDR10
address_a[10] => ram_block1a52.PORTAADDR10
address_a[10] => ram_block1a53.PORTAADDR10
address_a[10] => ram_block1a54.PORTAADDR10
address_a[10] => ram_block1a55.PORTAADDR10
address_a[10] => ram_block1a56.PORTAADDR10
address_a[10] => ram_block1a57.PORTAADDR10
address_a[10] => ram_block1a58.PORTAADDR10
address_a[10] => ram_block1a59.PORTAADDR10
address_a[10] => ram_block1a60.PORTAADDR10
address_a[10] => ram_block1a61.PORTAADDR10
address_a[10] => ram_block1a62.PORTAADDR10
address_a[10] => ram_block1a63.PORTAADDR10
address_a[11] => ram_block1a0.PORTAADDR11
address_a[11] => ram_block1a1.PORTAADDR11
address_a[11] => ram_block1a2.PORTAADDR11
address_a[11] => ram_block1a3.PORTAADDR11
address_a[11] => ram_block1a4.PORTAADDR11
address_a[11] => ram_block1a5.PORTAADDR11
address_a[11] => ram_block1a6.PORTAADDR11
address_a[11] => ram_block1a7.PORTAADDR11
address_a[11] => ram_block1a8.PORTAADDR11
address_a[11] => ram_block1a9.PORTAADDR11
address_a[11] => ram_block1a10.PORTAADDR11
address_a[11] => ram_block1a11.PORTAADDR11
address_a[11] => ram_block1a12.PORTAADDR11
address_a[11] => ram_block1a13.PORTAADDR11
address_a[11] => ram_block1a14.PORTAADDR11
address_a[11] => ram_block1a15.PORTAADDR11
address_a[11] => ram_block1a16.PORTAADDR11
address_a[11] => ram_block1a17.PORTAADDR11
address_a[11] => ram_block1a18.PORTAADDR11
address_a[11] => ram_block1a19.PORTAADDR11
address_a[11] => ram_block1a20.PORTAADDR11
address_a[11] => ram_block1a21.PORTAADDR11
address_a[11] => ram_block1a22.PORTAADDR11
address_a[11] => ram_block1a23.PORTAADDR11
address_a[11] => ram_block1a24.PORTAADDR11
address_a[11] => ram_block1a25.PORTAADDR11
address_a[11] => ram_block1a26.PORTAADDR11
address_a[11] => ram_block1a27.PORTAADDR11
address_a[11] => ram_block1a28.PORTAADDR11
address_a[11] => ram_block1a29.PORTAADDR11
address_a[11] => ram_block1a30.PORTAADDR11
address_a[11] => ram_block1a31.PORTAADDR11
address_a[11] => ram_block1a32.PORTAADDR11
address_a[11] => ram_block1a33.PORTAADDR11
address_a[11] => ram_block1a34.PORTAADDR11
address_a[11] => ram_block1a35.PORTAADDR11
address_a[11] => ram_block1a36.PORTAADDR11
address_a[11] => ram_block1a37.PORTAADDR11
address_a[11] => ram_block1a38.PORTAADDR11
address_a[11] => ram_block1a39.PORTAADDR11
address_a[11] => ram_block1a40.PORTAADDR11
address_a[11] => ram_block1a41.PORTAADDR11
address_a[11] => ram_block1a42.PORTAADDR11
address_a[11] => ram_block1a43.PORTAADDR11
address_a[11] => ram_block1a44.PORTAADDR11
address_a[11] => ram_block1a45.PORTAADDR11
address_a[11] => ram_block1a46.PORTAADDR11
address_a[11] => ram_block1a47.PORTAADDR11
address_a[11] => ram_block1a48.PORTAADDR11
address_a[11] => ram_block1a49.PORTAADDR11
address_a[11] => ram_block1a50.PORTAADDR11
address_a[11] => ram_block1a51.PORTAADDR11
address_a[11] => ram_block1a52.PORTAADDR11
address_a[11] => ram_block1a53.PORTAADDR11
address_a[11] => ram_block1a54.PORTAADDR11
address_a[11] => ram_block1a55.PORTAADDR11
address_a[11] => ram_block1a56.PORTAADDR11
address_a[11] => ram_block1a57.PORTAADDR11
address_a[11] => ram_block1a58.PORTAADDR11
address_a[11] => ram_block1a59.PORTAADDR11
address_a[11] => ram_block1a60.PORTAADDR11
address_a[11] => ram_block1a61.PORTAADDR11
address_a[11] => ram_block1a62.PORTAADDR11
address_a[11] => ram_block1a63.PORTAADDR11
address_a[12] => ram_block1a0.PORTAADDR12
address_a[12] => ram_block1a1.PORTAADDR12
address_a[12] => ram_block1a2.PORTAADDR12
address_a[12] => ram_block1a3.PORTAADDR12
address_a[12] => ram_block1a4.PORTAADDR12
address_a[12] => ram_block1a5.PORTAADDR12
address_a[12] => ram_block1a6.PORTAADDR12
address_a[12] => ram_block1a7.PORTAADDR12
address_a[12] => ram_block1a8.PORTAADDR12
address_a[12] => ram_block1a9.PORTAADDR12
address_a[12] => ram_block1a10.PORTAADDR12
address_a[12] => ram_block1a11.PORTAADDR12
address_a[12] => ram_block1a12.PORTAADDR12
address_a[12] => ram_block1a13.PORTAADDR12
address_a[12] => ram_block1a14.PORTAADDR12
address_a[12] => ram_block1a15.PORTAADDR12
address_a[12] => ram_block1a16.PORTAADDR12
address_a[12] => ram_block1a17.PORTAADDR12
address_a[12] => ram_block1a18.PORTAADDR12
address_a[12] => ram_block1a19.PORTAADDR12
address_a[12] => ram_block1a20.PORTAADDR12
address_a[12] => ram_block1a21.PORTAADDR12
address_a[12] => ram_block1a22.PORTAADDR12
address_a[12] => ram_block1a23.PORTAADDR12
address_a[12] => ram_block1a24.PORTAADDR12
address_a[12] => ram_block1a25.PORTAADDR12
address_a[12] => ram_block1a26.PORTAADDR12
address_a[12] => ram_block1a27.PORTAADDR12
address_a[12] => ram_block1a28.PORTAADDR12
address_a[12] => ram_block1a29.PORTAADDR12
address_a[12] => ram_block1a30.PORTAADDR12
address_a[12] => ram_block1a31.PORTAADDR12
address_a[12] => ram_block1a32.PORTAADDR12
address_a[12] => ram_block1a33.PORTAADDR12
address_a[12] => ram_block1a34.PORTAADDR12
address_a[12] => ram_block1a35.PORTAADDR12
address_a[12] => ram_block1a36.PORTAADDR12
address_a[12] => ram_block1a37.PORTAADDR12
address_a[12] => ram_block1a38.PORTAADDR12
address_a[12] => ram_block1a39.PORTAADDR12
address_a[12] => ram_block1a40.PORTAADDR12
address_a[12] => ram_block1a41.PORTAADDR12
address_a[12] => ram_block1a42.PORTAADDR12
address_a[12] => ram_block1a43.PORTAADDR12
address_a[12] => ram_block1a44.PORTAADDR12
address_a[12] => ram_block1a45.PORTAADDR12
address_a[12] => ram_block1a46.PORTAADDR12
address_a[12] => ram_block1a47.PORTAADDR12
address_a[12] => ram_block1a48.PORTAADDR12
address_a[12] => ram_block1a49.PORTAADDR12
address_a[12] => ram_block1a50.PORTAADDR12
address_a[12] => ram_block1a51.PORTAADDR12
address_a[12] => ram_block1a52.PORTAADDR12
address_a[12] => ram_block1a53.PORTAADDR12
address_a[12] => ram_block1a54.PORTAADDR12
address_a[12] => ram_block1a55.PORTAADDR12
address_a[12] => ram_block1a56.PORTAADDR12
address_a[12] => ram_block1a57.PORTAADDR12
address_a[12] => ram_block1a58.PORTAADDR12
address_a[12] => ram_block1a59.PORTAADDR12
address_a[12] => ram_block1a60.PORTAADDR12
address_a[12] => ram_block1a61.PORTAADDR12
address_a[12] => ram_block1a62.PORTAADDR12
address_a[12] => ram_block1a63.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_8la:decode3.data[0]
address_a[13] => decode_11a:rden_decode.data[0]
address_a[14] => address_reg_a[1].DATAIN
address_a[14] => decode_8la:decode3.data[1]
address_a[14] => decode_11a:rden_decode.data[1]
byteena_a[0] => ram_block1a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a7.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a16.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a17.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a18.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a19.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a20.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a21.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a22.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a23.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a32.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a33.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a34.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a35.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a36.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a37.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a38.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a39.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a48.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a49.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a50.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a51.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a52.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a53.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a54.PORTABYTEENAMASKS
byteena_a[0] => ram_block1a55.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a15.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a24.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a25.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a26.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a27.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a28.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a29.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a30.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a31.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a40.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a41.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a42.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a43.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a44.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a45.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a46.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a47.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a56.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a57.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a58.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a59.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a60.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a61.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a62.PORTABYTEENAMASKS
byteena_a[1] => ram_block1a63.PORTABYTEENAMASKS
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
clock0 => ram_block1a8.CLK0
clock0 => ram_block1a9.CLK0
clock0 => ram_block1a10.CLK0
clock0 => ram_block1a11.CLK0
clock0 => ram_block1a12.CLK0
clock0 => ram_block1a13.CLK0
clock0 => ram_block1a14.CLK0
clock0 => ram_block1a15.CLK0
clock0 => ram_block1a16.CLK0
clock0 => ram_block1a17.CLK0
clock0 => ram_block1a18.CLK0
clock0 => ram_block1a19.CLK0
clock0 => ram_block1a20.CLK0
clock0 => ram_block1a21.CLK0
clock0 => ram_block1a22.CLK0
clock0 => ram_block1a23.CLK0
clock0 => ram_block1a24.CLK0
clock0 => ram_block1a25.CLK0
clock0 => ram_block1a26.CLK0
clock0 => ram_block1a27.CLK0
clock0 => ram_block1a28.CLK0
clock0 => ram_block1a29.CLK0
clock0 => ram_block1a30.CLK0
clock0 => ram_block1a31.CLK0
clock0 => ram_block1a32.CLK0
clock0 => ram_block1a33.CLK0
clock0 => ram_block1a34.CLK0
clock0 => ram_block1a35.CLK0
clock0 => ram_block1a36.CLK0
clock0 => ram_block1a37.CLK0
clock0 => ram_block1a38.CLK0
clock0 => ram_block1a39.CLK0
clock0 => ram_block1a40.CLK0
clock0 => ram_block1a41.CLK0
clock0 => ram_block1a42.CLK0
clock0 => ram_block1a43.CLK0
clock0 => ram_block1a44.CLK0
clock0 => ram_block1a45.CLK0
clock0 => ram_block1a46.CLK0
clock0 => ram_block1a47.CLK0
clock0 => ram_block1a48.CLK0
clock0 => ram_block1a49.CLK0
clock0 => ram_block1a50.CLK0
clock0 => ram_block1a51.CLK0
clock0 => ram_block1a52.CLK0
clock0 => ram_block1a53.CLK0
clock0 => ram_block1a54.CLK0
clock0 => ram_block1a55.CLK0
clock0 => ram_block1a56.CLK0
clock0 => ram_block1a57.CLK0
clock0 => ram_block1a58.CLK0
clock0 => ram_block1a59.CLK0
clock0 => ram_block1a60.CLK0
clock0 => ram_block1a61.CLK0
clock0 => ram_block1a62.CLK0
clock0 => ram_block1a63.CLK0
clock0 => address_reg_a[1].CLK
clock0 => address_reg_a[0].CLK
clock0 => out_address_reg_a[1].CLK
clock0 => out_address_reg_a[0].CLK
data_a[0] => ram_block1a0.PORTADATAIN
data_a[0] => ram_block1a16.PORTADATAIN
data_a[0] => ram_block1a32.PORTADATAIN
data_a[0] => ram_block1a48.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[1] => ram_block1a17.PORTADATAIN
data_a[1] => ram_block1a33.PORTADATAIN
data_a[1] => ram_block1a49.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[2] => ram_block1a18.PORTADATAIN
data_a[2] => ram_block1a34.PORTADATAIN
data_a[2] => ram_block1a50.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[3] => ram_block1a19.PORTADATAIN
data_a[3] => ram_block1a35.PORTADATAIN
data_a[3] => ram_block1a51.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[4] => ram_block1a20.PORTADATAIN
data_a[4] => ram_block1a36.PORTADATAIN
data_a[4] => ram_block1a52.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[5] => ram_block1a21.PORTADATAIN
data_a[5] => ram_block1a37.PORTADATAIN
data_a[5] => ram_block1a53.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[6] => ram_block1a22.PORTADATAIN
data_a[6] => ram_block1a38.PORTADATAIN
data_a[6] => ram_block1a54.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_a[7] => ram_block1a23.PORTADATAIN
data_a[7] => ram_block1a39.PORTADATAIN
data_a[7] => ram_block1a55.PORTADATAIN
data_a[8] => ram_block1a8.PORTADATAIN
data_a[8] => ram_block1a24.PORTADATAIN
data_a[8] => ram_block1a40.PORTADATAIN
data_a[8] => ram_block1a56.PORTADATAIN
data_a[9] => ram_block1a9.PORTADATAIN
data_a[9] => ram_block1a25.PORTADATAIN
data_a[9] => ram_block1a41.PORTADATAIN
data_a[9] => ram_block1a57.PORTADATAIN
data_a[10] => ram_block1a10.PORTADATAIN
data_a[10] => ram_block1a26.PORTADATAIN
data_a[10] => ram_block1a42.PORTADATAIN
data_a[10] => ram_block1a58.PORTADATAIN
data_a[11] => ram_block1a11.PORTADATAIN
data_a[11] => ram_block1a27.PORTADATAIN
data_a[11] => ram_block1a43.PORTADATAIN
data_a[11] => ram_block1a59.PORTADATAIN
data_a[12] => ram_block1a12.PORTADATAIN
data_a[12] => ram_block1a28.PORTADATAIN
data_a[12] => ram_block1a44.PORTADATAIN
data_a[12] => ram_block1a60.PORTADATAIN
data_a[13] => ram_block1a13.PORTADATAIN
data_a[13] => ram_block1a29.PORTADATAIN
data_a[13] => ram_block1a45.PORTADATAIN
data_a[13] => ram_block1a61.PORTADATAIN
data_a[14] => ram_block1a14.PORTADATAIN
data_a[14] => ram_block1a30.PORTADATAIN
data_a[14] => ram_block1a46.PORTADATAIN
data_a[14] => ram_block1a62.PORTADATAIN
data_a[15] => ram_block1a15.PORTADATAIN
data_a[15] => ram_block1a31.PORTADATAIN
data_a[15] => ram_block1a47.PORTADATAIN
data_a[15] => ram_block1a63.PORTADATAIN
q_a[0] <= mux_7hb:mux2.result[0]
q_a[1] <= mux_7hb:mux2.result[1]
q_a[2] <= mux_7hb:mux2.result[2]
q_a[3] <= mux_7hb:mux2.result[3]
q_a[4] <= mux_7hb:mux2.result[4]
q_a[5] <= mux_7hb:mux2.result[5]
q_a[6] <= mux_7hb:mux2.result[6]
q_a[7] <= mux_7hb:mux2.result[7]
q_a[8] <= mux_7hb:mux2.result[8]
q_a[9] <= mux_7hb:mux2.result[9]
q_a[10] <= mux_7hb:mux2.result[10]
q_a[11] <= mux_7hb:mux2.result[11]
q_a[12] <= mux_7hb:mux2.result[12]
q_a[13] <= mux_7hb:mux2.result[13]
q_a[14] <= mux_7hb:mux2.result[14]
q_a[15] <= mux_7hb:mux2.result[15]
wren_a => decode_8la:decode3.enable


|TS2_68000_Top|RAM_32Kx16:ram2|altsyncram:altsyncram_component|altsyncram_fj04:auto_generated|decode_8la:decode3
data[0] => w_anode553w[1].IN0
data[0] => w_anode566w[1].IN1
data[0] => w_anode574w[1].IN0
data[0] => w_anode582w[1].IN1
data[1] => w_anode553w[2].IN0
data[1] => w_anode566w[2].IN0
data[1] => w_anode574w[2].IN1
data[1] => w_anode582w[2].IN1
enable => w_anode553w[1].IN0
enable => w_anode566w[1].IN0
enable => w_anode574w[1].IN0
enable => w_anode582w[1].IN0
eq[0] <= w_anode553w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode566w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode574w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode582w[2].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|RAM_32Kx16:ram2|altsyncram:altsyncram_component|altsyncram_fj04:auto_generated|decode_11a:rden_decode
data[0] => w_anode591w[1].IN0
data[0] => w_anode605w[1].IN1
data[0] => w_anode614w[1].IN0
data[0] => w_anode623w[1].IN1
data[1] => w_anode591w[2].IN0
data[1] => w_anode605w[2].IN0
data[1] => w_anode614w[2].IN1
data[1] => w_anode623w[2].IN1
eq[0] <= w_anode591w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= w_anode605w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[2] <= w_anode614w[2].DB_MAX_OUTPUT_PORT_TYPE
eq[3] <= w_anode623w[2].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|RAM_32Kx16:ram2|altsyncram:altsyncram_component|altsyncram_fj04:auto_generated|mux_7hb:mux2
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
data[32] => l1_w0_n1_mux_dataout.IN1
data[33] => l1_w1_n1_mux_dataout.IN1
data[34] => l1_w2_n1_mux_dataout.IN1
data[35] => l1_w3_n1_mux_dataout.IN1
data[36] => l1_w4_n1_mux_dataout.IN1
data[37] => l1_w5_n1_mux_dataout.IN1
data[38] => l1_w6_n1_mux_dataout.IN1
data[39] => l1_w7_n1_mux_dataout.IN1
data[40] => l1_w8_n1_mux_dataout.IN1
data[41] => l1_w9_n1_mux_dataout.IN1
data[42] => l1_w10_n1_mux_dataout.IN1
data[43] => l1_w11_n1_mux_dataout.IN1
data[44] => l1_w12_n1_mux_dataout.IN1
data[45] => l1_w13_n1_mux_dataout.IN1
data[46] => l1_w14_n1_mux_dataout.IN1
data[47] => l1_w15_n1_mux_dataout.IN1
data[48] => l1_w0_n1_mux_dataout.IN1
data[49] => l1_w1_n1_mux_dataout.IN1
data[50] => l1_w2_n1_mux_dataout.IN1
data[51] => l1_w3_n1_mux_dataout.IN1
data[52] => l1_w4_n1_mux_dataout.IN1
data[53] => l1_w5_n1_mux_dataout.IN1
data[54] => l1_w6_n1_mux_dataout.IN1
data[55] => l1_w7_n1_mux_dataout.IN1
data[56] => l1_w8_n1_mux_dataout.IN1
data[57] => l1_w9_n1_mux_dataout.IN1
data[58] => l1_w10_n1_mux_dataout.IN1
data[59] => l1_w11_n1_mux_dataout.IN1
data[60] => l1_w12_n1_mux_dataout.IN1
data[61] => l1_w13_n1_mux_dataout.IN1
data[62] => l1_w14_n1_mux_dataout.IN1
data[63] => l1_w15_n1_mux_dataout.IN1
result[0] <= l2_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l2_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l2_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l2_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l2_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l2_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l2_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l2_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l2_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l2_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l2_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l2_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l2_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l2_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l2_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l2_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w0_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n1_mux_dataout.IN0
sel[0] => _.IN0
sel[1] => l2_w0_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w10_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w11_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w12_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w13_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w14_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w15_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w1_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w2_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w3_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w4_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w5_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w6_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w7_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w8_n0_mux_dataout.IN0
sel[1] => _.IN0
sel[1] => l2_w9_n0_mux_dataout.IN0
sel[1] => _.IN0


|TS2_68000_Top|RAM_16Kx16:ram3
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
address[11] => altsyncram:altsyncram_component.address_a[11]
address[12] => altsyncram:altsyncram_component.address_a[12]
address[13] => altsyncram:altsyncram_component.address_a[13]
byteena[0] => altsyncram:altsyncram_component.byteena_a[0]
byteena[1] => altsyncram:altsyncram_component.byteena_a[1]
clock => altsyncram:altsyncram_component.clock0
data[0] => altsyncram:altsyncram_component.data_a[0]
data[1] => altsyncram:altsyncram_component.data_a[1]
data[2] => altsyncram:altsyncram_component.data_a[2]
data[3] => altsyncram:altsyncram_component.data_a[3]
data[4] => altsyncram:altsyncram_component.data_a[4]
data[5] => altsyncram:altsyncram_component.data_a[5]
data[6] => altsyncram:altsyncram_component.data_a[6]
data[7] => altsyncram:altsyncram_component.data_a[7]
data[8] => altsyncram:altsyncram_component.data_a[8]
data[9] => altsyncram:altsyncram_component.data_a[9]
data[10] => altsyncram:altsyncram_component.data_a[10]
data[11] => altsyncram:altsyncram_component.data_a[11]
data[12] => altsyncram:altsyncram_component.data_a[12]
data[13] => altsyncram:altsyncram_component.data_a[13]
data[14] => altsyncram:altsyncram_component.data_a[14]
data[15] => altsyncram:altsyncram_component.data_a[15]
wren => altsyncram:altsyncram_component.wren_a
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]
q[8] <= altsyncram:altsyncram_component.q_a[8]
q[9] <= altsyncram:altsyncram_component.q_a[9]
q[10] <= altsyncram:altsyncram_component.q_a[10]
q[11] <= altsyncram:altsyncram_component.q_a[11]
q[12] <= altsyncram:altsyncram_component.q_a[12]
q[13] <= altsyncram:altsyncram_component.q_a[13]
q[14] <= altsyncram:altsyncram_component.q_a[14]
q[15] <= altsyncram:altsyncram_component.q_a[15]


|TS2_68000_Top|RAM_16Kx16:ram3|altsyncram:altsyncram_component
wren_a => altsyncram_h524:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_h524:auto_generated.data_a[0]
data_a[1] => altsyncram_h524:auto_generated.data_a[1]
data_a[2] => altsyncram_h524:auto_generated.data_a[2]
data_a[3] => altsyncram_h524:auto_generated.data_a[3]
data_a[4] => altsyncram_h524:auto_generated.data_a[4]
data_a[5] => altsyncram_h524:auto_generated.data_a[5]
data_a[6] => altsyncram_h524:auto_generated.data_a[6]
data_a[7] => altsyncram_h524:auto_generated.data_a[7]
data_a[8] => altsyncram_h524:auto_generated.data_a[8]
data_a[9] => altsyncram_h524:auto_generated.data_a[9]
data_a[10] => altsyncram_h524:auto_generated.data_a[10]
data_a[11] => altsyncram_h524:auto_generated.data_a[11]
data_a[12] => altsyncram_h524:auto_generated.data_a[12]
data_a[13] => altsyncram_h524:auto_generated.data_a[13]
data_a[14] => altsyncram_h524:auto_generated.data_a[14]
data_a[15] => altsyncram_h524:auto_generated.data_a[15]
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_h524:auto_generated.address_a[0]
address_a[1] => altsyncram_h524:auto_generated.address_a[1]
address_a[2] => altsyncram_h524:auto_generated.address_a[2]
address_a[3] => altsyncram_h524:auto_generated.address_a[3]
address_a[4] => altsyncram_h524:auto_generated.address_a[4]
address_a[5] => altsyncram_h524:auto_generated.address_a[5]
address_a[6] => altsyncram_h524:auto_generated.address_a[6]
address_a[7] => altsyncram_h524:auto_generated.address_a[7]
address_a[8] => altsyncram_h524:auto_generated.address_a[8]
address_a[9] => altsyncram_h524:auto_generated.address_a[9]
address_a[10] => altsyncram_h524:auto_generated.address_a[10]
address_a[11] => altsyncram_h524:auto_generated.address_a[11]
address_a[12] => altsyncram_h524:auto_generated.address_a[12]
address_a[13] => altsyncram_h524:auto_generated.address_a[13]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_h524:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => altsyncram_h524:auto_generated.byteena_a[0]
byteena_a[1] => altsyncram_h524:auto_generated.byteena_a[1]
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_h524:auto_generated.q_a[0]
q_a[1] <= altsyncram_h524:auto_generated.q_a[1]
q_a[2] <= altsyncram_h524:auto_generated.q_a[2]
q_a[3] <= altsyncram_h524:auto_generated.q_a[3]
q_a[4] <= altsyncram_h524:auto_generated.q_a[4]
q_a[5] <= altsyncram_h524:auto_generated.q_a[5]
q_a[6] <= altsyncram_h524:auto_generated.q_a[6]
q_a[7] <= altsyncram_h524:auto_generated.q_a[7]
q_a[8] <= altsyncram_h524:auto_generated.q_a[8]
q_a[9] <= altsyncram_h524:auto_generated.q_a[9]
q_a[10] <= altsyncram_h524:auto_generated.q_a[10]
q_a[11] <= altsyncram_h524:auto_generated.q_a[11]
q_a[12] <= altsyncram_h524:auto_generated.q_a[12]
q_a[13] <= altsyncram_h524:auto_generated.q_a[13]
q_a[14] <= altsyncram_h524:auto_generated.q_a[14]
q_a[15] <= altsyncram_h524:auto_generated.q_a[15]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TS2_68000_Top|RAM_16Kx16:ram3|altsyncram:altsyncram_component|altsyncram_h524:auto_generated
address_a[0] => altsyncram_ur03:altsyncram1.address_a[0]
address_a[1] => altsyncram_ur03:altsyncram1.address_a[1]
address_a[2] => altsyncram_ur03:altsyncram1.address_a[2]
address_a[3] => altsyncram_ur03:altsyncram1.address_a[3]
address_a[4] => altsyncram_ur03:altsyncram1.address_a[4]
address_a[5] => altsyncram_ur03:altsyncram1.address_a[5]
address_a[6] => altsyncram_ur03:altsyncram1.address_a[6]
address_a[7] => altsyncram_ur03:altsyncram1.address_a[7]
address_a[8] => altsyncram_ur03:altsyncram1.address_a[8]
address_a[9] => altsyncram_ur03:altsyncram1.address_a[9]
address_a[10] => altsyncram_ur03:altsyncram1.address_a[10]
address_a[11] => altsyncram_ur03:altsyncram1.address_a[11]
address_a[12] => altsyncram_ur03:altsyncram1.address_a[12]
address_a[13] => altsyncram_ur03:altsyncram1.address_a[13]
byteena_a[0] => altsyncram_ur03:altsyncram1.byteena_a[0]
byteena_a[1] => altsyncram_ur03:altsyncram1.byteena_a[1]
clock0 => altsyncram_ur03:altsyncram1.clock0
data_a[0] => altsyncram_ur03:altsyncram1.data_a[0]
data_a[1] => altsyncram_ur03:altsyncram1.data_a[1]
data_a[2] => altsyncram_ur03:altsyncram1.data_a[2]
data_a[3] => altsyncram_ur03:altsyncram1.data_a[3]
data_a[4] => altsyncram_ur03:altsyncram1.data_a[4]
data_a[5] => altsyncram_ur03:altsyncram1.data_a[5]
data_a[6] => altsyncram_ur03:altsyncram1.data_a[6]
data_a[7] => altsyncram_ur03:altsyncram1.data_a[7]
data_a[8] => altsyncram_ur03:altsyncram1.data_a[8]
data_a[9] => altsyncram_ur03:altsyncram1.data_a[9]
data_a[10] => altsyncram_ur03:altsyncram1.data_a[10]
data_a[11] => altsyncram_ur03:altsyncram1.data_a[11]
data_a[12] => altsyncram_ur03:altsyncram1.data_a[12]
data_a[13] => altsyncram_ur03:altsyncram1.data_a[13]
data_a[14] => altsyncram_ur03:altsyncram1.data_a[14]
data_a[15] => altsyncram_ur03:altsyncram1.data_a[15]
q_a[0] <= altsyncram_ur03:altsyncram1.q_a[0]
q_a[1] <= altsyncram_ur03:altsyncram1.q_a[1]
q_a[2] <= altsyncram_ur03:altsyncram1.q_a[2]
q_a[3] <= altsyncram_ur03:altsyncram1.q_a[3]
q_a[4] <= altsyncram_ur03:altsyncram1.q_a[4]
q_a[5] <= altsyncram_ur03:altsyncram1.q_a[5]
q_a[6] <= altsyncram_ur03:altsyncram1.q_a[6]
q_a[7] <= altsyncram_ur03:altsyncram1.q_a[7]
q_a[8] <= altsyncram_ur03:altsyncram1.q_a[8]
q_a[9] <= altsyncram_ur03:altsyncram1.q_a[9]
q_a[10] <= altsyncram_ur03:altsyncram1.q_a[10]
q_a[11] <= altsyncram_ur03:altsyncram1.q_a[11]
q_a[12] <= altsyncram_ur03:altsyncram1.q_a[12]
q_a[13] <= altsyncram_ur03:altsyncram1.q_a[13]
q_a[14] <= altsyncram_ur03:altsyncram1.q_a[14]
q_a[15] <= altsyncram_ur03:altsyncram1.q_a[15]
wren_a => altsyncram_ur03:altsyncram1.wren_a


|TS2_68000_Top|RAM_16Kx16:ram3|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|altsyncram_ur03:altsyncram1
address_a[0] => ram_block3a0.PORTAADDR
address_a[0] => ram_block3a1.PORTAADDR
address_a[0] => ram_block3a2.PORTAADDR
address_a[0] => ram_block3a3.PORTAADDR
address_a[0] => ram_block3a4.PORTAADDR
address_a[0] => ram_block3a5.PORTAADDR
address_a[0] => ram_block3a6.PORTAADDR
address_a[0] => ram_block3a7.PORTAADDR
address_a[0] => ram_block3a8.PORTAADDR
address_a[0] => ram_block3a9.PORTAADDR
address_a[0] => ram_block3a10.PORTAADDR
address_a[0] => ram_block3a11.PORTAADDR
address_a[0] => ram_block3a12.PORTAADDR
address_a[0] => ram_block3a13.PORTAADDR
address_a[0] => ram_block3a14.PORTAADDR
address_a[0] => ram_block3a15.PORTAADDR
address_a[0] => ram_block3a16.PORTAADDR
address_a[0] => ram_block3a17.PORTAADDR
address_a[0] => ram_block3a18.PORTAADDR
address_a[0] => ram_block3a19.PORTAADDR
address_a[0] => ram_block3a20.PORTAADDR
address_a[0] => ram_block3a21.PORTAADDR
address_a[0] => ram_block3a22.PORTAADDR
address_a[0] => ram_block3a23.PORTAADDR
address_a[0] => ram_block3a24.PORTAADDR
address_a[0] => ram_block3a25.PORTAADDR
address_a[0] => ram_block3a26.PORTAADDR
address_a[0] => ram_block3a27.PORTAADDR
address_a[0] => ram_block3a28.PORTAADDR
address_a[0] => ram_block3a29.PORTAADDR
address_a[0] => ram_block3a30.PORTAADDR
address_a[0] => ram_block3a31.PORTAADDR
address_a[1] => ram_block3a0.PORTAADDR1
address_a[1] => ram_block3a1.PORTAADDR1
address_a[1] => ram_block3a2.PORTAADDR1
address_a[1] => ram_block3a3.PORTAADDR1
address_a[1] => ram_block3a4.PORTAADDR1
address_a[1] => ram_block3a5.PORTAADDR1
address_a[1] => ram_block3a6.PORTAADDR1
address_a[1] => ram_block3a7.PORTAADDR1
address_a[1] => ram_block3a8.PORTAADDR1
address_a[1] => ram_block3a9.PORTAADDR1
address_a[1] => ram_block3a10.PORTAADDR1
address_a[1] => ram_block3a11.PORTAADDR1
address_a[1] => ram_block3a12.PORTAADDR1
address_a[1] => ram_block3a13.PORTAADDR1
address_a[1] => ram_block3a14.PORTAADDR1
address_a[1] => ram_block3a15.PORTAADDR1
address_a[1] => ram_block3a16.PORTAADDR1
address_a[1] => ram_block3a17.PORTAADDR1
address_a[1] => ram_block3a18.PORTAADDR1
address_a[1] => ram_block3a19.PORTAADDR1
address_a[1] => ram_block3a20.PORTAADDR1
address_a[1] => ram_block3a21.PORTAADDR1
address_a[1] => ram_block3a22.PORTAADDR1
address_a[1] => ram_block3a23.PORTAADDR1
address_a[1] => ram_block3a24.PORTAADDR1
address_a[1] => ram_block3a25.PORTAADDR1
address_a[1] => ram_block3a26.PORTAADDR1
address_a[1] => ram_block3a27.PORTAADDR1
address_a[1] => ram_block3a28.PORTAADDR1
address_a[1] => ram_block3a29.PORTAADDR1
address_a[1] => ram_block3a30.PORTAADDR1
address_a[1] => ram_block3a31.PORTAADDR1
address_a[2] => ram_block3a0.PORTAADDR2
address_a[2] => ram_block3a1.PORTAADDR2
address_a[2] => ram_block3a2.PORTAADDR2
address_a[2] => ram_block3a3.PORTAADDR2
address_a[2] => ram_block3a4.PORTAADDR2
address_a[2] => ram_block3a5.PORTAADDR2
address_a[2] => ram_block3a6.PORTAADDR2
address_a[2] => ram_block3a7.PORTAADDR2
address_a[2] => ram_block3a8.PORTAADDR2
address_a[2] => ram_block3a9.PORTAADDR2
address_a[2] => ram_block3a10.PORTAADDR2
address_a[2] => ram_block3a11.PORTAADDR2
address_a[2] => ram_block3a12.PORTAADDR2
address_a[2] => ram_block3a13.PORTAADDR2
address_a[2] => ram_block3a14.PORTAADDR2
address_a[2] => ram_block3a15.PORTAADDR2
address_a[2] => ram_block3a16.PORTAADDR2
address_a[2] => ram_block3a17.PORTAADDR2
address_a[2] => ram_block3a18.PORTAADDR2
address_a[2] => ram_block3a19.PORTAADDR2
address_a[2] => ram_block3a20.PORTAADDR2
address_a[2] => ram_block3a21.PORTAADDR2
address_a[2] => ram_block3a22.PORTAADDR2
address_a[2] => ram_block3a23.PORTAADDR2
address_a[2] => ram_block3a24.PORTAADDR2
address_a[2] => ram_block3a25.PORTAADDR2
address_a[2] => ram_block3a26.PORTAADDR2
address_a[2] => ram_block3a27.PORTAADDR2
address_a[2] => ram_block3a28.PORTAADDR2
address_a[2] => ram_block3a29.PORTAADDR2
address_a[2] => ram_block3a30.PORTAADDR2
address_a[2] => ram_block3a31.PORTAADDR2
address_a[3] => ram_block3a0.PORTAADDR3
address_a[3] => ram_block3a1.PORTAADDR3
address_a[3] => ram_block3a2.PORTAADDR3
address_a[3] => ram_block3a3.PORTAADDR3
address_a[3] => ram_block3a4.PORTAADDR3
address_a[3] => ram_block3a5.PORTAADDR3
address_a[3] => ram_block3a6.PORTAADDR3
address_a[3] => ram_block3a7.PORTAADDR3
address_a[3] => ram_block3a8.PORTAADDR3
address_a[3] => ram_block3a9.PORTAADDR3
address_a[3] => ram_block3a10.PORTAADDR3
address_a[3] => ram_block3a11.PORTAADDR3
address_a[3] => ram_block3a12.PORTAADDR3
address_a[3] => ram_block3a13.PORTAADDR3
address_a[3] => ram_block3a14.PORTAADDR3
address_a[3] => ram_block3a15.PORTAADDR3
address_a[3] => ram_block3a16.PORTAADDR3
address_a[3] => ram_block3a17.PORTAADDR3
address_a[3] => ram_block3a18.PORTAADDR3
address_a[3] => ram_block3a19.PORTAADDR3
address_a[3] => ram_block3a20.PORTAADDR3
address_a[3] => ram_block3a21.PORTAADDR3
address_a[3] => ram_block3a22.PORTAADDR3
address_a[3] => ram_block3a23.PORTAADDR3
address_a[3] => ram_block3a24.PORTAADDR3
address_a[3] => ram_block3a25.PORTAADDR3
address_a[3] => ram_block3a26.PORTAADDR3
address_a[3] => ram_block3a27.PORTAADDR3
address_a[3] => ram_block3a28.PORTAADDR3
address_a[3] => ram_block3a29.PORTAADDR3
address_a[3] => ram_block3a30.PORTAADDR3
address_a[3] => ram_block3a31.PORTAADDR3
address_a[4] => ram_block3a0.PORTAADDR4
address_a[4] => ram_block3a1.PORTAADDR4
address_a[4] => ram_block3a2.PORTAADDR4
address_a[4] => ram_block3a3.PORTAADDR4
address_a[4] => ram_block3a4.PORTAADDR4
address_a[4] => ram_block3a5.PORTAADDR4
address_a[4] => ram_block3a6.PORTAADDR4
address_a[4] => ram_block3a7.PORTAADDR4
address_a[4] => ram_block3a8.PORTAADDR4
address_a[4] => ram_block3a9.PORTAADDR4
address_a[4] => ram_block3a10.PORTAADDR4
address_a[4] => ram_block3a11.PORTAADDR4
address_a[4] => ram_block3a12.PORTAADDR4
address_a[4] => ram_block3a13.PORTAADDR4
address_a[4] => ram_block3a14.PORTAADDR4
address_a[4] => ram_block3a15.PORTAADDR4
address_a[4] => ram_block3a16.PORTAADDR4
address_a[4] => ram_block3a17.PORTAADDR4
address_a[4] => ram_block3a18.PORTAADDR4
address_a[4] => ram_block3a19.PORTAADDR4
address_a[4] => ram_block3a20.PORTAADDR4
address_a[4] => ram_block3a21.PORTAADDR4
address_a[4] => ram_block3a22.PORTAADDR4
address_a[4] => ram_block3a23.PORTAADDR4
address_a[4] => ram_block3a24.PORTAADDR4
address_a[4] => ram_block3a25.PORTAADDR4
address_a[4] => ram_block3a26.PORTAADDR4
address_a[4] => ram_block3a27.PORTAADDR4
address_a[4] => ram_block3a28.PORTAADDR4
address_a[4] => ram_block3a29.PORTAADDR4
address_a[4] => ram_block3a30.PORTAADDR4
address_a[4] => ram_block3a31.PORTAADDR4
address_a[5] => ram_block3a0.PORTAADDR5
address_a[5] => ram_block3a1.PORTAADDR5
address_a[5] => ram_block3a2.PORTAADDR5
address_a[5] => ram_block3a3.PORTAADDR5
address_a[5] => ram_block3a4.PORTAADDR5
address_a[5] => ram_block3a5.PORTAADDR5
address_a[5] => ram_block3a6.PORTAADDR5
address_a[5] => ram_block3a7.PORTAADDR5
address_a[5] => ram_block3a8.PORTAADDR5
address_a[5] => ram_block3a9.PORTAADDR5
address_a[5] => ram_block3a10.PORTAADDR5
address_a[5] => ram_block3a11.PORTAADDR5
address_a[5] => ram_block3a12.PORTAADDR5
address_a[5] => ram_block3a13.PORTAADDR5
address_a[5] => ram_block3a14.PORTAADDR5
address_a[5] => ram_block3a15.PORTAADDR5
address_a[5] => ram_block3a16.PORTAADDR5
address_a[5] => ram_block3a17.PORTAADDR5
address_a[5] => ram_block3a18.PORTAADDR5
address_a[5] => ram_block3a19.PORTAADDR5
address_a[5] => ram_block3a20.PORTAADDR5
address_a[5] => ram_block3a21.PORTAADDR5
address_a[5] => ram_block3a22.PORTAADDR5
address_a[5] => ram_block3a23.PORTAADDR5
address_a[5] => ram_block3a24.PORTAADDR5
address_a[5] => ram_block3a25.PORTAADDR5
address_a[5] => ram_block3a26.PORTAADDR5
address_a[5] => ram_block3a27.PORTAADDR5
address_a[5] => ram_block3a28.PORTAADDR5
address_a[5] => ram_block3a29.PORTAADDR5
address_a[5] => ram_block3a30.PORTAADDR5
address_a[5] => ram_block3a31.PORTAADDR5
address_a[6] => ram_block3a0.PORTAADDR6
address_a[6] => ram_block3a1.PORTAADDR6
address_a[6] => ram_block3a2.PORTAADDR6
address_a[6] => ram_block3a3.PORTAADDR6
address_a[6] => ram_block3a4.PORTAADDR6
address_a[6] => ram_block3a5.PORTAADDR6
address_a[6] => ram_block3a6.PORTAADDR6
address_a[6] => ram_block3a7.PORTAADDR6
address_a[6] => ram_block3a8.PORTAADDR6
address_a[6] => ram_block3a9.PORTAADDR6
address_a[6] => ram_block3a10.PORTAADDR6
address_a[6] => ram_block3a11.PORTAADDR6
address_a[6] => ram_block3a12.PORTAADDR6
address_a[6] => ram_block3a13.PORTAADDR6
address_a[6] => ram_block3a14.PORTAADDR6
address_a[6] => ram_block3a15.PORTAADDR6
address_a[6] => ram_block3a16.PORTAADDR6
address_a[6] => ram_block3a17.PORTAADDR6
address_a[6] => ram_block3a18.PORTAADDR6
address_a[6] => ram_block3a19.PORTAADDR6
address_a[6] => ram_block3a20.PORTAADDR6
address_a[6] => ram_block3a21.PORTAADDR6
address_a[6] => ram_block3a22.PORTAADDR6
address_a[6] => ram_block3a23.PORTAADDR6
address_a[6] => ram_block3a24.PORTAADDR6
address_a[6] => ram_block3a25.PORTAADDR6
address_a[6] => ram_block3a26.PORTAADDR6
address_a[6] => ram_block3a27.PORTAADDR6
address_a[6] => ram_block3a28.PORTAADDR6
address_a[6] => ram_block3a29.PORTAADDR6
address_a[6] => ram_block3a30.PORTAADDR6
address_a[6] => ram_block3a31.PORTAADDR6
address_a[7] => ram_block3a0.PORTAADDR7
address_a[7] => ram_block3a1.PORTAADDR7
address_a[7] => ram_block3a2.PORTAADDR7
address_a[7] => ram_block3a3.PORTAADDR7
address_a[7] => ram_block3a4.PORTAADDR7
address_a[7] => ram_block3a5.PORTAADDR7
address_a[7] => ram_block3a6.PORTAADDR7
address_a[7] => ram_block3a7.PORTAADDR7
address_a[7] => ram_block3a8.PORTAADDR7
address_a[7] => ram_block3a9.PORTAADDR7
address_a[7] => ram_block3a10.PORTAADDR7
address_a[7] => ram_block3a11.PORTAADDR7
address_a[7] => ram_block3a12.PORTAADDR7
address_a[7] => ram_block3a13.PORTAADDR7
address_a[7] => ram_block3a14.PORTAADDR7
address_a[7] => ram_block3a15.PORTAADDR7
address_a[7] => ram_block3a16.PORTAADDR7
address_a[7] => ram_block3a17.PORTAADDR7
address_a[7] => ram_block3a18.PORTAADDR7
address_a[7] => ram_block3a19.PORTAADDR7
address_a[7] => ram_block3a20.PORTAADDR7
address_a[7] => ram_block3a21.PORTAADDR7
address_a[7] => ram_block3a22.PORTAADDR7
address_a[7] => ram_block3a23.PORTAADDR7
address_a[7] => ram_block3a24.PORTAADDR7
address_a[7] => ram_block3a25.PORTAADDR7
address_a[7] => ram_block3a26.PORTAADDR7
address_a[7] => ram_block3a27.PORTAADDR7
address_a[7] => ram_block3a28.PORTAADDR7
address_a[7] => ram_block3a29.PORTAADDR7
address_a[7] => ram_block3a30.PORTAADDR7
address_a[7] => ram_block3a31.PORTAADDR7
address_a[8] => ram_block3a0.PORTAADDR8
address_a[8] => ram_block3a1.PORTAADDR8
address_a[8] => ram_block3a2.PORTAADDR8
address_a[8] => ram_block3a3.PORTAADDR8
address_a[8] => ram_block3a4.PORTAADDR8
address_a[8] => ram_block3a5.PORTAADDR8
address_a[8] => ram_block3a6.PORTAADDR8
address_a[8] => ram_block3a7.PORTAADDR8
address_a[8] => ram_block3a8.PORTAADDR8
address_a[8] => ram_block3a9.PORTAADDR8
address_a[8] => ram_block3a10.PORTAADDR8
address_a[8] => ram_block3a11.PORTAADDR8
address_a[8] => ram_block3a12.PORTAADDR8
address_a[8] => ram_block3a13.PORTAADDR8
address_a[8] => ram_block3a14.PORTAADDR8
address_a[8] => ram_block3a15.PORTAADDR8
address_a[8] => ram_block3a16.PORTAADDR8
address_a[8] => ram_block3a17.PORTAADDR8
address_a[8] => ram_block3a18.PORTAADDR8
address_a[8] => ram_block3a19.PORTAADDR8
address_a[8] => ram_block3a20.PORTAADDR8
address_a[8] => ram_block3a21.PORTAADDR8
address_a[8] => ram_block3a22.PORTAADDR8
address_a[8] => ram_block3a23.PORTAADDR8
address_a[8] => ram_block3a24.PORTAADDR8
address_a[8] => ram_block3a25.PORTAADDR8
address_a[8] => ram_block3a26.PORTAADDR8
address_a[8] => ram_block3a27.PORTAADDR8
address_a[8] => ram_block3a28.PORTAADDR8
address_a[8] => ram_block3a29.PORTAADDR8
address_a[8] => ram_block3a30.PORTAADDR8
address_a[8] => ram_block3a31.PORTAADDR8
address_a[9] => ram_block3a0.PORTAADDR9
address_a[9] => ram_block3a1.PORTAADDR9
address_a[9] => ram_block3a2.PORTAADDR9
address_a[9] => ram_block3a3.PORTAADDR9
address_a[9] => ram_block3a4.PORTAADDR9
address_a[9] => ram_block3a5.PORTAADDR9
address_a[9] => ram_block3a6.PORTAADDR9
address_a[9] => ram_block3a7.PORTAADDR9
address_a[9] => ram_block3a8.PORTAADDR9
address_a[9] => ram_block3a9.PORTAADDR9
address_a[9] => ram_block3a10.PORTAADDR9
address_a[9] => ram_block3a11.PORTAADDR9
address_a[9] => ram_block3a12.PORTAADDR9
address_a[9] => ram_block3a13.PORTAADDR9
address_a[9] => ram_block3a14.PORTAADDR9
address_a[9] => ram_block3a15.PORTAADDR9
address_a[9] => ram_block3a16.PORTAADDR9
address_a[9] => ram_block3a17.PORTAADDR9
address_a[9] => ram_block3a18.PORTAADDR9
address_a[9] => ram_block3a19.PORTAADDR9
address_a[9] => ram_block3a20.PORTAADDR9
address_a[9] => ram_block3a21.PORTAADDR9
address_a[9] => ram_block3a22.PORTAADDR9
address_a[9] => ram_block3a23.PORTAADDR9
address_a[9] => ram_block3a24.PORTAADDR9
address_a[9] => ram_block3a25.PORTAADDR9
address_a[9] => ram_block3a26.PORTAADDR9
address_a[9] => ram_block3a27.PORTAADDR9
address_a[9] => ram_block3a28.PORTAADDR9
address_a[9] => ram_block3a29.PORTAADDR9
address_a[9] => ram_block3a30.PORTAADDR9
address_a[9] => ram_block3a31.PORTAADDR9
address_a[10] => ram_block3a0.PORTAADDR10
address_a[10] => ram_block3a1.PORTAADDR10
address_a[10] => ram_block3a2.PORTAADDR10
address_a[10] => ram_block3a3.PORTAADDR10
address_a[10] => ram_block3a4.PORTAADDR10
address_a[10] => ram_block3a5.PORTAADDR10
address_a[10] => ram_block3a6.PORTAADDR10
address_a[10] => ram_block3a7.PORTAADDR10
address_a[10] => ram_block3a8.PORTAADDR10
address_a[10] => ram_block3a9.PORTAADDR10
address_a[10] => ram_block3a10.PORTAADDR10
address_a[10] => ram_block3a11.PORTAADDR10
address_a[10] => ram_block3a12.PORTAADDR10
address_a[10] => ram_block3a13.PORTAADDR10
address_a[10] => ram_block3a14.PORTAADDR10
address_a[10] => ram_block3a15.PORTAADDR10
address_a[10] => ram_block3a16.PORTAADDR10
address_a[10] => ram_block3a17.PORTAADDR10
address_a[10] => ram_block3a18.PORTAADDR10
address_a[10] => ram_block3a19.PORTAADDR10
address_a[10] => ram_block3a20.PORTAADDR10
address_a[10] => ram_block3a21.PORTAADDR10
address_a[10] => ram_block3a22.PORTAADDR10
address_a[10] => ram_block3a23.PORTAADDR10
address_a[10] => ram_block3a24.PORTAADDR10
address_a[10] => ram_block3a25.PORTAADDR10
address_a[10] => ram_block3a26.PORTAADDR10
address_a[10] => ram_block3a27.PORTAADDR10
address_a[10] => ram_block3a28.PORTAADDR10
address_a[10] => ram_block3a29.PORTAADDR10
address_a[10] => ram_block3a30.PORTAADDR10
address_a[10] => ram_block3a31.PORTAADDR10
address_a[11] => ram_block3a0.PORTAADDR11
address_a[11] => ram_block3a1.PORTAADDR11
address_a[11] => ram_block3a2.PORTAADDR11
address_a[11] => ram_block3a3.PORTAADDR11
address_a[11] => ram_block3a4.PORTAADDR11
address_a[11] => ram_block3a5.PORTAADDR11
address_a[11] => ram_block3a6.PORTAADDR11
address_a[11] => ram_block3a7.PORTAADDR11
address_a[11] => ram_block3a8.PORTAADDR11
address_a[11] => ram_block3a9.PORTAADDR11
address_a[11] => ram_block3a10.PORTAADDR11
address_a[11] => ram_block3a11.PORTAADDR11
address_a[11] => ram_block3a12.PORTAADDR11
address_a[11] => ram_block3a13.PORTAADDR11
address_a[11] => ram_block3a14.PORTAADDR11
address_a[11] => ram_block3a15.PORTAADDR11
address_a[11] => ram_block3a16.PORTAADDR11
address_a[11] => ram_block3a17.PORTAADDR11
address_a[11] => ram_block3a18.PORTAADDR11
address_a[11] => ram_block3a19.PORTAADDR11
address_a[11] => ram_block3a20.PORTAADDR11
address_a[11] => ram_block3a21.PORTAADDR11
address_a[11] => ram_block3a22.PORTAADDR11
address_a[11] => ram_block3a23.PORTAADDR11
address_a[11] => ram_block3a24.PORTAADDR11
address_a[11] => ram_block3a25.PORTAADDR11
address_a[11] => ram_block3a26.PORTAADDR11
address_a[11] => ram_block3a27.PORTAADDR11
address_a[11] => ram_block3a28.PORTAADDR11
address_a[11] => ram_block3a29.PORTAADDR11
address_a[11] => ram_block3a30.PORTAADDR11
address_a[11] => ram_block3a31.PORTAADDR11
address_a[12] => ram_block3a0.PORTAADDR12
address_a[12] => ram_block3a1.PORTAADDR12
address_a[12] => ram_block3a2.PORTAADDR12
address_a[12] => ram_block3a3.PORTAADDR12
address_a[12] => ram_block3a4.PORTAADDR12
address_a[12] => ram_block3a5.PORTAADDR12
address_a[12] => ram_block3a6.PORTAADDR12
address_a[12] => ram_block3a7.PORTAADDR12
address_a[12] => ram_block3a8.PORTAADDR12
address_a[12] => ram_block3a9.PORTAADDR12
address_a[12] => ram_block3a10.PORTAADDR12
address_a[12] => ram_block3a11.PORTAADDR12
address_a[12] => ram_block3a12.PORTAADDR12
address_a[12] => ram_block3a13.PORTAADDR12
address_a[12] => ram_block3a14.PORTAADDR12
address_a[12] => ram_block3a15.PORTAADDR12
address_a[12] => ram_block3a16.PORTAADDR12
address_a[12] => ram_block3a17.PORTAADDR12
address_a[12] => ram_block3a18.PORTAADDR12
address_a[12] => ram_block3a19.PORTAADDR12
address_a[12] => ram_block3a20.PORTAADDR12
address_a[12] => ram_block3a21.PORTAADDR12
address_a[12] => ram_block3a22.PORTAADDR12
address_a[12] => ram_block3a23.PORTAADDR12
address_a[12] => ram_block3a24.PORTAADDR12
address_a[12] => ram_block3a25.PORTAADDR12
address_a[12] => ram_block3a26.PORTAADDR12
address_a[12] => ram_block3a27.PORTAADDR12
address_a[12] => ram_block3a28.PORTAADDR12
address_a[12] => ram_block3a29.PORTAADDR12
address_a[12] => ram_block3a30.PORTAADDR12
address_a[12] => ram_block3a31.PORTAADDR12
address_a[13] => address_reg_a[0].DATAIN
address_a[13] => decode_5la:decode4.data[0]
address_a[13] => decode_u0a:rden_decode_a.data[0]
address_b[0] => ram_block3a0.PORTBADDR
address_b[0] => ram_block3a1.PORTBADDR
address_b[0] => ram_block3a2.PORTBADDR
address_b[0] => ram_block3a3.PORTBADDR
address_b[0] => ram_block3a4.PORTBADDR
address_b[0] => ram_block3a5.PORTBADDR
address_b[0] => ram_block3a6.PORTBADDR
address_b[0] => ram_block3a7.PORTBADDR
address_b[0] => ram_block3a8.PORTBADDR
address_b[0] => ram_block3a9.PORTBADDR
address_b[0] => ram_block3a10.PORTBADDR
address_b[0] => ram_block3a11.PORTBADDR
address_b[0] => ram_block3a12.PORTBADDR
address_b[0] => ram_block3a13.PORTBADDR
address_b[0] => ram_block3a14.PORTBADDR
address_b[0] => ram_block3a15.PORTBADDR
address_b[0] => ram_block3a16.PORTBADDR
address_b[0] => ram_block3a17.PORTBADDR
address_b[0] => ram_block3a18.PORTBADDR
address_b[0] => ram_block3a19.PORTBADDR
address_b[0] => ram_block3a20.PORTBADDR
address_b[0] => ram_block3a21.PORTBADDR
address_b[0] => ram_block3a22.PORTBADDR
address_b[0] => ram_block3a23.PORTBADDR
address_b[0] => ram_block3a24.PORTBADDR
address_b[0] => ram_block3a25.PORTBADDR
address_b[0] => ram_block3a26.PORTBADDR
address_b[0] => ram_block3a27.PORTBADDR
address_b[0] => ram_block3a28.PORTBADDR
address_b[0] => ram_block3a29.PORTBADDR
address_b[0] => ram_block3a30.PORTBADDR
address_b[0] => ram_block3a31.PORTBADDR
address_b[1] => ram_block3a0.PORTBADDR1
address_b[1] => ram_block3a1.PORTBADDR1
address_b[1] => ram_block3a2.PORTBADDR1
address_b[1] => ram_block3a3.PORTBADDR1
address_b[1] => ram_block3a4.PORTBADDR1
address_b[1] => ram_block3a5.PORTBADDR1
address_b[1] => ram_block3a6.PORTBADDR1
address_b[1] => ram_block3a7.PORTBADDR1
address_b[1] => ram_block3a8.PORTBADDR1
address_b[1] => ram_block3a9.PORTBADDR1
address_b[1] => ram_block3a10.PORTBADDR1
address_b[1] => ram_block3a11.PORTBADDR1
address_b[1] => ram_block3a12.PORTBADDR1
address_b[1] => ram_block3a13.PORTBADDR1
address_b[1] => ram_block3a14.PORTBADDR1
address_b[1] => ram_block3a15.PORTBADDR1
address_b[1] => ram_block3a16.PORTBADDR1
address_b[1] => ram_block3a17.PORTBADDR1
address_b[1] => ram_block3a18.PORTBADDR1
address_b[1] => ram_block3a19.PORTBADDR1
address_b[1] => ram_block3a20.PORTBADDR1
address_b[1] => ram_block3a21.PORTBADDR1
address_b[1] => ram_block3a22.PORTBADDR1
address_b[1] => ram_block3a23.PORTBADDR1
address_b[1] => ram_block3a24.PORTBADDR1
address_b[1] => ram_block3a25.PORTBADDR1
address_b[1] => ram_block3a26.PORTBADDR1
address_b[1] => ram_block3a27.PORTBADDR1
address_b[1] => ram_block3a28.PORTBADDR1
address_b[1] => ram_block3a29.PORTBADDR1
address_b[1] => ram_block3a30.PORTBADDR1
address_b[1] => ram_block3a31.PORTBADDR1
address_b[2] => ram_block3a0.PORTBADDR2
address_b[2] => ram_block3a1.PORTBADDR2
address_b[2] => ram_block3a2.PORTBADDR2
address_b[2] => ram_block3a3.PORTBADDR2
address_b[2] => ram_block3a4.PORTBADDR2
address_b[2] => ram_block3a5.PORTBADDR2
address_b[2] => ram_block3a6.PORTBADDR2
address_b[2] => ram_block3a7.PORTBADDR2
address_b[2] => ram_block3a8.PORTBADDR2
address_b[2] => ram_block3a9.PORTBADDR2
address_b[2] => ram_block3a10.PORTBADDR2
address_b[2] => ram_block3a11.PORTBADDR2
address_b[2] => ram_block3a12.PORTBADDR2
address_b[2] => ram_block3a13.PORTBADDR2
address_b[2] => ram_block3a14.PORTBADDR2
address_b[2] => ram_block3a15.PORTBADDR2
address_b[2] => ram_block3a16.PORTBADDR2
address_b[2] => ram_block3a17.PORTBADDR2
address_b[2] => ram_block3a18.PORTBADDR2
address_b[2] => ram_block3a19.PORTBADDR2
address_b[2] => ram_block3a20.PORTBADDR2
address_b[2] => ram_block3a21.PORTBADDR2
address_b[2] => ram_block3a22.PORTBADDR2
address_b[2] => ram_block3a23.PORTBADDR2
address_b[2] => ram_block3a24.PORTBADDR2
address_b[2] => ram_block3a25.PORTBADDR2
address_b[2] => ram_block3a26.PORTBADDR2
address_b[2] => ram_block3a27.PORTBADDR2
address_b[2] => ram_block3a28.PORTBADDR2
address_b[2] => ram_block3a29.PORTBADDR2
address_b[2] => ram_block3a30.PORTBADDR2
address_b[2] => ram_block3a31.PORTBADDR2
address_b[3] => ram_block3a0.PORTBADDR3
address_b[3] => ram_block3a1.PORTBADDR3
address_b[3] => ram_block3a2.PORTBADDR3
address_b[3] => ram_block3a3.PORTBADDR3
address_b[3] => ram_block3a4.PORTBADDR3
address_b[3] => ram_block3a5.PORTBADDR3
address_b[3] => ram_block3a6.PORTBADDR3
address_b[3] => ram_block3a7.PORTBADDR3
address_b[3] => ram_block3a8.PORTBADDR3
address_b[3] => ram_block3a9.PORTBADDR3
address_b[3] => ram_block3a10.PORTBADDR3
address_b[3] => ram_block3a11.PORTBADDR3
address_b[3] => ram_block3a12.PORTBADDR3
address_b[3] => ram_block3a13.PORTBADDR3
address_b[3] => ram_block3a14.PORTBADDR3
address_b[3] => ram_block3a15.PORTBADDR3
address_b[3] => ram_block3a16.PORTBADDR3
address_b[3] => ram_block3a17.PORTBADDR3
address_b[3] => ram_block3a18.PORTBADDR3
address_b[3] => ram_block3a19.PORTBADDR3
address_b[3] => ram_block3a20.PORTBADDR3
address_b[3] => ram_block3a21.PORTBADDR3
address_b[3] => ram_block3a22.PORTBADDR3
address_b[3] => ram_block3a23.PORTBADDR3
address_b[3] => ram_block3a24.PORTBADDR3
address_b[3] => ram_block3a25.PORTBADDR3
address_b[3] => ram_block3a26.PORTBADDR3
address_b[3] => ram_block3a27.PORTBADDR3
address_b[3] => ram_block3a28.PORTBADDR3
address_b[3] => ram_block3a29.PORTBADDR3
address_b[3] => ram_block3a30.PORTBADDR3
address_b[3] => ram_block3a31.PORTBADDR3
address_b[4] => ram_block3a0.PORTBADDR4
address_b[4] => ram_block3a1.PORTBADDR4
address_b[4] => ram_block3a2.PORTBADDR4
address_b[4] => ram_block3a3.PORTBADDR4
address_b[4] => ram_block3a4.PORTBADDR4
address_b[4] => ram_block3a5.PORTBADDR4
address_b[4] => ram_block3a6.PORTBADDR4
address_b[4] => ram_block3a7.PORTBADDR4
address_b[4] => ram_block3a8.PORTBADDR4
address_b[4] => ram_block3a9.PORTBADDR4
address_b[4] => ram_block3a10.PORTBADDR4
address_b[4] => ram_block3a11.PORTBADDR4
address_b[4] => ram_block3a12.PORTBADDR4
address_b[4] => ram_block3a13.PORTBADDR4
address_b[4] => ram_block3a14.PORTBADDR4
address_b[4] => ram_block3a15.PORTBADDR4
address_b[4] => ram_block3a16.PORTBADDR4
address_b[4] => ram_block3a17.PORTBADDR4
address_b[4] => ram_block3a18.PORTBADDR4
address_b[4] => ram_block3a19.PORTBADDR4
address_b[4] => ram_block3a20.PORTBADDR4
address_b[4] => ram_block3a21.PORTBADDR4
address_b[4] => ram_block3a22.PORTBADDR4
address_b[4] => ram_block3a23.PORTBADDR4
address_b[4] => ram_block3a24.PORTBADDR4
address_b[4] => ram_block3a25.PORTBADDR4
address_b[4] => ram_block3a26.PORTBADDR4
address_b[4] => ram_block3a27.PORTBADDR4
address_b[4] => ram_block3a28.PORTBADDR4
address_b[4] => ram_block3a29.PORTBADDR4
address_b[4] => ram_block3a30.PORTBADDR4
address_b[4] => ram_block3a31.PORTBADDR4
address_b[5] => ram_block3a0.PORTBADDR5
address_b[5] => ram_block3a1.PORTBADDR5
address_b[5] => ram_block3a2.PORTBADDR5
address_b[5] => ram_block3a3.PORTBADDR5
address_b[5] => ram_block3a4.PORTBADDR5
address_b[5] => ram_block3a5.PORTBADDR5
address_b[5] => ram_block3a6.PORTBADDR5
address_b[5] => ram_block3a7.PORTBADDR5
address_b[5] => ram_block3a8.PORTBADDR5
address_b[5] => ram_block3a9.PORTBADDR5
address_b[5] => ram_block3a10.PORTBADDR5
address_b[5] => ram_block3a11.PORTBADDR5
address_b[5] => ram_block3a12.PORTBADDR5
address_b[5] => ram_block3a13.PORTBADDR5
address_b[5] => ram_block3a14.PORTBADDR5
address_b[5] => ram_block3a15.PORTBADDR5
address_b[5] => ram_block3a16.PORTBADDR5
address_b[5] => ram_block3a17.PORTBADDR5
address_b[5] => ram_block3a18.PORTBADDR5
address_b[5] => ram_block3a19.PORTBADDR5
address_b[5] => ram_block3a20.PORTBADDR5
address_b[5] => ram_block3a21.PORTBADDR5
address_b[5] => ram_block3a22.PORTBADDR5
address_b[5] => ram_block3a23.PORTBADDR5
address_b[5] => ram_block3a24.PORTBADDR5
address_b[5] => ram_block3a25.PORTBADDR5
address_b[5] => ram_block3a26.PORTBADDR5
address_b[5] => ram_block3a27.PORTBADDR5
address_b[5] => ram_block3a28.PORTBADDR5
address_b[5] => ram_block3a29.PORTBADDR5
address_b[5] => ram_block3a30.PORTBADDR5
address_b[5] => ram_block3a31.PORTBADDR5
address_b[6] => ram_block3a0.PORTBADDR6
address_b[6] => ram_block3a1.PORTBADDR6
address_b[6] => ram_block3a2.PORTBADDR6
address_b[6] => ram_block3a3.PORTBADDR6
address_b[6] => ram_block3a4.PORTBADDR6
address_b[6] => ram_block3a5.PORTBADDR6
address_b[6] => ram_block3a6.PORTBADDR6
address_b[6] => ram_block3a7.PORTBADDR6
address_b[6] => ram_block3a8.PORTBADDR6
address_b[6] => ram_block3a9.PORTBADDR6
address_b[6] => ram_block3a10.PORTBADDR6
address_b[6] => ram_block3a11.PORTBADDR6
address_b[6] => ram_block3a12.PORTBADDR6
address_b[6] => ram_block3a13.PORTBADDR6
address_b[6] => ram_block3a14.PORTBADDR6
address_b[6] => ram_block3a15.PORTBADDR6
address_b[6] => ram_block3a16.PORTBADDR6
address_b[6] => ram_block3a17.PORTBADDR6
address_b[6] => ram_block3a18.PORTBADDR6
address_b[6] => ram_block3a19.PORTBADDR6
address_b[6] => ram_block3a20.PORTBADDR6
address_b[6] => ram_block3a21.PORTBADDR6
address_b[6] => ram_block3a22.PORTBADDR6
address_b[6] => ram_block3a23.PORTBADDR6
address_b[6] => ram_block3a24.PORTBADDR6
address_b[6] => ram_block3a25.PORTBADDR6
address_b[6] => ram_block3a26.PORTBADDR6
address_b[6] => ram_block3a27.PORTBADDR6
address_b[6] => ram_block3a28.PORTBADDR6
address_b[6] => ram_block3a29.PORTBADDR6
address_b[6] => ram_block3a30.PORTBADDR6
address_b[6] => ram_block3a31.PORTBADDR6
address_b[7] => ram_block3a0.PORTBADDR7
address_b[7] => ram_block3a1.PORTBADDR7
address_b[7] => ram_block3a2.PORTBADDR7
address_b[7] => ram_block3a3.PORTBADDR7
address_b[7] => ram_block3a4.PORTBADDR7
address_b[7] => ram_block3a5.PORTBADDR7
address_b[7] => ram_block3a6.PORTBADDR7
address_b[7] => ram_block3a7.PORTBADDR7
address_b[7] => ram_block3a8.PORTBADDR7
address_b[7] => ram_block3a9.PORTBADDR7
address_b[7] => ram_block3a10.PORTBADDR7
address_b[7] => ram_block3a11.PORTBADDR7
address_b[7] => ram_block3a12.PORTBADDR7
address_b[7] => ram_block3a13.PORTBADDR7
address_b[7] => ram_block3a14.PORTBADDR7
address_b[7] => ram_block3a15.PORTBADDR7
address_b[7] => ram_block3a16.PORTBADDR7
address_b[7] => ram_block3a17.PORTBADDR7
address_b[7] => ram_block3a18.PORTBADDR7
address_b[7] => ram_block3a19.PORTBADDR7
address_b[7] => ram_block3a20.PORTBADDR7
address_b[7] => ram_block3a21.PORTBADDR7
address_b[7] => ram_block3a22.PORTBADDR7
address_b[7] => ram_block3a23.PORTBADDR7
address_b[7] => ram_block3a24.PORTBADDR7
address_b[7] => ram_block3a25.PORTBADDR7
address_b[7] => ram_block3a26.PORTBADDR7
address_b[7] => ram_block3a27.PORTBADDR7
address_b[7] => ram_block3a28.PORTBADDR7
address_b[7] => ram_block3a29.PORTBADDR7
address_b[7] => ram_block3a30.PORTBADDR7
address_b[7] => ram_block3a31.PORTBADDR7
address_b[8] => ram_block3a0.PORTBADDR8
address_b[8] => ram_block3a1.PORTBADDR8
address_b[8] => ram_block3a2.PORTBADDR8
address_b[8] => ram_block3a3.PORTBADDR8
address_b[8] => ram_block3a4.PORTBADDR8
address_b[8] => ram_block3a5.PORTBADDR8
address_b[8] => ram_block3a6.PORTBADDR8
address_b[8] => ram_block3a7.PORTBADDR8
address_b[8] => ram_block3a8.PORTBADDR8
address_b[8] => ram_block3a9.PORTBADDR8
address_b[8] => ram_block3a10.PORTBADDR8
address_b[8] => ram_block3a11.PORTBADDR8
address_b[8] => ram_block3a12.PORTBADDR8
address_b[8] => ram_block3a13.PORTBADDR8
address_b[8] => ram_block3a14.PORTBADDR8
address_b[8] => ram_block3a15.PORTBADDR8
address_b[8] => ram_block3a16.PORTBADDR8
address_b[8] => ram_block3a17.PORTBADDR8
address_b[8] => ram_block3a18.PORTBADDR8
address_b[8] => ram_block3a19.PORTBADDR8
address_b[8] => ram_block3a20.PORTBADDR8
address_b[8] => ram_block3a21.PORTBADDR8
address_b[8] => ram_block3a22.PORTBADDR8
address_b[8] => ram_block3a23.PORTBADDR8
address_b[8] => ram_block3a24.PORTBADDR8
address_b[8] => ram_block3a25.PORTBADDR8
address_b[8] => ram_block3a26.PORTBADDR8
address_b[8] => ram_block3a27.PORTBADDR8
address_b[8] => ram_block3a28.PORTBADDR8
address_b[8] => ram_block3a29.PORTBADDR8
address_b[8] => ram_block3a30.PORTBADDR8
address_b[8] => ram_block3a31.PORTBADDR8
address_b[9] => ram_block3a0.PORTBADDR9
address_b[9] => ram_block3a1.PORTBADDR9
address_b[9] => ram_block3a2.PORTBADDR9
address_b[9] => ram_block3a3.PORTBADDR9
address_b[9] => ram_block3a4.PORTBADDR9
address_b[9] => ram_block3a5.PORTBADDR9
address_b[9] => ram_block3a6.PORTBADDR9
address_b[9] => ram_block3a7.PORTBADDR9
address_b[9] => ram_block3a8.PORTBADDR9
address_b[9] => ram_block3a9.PORTBADDR9
address_b[9] => ram_block3a10.PORTBADDR9
address_b[9] => ram_block3a11.PORTBADDR9
address_b[9] => ram_block3a12.PORTBADDR9
address_b[9] => ram_block3a13.PORTBADDR9
address_b[9] => ram_block3a14.PORTBADDR9
address_b[9] => ram_block3a15.PORTBADDR9
address_b[9] => ram_block3a16.PORTBADDR9
address_b[9] => ram_block3a17.PORTBADDR9
address_b[9] => ram_block3a18.PORTBADDR9
address_b[9] => ram_block3a19.PORTBADDR9
address_b[9] => ram_block3a20.PORTBADDR9
address_b[9] => ram_block3a21.PORTBADDR9
address_b[9] => ram_block3a22.PORTBADDR9
address_b[9] => ram_block3a23.PORTBADDR9
address_b[9] => ram_block3a24.PORTBADDR9
address_b[9] => ram_block3a25.PORTBADDR9
address_b[9] => ram_block3a26.PORTBADDR9
address_b[9] => ram_block3a27.PORTBADDR9
address_b[9] => ram_block3a28.PORTBADDR9
address_b[9] => ram_block3a29.PORTBADDR9
address_b[9] => ram_block3a30.PORTBADDR9
address_b[9] => ram_block3a31.PORTBADDR9
address_b[10] => ram_block3a0.PORTBADDR10
address_b[10] => ram_block3a1.PORTBADDR10
address_b[10] => ram_block3a2.PORTBADDR10
address_b[10] => ram_block3a3.PORTBADDR10
address_b[10] => ram_block3a4.PORTBADDR10
address_b[10] => ram_block3a5.PORTBADDR10
address_b[10] => ram_block3a6.PORTBADDR10
address_b[10] => ram_block3a7.PORTBADDR10
address_b[10] => ram_block3a8.PORTBADDR10
address_b[10] => ram_block3a9.PORTBADDR10
address_b[10] => ram_block3a10.PORTBADDR10
address_b[10] => ram_block3a11.PORTBADDR10
address_b[10] => ram_block3a12.PORTBADDR10
address_b[10] => ram_block3a13.PORTBADDR10
address_b[10] => ram_block3a14.PORTBADDR10
address_b[10] => ram_block3a15.PORTBADDR10
address_b[10] => ram_block3a16.PORTBADDR10
address_b[10] => ram_block3a17.PORTBADDR10
address_b[10] => ram_block3a18.PORTBADDR10
address_b[10] => ram_block3a19.PORTBADDR10
address_b[10] => ram_block3a20.PORTBADDR10
address_b[10] => ram_block3a21.PORTBADDR10
address_b[10] => ram_block3a22.PORTBADDR10
address_b[10] => ram_block3a23.PORTBADDR10
address_b[10] => ram_block3a24.PORTBADDR10
address_b[10] => ram_block3a25.PORTBADDR10
address_b[10] => ram_block3a26.PORTBADDR10
address_b[10] => ram_block3a27.PORTBADDR10
address_b[10] => ram_block3a28.PORTBADDR10
address_b[10] => ram_block3a29.PORTBADDR10
address_b[10] => ram_block3a30.PORTBADDR10
address_b[10] => ram_block3a31.PORTBADDR10
address_b[11] => ram_block3a0.PORTBADDR11
address_b[11] => ram_block3a1.PORTBADDR11
address_b[11] => ram_block3a2.PORTBADDR11
address_b[11] => ram_block3a3.PORTBADDR11
address_b[11] => ram_block3a4.PORTBADDR11
address_b[11] => ram_block3a5.PORTBADDR11
address_b[11] => ram_block3a6.PORTBADDR11
address_b[11] => ram_block3a7.PORTBADDR11
address_b[11] => ram_block3a8.PORTBADDR11
address_b[11] => ram_block3a9.PORTBADDR11
address_b[11] => ram_block3a10.PORTBADDR11
address_b[11] => ram_block3a11.PORTBADDR11
address_b[11] => ram_block3a12.PORTBADDR11
address_b[11] => ram_block3a13.PORTBADDR11
address_b[11] => ram_block3a14.PORTBADDR11
address_b[11] => ram_block3a15.PORTBADDR11
address_b[11] => ram_block3a16.PORTBADDR11
address_b[11] => ram_block3a17.PORTBADDR11
address_b[11] => ram_block3a18.PORTBADDR11
address_b[11] => ram_block3a19.PORTBADDR11
address_b[11] => ram_block3a20.PORTBADDR11
address_b[11] => ram_block3a21.PORTBADDR11
address_b[11] => ram_block3a22.PORTBADDR11
address_b[11] => ram_block3a23.PORTBADDR11
address_b[11] => ram_block3a24.PORTBADDR11
address_b[11] => ram_block3a25.PORTBADDR11
address_b[11] => ram_block3a26.PORTBADDR11
address_b[11] => ram_block3a27.PORTBADDR11
address_b[11] => ram_block3a28.PORTBADDR11
address_b[11] => ram_block3a29.PORTBADDR11
address_b[11] => ram_block3a30.PORTBADDR11
address_b[11] => ram_block3a31.PORTBADDR11
address_b[12] => ram_block3a0.PORTBADDR12
address_b[12] => ram_block3a1.PORTBADDR12
address_b[12] => ram_block3a2.PORTBADDR12
address_b[12] => ram_block3a3.PORTBADDR12
address_b[12] => ram_block3a4.PORTBADDR12
address_b[12] => ram_block3a5.PORTBADDR12
address_b[12] => ram_block3a6.PORTBADDR12
address_b[12] => ram_block3a7.PORTBADDR12
address_b[12] => ram_block3a8.PORTBADDR12
address_b[12] => ram_block3a9.PORTBADDR12
address_b[12] => ram_block3a10.PORTBADDR12
address_b[12] => ram_block3a11.PORTBADDR12
address_b[12] => ram_block3a12.PORTBADDR12
address_b[12] => ram_block3a13.PORTBADDR12
address_b[12] => ram_block3a14.PORTBADDR12
address_b[12] => ram_block3a15.PORTBADDR12
address_b[12] => ram_block3a16.PORTBADDR12
address_b[12] => ram_block3a17.PORTBADDR12
address_b[12] => ram_block3a18.PORTBADDR12
address_b[12] => ram_block3a19.PORTBADDR12
address_b[12] => ram_block3a20.PORTBADDR12
address_b[12] => ram_block3a21.PORTBADDR12
address_b[12] => ram_block3a22.PORTBADDR12
address_b[12] => ram_block3a23.PORTBADDR12
address_b[12] => ram_block3a24.PORTBADDR12
address_b[12] => ram_block3a25.PORTBADDR12
address_b[12] => ram_block3a26.PORTBADDR12
address_b[12] => ram_block3a27.PORTBADDR12
address_b[12] => ram_block3a28.PORTBADDR12
address_b[12] => ram_block3a29.PORTBADDR12
address_b[12] => ram_block3a30.PORTBADDR12
address_b[12] => ram_block3a31.PORTBADDR12
address_b[13] => address_reg_b[0].DATAIN
address_b[13] => decode_5la:decode5.data[0]
address_b[13] => decode_u0a:rden_decode_b.data[0]
byteena_a[0] => ram_block3a0.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a1.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a2.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a3.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a4.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a5.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a6.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a7.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a16.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a17.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a18.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a19.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a20.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a21.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a22.PORTABYTEENAMASKS
byteena_a[0] => ram_block3a23.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a8.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a9.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a10.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a11.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a12.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a13.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a14.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a15.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a24.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a25.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a26.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a27.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a28.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a29.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a30.PORTABYTEENAMASKS
byteena_a[1] => ram_block3a31.PORTABYTEENAMASKS
clock0 => ram_block3a0.CLK0
clock0 => ram_block3a1.CLK0
clock0 => ram_block3a2.CLK0
clock0 => ram_block3a3.CLK0
clock0 => ram_block3a4.CLK0
clock0 => ram_block3a5.CLK0
clock0 => ram_block3a6.CLK0
clock0 => ram_block3a7.CLK0
clock0 => ram_block3a8.CLK0
clock0 => ram_block3a9.CLK0
clock0 => ram_block3a10.CLK0
clock0 => ram_block3a11.CLK0
clock0 => ram_block3a12.CLK0
clock0 => ram_block3a13.CLK0
clock0 => ram_block3a14.CLK0
clock0 => ram_block3a15.CLK0
clock0 => ram_block3a16.CLK0
clock0 => ram_block3a17.CLK0
clock0 => ram_block3a18.CLK0
clock0 => ram_block3a19.CLK0
clock0 => ram_block3a20.CLK0
clock0 => ram_block3a21.CLK0
clock0 => ram_block3a22.CLK0
clock0 => ram_block3a23.CLK0
clock0 => ram_block3a24.CLK0
clock0 => ram_block3a25.CLK0
clock0 => ram_block3a26.CLK0
clock0 => ram_block3a27.CLK0
clock0 => ram_block3a28.CLK0
clock0 => ram_block3a29.CLK0
clock0 => ram_block3a30.CLK0
clock0 => ram_block3a31.CLK0
clock0 => address_reg_a[0].CLK
clock1 => ram_block3a0.CLK1
clock1 => ram_block3a1.CLK1
clock1 => ram_block3a2.CLK1
clock1 => ram_block3a3.CLK1
clock1 => ram_block3a4.CLK1
clock1 => ram_block3a5.CLK1
clock1 => ram_block3a6.CLK1
clock1 => ram_block3a7.CLK1
clock1 => ram_block3a8.CLK1
clock1 => ram_block3a9.CLK1
clock1 => ram_block3a10.CLK1
clock1 => ram_block3a11.CLK1
clock1 => ram_block3a12.CLK1
clock1 => ram_block3a13.CLK1
clock1 => ram_block3a14.CLK1
clock1 => ram_block3a15.CLK1
clock1 => ram_block3a16.CLK1
clock1 => ram_block3a17.CLK1
clock1 => ram_block3a18.CLK1
clock1 => ram_block3a19.CLK1
clock1 => ram_block3a20.CLK1
clock1 => ram_block3a21.CLK1
clock1 => ram_block3a22.CLK1
clock1 => ram_block3a23.CLK1
clock1 => ram_block3a24.CLK1
clock1 => ram_block3a25.CLK1
clock1 => ram_block3a26.CLK1
clock1 => ram_block3a27.CLK1
clock1 => ram_block3a28.CLK1
clock1 => ram_block3a29.CLK1
clock1 => ram_block3a30.CLK1
clock1 => ram_block3a31.CLK1
clock1 => address_reg_b[0].CLK
data_a[0] => ram_block3a0.PORTADATAIN
data_a[0] => ram_block3a16.PORTADATAIN
data_a[1] => ram_block3a1.PORTADATAIN
data_a[1] => ram_block3a17.PORTADATAIN
data_a[2] => ram_block3a2.PORTADATAIN
data_a[2] => ram_block3a18.PORTADATAIN
data_a[3] => ram_block3a3.PORTADATAIN
data_a[3] => ram_block3a19.PORTADATAIN
data_a[4] => ram_block3a4.PORTADATAIN
data_a[4] => ram_block3a20.PORTADATAIN
data_a[5] => ram_block3a5.PORTADATAIN
data_a[5] => ram_block3a21.PORTADATAIN
data_a[6] => ram_block3a6.PORTADATAIN
data_a[6] => ram_block3a22.PORTADATAIN
data_a[7] => ram_block3a7.PORTADATAIN
data_a[7] => ram_block3a23.PORTADATAIN
data_a[8] => ram_block3a8.PORTADATAIN
data_a[8] => ram_block3a24.PORTADATAIN
data_a[9] => ram_block3a9.PORTADATAIN
data_a[9] => ram_block3a25.PORTADATAIN
data_a[10] => ram_block3a10.PORTADATAIN
data_a[10] => ram_block3a26.PORTADATAIN
data_a[11] => ram_block3a11.PORTADATAIN
data_a[11] => ram_block3a27.PORTADATAIN
data_a[12] => ram_block3a12.PORTADATAIN
data_a[12] => ram_block3a28.PORTADATAIN
data_a[13] => ram_block3a13.PORTADATAIN
data_a[13] => ram_block3a29.PORTADATAIN
data_a[14] => ram_block3a14.PORTADATAIN
data_a[14] => ram_block3a30.PORTADATAIN
data_a[15] => ram_block3a15.PORTADATAIN
data_a[15] => ram_block3a31.PORTADATAIN
data_b[0] => ram_block3a0.PORTBDATAIN
data_b[0] => ram_block3a16.PORTBDATAIN
data_b[1] => ram_block3a1.PORTBDATAIN
data_b[1] => ram_block3a17.PORTBDATAIN
data_b[2] => ram_block3a2.PORTBDATAIN
data_b[2] => ram_block3a18.PORTBDATAIN
data_b[3] => ram_block3a3.PORTBDATAIN
data_b[3] => ram_block3a19.PORTBDATAIN
data_b[4] => ram_block3a4.PORTBDATAIN
data_b[4] => ram_block3a20.PORTBDATAIN
data_b[5] => ram_block3a5.PORTBDATAIN
data_b[5] => ram_block3a21.PORTBDATAIN
data_b[6] => ram_block3a6.PORTBDATAIN
data_b[6] => ram_block3a22.PORTBDATAIN
data_b[7] => ram_block3a7.PORTBDATAIN
data_b[7] => ram_block3a23.PORTBDATAIN
data_b[8] => ram_block3a8.PORTBDATAIN
data_b[8] => ram_block3a24.PORTBDATAIN
data_b[9] => ram_block3a9.PORTBDATAIN
data_b[9] => ram_block3a25.PORTBDATAIN
data_b[10] => ram_block3a10.PORTBDATAIN
data_b[10] => ram_block3a26.PORTBDATAIN
data_b[11] => ram_block3a11.PORTBDATAIN
data_b[11] => ram_block3a27.PORTBDATAIN
data_b[12] => ram_block3a12.PORTBDATAIN
data_b[12] => ram_block3a28.PORTBDATAIN
data_b[13] => ram_block3a13.PORTBDATAIN
data_b[13] => ram_block3a29.PORTBDATAIN
data_b[14] => ram_block3a14.PORTBDATAIN
data_b[14] => ram_block3a30.PORTBDATAIN
data_b[15] => ram_block3a15.PORTBDATAIN
data_b[15] => ram_block3a31.PORTBDATAIN
q_a[0] <= mux_4hb:mux6.result[0]
q_a[1] <= mux_4hb:mux6.result[1]
q_a[2] <= mux_4hb:mux6.result[2]
q_a[3] <= mux_4hb:mux6.result[3]
q_a[4] <= mux_4hb:mux6.result[4]
q_a[5] <= mux_4hb:mux6.result[5]
q_a[6] <= mux_4hb:mux6.result[6]
q_a[7] <= mux_4hb:mux6.result[7]
q_a[8] <= mux_4hb:mux6.result[8]
q_a[9] <= mux_4hb:mux6.result[9]
q_a[10] <= mux_4hb:mux6.result[10]
q_a[11] <= mux_4hb:mux6.result[11]
q_a[12] <= mux_4hb:mux6.result[12]
q_a[13] <= mux_4hb:mux6.result[13]
q_a[14] <= mux_4hb:mux6.result[14]
q_a[15] <= mux_4hb:mux6.result[15]
q_b[0] <= mux_4hb:mux7.result[0]
q_b[1] <= mux_4hb:mux7.result[1]
q_b[2] <= mux_4hb:mux7.result[2]
q_b[3] <= mux_4hb:mux7.result[3]
q_b[4] <= mux_4hb:mux7.result[4]
q_b[5] <= mux_4hb:mux7.result[5]
q_b[6] <= mux_4hb:mux7.result[6]
q_b[7] <= mux_4hb:mux7.result[7]
q_b[8] <= mux_4hb:mux7.result[8]
q_b[9] <= mux_4hb:mux7.result[9]
q_b[10] <= mux_4hb:mux7.result[10]
q_b[11] <= mux_4hb:mux7.result[11]
q_b[12] <= mux_4hb:mux7.result[12]
q_b[13] <= mux_4hb:mux7.result[13]
q_b[14] <= mux_4hb:mux7.result[14]
q_b[15] <= mux_4hb:mux7.result[15]
wren_a => decode_5la:decode4.enable
wren_b => decode_5la:decode5.enable


|TS2_68000_Top|RAM_16Kx16:ram3|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|altsyncram_ur03:altsyncram1|decode_5la:decode4
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|RAM_16Kx16:ram3|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|altsyncram_ur03:altsyncram1|decode_5la:decode5
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
enable => eq_node[1].IN1
enable => eq_node[0].IN1
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|RAM_16Kx16:ram3|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|altsyncram_ur03:altsyncram1|decode_u0a:rden_decode_a
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|RAM_16Kx16:ram3|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|altsyncram_ur03:altsyncram1|decode_u0a:rden_decode_b
data[0] => eq_node[1].IN0
data[0] => eq_node[0].IN0
eq[0] <= eq_node[0].DB_MAX_OUTPUT_PORT_TYPE
eq[1] <= eq_node[1].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|RAM_16Kx16:ram3|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|altsyncram_ur03:altsyncram1|mux_4hb:mux6
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|TS2_68000_Top|RAM_16Kx16:ram3|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|altsyncram_ur03:altsyncram1|mux_4hb:mux7
data[0] => l1_w0_n0_mux_dataout.IN1
data[1] => l1_w1_n0_mux_dataout.IN1
data[2] => l1_w2_n0_mux_dataout.IN1
data[3] => l1_w3_n0_mux_dataout.IN1
data[4] => l1_w4_n0_mux_dataout.IN1
data[5] => l1_w5_n0_mux_dataout.IN1
data[6] => l1_w6_n0_mux_dataout.IN1
data[7] => l1_w7_n0_mux_dataout.IN1
data[8] => l1_w8_n0_mux_dataout.IN1
data[9] => l1_w9_n0_mux_dataout.IN1
data[10] => l1_w10_n0_mux_dataout.IN1
data[11] => l1_w11_n0_mux_dataout.IN1
data[12] => l1_w12_n0_mux_dataout.IN1
data[13] => l1_w13_n0_mux_dataout.IN1
data[14] => l1_w14_n0_mux_dataout.IN1
data[15] => l1_w15_n0_mux_dataout.IN1
data[16] => l1_w0_n0_mux_dataout.IN1
data[17] => l1_w1_n0_mux_dataout.IN1
data[18] => l1_w2_n0_mux_dataout.IN1
data[19] => l1_w3_n0_mux_dataout.IN1
data[20] => l1_w4_n0_mux_dataout.IN1
data[21] => l1_w5_n0_mux_dataout.IN1
data[22] => l1_w6_n0_mux_dataout.IN1
data[23] => l1_w7_n0_mux_dataout.IN1
data[24] => l1_w8_n0_mux_dataout.IN1
data[25] => l1_w9_n0_mux_dataout.IN1
data[26] => l1_w10_n0_mux_dataout.IN1
data[27] => l1_w11_n0_mux_dataout.IN1
data[28] => l1_w12_n0_mux_dataout.IN1
data[29] => l1_w13_n0_mux_dataout.IN1
data[30] => l1_w14_n0_mux_dataout.IN1
data[31] => l1_w15_n0_mux_dataout.IN1
result[0] <= l1_w0_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[1] <= l1_w1_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[2] <= l1_w2_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[3] <= l1_w3_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[4] <= l1_w4_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[5] <= l1_w5_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[6] <= l1_w6_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[7] <= l1_w7_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[8] <= l1_w8_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[9] <= l1_w9_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[10] <= l1_w10_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[11] <= l1_w11_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[12] <= l1_w12_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[13] <= l1_w13_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[14] <= l1_w14_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
result[15] <= l1_w15_n0_mux_dataout.DB_MAX_OUTPUT_PORT_TYPE
sel[0] => l1_w0_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w10_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w11_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w12_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w13_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w14_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w15_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w1_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w2_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w3_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w4_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w5_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w6_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w7_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w8_n0_mux_dataout.IN0
sel[0] => _.IN0
sel[0] => l1_w9_n0_mux_dataout.IN0
sel[0] => _.IN0


|TS2_68000_Top|RAM_16Kx16:ram3|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|sld_mod_ram_rom:mgl_prim2
tck_usr <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_tck
address[0] <= ram_rom_addr_reg[0].DB_MAX_OUTPUT_PORT_TYPE
address[1] <= ram_rom_addr_reg[1].DB_MAX_OUTPUT_PORT_TYPE
address[2] <= ram_rom_addr_reg[2].DB_MAX_OUTPUT_PORT_TYPE
address[3] <= ram_rom_addr_reg[3].DB_MAX_OUTPUT_PORT_TYPE
address[4] <= ram_rom_addr_reg[4].DB_MAX_OUTPUT_PORT_TYPE
address[5] <= ram_rom_addr_reg[5].DB_MAX_OUTPUT_PORT_TYPE
address[6] <= ram_rom_addr_reg[6].DB_MAX_OUTPUT_PORT_TYPE
address[7] <= ram_rom_addr_reg[7].DB_MAX_OUTPUT_PORT_TYPE
address[8] <= ram_rom_addr_reg[8].DB_MAX_OUTPUT_PORT_TYPE
address[9] <= ram_rom_addr_reg[9].DB_MAX_OUTPUT_PORT_TYPE
address[10] <= ram_rom_addr_reg[10].DB_MAX_OUTPUT_PORT_TYPE
address[11] <= ram_rom_addr_reg[11].DB_MAX_OUTPUT_PORT_TYPE
address[12] <= ram_rom_addr_reg[12].DB_MAX_OUTPUT_PORT_TYPE
address[13] <= ram_rom_addr_reg[13].DB_MAX_OUTPUT_PORT_TYPE
enable_write <= enable_write.DB_MAX_OUTPUT_PORT_TYPE
data_write[0] <= ram_rom_data_reg[0].DB_MAX_OUTPUT_PORT_TYPE
data_write[1] <= ram_rom_data_reg[1].DB_MAX_OUTPUT_PORT_TYPE
data_write[2] <= ram_rom_data_reg[2].DB_MAX_OUTPUT_PORT_TYPE
data_write[3] <= ram_rom_data_reg[3].DB_MAX_OUTPUT_PORT_TYPE
data_write[4] <= ram_rom_data_reg[4].DB_MAX_OUTPUT_PORT_TYPE
data_write[5] <= ram_rom_data_reg[5].DB_MAX_OUTPUT_PORT_TYPE
data_write[6] <= ram_rom_data_reg[6].DB_MAX_OUTPUT_PORT_TYPE
data_write[7] <= ram_rom_data_reg[7].DB_MAX_OUTPUT_PORT_TYPE
data_write[8] <= ram_rom_data_reg[8].DB_MAX_OUTPUT_PORT_TYPE
data_write[9] <= ram_rom_data_reg[9].DB_MAX_OUTPUT_PORT_TYPE
data_write[10] <= ram_rom_data_reg[10].DB_MAX_OUTPUT_PORT_TYPE
data_write[11] <= ram_rom_data_reg[11].DB_MAX_OUTPUT_PORT_TYPE
data_write[12] <= ram_rom_data_reg[12].DB_MAX_OUTPUT_PORT_TYPE
data_write[13] <= ram_rom_data_reg[13].DB_MAX_OUTPUT_PORT_TYPE
data_write[14] <= ram_rom_data_reg[14].DB_MAX_OUTPUT_PORT_TYPE
data_write[15] <= ram_rom_data_reg[15].DB_MAX_OUTPUT_PORT_TYPE
data_read[0] => ram_rom_data_reg.DATAB
data_read[1] => ram_rom_data_reg.DATAB
data_read[2] => ram_rom_data_reg.DATAB
data_read[3] => ram_rom_data_reg.DATAB
data_read[4] => ram_rom_data_reg.DATAB
data_read[5] => ram_rom_data_reg.DATAB
data_read[6] => ram_rom_data_reg.DATAB
data_read[7] => ram_rom_data_reg.DATAB
data_read[8] => ram_rom_data_reg.DATAB
data_read[9] => ram_rom_data_reg.DATAB
data_read[10] => ram_rom_data_reg.DATAB
data_read[11] => ram_rom_data_reg.DATAB
data_read[12] => ram_rom_data_reg.DATAB
data_read[13] => ram_rom_data_reg.DATAB
data_read[14] => ram_rom_data_reg.DATAB
data_read[15] => ram_rom_data_reg.DATAB
adapter_ready => ~NO_FANOUT~
adapter_valid => ~NO_FANOUT~
adapter_queue_size[0] => ~NO_FANOUT~
adapter_queue_size[1] => ~NO_FANOUT~
adapter_queue_size[2] => ~NO_FANOUT~
adapter_queue_size[3] => ~NO_FANOUT~
adapter_queue_size[4] => ~NO_FANOUT~
adapter_reset <= <GND>
sld_ready <= <GND>
sld_valid <= <GND>
clr_out <= sld_jtag_endpoint_adapter:jtag_signal_adapter.adapted_clr
raw_tck => sld_jtag_endpoint_adapter:jtag_signal_adapter.raw_tck
tdi => sld_jtag_endpoint_adapter:jtag_signal_adapter.tdi
usr1 => sld_jtag_endpoint_adapter:jtag_signal_adapter.usr1
jtag_state_cdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_e1dr
jtag_state_udr => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_udr
jtag_state_uir => sld_jtag_endpoint_adapter:jtag_signal_adapter.jtag_state_uir
clr => sld_jtag_endpoint_adapter:jtag_signal_adapter.clr
ena => sld_jtag_endpoint_adapter:jtag_signal_adapter.ena
ena => bypass_reg_out.ENA
ir_in[0] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_in[7]
ir_out[0] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter:jtag_signal_adapter.ir_out[7]
tdo <= sld_jtag_endpoint_adapter:jtag_signal_adapter.tdo


|TS2_68000_Top|RAM_16Kx16:ram3|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter
raw_tck => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tck
raw_tms => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.raw_tms
tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdi
vir_tdi => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.vir_tdi
jtag_state_tlr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_tlr
jtag_state_rti => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_rti
jtag_state_sdrs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdrs
jtag_state_cdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cdr
jtag_state_sdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sdr
jtag_state_e1dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1dr
jtag_state_pdr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pdr
jtag_state_e2dr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2dr
jtag_state_udr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_udr
jtag_state_sirs => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sirs
jtag_state_cir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_cir
jtag_state_sir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_sir
jtag_state_e1ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e1ir
jtag_state_pir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_pir
jtag_state_e2ir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_e2ir
jtag_state_uir => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.jtag_state_uir
usr1 => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.usr1
clr => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.clr
ena => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ena
ir_in[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[0]
ir_in[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[1]
ir_in[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[2]
ir_in[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[3]
ir_in[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[4]
ir_in[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[5]
ir_in[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[6]
ir_in[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_in[7]
tdo <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.tdo
ir_out[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[0]
ir_out[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[1]
ir_out[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[2]
ir_out[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[3]
ir_out[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[4]
ir_out[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[5]
ir_out[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[6]
ir_out[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.ir_out[7]
adapted_tck <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tck
adapted_tms <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tms
adapted_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdi
adapted_vir_tdi <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_vir_tdi
adapted_jtag_state_tlr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_tlr
adapted_jtag_state_rti <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_rti
adapted_jtag_state_sdrs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdrs
adapted_jtag_state_cdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cdr
adapted_jtag_state_sdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sdr
adapted_jtag_state_e1dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1dr
adapted_jtag_state_pdr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pdr
adapted_jtag_state_e2dr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2dr
adapted_jtag_state_udr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_udr
adapted_jtag_state_sirs <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sirs
adapted_jtag_state_cir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_cir
adapted_jtag_state_sir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_sir
adapted_jtag_state_e1ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e1ir
adapted_jtag_state_pir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_pir
adapted_jtag_state_e2ir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_e2ir
adapted_jtag_state_uir <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_jtag_state_uir
adapted_usr1 <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_usr1
adapted_clr <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_clr
adapted_ena <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ena
adapted_ir_in[0] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[0]
adapted_ir_in[1] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[1]
adapted_ir_in[2] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[2]
adapted_ir_in[3] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[3]
adapted_ir_in[4] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[4]
adapted_ir_in[5] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[5]
adapted_ir_in[6] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[6]
adapted_ir_in[7] <= sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_in[7]
adapted_tdo => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_tdo
adapted_ir_out[0] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[0]
adapted_ir_out[1] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[1]
adapted_ir_out[2] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[2]
adapted_ir_out[3] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[3]
adapted_ir_out[4] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[4]
adapted_ir_out[5] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[5]
adapted_ir_out[6] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[6]
adapted_ir_out[7] => sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst.adapted_ir_out[7]


|TS2_68000_Top|RAM_16Kx16:ram3|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_jtag_endpoint_adapter:jtag_signal_adapter|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst
raw_tck => adapted_tck.DATAIN
raw_tms => adapted_tms.DATAIN
tdi => adapted_tdi.DATAIN
vir_tdi => adapted_vir_tdi.DATAIN
jtag_state_tlr => adapted_jtag_state_tlr.DATAIN
jtag_state_rti => adapted_jtag_state_rti.DATAIN
jtag_state_sdrs => adapted_jtag_state_sdrs.DATAIN
jtag_state_cdr => adapted_jtag_state_cdr.DATAIN
jtag_state_sdr => adapted_jtag_state_sdr.DATAIN
jtag_state_e1dr => adapted_jtag_state_e1dr.DATAIN
jtag_state_pdr => adapted_jtag_state_pdr.DATAIN
jtag_state_e2dr => adapted_jtag_state_e2dr.DATAIN
jtag_state_udr => adapted_jtag_state_udr.DATAIN
jtag_state_sirs => adapted_jtag_state_sirs.DATAIN
jtag_state_cir => adapted_jtag_state_cir.DATAIN
jtag_state_sir => adapted_jtag_state_sir.DATAIN
jtag_state_e1ir => adapted_jtag_state_e1ir.DATAIN
jtag_state_pir => adapted_jtag_state_pir.DATAIN
jtag_state_e2ir => adapted_jtag_state_e2ir.DATAIN
jtag_state_uir => adapted_jtag_state_uir.DATAIN
usr1 => adapted_usr1.DATAIN
clr => adapted_clr.DATAIN
ena => adapted_ena.DATAIN
ir_in[0] => adapted_ir_in[0].DATAIN
ir_in[1] => adapted_ir_in[1].DATAIN
ir_in[2] => adapted_ir_in[2].DATAIN
ir_in[3] => adapted_ir_in[3].DATAIN
ir_in[4] => adapted_ir_in[4].DATAIN
ir_in[5] => adapted_ir_in[5].DATAIN
ir_in[6] => adapted_ir_in[6].DATAIN
ir_in[7] => adapted_ir_in[7].DATAIN
tdo <= adapted_tdo.DB_MAX_OUTPUT_PORT_TYPE
ir_out[0] <= adapted_ir_out[0].DB_MAX_OUTPUT_PORT_TYPE
ir_out[1] <= adapted_ir_out[1].DB_MAX_OUTPUT_PORT_TYPE
ir_out[2] <= adapted_ir_out[2].DB_MAX_OUTPUT_PORT_TYPE
ir_out[3] <= adapted_ir_out[3].DB_MAX_OUTPUT_PORT_TYPE
ir_out[4] <= adapted_ir_out[4].DB_MAX_OUTPUT_PORT_TYPE
ir_out[5] <= adapted_ir_out[5].DB_MAX_OUTPUT_PORT_TYPE
ir_out[6] <= adapted_ir_out[6].DB_MAX_OUTPUT_PORT_TYPE
ir_out[7] <= adapted_ir_out[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tck <= raw_tck.DB_MAX_OUTPUT_PORT_TYPE
adapted_tms <= raw_tms.DB_MAX_OUTPUT_PORT_TYPE
adapted_tdi <= tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_vir_tdi <= vir_tdi.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_tlr <= jtag_state_tlr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_rti <= jtag_state_rti.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdrs <= jtag_state_sdrs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cdr <= jtag_state_cdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sdr <= jtag_state_sdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1dr <= jtag_state_e1dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pdr <= jtag_state_pdr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2dr <= jtag_state_e2dr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_udr <= jtag_state_udr.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sirs <= jtag_state_sirs.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_cir <= jtag_state_cir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_sir <= jtag_state_sir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e1ir <= jtag_state_e1ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_pir <= jtag_state_pir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_e2ir <= jtag_state_e2ir.DB_MAX_OUTPUT_PORT_TYPE
adapted_jtag_state_uir <= jtag_state_uir.DB_MAX_OUTPUT_PORT_TYPE
adapted_usr1 <= usr1.DB_MAX_OUTPUT_PORT_TYPE
adapted_clr <= clr.DB_MAX_OUTPUT_PORT_TYPE
adapted_ena <= ena.DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[0] <= ir_in[0].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[1] <= ir_in[1].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[2] <= ir_in[2].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[3] <= ir_in[3].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[4] <= ir_in[4].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[5] <= ir_in[5].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[6] <= ir_in[6].DB_MAX_OUTPUT_PORT_TYPE
adapted_ir_in[7] <= ir_in[7].DB_MAX_OUTPUT_PORT_TYPE
adapted_tdo => tdo.DATAIN
adapted_ir_out[0] => ir_out[0].DATAIN
adapted_ir_out[1] => ir_out[1].DATAIN
adapted_ir_out[2] => ir_out[2].DATAIN
adapted_ir_out[3] => ir_out[3].DATAIN
adapted_ir_out[4] => ir_out[4].DATAIN
adapted_ir_out[5] => ir_out[5].DATAIN
adapted_ir_out[6] => ir_out[6].DATAIN
adapted_ir_out[7] => ir_out[7].DATAIN


|TS2_68000_Top|RAM_16Kx16:ram3|altsyncram:altsyncram_component|altsyncram_h524:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr
ROM_DATA[0] => Mux3.IN131
ROM_DATA[1] => Mux2.IN131
ROM_DATA[2] => Mux1.IN131
ROM_DATA[3] => Mux0.IN131
ROM_DATA[4] => Mux3.IN127
ROM_DATA[5] => Mux2.IN127
ROM_DATA[6] => Mux1.IN127
ROM_DATA[7] => Mux0.IN127
ROM_DATA[8] => Mux3.IN123
ROM_DATA[9] => Mux2.IN123
ROM_DATA[10] => Mux1.IN123
ROM_DATA[11] => Mux0.IN123
ROM_DATA[12] => Mux3.IN119
ROM_DATA[13] => Mux2.IN119
ROM_DATA[14] => Mux1.IN119
ROM_DATA[15] => Mux0.IN119
ROM_DATA[16] => Mux3.IN115
ROM_DATA[17] => Mux2.IN115
ROM_DATA[18] => Mux1.IN115
ROM_DATA[19] => Mux0.IN115
ROM_DATA[20] => Mux3.IN111
ROM_DATA[21] => Mux2.IN111
ROM_DATA[22] => Mux1.IN111
ROM_DATA[23] => Mux0.IN111
ROM_DATA[24] => Mux3.IN107
ROM_DATA[25] => Mux2.IN107
ROM_DATA[26] => Mux1.IN107
ROM_DATA[27] => Mux0.IN107
ROM_DATA[28] => Mux3.IN103
ROM_DATA[29] => Mux2.IN103
ROM_DATA[30] => Mux1.IN103
ROM_DATA[31] => Mux0.IN103
ROM_DATA[32] => Mux3.IN99
ROM_DATA[33] => Mux2.IN99
ROM_DATA[34] => Mux1.IN99
ROM_DATA[35] => Mux0.IN99
ROM_DATA[36] => Mux3.IN95
ROM_DATA[37] => Mux2.IN95
ROM_DATA[38] => Mux1.IN95
ROM_DATA[39] => Mux0.IN95
ROM_DATA[40] => Mux3.IN91
ROM_DATA[41] => Mux2.IN91
ROM_DATA[42] => Mux1.IN91
ROM_DATA[43] => Mux0.IN91
ROM_DATA[44] => Mux3.IN87
ROM_DATA[45] => Mux2.IN87
ROM_DATA[46] => Mux1.IN87
ROM_DATA[47] => Mux0.IN87
ROM_DATA[48] => Mux3.IN83
ROM_DATA[49] => Mux2.IN83
ROM_DATA[50] => Mux1.IN83
ROM_DATA[51] => Mux0.IN83
ROM_DATA[52] => Mux3.IN79
ROM_DATA[53] => Mux2.IN79
ROM_DATA[54] => Mux1.IN79
ROM_DATA[55] => Mux0.IN79
ROM_DATA[56] => Mux3.IN75
ROM_DATA[57] => Mux2.IN75
ROM_DATA[58] => Mux1.IN75
ROM_DATA[59] => Mux0.IN75
ROM_DATA[60] => Mux3.IN71
ROM_DATA[61] => Mux2.IN71
ROM_DATA[62] => Mux1.IN71
ROM_DATA[63] => Mux0.IN71
ROM_DATA[64] => Mux3.IN67
ROM_DATA[65] => Mux2.IN67
ROM_DATA[66] => Mux1.IN67
ROM_DATA[67] => Mux0.IN67
ROM_DATA[68] => Mux3.IN63
ROM_DATA[69] => Mux2.IN63
ROM_DATA[70] => Mux1.IN63
ROM_DATA[71] => Mux0.IN63
ROM_DATA[72] => Mux3.IN59
ROM_DATA[73] => Mux2.IN59
ROM_DATA[74] => Mux1.IN59
ROM_DATA[75] => Mux0.IN59
ROM_DATA[76] => Mux3.IN55
ROM_DATA[77] => Mux2.IN55
ROM_DATA[78] => Mux1.IN55
ROM_DATA[79] => Mux0.IN55
ROM_DATA[80] => Mux3.IN51
ROM_DATA[81] => Mux2.IN51
ROM_DATA[82] => Mux1.IN51
ROM_DATA[83] => Mux0.IN51
ROM_DATA[84] => Mux3.IN47
ROM_DATA[85] => Mux2.IN47
ROM_DATA[86] => Mux1.IN47
ROM_DATA[87] => Mux0.IN47
TCK => WORD_SR[0].CLK
TCK => WORD_SR[1].CLK
TCK => WORD_SR[2].CLK
TCK => WORD_SR[3].CLK
TCK => word_counter[0].CLK
TCK => word_counter[1].CLK
TCK => word_counter[2].CLK
TCK => word_counter[3].CLK
TCK => word_counter[4].CLK
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => word_counter.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
SHIFT => WORD_SR.OUTPUTSELECT
UPDATE => clear_signal.IN0
USR1 => clear_signal.IN1
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => word_counter.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
ENA => WORD_SR.OUTPUTSELECT
TDI => WORD_SR.DATAA
TDO <= WORD_SR[0].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|SBCTextDisplayRGB:VDU
n_reset => dispState.del3.OUTPUTSELECT
n_reset => dispState.del2.OUTPUTSELECT
n_reset => dispState.deleteLine.OUTPUTSELECT
n_reset => dispState.ins3.OUTPUTSELECT
n_reset => dispState.ins2.OUTPUTSELECT
n_reset => dispState.insertLine.OUTPUTSELECT
n_reset => dispState.clearC2.OUTPUTSELECT
n_reset => dispState.clearChar.OUTPUTSELECT
n_reset => dispState.clearS2.OUTPUTSELECT
n_reset => dispState.clearScreen.OUTPUTSELECT
n_reset => dispState.clearL2.OUTPUTSELECT
n_reset => dispState.clearLine.OUTPUTSELECT
n_reset => dispState.dispNextLoc.OUTPUTSELECT
n_reset => dispState.dispWrite.OUTPUTSELECT
n_reset => dispState.idle.OUTPUTSELECT
n_reset => escState.processingAdditionalParams.OUTPUTSELECT
n_reset => escState.processingParams.OUTPUTSELECT
n_reset => escState.waitForLeftBracket.OUTPUTSELECT
n_reset => escState.none.OUTPUTSELECT
n_reset => dispAttWRData[0].PRESET
n_reset => dispAttWRData[1].PRESET
n_reset => dispAttWRData[2].PRESET
n_reset => dispAttWRData[3].PRESET
n_reset => dispAttWRData[4].ACLR
n_reset => dispAttWRData[5].ACLR
n_reset => dispAttWRData[6].ACLR
n_reset => dispAttWRData[7].ACLR
n_reset => dispWR.ENA
n_reset => dispCharWRData[7].ENA
n_reset => dispCharWRData[6].ENA
n_reset => dispCharWRData[5].ENA
n_reset => dispCharWRData[4].ENA
n_reset => dispCharWRData[3].ENA
n_reset => dispCharWRData[2].ENA
n_reset => dispCharWRData[1].ENA
n_reset => dispCharWRData[0].ENA
n_reset => dispByteSent.ENA
n_reset => paramCount[2].ENA
n_reset => paramCount[1].ENA
n_reset => paramCount[0].ENA
n_reset => param1[6].ENA
n_reset => param1[5].ENA
n_reset => param1[4].ENA
n_reset => param1[3].ENA
n_reset => param1[2].ENA
n_reset => param1[1].ENA
n_reset => param1[0].ENA
n_reset => param2[6].ENA
n_reset => param2[5].ENA
n_reset => param2[4].ENA
n_reset => param2[3].ENA
n_reset => param2[2].ENA
n_reset => param2[1].ENA
n_reset => param2[0].ENA
n_reset => param3[6].ENA
n_reset => param3[5].ENA
n_reset => param3[4].ENA
n_reset => param3[3].ENA
n_reset => param3[2].ENA
n_reset => param3[1].ENA
n_reset => param3[0].ENA
n_reset => param4[6].ENA
n_reset => param4[5].ENA
n_reset => param4[4].ENA
n_reset => param4[3].ENA
n_reset => param4[2].ENA
n_reset => param4[1].ENA
n_reset => param4[0].ENA
n_reset => cursorVert[4].ENA
n_reset => cursorVert[3].ENA
n_reset => cursorVert[2].ENA
n_reset => cursorVert[1].ENA
n_reset => cursorVert[0].ENA
n_reset => cursorHoriz[6].ENA
n_reset => cursorHoriz[5].ENA
n_reset => cursorHoriz[4].ENA
n_reset => cursorHoriz[3].ENA
n_reset => cursorHoriz[2].ENA
n_reset => cursorHoriz[1].ENA
n_reset => cursorHoriz[0].ENA
n_reset => cursorVertRestore[4].ENA
n_reset => cursorVertRestore[3].ENA
n_reset => cursorVertRestore[2].ENA
n_reset => cursorVertRestore[1].ENA
n_reset => cursorVertRestore[0].ENA
n_reset => cursorHorizRestore[6].ENA
n_reset => cursorHorizRestore[5].ENA
n_reset => cursorHorizRestore[4].ENA
n_reset => cursorHorizRestore[3].ENA
n_reset => cursorHorizRestore[2].ENA
n_reset => cursorHorizRestore[1].ENA
n_reset => cursorHorizRestore[0].ENA
n_reset => savedCursorHoriz[6].ENA
n_reset => savedCursorHoriz[5].ENA
n_reset => savedCursorHoriz[4].ENA
n_reset => savedCursorHoriz[3].ENA
n_reset => savedCursorHoriz[2].ENA
n_reset => savedCursorHoriz[1].ENA
n_reset => savedCursorHoriz[0].ENA
n_reset => savedCursorVert[4].ENA
n_reset => savedCursorVert[3].ENA
n_reset => savedCursorVert[2].ENA
n_reset => savedCursorVert[1].ENA
n_reset => savedCursorVert[0].ENA
n_reset => attInverse.ENA
n_reset => attBold.ENA
n_reset => startAddr[10].ENA
n_reset => startAddr[9].ENA
n_reset => startAddr[8].ENA
n_reset => startAddr[7].ENA
n_reset => startAddr[6].ENA
n_reset => startAddr[5].ENA
n_reset => startAddr[4].ENA
n_reset => startAddr[3].ENA
n_reset => startAddr[2].ENA
n_reset => startAddr[1].ENA
n_reset => startAddr[0].ENA
clk => sansboldrom:GEN_EXT_SCHARS:fontRom.clock
clk => kbBuffer~10.CLK
clk => kbBuffer~0.CLK
clk => kbBuffer~1.CLK
clk => kbBuffer~2.CLK
clk => kbBuffer~3.CLK
clk => kbBuffer~4.CLK
clk => kbBuffer~5.CLK
clk => kbBuffer~6.CLK
clk => kbBuffer~7.CLK
clk => kbBuffer~8.CLK
clk => kbBuffer~9.CLK
clk => dispWR.CLK
clk => startAddr[0].CLK
clk => startAddr[1].CLK
clk => startAddr[2].CLK
clk => startAddr[3].CLK
clk => startAddr[4].CLK
clk => startAddr[5].CLK
clk => startAddr[6].CLK
clk => startAddr[7].CLK
clk => startAddr[8].CLK
clk => startAddr[9].CLK
clk => startAddr[10].CLK
clk => attBold.CLK
clk => attInverse.CLK
clk => savedCursorVert[0].CLK
clk => savedCursorVert[1].CLK
clk => savedCursorVert[2].CLK
clk => savedCursorVert[3].CLK
clk => savedCursorVert[4].CLK
clk => savedCursorHoriz[0].CLK
clk => savedCursorHoriz[1].CLK
clk => savedCursorHoriz[2].CLK
clk => savedCursorHoriz[3].CLK
clk => savedCursorHoriz[4].CLK
clk => savedCursorHoriz[5].CLK
clk => savedCursorHoriz[6].CLK
clk => cursorHorizRestore[0].CLK
clk => cursorHorizRestore[1].CLK
clk => cursorHorizRestore[2].CLK
clk => cursorHorizRestore[3].CLK
clk => cursorHorizRestore[4].CLK
clk => cursorHorizRestore[5].CLK
clk => cursorHorizRestore[6].CLK
clk => cursorVertRestore[0].CLK
clk => cursorVertRestore[1].CLK
clk => cursorVertRestore[2].CLK
clk => cursorVertRestore[3].CLK
clk => cursorVertRestore[4].CLK
clk => cursorHoriz[0].CLK
clk => cursorHoriz[1].CLK
clk => cursorHoriz[2].CLK
clk => cursorHoriz[3].CLK
clk => cursorHoriz[4].CLK
clk => cursorHoriz[5].CLK
clk => cursorHoriz[6].CLK
clk => cursorVert[0].CLK
clk => cursorVert[1].CLK
clk => cursorVert[2].CLK
clk => cursorVert[3].CLK
clk => cursorVert[4].CLK
clk => param4[0].CLK
clk => param4[1].CLK
clk => param4[2].CLK
clk => param4[3].CLK
clk => param4[4].CLK
clk => param4[5].CLK
clk => param4[6].CLK
clk => param3[0].CLK
clk => param3[1].CLK
clk => param3[2].CLK
clk => param3[3].CLK
clk => param3[4].CLK
clk => param3[5].CLK
clk => param3[6].CLK
clk => param2[0].CLK
clk => param2[1].CLK
clk => param2[2].CLK
clk => param2[3].CLK
clk => param2[4].CLK
clk => param2[5].CLK
clk => param2[6].CLK
clk => param1[0].CLK
clk => param1[1].CLK
clk => param1[2].CLK
clk => param1[3].CLK
clk => param1[4].CLK
clk => param1[5].CLK
clk => param1[6].CLK
clk => paramCount[0].CLK
clk => paramCount[1].CLK
clk => paramCount[2].CLK
clk => dispByteSent.CLK
clk => dispCharWRData[0].CLK
clk => dispCharWRData[1].CLK
clk => dispCharWRData[2].CLK
clk => dispCharWRData[3].CLK
clk => dispCharWRData[4].CLK
clk => dispCharWRData[5].CLK
clk => dispCharWRData[6].CLK
clk => dispCharWRData[7].CLK
clk => dispAttWRData[0].CLK
clk => dispAttWRData[1].CLK
clk => dispAttWRData[2].CLK
clk => dispAttWRData[3].CLK
clk => dispAttWRData[4].CLK
clk => dispAttWRData[5].CLK
clk => dispAttWRData[6].CLK
clk => dispAttWRData[7].CLK
clk => ps2PreviousByte[0].CLK
clk => ps2PreviousByte[1].CLK
clk => ps2PreviousByte[2].CLK
clk => ps2PreviousByte[3].CLK
clk => ps2PreviousByte[4].CLK
clk => ps2PreviousByte[5].CLK
clk => ps2PreviousByte[6].CLK
clk => ps2PreviousByte[7].CLK
clk => ps2Caps.CLK
clk => ps2Num.CLK
clk => ps2Scroll.CLK
clk => n_kbWR.CLK
clk => ps2WriteByte2[0].CLK
clk => ps2WriteByte2[1].CLK
clk => ps2WriteByte2[2].CLK
clk => ps2WriteByte2[3].CLK
clk => ps2WriteByte2[4].CLK
clk => ps2WriteByte2[5].CLK
clk => ps2WriteByte2[6].CLK
clk => ps2WriteByte2[7].CLK
clk => ps2WriteByte[0].CLK
clk => ps2WriteByte[1].CLK
clk => ps2WriteByte[2].CLK
clk => ps2WriteByte[3].CLK
clk => ps2WriteByte[4].CLK
clk => ps2WriteByte[5].CLK
clk => ps2WriteByte[6].CLK
clk => ps2WriteByte[7].CLK
clk => ps2Ctrl.CLK
clk => ps2Shift.CLK
clk => FNkeysSig[0].CLK
clk => FNkeysSig[1].CLK
clk => FNkeysSig[2].CLK
clk => FNkeysSig[3].CLK
clk => FNkeysSig[4].CLK
clk => FNkeysSig[5].CLK
clk => FNkeysSig[6].CLK
clk => FNkeysSig[7].CLK
clk => FNkeysSig[8].CLK
clk => FNkeysSig[9].CLK
clk => FNkeysSig[10].CLK
clk => FNkeysSig[11].CLK
clk => FNkeysSig[12].CLK
clk => FNtoggledKeysSig[0].CLK
clk => FNtoggledKeysSig[1].CLK
clk => FNtoggledKeysSig[2].CLK
clk => FNtoggledKeysSig[3].CLK
clk => FNtoggledKeysSig[4].CLK
clk => FNtoggledKeysSig[5].CLK
clk => FNtoggledKeysSig[6].CLK
clk => FNtoggledKeysSig[7].CLK
clk => FNtoggledKeysSig[8].CLK
clk => FNtoggledKeysSig[9].CLK
clk => FNtoggledKeysSig[10].CLK
clk => FNtoggledKeysSig[11].CLK
clk => FNtoggledKeysSig[12].CLK
clk => ps2ConvertedByte[0].CLK
clk => ps2ConvertedByte[1].CLK
clk => ps2ConvertedByte[2].CLK
clk => ps2ConvertedByte[3].CLK
clk => ps2ConvertedByte[4].CLK
clk => ps2ConvertedByte[5].CLK
clk => ps2ConvertedByte[6].CLK
clk => ps2ClkCount[0].CLK
clk => ps2ClkCount[1].CLK
clk => ps2ClkCount[2].CLK
clk => ps2ClkCount[3].CLK
clk => ps2Byte[0].CLK
clk => ps2Byte[1].CLK
clk => ps2Byte[2].CLK
clk => ps2Byte[3].CLK
clk => ps2Byte[4].CLK
clk => ps2Byte[5].CLK
clk => ps2Byte[6].CLK
clk => ps2Byte[7].CLK
clk => kbWatchdogTimer[0].CLK
clk => kbWatchdogTimer[1].CLK
clk => kbWatchdogTimer[2].CLK
clk => kbWatchdogTimer[3].CLK
clk => kbWatchdogTimer[4].CLK
clk => kbWatchdogTimer[5].CLK
clk => kbWatchdogTimer[6].CLK
clk => kbWatchdogTimer[7].CLK
clk => kbWatchdogTimer[8].CLK
clk => kbWatchdogTimer[9].CLK
clk => kbWatchdogTimer[10].CLK
clk => kbWatchdogTimer[11].CLK
clk => kbWatchdogTimer[12].CLK
clk => kbWatchdogTimer[13].CLK
clk => kbWatchdogTimer[14].CLK
clk => kbWatchdogTimer[15].CLK
clk => kbWatchdogTimer[16].CLK
clk => kbWatchdogTimer[17].CLK
clk => kbWatchdogTimer[18].CLK
clk => kbWatchdogTimer[19].CLK
clk => kbWatchdogTimer[20].CLK
clk => kbWatchdogTimer[21].CLK
clk => kbWatchdogTimer[22].CLK
clk => kbWatchdogTimer[23].CLK
clk => kbWatchdogTimer[24].CLK
clk => kbWatchdogTimer[25].CLK
clk => ps2DataOut.CLK
clk => ps2ClkOut.CLK
clk => kbWriteTimer[0].CLK
clk => kbWriteTimer[1].CLK
clk => kbWriteTimer[2].CLK
clk => kbWriteTimer[3].CLK
clk => kbWriteTimer[4].CLK
clk => kbWriteTimer[5].CLK
clk => kbWriteTimer[6].CLK
clk => kbWriteTimer[7].CLK
clk => kbWriteTimer[8].CLK
clk => kbWriteTimer[9].CLK
clk => kbWriteTimer[10].CLK
clk => kbWriteTimer[11].CLK
clk => kbWriteTimer[12].CLK
clk => kbWriteTimer[13].CLK
clk => kbWriteTimer[14].CLK
clk => kbWriteTimer[15].CLK
clk => kbWriteTimer[16].CLK
clk => kbWriteTimer[17].CLK
clk => kbWriteTimer[18].CLK
clk => kbWriteTimer[19].CLK
clk => kbWriteTimer[20].CLK
clk => kbWriteTimer[21].CLK
clk => kbWriteTimer[22].CLK
clk => kbWriteTimer[23].CLK
clk => kbWriteTimer[24].CLK
clk => kbWriteTimer[25].CLK
clk => kbWRParity.CLK
clk => ps2WriteClkCount[0].CLK
clk => ps2WriteClkCount[1].CLK
clk => ps2WriteClkCount[2].CLK
clk => ps2WriteClkCount[3].CLK
clk => ps2WriteClkCount[4].CLK
clk => kbInPointer[0].CLK
clk => kbInPointer[1].CLK
clk => kbInPointer[2].CLK
clk => kbInPointer[3].CLK
clk => ps2PrevClk.CLK
clk => ps2ClkFilter[0].CLK
clk => ps2ClkFilter[1].CLK
clk => ps2ClkFilter[2].CLK
clk => ps2ClkFilter[3].CLK
clk => ps2ClkFilter[4].CLK
clk => ps2ClkFilter[5].CLK
clk => ps2ClkFiltered.CLK
clk => func_reset.CLK
clk => cursorOn.CLK
clk => cursBlinkCount[0].CLK
clk => cursBlinkCount[1].CLK
clk => cursBlinkCount[2].CLK
clk => cursBlinkCount[3].CLK
clk => cursBlinkCount[4].CLK
clk => cursBlinkCount[5].CLK
clk => cursBlinkCount[6].CLK
clk => cursBlinkCount[7].CLK
clk => cursBlinkCount[8].CLK
clk => cursBlinkCount[9].CLK
clk => cursBlinkCount[10].CLK
clk => cursBlinkCount[11].CLK
clk => cursBlinkCount[12].CLK
clk => cursBlinkCount[13].CLK
clk => cursBlinkCount[14].CLK
clk => cursBlinkCount[15].CLK
clk => cursBlinkCount[16].CLK
clk => cursBlinkCount[17].CLK
clk => cursBlinkCount[18].CLK
clk => cursBlinkCount[19].CLK
clk => cursBlinkCount[20].CLK
clk => cursBlinkCount[21].CLK
clk => cursBlinkCount[22].CLK
clk => cursBlinkCount[23].CLK
clk => cursBlinkCount[24].CLK
clk => cursBlinkCount[25].CLK
clk => video~reg0.CLK
clk => videoB1~reg0.CLK
clk => videoG1~reg0.CLK
clk => videoR1~reg0.CLK
clk => videoB0~reg0.CLK
clk => videoG0~reg0.CLK
clk => videoR0~reg0.CLK
clk => pixelClockCount[0].CLK
clk => pixelClockCount[1].CLK
clk => pixelClockCount[2].CLK
clk => pixelClockCount[3].CLK
clk => vSync~reg0.CLK
clk => hSync~reg0.CLK
clk => charScanLine[0].CLK
clk => charScanLine[1].CLK
clk => charScanLine[2].CLK
clk => charScanLine[3].CLK
clk => charVert[0].CLK
clk => charVert[1].CLK
clk => charVert[2].CLK
clk => charVert[3].CLK
clk => charVert[4].CLK
clk => vActive.CLK
clk => vertLineCount[0].CLK
clk => vertLineCount[1].CLK
clk => vertLineCount[2].CLK
clk => vertLineCount[3].CLK
clk => vertLineCount[4].CLK
clk => vertLineCount[5].CLK
clk => vertLineCount[6].CLK
clk => vertLineCount[7].CLK
clk => vertLineCount[8].CLK
clk => vertLineCount[9].CLK
clk => charHoriz[0].CLK
clk => charHoriz[1].CLK
clk => charHoriz[2].CLK
clk => charHoriz[3].CLK
clk => charHoriz[4].CLK
clk => charHoriz[5].CLK
clk => charHoriz[6].CLK
clk => pixelCount[0].CLK
clk => pixelCount[1].CLK
clk => pixelCount[2].CLK
clk => hActive.CLK
clk => horizCount[0].CLK
clk => horizCount[1].CLK
clk => horizCount[2].CLK
clk => horizCount[3].CLK
clk => horizCount[4].CLK
clk => horizCount[5].CLK
clk => horizCount[6].CLK
clk => horizCount[7].CLK
clk => horizCount[8].CLK
clk => horizCount[9].CLK
clk => horizCount[10].CLK
clk => horizCount[11].CLK
clk => displayram2k:GEN_2KRAM:dispCharRam.clock
clk => displayram2k:GEN_2KATTRAM:dispAttRam.clock
clk => dispState~16.DATAIN
clk => escState~3.DATAIN
clk => kbBuffer.CLK0
n_wr => controlReg[5].CLK
n_wr => controlReg[6].CLK
n_wr => controlReg[7].CLK
n_wr => dispByteLatch[0].CLK
n_wr => dispByteLatch[1].CLK
n_wr => dispByteLatch[2].CLK
n_wr => dispByteLatch[3].CLK
n_wr => dispByteLatch[4].CLK
n_wr => dispByteLatch[5].CLK
n_wr => dispByteLatch[6].CLK
n_wr => dispByteLatch[7].CLK
n_wr => dispByteWritten.CLK
n_wr => process_2.IN1
n_rd => dataOut[0]~reg0.CLK
n_rd => dataOut[1]~reg0.CLK
n_rd => dataOut[2]~reg0.CLK
n_rd => dataOut[3]~reg0.CLK
n_rd => dataOut[4]~reg0.CLK
n_rd => dataOut[5]~reg0.CLK
n_rd => dataOut[6]~reg0.CLK
n_rd => dataOut[7]~reg0.CLK
n_rd => kbReadPointer[0].CLK
n_rd => kbReadPointer[1].CLK
n_rd => kbReadPointer[2].CLK
n_rd => kbReadPointer[3].CLK
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => process_2.IN1
regSel => kbReadPointer[3].ENA
regSel => kbReadPointer[2].ENA
regSel => kbReadPointer[1].ENA
regSel => kbReadPointer[0].ENA
regSel => controlReg[5].ENA
regSel => controlReg[6].ENA
regSel => controlReg[7].ENA
regSel => dispByteLatch[0].ENA
regSel => dispByteLatch[1].ENA
regSel => dispByteLatch[2].ENA
regSel => dispByteLatch[3].ENA
regSel => dispByteLatch[4].ENA
regSel => dispByteLatch[5].ENA
regSel => dispByteLatch[6].ENA
regSel => dispByteLatch[7].ENA
regSel => dispByteWritten.ENA
dataIn[0] => Equal8.IN3
dataIn[0] => dispByteLatch.DATAB
dataIn[1] => Equal8.IN2
dataIn[1] => dispByteLatch.DATAB
dataIn[2] => dispByteLatch.DATAB
dataIn[3] => dispByteLatch.DATAB
dataIn[4] => dispByteLatch.DATAB
dataIn[5] => dispByteLatch.DATAB
dataIn[5] => controlReg[5].DATAIN
dataIn[6] => dispByteLatch.DATAB
dataIn[6] => controlReg[6].DATAIN
dataIn[7] => dispByteLatch.DATAB
dataIn[7] => controlReg[7].DATAIN
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_int <= n_int_internal.DB_MAX_OUTPUT_PORT_TYPE
n_rts <= LessThan12.DB_MAX_OUTPUT_PORT_TYPE
videoR0 <= videoR0~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoR1 <= videoR1~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoG0 <= videoG0~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoG1 <= videoG1~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoB0 <= videoB0~reg0.DB_MAX_OUTPUT_PORT_TYPE
videoB1 <= videoB1~reg0.DB_MAX_OUTPUT_PORT_TYPE
hSync <= hSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
vSync <= vSync~reg0.DB_MAX_OUTPUT_PORT_TYPE
video <= video~reg0.DB_MAX_OUTPUT_PORT_TYPE
sync <= sync.DB_MAX_OUTPUT_PORT_TYPE
ps2Clk <> ps2Clk
ps2Data <> ps2Data
FNkeys[0] <= FNkeysSig[0].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[1] <= FNkeysSig[1].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[2] <= FNkeysSig[2].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[3] <= FNkeysSig[3].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[4] <= FNkeysSig[4].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[5] <= FNkeysSig[5].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[6] <= FNkeysSig[6].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[7] <= FNkeysSig[7].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[8] <= FNkeysSig[8].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[9] <= FNkeysSig[9].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[10] <= FNkeysSig[10].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[11] <= FNkeysSig[11].DB_MAX_OUTPUT_PORT_TYPE
FNkeys[12] <= FNkeysSig[12].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[0] <= FNtoggledKeysSig[0].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[1] <= FNtoggledKeysSig[1].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[2] <= FNtoggledKeysSig[2].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[3] <= FNtoggledKeysSig[3].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[4] <= FNtoggledKeysSig[4].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[5] <= FNtoggledKeysSig[5].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[6] <= FNtoggledKeysSig[6].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[7] <= FNtoggledKeysSig[7].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[8] <= FNtoggledKeysSig[8].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[9] <= FNtoggledKeysSig[9].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[10] <= FNtoggledKeysSig[10].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[11] <= FNtoggledKeysSig[11].DB_MAX_OUTPUT_PORT_TYPE
FNtoggledKeys[12] <= FNtoggledKeysSig[12].DB_MAX_OUTPUT_PORT_TYPE


|TS2_68000_Top|SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom
address[0] => altsyncram:altsyncram_component.address_a[0]
address[1] => altsyncram:altsyncram_component.address_a[1]
address[2] => altsyncram:altsyncram_component.address_a[2]
address[3] => altsyncram:altsyncram_component.address_a[3]
address[4] => altsyncram:altsyncram_component.address_a[4]
address[5] => altsyncram:altsyncram_component.address_a[5]
address[6] => altsyncram:altsyncram_component.address_a[6]
address[7] => altsyncram:altsyncram_component.address_a[7]
address[8] => altsyncram:altsyncram_component.address_a[8]
address[9] => altsyncram:altsyncram_component.address_a[9]
address[10] => altsyncram:altsyncram_component.address_a[10]
clock => altsyncram:altsyncram_component.clock0
q[0] <= altsyncram:altsyncram_component.q_a[0]
q[1] <= altsyncram:altsyncram_component.q_a[1]
q[2] <= altsyncram:altsyncram_component.q_a[2]
q[3] <= altsyncram:altsyncram_component.q_a[3]
q[4] <= altsyncram:altsyncram_component.q_a[4]
q[5] <= altsyncram:altsyncram_component.q_a[5]
q[6] <= altsyncram:altsyncram_component.q_a[6]
q[7] <= altsyncram:altsyncram_component.q_a[7]


|TS2_68000_Top|SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component
wren_a => ~NO_FANOUT~
rden_a => ~NO_FANOUT~
wren_b => ~NO_FANOUT~
rden_b => ~NO_FANOUT~
data_a[0] => ~NO_FANOUT~
data_a[1] => ~NO_FANOUT~
data_a[2] => ~NO_FANOUT~
data_a[3] => ~NO_FANOUT~
data_a[4] => ~NO_FANOUT~
data_a[5] => ~NO_FANOUT~
data_a[6] => ~NO_FANOUT~
data_a[7] => ~NO_FANOUT~
data_b[0] => ~NO_FANOUT~
address_a[0] => altsyncram_ml54:auto_generated.address_a[0]
address_a[1] => altsyncram_ml54:auto_generated.address_a[1]
address_a[2] => altsyncram_ml54:auto_generated.address_a[2]
address_a[3] => altsyncram_ml54:auto_generated.address_a[3]
address_a[4] => altsyncram_ml54:auto_generated.address_a[4]
address_a[5] => altsyncram_ml54:auto_generated.address_a[5]
address_a[6] => altsyncram_ml54:auto_generated.address_a[6]
address_a[7] => altsyncram_ml54:auto_generated.address_a[7]
address_a[8] => altsyncram_ml54:auto_generated.address_a[8]
address_a[9] => altsyncram_ml54:auto_generated.address_a[9]
address_a[10] => altsyncram_ml54:auto_generated.address_a[10]
address_b[0] => ~NO_FANOUT~
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_ml54:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_ml54:auto_generated.q_a[0]
q_a[1] <= altsyncram_ml54:auto_generated.q_a[1]
q_a[2] <= altsyncram_ml54:auto_generated.q_a[2]
q_a[3] <= altsyncram_ml54:auto_generated.q_a[3]
q_a[4] <= altsyncram_ml54:auto_generated.q_a[4]
q_a[5] <= altsyncram_ml54:auto_generated.q_a[5]
q_a[6] <= altsyncram_ml54:auto_generated.q_a[6]
q_a[7] <= altsyncram_ml54:auto_generated.q_a[7]
q_b[0] <= <GND>
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TS2_68000_Top|SBCTextDisplayRGB:VDU|SansBoldRom:\GEN_EXT_SCHARS:fontRom|altsyncram:altsyncram_component|altsyncram_ml54:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT


|TS2_68000_Top|SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|TS2_68000_Top|SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component
wren_a => altsyncram_con2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_con2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_con2:auto_generated.data_a[0]
data_a[1] => altsyncram_con2:auto_generated.data_a[1]
data_a[2] => altsyncram_con2:auto_generated.data_a[2]
data_a[3] => altsyncram_con2:auto_generated.data_a[3]
data_a[4] => altsyncram_con2:auto_generated.data_a[4]
data_a[5] => altsyncram_con2:auto_generated.data_a[5]
data_a[6] => altsyncram_con2:auto_generated.data_a[6]
data_a[7] => altsyncram_con2:auto_generated.data_a[7]
data_b[0] => altsyncram_con2:auto_generated.data_b[0]
data_b[1] => altsyncram_con2:auto_generated.data_b[1]
data_b[2] => altsyncram_con2:auto_generated.data_b[2]
data_b[3] => altsyncram_con2:auto_generated.data_b[3]
data_b[4] => altsyncram_con2:auto_generated.data_b[4]
data_b[5] => altsyncram_con2:auto_generated.data_b[5]
data_b[6] => altsyncram_con2:auto_generated.data_b[6]
data_b[7] => altsyncram_con2:auto_generated.data_b[7]
address_a[0] => altsyncram_con2:auto_generated.address_a[0]
address_a[1] => altsyncram_con2:auto_generated.address_a[1]
address_a[2] => altsyncram_con2:auto_generated.address_a[2]
address_a[3] => altsyncram_con2:auto_generated.address_a[3]
address_a[4] => altsyncram_con2:auto_generated.address_a[4]
address_a[5] => altsyncram_con2:auto_generated.address_a[5]
address_a[6] => altsyncram_con2:auto_generated.address_a[6]
address_a[7] => altsyncram_con2:auto_generated.address_a[7]
address_a[8] => altsyncram_con2:auto_generated.address_a[8]
address_a[9] => altsyncram_con2:auto_generated.address_a[9]
address_a[10] => altsyncram_con2:auto_generated.address_a[10]
address_b[0] => altsyncram_con2:auto_generated.address_b[0]
address_b[1] => altsyncram_con2:auto_generated.address_b[1]
address_b[2] => altsyncram_con2:auto_generated.address_b[2]
address_b[3] => altsyncram_con2:auto_generated.address_b[3]
address_b[4] => altsyncram_con2:auto_generated.address_b[4]
address_b[5] => altsyncram_con2:auto_generated.address_b[5]
address_b[6] => altsyncram_con2:auto_generated.address_b[6]
address_b[7] => altsyncram_con2:auto_generated.address_b[7]
address_b[8] => altsyncram_con2:auto_generated.address_b[8]
address_b[9] => altsyncram_con2:auto_generated.address_b[9]
address_b[10] => altsyncram_con2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_con2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_con2:auto_generated.q_a[0]
q_a[1] <= altsyncram_con2:auto_generated.q_a[1]
q_a[2] <= altsyncram_con2:auto_generated.q_a[2]
q_a[3] <= altsyncram_con2:auto_generated.q_a[3]
q_a[4] <= altsyncram_con2:auto_generated.q_a[4]
q_a[5] <= altsyncram_con2:auto_generated.q_a[5]
q_a[6] <= altsyncram_con2:auto_generated.q_a[6]
q_a[7] <= altsyncram_con2:auto_generated.q_a[7]
q_b[0] <= altsyncram_con2:auto_generated.q_b[0]
q_b[1] <= altsyncram_con2:auto_generated.q_b[1]
q_b[2] <= altsyncram_con2:auto_generated.q_b[2]
q_b[3] <= altsyncram_con2:auto_generated.q_b[3]
q_b[4] <= altsyncram_con2:auto_generated.q_b[4]
q_b[5] <= altsyncram_con2:auto_generated.q_b[5]
q_b[6] <= altsyncram_con2:auto_generated.q_b[6]
q_b[7] <= altsyncram_con2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TS2_68000_Top|SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KRAM:dispCharRam|altsyncram:altsyncram_component|altsyncram_con2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|TS2_68000_Top|SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam
address_a[0] => altsyncram:altsyncram_component.address_a[0]
address_a[1] => altsyncram:altsyncram_component.address_a[1]
address_a[2] => altsyncram:altsyncram_component.address_a[2]
address_a[3] => altsyncram:altsyncram_component.address_a[3]
address_a[4] => altsyncram:altsyncram_component.address_a[4]
address_a[5] => altsyncram:altsyncram_component.address_a[5]
address_a[6] => altsyncram:altsyncram_component.address_a[6]
address_a[7] => altsyncram:altsyncram_component.address_a[7]
address_a[8] => altsyncram:altsyncram_component.address_a[8]
address_a[9] => altsyncram:altsyncram_component.address_a[9]
address_a[10] => altsyncram:altsyncram_component.address_a[10]
address_b[0] => altsyncram:altsyncram_component.address_b[0]
address_b[1] => altsyncram:altsyncram_component.address_b[1]
address_b[2] => altsyncram:altsyncram_component.address_b[2]
address_b[3] => altsyncram:altsyncram_component.address_b[3]
address_b[4] => altsyncram:altsyncram_component.address_b[4]
address_b[5] => altsyncram:altsyncram_component.address_b[5]
address_b[6] => altsyncram:altsyncram_component.address_b[6]
address_b[7] => altsyncram:altsyncram_component.address_b[7]
address_b[8] => altsyncram:altsyncram_component.address_b[8]
address_b[9] => altsyncram:altsyncram_component.address_b[9]
address_b[10] => altsyncram:altsyncram_component.address_b[10]
clock => altsyncram:altsyncram_component.clock0
data_a[0] => altsyncram:altsyncram_component.data_a[0]
data_a[1] => altsyncram:altsyncram_component.data_a[1]
data_a[2] => altsyncram:altsyncram_component.data_a[2]
data_a[3] => altsyncram:altsyncram_component.data_a[3]
data_a[4] => altsyncram:altsyncram_component.data_a[4]
data_a[5] => altsyncram:altsyncram_component.data_a[5]
data_a[6] => altsyncram:altsyncram_component.data_a[6]
data_a[7] => altsyncram:altsyncram_component.data_a[7]
data_b[0] => altsyncram:altsyncram_component.data_b[0]
data_b[1] => altsyncram:altsyncram_component.data_b[1]
data_b[2] => altsyncram:altsyncram_component.data_b[2]
data_b[3] => altsyncram:altsyncram_component.data_b[3]
data_b[4] => altsyncram:altsyncram_component.data_b[4]
data_b[5] => altsyncram:altsyncram_component.data_b[5]
data_b[6] => altsyncram:altsyncram_component.data_b[6]
data_b[7] => altsyncram:altsyncram_component.data_b[7]
wren_a => altsyncram:altsyncram_component.wren_a
wren_b => altsyncram:altsyncram_component.wren_b
q_a[0] <= altsyncram:altsyncram_component.q_a[0]
q_a[1] <= altsyncram:altsyncram_component.q_a[1]
q_a[2] <= altsyncram:altsyncram_component.q_a[2]
q_a[3] <= altsyncram:altsyncram_component.q_a[3]
q_a[4] <= altsyncram:altsyncram_component.q_a[4]
q_a[5] <= altsyncram:altsyncram_component.q_a[5]
q_a[6] <= altsyncram:altsyncram_component.q_a[6]
q_a[7] <= altsyncram:altsyncram_component.q_a[7]
q_b[0] <= altsyncram:altsyncram_component.q_b[0]
q_b[1] <= altsyncram:altsyncram_component.q_b[1]
q_b[2] <= altsyncram:altsyncram_component.q_b[2]
q_b[3] <= altsyncram:altsyncram_component.q_b[3]
q_b[4] <= altsyncram:altsyncram_component.q_b[4]
q_b[5] <= altsyncram:altsyncram_component.q_b[5]
q_b[6] <= altsyncram:altsyncram_component.q_b[6]
q_b[7] <= altsyncram:altsyncram_component.q_b[7]


|TS2_68000_Top|SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component
wren_a => altsyncram_con2:auto_generated.wren_a
rden_a => ~NO_FANOUT~
wren_b => altsyncram_con2:auto_generated.wren_b
rden_b => ~NO_FANOUT~
data_a[0] => altsyncram_con2:auto_generated.data_a[0]
data_a[1] => altsyncram_con2:auto_generated.data_a[1]
data_a[2] => altsyncram_con2:auto_generated.data_a[2]
data_a[3] => altsyncram_con2:auto_generated.data_a[3]
data_a[4] => altsyncram_con2:auto_generated.data_a[4]
data_a[5] => altsyncram_con2:auto_generated.data_a[5]
data_a[6] => altsyncram_con2:auto_generated.data_a[6]
data_a[7] => altsyncram_con2:auto_generated.data_a[7]
data_b[0] => altsyncram_con2:auto_generated.data_b[0]
data_b[1] => altsyncram_con2:auto_generated.data_b[1]
data_b[2] => altsyncram_con2:auto_generated.data_b[2]
data_b[3] => altsyncram_con2:auto_generated.data_b[3]
data_b[4] => altsyncram_con2:auto_generated.data_b[4]
data_b[5] => altsyncram_con2:auto_generated.data_b[5]
data_b[6] => altsyncram_con2:auto_generated.data_b[6]
data_b[7] => altsyncram_con2:auto_generated.data_b[7]
address_a[0] => altsyncram_con2:auto_generated.address_a[0]
address_a[1] => altsyncram_con2:auto_generated.address_a[1]
address_a[2] => altsyncram_con2:auto_generated.address_a[2]
address_a[3] => altsyncram_con2:auto_generated.address_a[3]
address_a[4] => altsyncram_con2:auto_generated.address_a[4]
address_a[5] => altsyncram_con2:auto_generated.address_a[5]
address_a[6] => altsyncram_con2:auto_generated.address_a[6]
address_a[7] => altsyncram_con2:auto_generated.address_a[7]
address_a[8] => altsyncram_con2:auto_generated.address_a[8]
address_a[9] => altsyncram_con2:auto_generated.address_a[9]
address_a[10] => altsyncram_con2:auto_generated.address_a[10]
address_b[0] => altsyncram_con2:auto_generated.address_b[0]
address_b[1] => altsyncram_con2:auto_generated.address_b[1]
address_b[2] => altsyncram_con2:auto_generated.address_b[2]
address_b[3] => altsyncram_con2:auto_generated.address_b[3]
address_b[4] => altsyncram_con2:auto_generated.address_b[4]
address_b[5] => altsyncram_con2:auto_generated.address_b[5]
address_b[6] => altsyncram_con2:auto_generated.address_b[6]
address_b[7] => altsyncram_con2:auto_generated.address_b[7]
address_b[8] => altsyncram_con2:auto_generated.address_b[8]
address_b[9] => altsyncram_con2:auto_generated.address_b[9]
address_b[10] => altsyncram_con2:auto_generated.address_b[10]
addressstall_a => ~NO_FANOUT~
addressstall_b => ~NO_FANOUT~
clock0 => altsyncram_con2:auto_generated.clock0
clock1 => ~NO_FANOUT~
clocken0 => ~NO_FANOUT~
clocken1 => ~NO_FANOUT~
clocken2 => ~NO_FANOUT~
clocken3 => ~NO_FANOUT~
aclr0 => ~NO_FANOUT~
aclr1 => ~NO_FANOUT~
byteena_a[0] => ~NO_FANOUT~
byteena_b[0] => ~NO_FANOUT~
q_a[0] <= altsyncram_con2:auto_generated.q_a[0]
q_a[1] <= altsyncram_con2:auto_generated.q_a[1]
q_a[2] <= altsyncram_con2:auto_generated.q_a[2]
q_a[3] <= altsyncram_con2:auto_generated.q_a[3]
q_a[4] <= altsyncram_con2:auto_generated.q_a[4]
q_a[5] <= altsyncram_con2:auto_generated.q_a[5]
q_a[6] <= altsyncram_con2:auto_generated.q_a[6]
q_a[7] <= altsyncram_con2:auto_generated.q_a[7]
q_b[0] <= altsyncram_con2:auto_generated.q_b[0]
q_b[1] <= altsyncram_con2:auto_generated.q_b[1]
q_b[2] <= altsyncram_con2:auto_generated.q_b[2]
q_b[3] <= altsyncram_con2:auto_generated.q_b[3]
q_b[4] <= altsyncram_con2:auto_generated.q_b[4]
q_b[5] <= altsyncram_con2:auto_generated.q_b[5]
q_b[6] <= altsyncram_con2:auto_generated.q_b[6]
q_b[7] <= altsyncram_con2:auto_generated.q_b[7]
eccstatus[0] <= <GND>
eccstatus[1] <= <GND>
eccstatus[2] <= <GND>


|TS2_68000_Top|SBCTextDisplayRGB:VDU|DisplayRam2K:\GEN_2KATTRAM:dispAttRam|altsyncram:altsyncram_component|altsyncram_con2:auto_generated
address_a[0] => ram_block1a0.PORTAADDR
address_a[0] => ram_block1a1.PORTAADDR
address_a[0] => ram_block1a2.PORTAADDR
address_a[0] => ram_block1a3.PORTAADDR
address_a[0] => ram_block1a4.PORTAADDR
address_a[0] => ram_block1a5.PORTAADDR
address_a[0] => ram_block1a6.PORTAADDR
address_a[0] => ram_block1a7.PORTAADDR
address_a[1] => ram_block1a0.PORTAADDR1
address_a[1] => ram_block1a1.PORTAADDR1
address_a[1] => ram_block1a2.PORTAADDR1
address_a[1] => ram_block1a3.PORTAADDR1
address_a[1] => ram_block1a4.PORTAADDR1
address_a[1] => ram_block1a5.PORTAADDR1
address_a[1] => ram_block1a6.PORTAADDR1
address_a[1] => ram_block1a7.PORTAADDR1
address_a[2] => ram_block1a0.PORTAADDR2
address_a[2] => ram_block1a1.PORTAADDR2
address_a[2] => ram_block1a2.PORTAADDR2
address_a[2] => ram_block1a3.PORTAADDR2
address_a[2] => ram_block1a4.PORTAADDR2
address_a[2] => ram_block1a5.PORTAADDR2
address_a[2] => ram_block1a6.PORTAADDR2
address_a[2] => ram_block1a7.PORTAADDR2
address_a[3] => ram_block1a0.PORTAADDR3
address_a[3] => ram_block1a1.PORTAADDR3
address_a[3] => ram_block1a2.PORTAADDR3
address_a[3] => ram_block1a3.PORTAADDR3
address_a[3] => ram_block1a4.PORTAADDR3
address_a[3] => ram_block1a5.PORTAADDR3
address_a[3] => ram_block1a6.PORTAADDR3
address_a[3] => ram_block1a7.PORTAADDR3
address_a[4] => ram_block1a0.PORTAADDR4
address_a[4] => ram_block1a1.PORTAADDR4
address_a[4] => ram_block1a2.PORTAADDR4
address_a[4] => ram_block1a3.PORTAADDR4
address_a[4] => ram_block1a4.PORTAADDR4
address_a[4] => ram_block1a5.PORTAADDR4
address_a[4] => ram_block1a6.PORTAADDR4
address_a[4] => ram_block1a7.PORTAADDR4
address_a[5] => ram_block1a0.PORTAADDR5
address_a[5] => ram_block1a1.PORTAADDR5
address_a[5] => ram_block1a2.PORTAADDR5
address_a[5] => ram_block1a3.PORTAADDR5
address_a[5] => ram_block1a4.PORTAADDR5
address_a[5] => ram_block1a5.PORTAADDR5
address_a[5] => ram_block1a6.PORTAADDR5
address_a[5] => ram_block1a7.PORTAADDR5
address_a[6] => ram_block1a0.PORTAADDR6
address_a[6] => ram_block1a1.PORTAADDR6
address_a[6] => ram_block1a2.PORTAADDR6
address_a[6] => ram_block1a3.PORTAADDR6
address_a[6] => ram_block1a4.PORTAADDR6
address_a[6] => ram_block1a5.PORTAADDR6
address_a[6] => ram_block1a6.PORTAADDR6
address_a[6] => ram_block1a7.PORTAADDR6
address_a[7] => ram_block1a0.PORTAADDR7
address_a[7] => ram_block1a1.PORTAADDR7
address_a[7] => ram_block1a2.PORTAADDR7
address_a[7] => ram_block1a3.PORTAADDR7
address_a[7] => ram_block1a4.PORTAADDR7
address_a[7] => ram_block1a5.PORTAADDR7
address_a[7] => ram_block1a6.PORTAADDR7
address_a[7] => ram_block1a7.PORTAADDR7
address_a[8] => ram_block1a0.PORTAADDR8
address_a[8] => ram_block1a1.PORTAADDR8
address_a[8] => ram_block1a2.PORTAADDR8
address_a[8] => ram_block1a3.PORTAADDR8
address_a[8] => ram_block1a4.PORTAADDR8
address_a[8] => ram_block1a5.PORTAADDR8
address_a[8] => ram_block1a6.PORTAADDR8
address_a[8] => ram_block1a7.PORTAADDR8
address_a[9] => ram_block1a0.PORTAADDR9
address_a[9] => ram_block1a1.PORTAADDR9
address_a[9] => ram_block1a2.PORTAADDR9
address_a[9] => ram_block1a3.PORTAADDR9
address_a[9] => ram_block1a4.PORTAADDR9
address_a[9] => ram_block1a5.PORTAADDR9
address_a[9] => ram_block1a6.PORTAADDR9
address_a[9] => ram_block1a7.PORTAADDR9
address_a[10] => ram_block1a0.PORTAADDR10
address_a[10] => ram_block1a1.PORTAADDR10
address_a[10] => ram_block1a2.PORTAADDR10
address_a[10] => ram_block1a3.PORTAADDR10
address_a[10] => ram_block1a4.PORTAADDR10
address_a[10] => ram_block1a5.PORTAADDR10
address_a[10] => ram_block1a6.PORTAADDR10
address_a[10] => ram_block1a7.PORTAADDR10
address_b[0] => ram_block1a0.PORTBADDR
address_b[0] => ram_block1a1.PORTBADDR
address_b[0] => ram_block1a2.PORTBADDR
address_b[0] => ram_block1a3.PORTBADDR
address_b[0] => ram_block1a4.PORTBADDR
address_b[0] => ram_block1a5.PORTBADDR
address_b[0] => ram_block1a6.PORTBADDR
address_b[0] => ram_block1a7.PORTBADDR
address_b[1] => ram_block1a0.PORTBADDR1
address_b[1] => ram_block1a1.PORTBADDR1
address_b[1] => ram_block1a2.PORTBADDR1
address_b[1] => ram_block1a3.PORTBADDR1
address_b[1] => ram_block1a4.PORTBADDR1
address_b[1] => ram_block1a5.PORTBADDR1
address_b[1] => ram_block1a6.PORTBADDR1
address_b[1] => ram_block1a7.PORTBADDR1
address_b[2] => ram_block1a0.PORTBADDR2
address_b[2] => ram_block1a1.PORTBADDR2
address_b[2] => ram_block1a2.PORTBADDR2
address_b[2] => ram_block1a3.PORTBADDR2
address_b[2] => ram_block1a4.PORTBADDR2
address_b[2] => ram_block1a5.PORTBADDR2
address_b[2] => ram_block1a6.PORTBADDR2
address_b[2] => ram_block1a7.PORTBADDR2
address_b[3] => ram_block1a0.PORTBADDR3
address_b[3] => ram_block1a1.PORTBADDR3
address_b[3] => ram_block1a2.PORTBADDR3
address_b[3] => ram_block1a3.PORTBADDR3
address_b[3] => ram_block1a4.PORTBADDR3
address_b[3] => ram_block1a5.PORTBADDR3
address_b[3] => ram_block1a6.PORTBADDR3
address_b[3] => ram_block1a7.PORTBADDR3
address_b[4] => ram_block1a0.PORTBADDR4
address_b[4] => ram_block1a1.PORTBADDR4
address_b[4] => ram_block1a2.PORTBADDR4
address_b[4] => ram_block1a3.PORTBADDR4
address_b[4] => ram_block1a4.PORTBADDR4
address_b[4] => ram_block1a5.PORTBADDR4
address_b[4] => ram_block1a6.PORTBADDR4
address_b[4] => ram_block1a7.PORTBADDR4
address_b[5] => ram_block1a0.PORTBADDR5
address_b[5] => ram_block1a1.PORTBADDR5
address_b[5] => ram_block1a2.PORTBADDR5
address_b[5] => ram_block1a3.PORTBADDR5
address_b[5] => ram_block1a4.PORTBADDR5
address_b[5] => ram_block1a5.PORTBADDR5
address_b[5] => ram_block1a6.PORTBADDR5
address_b[5] => ram_block1a7.PORTBADDR5
address_b[6] => ram_block1a0.PORTBADDR6
address_b[6] => ram_block1a1.PORTBADDR6
address_b[6] => ram_block1a2.PORTBADDR6
address_b[6] => ram_block1a3.PORTBADDR6
address_b[6] => ram_block1a4.PORTBADDR6
address_b[6] => ram_block1a5.PORTBADDR6
address_b[6] => ram_block1a6.PORTBADDR6
address_b[6] => ram_block1a7.PORTBADDR6
address_b[7] => ram_block1a0.PORTBADDR7
address_b[7] => ram_block1a1.PORTBADDR7
address_b[7] => ram_block1a2.PORTBADDR7
address_b[7] => ram_block1a3.PORTBADDR7
address_b[7] => ram_block1a4.PORTBADDR7
address_b[7] => ram_block1a5.PORTBADDR7
address_b[7] => ram_block1a6.PORTBADDR7
address_b[7] => ram_block1a7.PORTBADDR7
address_b[8] => ram_block1a0.PORTBADDR8
address_b[8] => ram_block1a1.PORTBADDR8
address_b[8] => ram_block1a2.PORTBADDR8
address_b[8] => ram_block1a3.PORTBADDR8
address_b[8] => ram_block1a4.PORTBADDR8
address_b[8] => ram_block1a5.PORTBADDR8
address_b[8] => ram_block1a6.PORTBADDR8
address_b[8] => ram_block1a7.PORTBADDR8
address_b[9] => ram_block1a0.PORTBADDR9
address_b[9] => ram_block1a1.PORTBADDR9
address_b[9] => ram_block1a2.PORTBADDR9
address_b[9] => ram_block1a3.PORTBADDR9
address_b[9] => ram_block1a4.PORTBADDR9
address_b[9] => ram_block1a5.PORTBADDR9
address_b[9] => ram_block1a6.PORTBADDR9
address_b[9] => ram_block1a7.PORTBADDR9
address_b[10] => ram_block1a0.PORTBADDR10
address_b[10] => ram_block1a1.PORTBADDR10
address_b[10] => ram_block1a2.PORTBADDR10
address_b[10] => ram_block1a3.PORTBADDR10
address_b[10] => ram_block1a4.PORTBADDR10
address_b[10] => ram_block1a5.PORTBADDR10
address_b[10] => ram_block1a6.PORTBADDR10
address_b[10] => ram_block1a7.PORTBADDR10
clock0 => ram_block1a0.CLK0
clock0 => ram_block1a1.CLK0
clock0 => ram_block1a2.CLK0
clock0 => ram_block1a3.CLK0
clock0 => ram_block1a4.CLK0
clock0 => ram_block1a5.CLK0
clock0 => ram_block1a6.CLK0
clock0 => ram_block1a7.CLK0
data_a[0] => ram_block1a0.PORTADATAIN
data_a[1] => ram_block1a1.PORTADATAIN
data_a[2] => ram_block1a2.PORTADATAIN
data_a[3] => ram_block1a3.PORTADATAIN
data_a[4] => ram_block1a4.PORTADATAIN
data_a[5] => ram_block1a5.PORTADATAIN
data_a[6] => ram_block1a6.PORTADATAIN
data_a[7] => ram_block1a7.PORTADATAIN
data_b[0] => ram_block1a0.PORTBDATAIN
data_b[1] => ram_block1a1.PORTBDATAIN
data_b[2] => ram_block1a2.PORTBDATAIN
data_b[3] => ram_block1a3.PORTBDATAIN
data_b[4] => ram_block1a4.PORTBDATAIN
data_b[5] => ram_block1a5.PORTBDATAIN
data_b[6] => ram_block1a6.PORTBDATAIN
data_b[7] => ram_block1a7.PORTBDATAIN
q_a[0] <= ram_block1a0.PORTADATAOUT
q_a[1] <= ram_block1a1.PORTADATAOUT
q_a[2] <= ram_block1a2.PORTADATAOUT
q_a[3] <= ram_block1a3.PORTADATAOUT
q_a[4] <= ram_block1a4.PORTADATAOUT
q_a[5] <= ram_block1a5.PORTADATAOUT
q_a[6] <= ram_block1a6.PORTADATAOUT
q_a[7] <= ram_block1a7.PORTADATAOUT
q_b[0] <= ram_block1a0.PORTBDATAOUT
q_b[1] <= ram_block1a1.PORTBDATAOUT
q_b[2] <= ram_block1a2.PORTBDATAOUT
q_b[3] <= ram_block1a3.PORTBDATAOUT
q_b[4] <= ram_block1a4.PORTBDATAOUT
q_b[5] <= ram_block1a5.PORTBDATAOUT
q_b[6] <= ram_block1a6.PORTBDATAOUT
q_b[7] <= ram_block1a7.PORTBDATAOUT
wren_a => ram_block1a0.PORTAWE
wren_a => ram_block1a1.PORTAWE
wren_a => ram_block1a2.PORTAWE
wren_a => ram_block1a3.PORTAWE
wren_a => ram_block1a4.PORTAWE
wren_a => ram_block1a5.PORTAWE
wren_a => ram_block1a6.PORTAWE
wren_a => ram_block1a7.PORTAWE
wren_b => ram_block1a0.PORTBWE
wren_b => ram_block1a1.PORTBWE
wren_b => ram_block1a2.PORTBWE
wren_b => ram_block1a3.PORTBWE
wren_b => ram_block1a4.PORTBWE
wren_b => ram_block1a5.PORTBWE
wren_b => ram_block1a6.PORTBWE
wren_b => ram_block1a7.PORTBWE


|TS2_68000_Top|bufferedUART:ACIA
clk => rxBuffer~12.CLK
clk => rxBuffer~0.CLK
clk => rxBuffer~1.CLK
clk => rxBuffer~2.CLK
clk => rxBuffer~3.CLK
clk => rxBuffer~4.CLK
clk => rxBuffer~5.CLK
clk => rxBuffer~6.CLK
clk => rxBuffer~7.CLK
clk => rxBuffer~8.CLK
clk => rxBuffer~9.CLK
clk => rxBuffer~10.CLK
clk => rxBuffer~11.CLK
clk => txBuffer[0].CLK
clk => txBuffer[1].CLK
clk => txBuffer[2].CLK
clk => txBuffer[3].CLK
clk => txBuffer[4].CLK
clk => txBuffer[5].CLK
clk => txBuffer[6].CLK
clk => txBuffer[7].CLK
clk => txd~reg0.CLK
clk => txByteSent.CLK
clk => txClockCount[0].CLK
clk => txClockCount[1].CLK
clk => txClockCount[2].CLK
clk => txClockCount[3].CLK
clk => txClockCount[4].CLK
clk => txClockCount[5].CLK
clk => txBitCount[0].CLK
clk => txBitCount[1].CLK
clk => txBitCount[2].CLK
clk => txBitCount[3].CLK
clk => rxCurrentByteBuffer[0].CLK
clk => rxCurrentByteBuffer[1].CLK
clk => rxCurrentByteBuffer[2].CLK
clk => rxCurrentByteBuffer[3].CLK
clk => rxCurrentByteBuffer[4].CLK
clk => rxCurrentByteBuffer[5].CLK
clk => rxCurrentByteBuffer[6].CLK
clk => rxCurrentByteBuffer[7].CLK
clk => rxInPointer[0].CLK
clk => rxInPointer[1].CLK
clk => rxInPointer[2].CLK
clk => rxInPointer[3].CLK
clk => rxInPointer[4].CLK
clk => rxInPointer[5].CLK
clk => rxClockCount[0].CLK
clk => rxClockCount[1].CLK
clk => rxClockCount[2].CLK
clk => rxClockCount[3].CLK
clk => rxClockCount[4].CLK
clk => rxClockCount[5].CLK
clk => rxBitCount[0].CLK
clk => rxBitCount[1].CLK
clk => rxBitCount[2].CLK
clk => rxBitCount[3].CLK
clk => rxFilter[0].CLK
clk => rxFilter[1].CLK
clk => rxFilter[2].CLK
clk => rxFilter[3].CLK
clk => rxFilter[4].CLK
clk => rxFilter[5].CLK
clk => rxdFiltered.CLK
clk => func_reset.CLK
clk => n_rts~reg0.CLK
clk => txState~4.DATAIN
clk => rxState~4.DATAIN
clk => rxBuffer.CLK0
n_wr => controlReg[5].CLK
n_wr => controlReg[6].CLK
n_wr => controlReg[7].CLK
n_wr => txByteLatch[0].CLK
n_wr => txByteLatch[1].CLK
n_wr => txByteLatch[2].CLK
n_wr => txByteLatch[3].CLK
n_wr => txByteLatch[4].CLK
n_wr => txByteLatch[5].CLK
n_wr => txByteLatch[6].CLK
n_wr => txByteLatch[7].CLK
n_wr => txByteWritten.CLK
n_wr => process_1.IN1
n_rd => dataOut[0]~reg0.CLK
n_rd => dataOut[1]~reg0.CLK
n_rd => dataOut[2]~reg0.CLK
n_rd => dataOut[3]~reg0.CLK
n_rd => dataOut[4]~reg0.CLK
n_rd => dataOut[5]~reg0.CLK
n_rd => dataOut[6]~reg0.CLK
n_rd => dataOut[7]~reg0.CLK
n_rd => rxReadPointer[0].CLK
n_rd => rxReadPointer[1].CLK
n_rd => rxReadPointer[2].CLK
n_rd => rxReadPointer[3].CLK
n_rd => rxReadPointer[4].CLK
n_rd => rxReadPointer[5].CLK
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => dataOut.OUTPUTSELECT
regSel => process_1.IN1
regSel => rxReadPointer[5].ENA
regSel => rxReadPointer[4].ENA
regSel => rxReadPointer[3].ENA
regSel => rxReadPointer[2].ENA
regSel => rxReadPointer[1].ENA
regSel => rxReadPointer[0].ENA
regSel => controlReg[5].ENA
regSel => controlReg[6].ENA
regSel => controlReg[7].ENA
regSel => txByteLatch[0].ENA
regSel => txByteLatch[1].ENA
regSel => txByteLatch[2].ENA
regSel => txByteLatch[3].ENA
regSel => txByteLatch[4].ENA
regSel => txByteLatch[5].ENA
regSel => txByteLatch[6].ENA
regSel => txByteLatch[7].ENA
regSel => txByteWritten.ENA
dataIn[0] => Equal1.IN3
dataIn[0] => txByteLatch[0].DATAIN
dataIn[1] => Equal1.IN2
dataIn[1] => txByteLatch[1].DATAIN
dataIn[2] => txByteLatch[2].DATAIN
dataIn[3] => txByteLatch[3].DATAIN
dataIn[4] => txByteLatch[4].DATAIN
dataIn[5] => controlReg[5].DATAIN
dataIn[5] => txByteLatch[5].DATAIN
dataIn[6] => controlReg[6].DATAIN
dataIn[6] => txByteLatch[6].DATAIN
dataIn[7] => controlReg[7].DATAIN
dataIn[7] => txByteLatch[7].DATAIN
dataOut[0] <= dataOut[0]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[1] <= dataOut[1]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[2] <= dataOut[2]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[3] <= dataOut[3]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[4] <= dataOut[4]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[5] <= dataOut[5]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[6] <= dataOut[6]~reg0.DB_MAX_OUTPUT_PORT_TYPE
dataOut[7] <= dataOut[7]~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_int <= n_int_internal.DB_MAX_OUTPUT_PORT_TYPE
rxClkEn => rxBuffer.OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[0].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[1].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[2].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[3].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[4].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[5].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[6].OUTPUTSELECT
rxClkEn => rxCurrentByteBuffer[7].OUTPUTSELECT
rxClkEn => rxState.stopBit.OUTPUTSELECT
rxClkEn => rxState.dataBit.OUTPUTSELECT
rxClkEn => rxState.idle.OUTPUTSELECT
rxClkEn => rxInPointer[0].ENA
rxClkEn => rxInPointer[1].ENA
rxClkEn => rxInPointer[2].ENA
rxClkEn => rxInPointer[3].ENA
rxClkEn => rxInPointer[4].ENA
rxClkEn => rxInPointer[5].ENA
rxClkEn => rxClockCount[0].ENA
rxClkEn => rxClockCount[1].ENA
rxClkEn => rxClockCount[2].ENA
rxClkEn => rxClockCount[3].ENA
rxClkEn => rxClockCount[4].ENA
rxClkEn => rxClockCount[5].ENA
rxClkEn => rxBitCount[0].ENA
rxClkEn => rxBitCount[1].ENA
rxClkEn => rxBitCount[2].ENA
rxClkEn => rxBitCount[3].ENA
txClkEn => txBuffer[0].OUTPUTSELECT
txClkEn => txBuffer[1].OUTPUTSELECT
txClkEn => txBuffer[2].OUTPUTSELECT
txClkEn => txBuffer[3].OUTPUTSELECT
txClkEn => txBuffer[4].OUTPUTSELECT
txClkEn => txBuffer[5].OUTPUTSELECT
txClkEn => txBuffer[6].OUTPUTSELECT
txClkEn => txBuffer[7].OUTPUTSELECT
txClkEn => txd.OUTPUTSELECT
txClkEn => txState.stopBit.OUTPUTSELECT
txClkEn => txState.dataBit.OUTPUTSELECT
txClkEn => txState.idle.OUTPUTSELECT
txClkEn => txByteSent.ENA
txClkEn => txClockCount[0].ENA
txClkEn => txClockCount[1].ENA
txClkEn => txClockCount[2].ENA
txClkEn => txClockCount[3].ENA
txClkEn => txClockCount[4].ENA
txClkEn => txClockCount[5].ENA
txClkEn => txBitCount[0].ENA
txClkEn => txBitCount[1].ENA
txClkEn => txBitCount[2].ENA
txClkEn => txBitCount[3].ENA
rxd => process_2.IN1
rxd => process_2.IN1
rxd => process_2.IN1
rxd => process_2.IN1
txd <= txd~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_rts <= n_rts~reg0.DB_MAX_OUTPUT_PORT_TYPE
n_cts => dataOut.DATAA
n_cts => tx_fsm.IN1
n_dcd => dataOut.DATAA
n_dcd => tx_fsm.IN1


