Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Oct  3 16:38:18 2025
| Host         : super-test running 64-bit Ubuntu 20.04.6 LTS
| Command      : report_design_analysis -file ./report/activation_accelerator_design_analysis_synth.rpt
| Design       : bd_0_wrapper
| Device       : xck26
| Design State : Synthesized
--------------------------------------------------------------------------------------------------------

Report Design Analysis

Table of Contents
-----------------
1. Setup Path Characteristics 1-1
2. Logic Level Distribution
3. Placer Final Level Congestion Reporting
4. SLR Net Crossing Reporting

1. Setup Path Characteristics 1-1
---------------------------------

+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
|      Characteristics      |                                                                         Path #1                                                                         |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
| Requirement               | 10.000                                                                                                                                                  |
| Path Delay                | 5.043                                                                                                                                                   |
| Logic Delay               | 4.315(86%)                                                                                                                                              |
| Net Delay                 | 0.728(14%)                                                                                                                                              |
| Clock Skew                | -0.012                                                                                                                                                  |
| Slack                     | 4.954                                                                                                                                                   |
| Clock Uncertainty         | 0.035                                                                                                                                                   |
| Clock Relationship        | Safely Timed                                                                                                                                            |
| Clock Delay Group         | Same Clock                                                                                                                                              |
| Logic Levels              | 12                                                                                                                                                      |
| Routes                    | NA                                                                                                                                                      |
| Logical Path              | FDRE/C-(4)-DSP_A_B_DATA-(1)-DSP_PREADD_DATA-DSP_MULTIPLIER-DSP_M_DATA-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-DSP_ALU-DSP_OUTPUT-LUT6-(1)-LUT6-(1)-FDRE/D |
| Start Point Clock         | ap_clk                                                                                                                                                  |
| End Point Clock           | ap_clk                                                                                                                                                  |
| DSP Block                 | Comb                                                                                                                                                    |
| RAM Registers             | None-None                                                                                                                                               |
| IO Crossings              | 0                                                                                                                                                       |
| SLR Crossings             | 0                                                                                                                                                       |
| PBlocks                   | 0                                                                                                                                                       |
| High Fanout               | 4                                                                                                                                                       |
| Dont Touch                | 0                                                                                                                                                       |
| Mark Debug                | 0                                                                                                                                                       |
| Start Point Pin Primitive | FDRE/C                                                                                                                                                  |
| End Point Pin Primitive   | FDRE/D                                                                                                                                                  |
| Start Point Pin           | din0_buf1_reg[7]/C                                                                                                                                      |
| End Point Pin             | RESULT_REG.NORMAL.mant_op_reg[22]/D                                                                                                                     |
+---------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
* Bounding box calculated as % of dimensions for the target device (2818, 498)


2. Logic Level Distribution
---------------------------

+-----------------+-------------+-----+-----+----+-----+----+----+----+----+----+----+
| End Point Clock | Requirement |  8  |  9  | 10 |  11 | 12 | 20 | 22 | 23 | 24 | 25 |
+-----------------+-------------+-----+-----+----+-----+----+----+----+----+----+----+
| ap_clk          | 10.000ns    | 128 | 181 | 72 | 312 | 54 |  8 | 75 | 80 | 80 | 10 |
+-----------------+-------------+-----+-----+----+-----+----+----+----+----+----+----+
* Columns represent the logic levels per end point clock
** Distribution is for top worst 1000 paths


3. Placer Final Level Congestion Reporting
------------------------------------------

+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
| Direction | Type | Level | Window | Combined LUTs | Avg LUT Input | LUT | LUTRAM | Flop | MUXF | RAMB | URAM | DSP | CARRY | SRL | Cell Names |
+-----------+------+-------+--------+---------------+---------------+-----+--------+------+------+------+------+-----+-------+-----+------------+
* The design has not been placed, hence congestion data is not available. The command report_design_analysis -congestion should be run only after place_design has completed.


4. SLR Net Crossing Reporting
-----------------------------

+------------+-----------------------------+
| Cell Names | Number of Nets crossing SLR |
+------------+-----------------------------+
* The current part is not an SSI device


