# Copyright 2023 ETH Zurich and University of Bologna.
# Solderpad Hardware License, Version 0.51, see LICENSE for details.
# SPDX-License-Identifier: SHL-0.51

package:
  name: pulp-ethernet

  authors:
    - "Alessandro Ottaviano <aottaviano@iis.ee.ethz.ch>" # current maintainer
    - "Thomas Benz <tbenz@iis.ee.ethz.ch>"
    - "Thiemo Zaugg <zaugg@ethz.ch>"
    - "Mattia Girotti"
    - "Alice Afrangoli"
    - "Chaoqun Liang <chaoqun.liang@unibo.it>"
    - "Davide Rossi <davide.rossi@unibo.it>"

dependencies:
  axi : { git: "git@github.com:pulp-platform/axi.git",                                     version: 0.39.1 }
  axi_mem_if : { git: git@github.com:pulp-platform/axi_mem_if.git,                         version: 0.2.1  }
  axi_stream: { git: "git@github.com:pulp-platform/axi_stream.git",                        rev: "54891ff"  } # branch: main
  common_verification : { git: "https://github.com/pulp-platform/common_verification.git", version: 0.2.3  }
  register_interface : { git: "https://github.com/pulp-platform/register_interface.git",   version: 0.4.2  }
  common_cells: { git: "https://github.com/pulp-platform/common_cells.git",                version: 1.32.0 }
  idma: { git: "git@github.com:pulp-platform/iDMA.git",                                    rev: "a80fcac"  } # branch: cl/idma-eth

sources:
  # Source files grouped in levels. Files in level 0 have no dependencies on files in this
  # package. Files in level 1 only depend on files in level 0, files in level 2 on files in
  # levels 1 and 0, etc. Files within a level are ordered alphabetically.
  # Level 0
  - gen/eth_idma_reg_pkg.sv
  - gen/eth_idma_reg_top.sv
  - rtl/axis_gmii_rx.sv
  - rtl/axis_gmii_tx.sv
  # Level 1
  - rtl/eth_mac_1g_rgmii_fifo.sv
  - rtl/eth_mac_1g_rgmii.sv
  - rtl/eth_mac_1g.sv
  - rtl/iddr.sv
  - rtl/oddr.sv
  - rtl/rgmii_core.sv
  - rtl/rgmii_lfsr.sv
  - rtl/rgmii_phy_if.sv
  - rtl/rgmii_soc.sv
  - rtl/ssio_ddr_in.sv
  # Level 2
  - rtl/framing_top.sv
  - rtl/eth_idma_pkg.sv
  - rtl/eth_top.sv
  - rtl/eth_idma_wrap.sv

  - target: any(synthesis, asic)
    files:
      - target/synth/eth_idma_wrap_synth.sv

  - target: test
    files:
      - target/sim/src/eth_tb.sv
