

================================================================
== Vitis HLS Report for 'B_PE_dummy_in_0_x1'
================================================================
* Date:           Sun Sep 18 13:59:48 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.217 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +----------+----------+-----------+-----------+----------+----------+---------+
    |   Latency (cycles)  |   Latency (absolute)  |       Interval      | Pipeline|
    |    min   |    max   |    min    |    max    |    min   |    max   |   Type  |
    +----------+----------+-----------+-----------+----------+----------+---------+
    |  25165826|  25165826|  83.878 ms|  83.878 ms|  25165826|  25165826|     none|
    +----------+----------+-----------+-----------+----------+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |                                                                                                                                     |   Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |                                                              Loop Name                                                              |    min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+
        |- B_PE_dummy_in_0_x1_loop_1_B_PE_dummy_in_0_x1_loop_3_B_PE_dummy_in_0_x1_loop_5_B_PE_dummy_in_0_x1_loop_6_B_PE_dummy_in_0_x1_loop_7  |  25165824|  25165824|         2|          1|          1|  25165824|       yes|
        +-------------------------------------------------------------------------------------------------------------------------------------+----------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|       58|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|      -|        -|        -|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       61|     -|
|Register             |        -|      -|       32|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|      0|       32|      119|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|      0|       ~0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln890_fu_67_p2                |         +|   0|  0|  32|          25|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln890_fu_73_p2               |      icmp|   0|  0|  16|          25|          25|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  58|          56|          32|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  20|          4|    1|          4|
    |ap_done                   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |  14|          3|    1|          3|
    |fifo_B_PE_4_0_x165_blk_n  |   9|          2|    1|          2|
    |indvar_flatten139_reg_56  |   9|          2|   25|         50|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  61|         13|   29|         61|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------+----+----+-----+-----------+
    |           Name           | FF | LUT| Bits| Const Bits|
    +--------------------------+----+----+-----+-----------+
    |ap_CS_fsm                 |   3|   0|    3|          0|
    |ap_done_reg               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1   |   1|   0|    1|          0|
    |icmp_ln890_reg_84         |   1|   0|    1|          0|
    |indvar_flatten139_reg_56  |  25|   0|   25|          0|
    +--------------------------+----+----+-----+-----------+
    |Total                     |  32|   0|   32|          0|
    +--------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  B_PE_dummy_in_0_x1|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  B_PE_dummy_in_0_x1|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  B_PE_dummy_in_0_x1|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  B_PE_dummy_in_0_x1|  return value|
|ap_continue                 |   in|    1|  ap_ctrl_hs|  B_PE_dummy_in_0_x1|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  B_PE_dummy_in_0_x1|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  B_PE_dummy_in_0_x1|  return value|
|fifo_B_PE_4_0_x165_dout     |   in|   32|     ap_fifo|  fifo_B_PE_4_0_x165|       pointer|
|fifo_B_PE_4_0_x165_empty_n  |   in|    1|     ap_fifo|  fifo_B_PE_4_0_x165|       pointer|
|fifo_B_PE_4_0_x165_read     |  out|    1|     ap_fifo|  fifo_B_PE_4_0_x165|       pointer|
+----------------------------+-----+-----+------------+--------------------+--------------+

