
*** Running xst
    with args -ifn mojo_top.xst -ofn mojo_top.srp -intstyle ise

Reading design: mojo_top.prj

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ekuzmenko/mojo-ide-B1.2.1/Projects/Elevator/work/planAhead/Elevator/Elevator.srcs/sources_1/imports/verilog/elevator.v" into library work
Parsing module <elevator>.
Analyzing Verilog file "/home/ekuzmenko/mojo-ide-B1.2.1/Projects/Elevator/work/planAhead/Elevator/Elevator.srcs/sources_1/imports/verilog/mojo_top.v" into library work
Parsing module <mojo_top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top>.
WARNING:HDLCompiler:91 - "/home/ekuzmenko/mojo-ide-B1.2.1/Projects/Elevator/work/planAhead/Elevator/Elevator.srcs/sources_1/imports/verilog/mojo_top.v" Line 45: Signal <io_dip> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ekuzmenko/mojo-ide-B1.2.1/Projects/Elevator/work/planAhead/Elevator/Elevator.srcs/sources_1/imports/verilog/mojo_top.v" Line 47: Signal <io_dip> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.
WARNING:HDLCompiler:91 - "/home/ekuzmenko/mojo-ide-B1.2.1/Projects/Elevator/work/planAhead/Elevator/Elevator.srcs/sources_1/imports/verilog/mojo_top.v" Line 49: Signal <io_dip> missing in the sensitivity list is added for synthesis purposes. HDL and post-synthesis simulations may differ as a result.

Elaborating module <elevator>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top>.
    Related source file is "/home/ekuzmenko/mojo-ide-B1.2.1/Projects/Elevator/work/planAhead/Elevator/Elevator.srcs/sources_1/imports/verilog/mojo_top.v".
WARNING:Xst:647 - Input <io_dip<21:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 27-bit register for signal <slow_clk_q>.
    Found 27-bit adder for signal <slow_clk_q[26]_GND_1_o_add_1_OUT> created at line 46.
    Found 27-bit adder for signal <slow_clk_q[26]_GND_1_o_add_2_OUT> created at line 48.
    Found 27-bit adder for signal <slow_clk_q[26]_GND_1_o_add_3_OUT> created at line 50.
    Found 27-bit adder for signal <slow_clk_q[26]_GND_1_o_add_4_OUT> created at line 52.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 38
    Found 1-bit tristate buffer for signal <avr_rx> created at line 39
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 40
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 40
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 40
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 40
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  27 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   6 Tristate(s).
Unit <mojo_top> synthesized.

Synthesizing Unit <elevator>.
    Related source file is "/home/ekuzmenko/mojo-ide-B1.2.1/Projects/Elevator/work/planAhead/Elevator/Elevator.srcs/sources_1/imports/verilog/elevator.v".
    Found 4-bit register for signal <Q>.
WARNING:Xst:737 - Found 1-bit latch for signal <B>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <B_latch>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <A>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Summary:
	inferred   4 D-type flip-flop(s).
	inferred   4 Latch(s).
Unit <elevator> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 27-bit adder                                          : 1
# Registers                                            : 2
 27-bit register                                       : 1
 4-bit register                                        : 1
# Latches                                              : 4
 1-bit latch                                           : 4
# Multiplexers                                         : 3
 27-bit 2-to-1 multiplexer                             : 3
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <mojo_top>.
The following registers are absorbed into accumulator <slow_clk_q>: 1 register on signal <slow_clk_q>.
Unit <mojo_top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Accumulators                                         : 1
 27-bit up accumulator                                 : 1
# Registers                                            : 4
 Flip-Flops                                            : 4
# Multiplexers                                         : 3
 27-bit 2-to-1 multiplexer                             : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <mojo_top> ...

Optimizing unit <elevator> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top, actual ratio is 0.
Latch real_deal/A has been replicated 1 time(s) to handle iob=true attribute.
Latch real_deal/B has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 31
 Flip-Flops                                            : 31

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Clock Information:
------------------
--------------------------------------+---------------------------+-------+
Clock Signal                          | Clock buffer(FF name)     | Load  |
--------------------------------------+---------------------------+-------+
clk                                   | BUFGP                     | 27    |
real_deal/n0000(real_deal/n0000<3>1:O)| NONE(*)(real_deal/A_latch)| 6     |
slow_clk_q_26                         | NONE(real_deal/Q_3)       | 4     |
--------------------------------------+---------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 2.539ns (Maximum Frequency: 393.893MHz)
   Minimum input arrival time before clock: 4.259ns
   Maximum output required time after clock: 5.768ns
   Maximum combinational path delay: No path found

=========================================================================
