 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : top
Version: S-2021.06-SP2
Date   : Sun Dec  4 23:12:10 2022
****************************************

Operating Conditions: TT   Library: PPDK_Standard_Library_0.6V_25C_TYP_X1
Wire Load Model Mode: top

  Startpoint: inp[5] (input port clocked by clk)
  Endpoint: out[0] (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                   0.000      0.000
  clock network delay (ideal)             0.000      0.000
  input external delay                    0.000      0.000 r
  inp[5] (in)                             0.000      0.000 r
  U145/Y (AND2X1)                      3081095.000
                                                  3081095.000 r
  U146/Y (INVX1)                       1068409.500
                                                  4149504.500 f
  U230/Y (NAND2X1)                     674372.500 4823877.000 r
  U231/Y (NAND2X1)                     2596496.000
                                                  7420373.000 f
  U161/Y (AND2X1)                      3553559.000
                                                  10973932.000 f
  U162/Y (INVX1)                       -569706.000
                                                  10404226.000 r
  U159/Y (AND2X1)                      2417014.000
                                                  12821240.000 r
  U160/Y (INVX1)                       1093117.000
                                                  13914357.000 f
  U197/Y (XNOR2X1)                     8506219.000
                                                  22420576.000 f
  U198/Y (INVX1)                       -676472.000
                                                  21744104.000 r
  U111/Y (AND2X1)                      2412092.000
                                                  24156196.000 r
  U112/Y (INVX1)                       1097344.000
                                                  25253540.000 f
  U256/Y (NAND2X1)                     958342.000 26211882.000 r
  U200/Y (XNOR2X1)                     8154710.000
                                                  34366592.000 r
  U199/Y (INVX1)                       1491464.000
                                                  35858056.000 f
  U257/Y (NAND2X1)                     673688.000 36531744.000 r
  U131/Y (AND2X1)                      2523328.000
                                                  39055072.000 r
  U132/Y (INVX1)                       1092436.000
                                                  40147508.000 f
  U121/Y (NOR2X1)                      1414008.000
                                                  41561516.000 r
  U122/Y (INVX1)                       1209828.000
                                                  42771344.000 f
  U260/Y (NAND2X1)                     952904.000 43724248.000 r
  U189/Y (AND2X1)                      2500692.000
                                                  46224940.000 r
  U190/Y (INVX1)                       1102516.000
                                                  47327456.000 f
  U261/Y (NAND2X1)                     953220.000 48280676.000 r
  U262/Y (NAND2X1)                     1483976.000
                                                  49764652.000 f
  U185/Y (AND2X1)                      3544724.000
                                                  53309376.000 f
  U186/Y (INVX1)                       -549668.000
                                                  52759708.000 r
  U266/Y (NAND2X1)                     2276364.000
                                                  55036072.000 f
  U157/Y (AND2X1)                      3544612.000
                                                  58580684.000 f
  U158/Y (INVX1)                       -563920.000
                                                  58016764.000 r
  U187/Y (AND2X1)                      2417244.000
                                                  60434008.000 r
  U188/Y (INVX1)                       1112712.000
                                                  61546720.000 f
  U281/Y (NAND2X1)                     1360600.000
                                                  62907320.000 r
  U282/Y (INVX1)                       1374844.000
                                                  64282164.000 f
  U283/Y (NAND2X1)                     952496.000 65234660.000 r
  U284/Y (AND2X1)                      4240196.000
                                                  69474856.000 r
  U299/Y (NOR2X1)                      1325096.000
                                                  70799952.000 f
  U300/Y (OR2X1)                       3301464.000
                                                  74101416.000 f
  U301/Y (AND2X1)                      2966560.000
                                                  77067976.000 f
  U303/Y (NOR2X1)                      972952.000 78040928.000 r
  out[0] (out)                            0.000   78040928.000 r
  data arrival time                               78040928.000

  clock clk (rise edge)                200000000.000
                                                  200000000.000
  clock network delay (ideal)             0.000   200000000.000
  output external delay                   0.000   200000000.000
  data required time                              200000000.000
  -----------------------------------------------------------
  data required time                              200000000.000
  data arrival time                               -78040928.000
  -----------------------------------------------------------
  slack (MET)                                     121959072.000


1
