21:44:40


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name top
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 21:45:29 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":272:4:272:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":200:13:200:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":204:11:204:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":217:13:217:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":221:11:221:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:7:227:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":245:26:245:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:27:246:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":249:30:249:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:18:251:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":253:19:253:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":247:22:247:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:45:29 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:7:227:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:7:227:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:45:29 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:45:29 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:7:227:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:7:227:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:45:31 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 21:45:31 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     25   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           1    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":179:4:179:9|Found signal identified as System clock which controls 1 sequential elements including arse.doingseven.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:45:32 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 21:45:32 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":179:4:179:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":179:4:179:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing FSM register counter[1] (in view view:work.divide7or8_0(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing FSM register counter[2] (in view view:work.divide7or8_0(verilog)) because its output is a constant.
@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Sequential instance arse.diveight.counter[0] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing FSM register counter[0] (in view view:work.divide7or8_0(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  59 /        31
   2		0h:00m:00s		    -2.28ns		  59 /        31
   3		0h:00m:00s		    -2.28ns		  58 /        31
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Replicating instance arse.divseven.counter[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -0.88ns		  65 /        32


   5		0h:00m:00s		    -0.88ns		  66 /        32
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
7 instances converted, 4 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           32         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 4          arse.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 21:45:34 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     152.9 MHz     NA            6.539         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.154
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.133
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.105
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.091
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.084
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.084
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.070
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.063
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.042
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.021
===============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                          Required           
Instance                          Reference                          Type         Pin     Net                       Time         Slack 
                                  Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out                    top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       onehertz_0                6.433        -1.154
arse.divseven.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter_fast[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.doutreg[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       doutreg_RNO_0[0]          6.539        -1.098
arse.divseven.seven               top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       seven_RNO                 6.539        -1.098
arse.divseven.doutreg[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNIT1587[23]      6.539        -1.056
II_1.counter[23]                  top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             6.433        -0.351
II_1.counter[0]                   top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.433        -0.348
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           5         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.080       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.587       -         
============================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.708       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.351     6.059       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.divseven.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
arse.divseven.counter[0]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.divseven.counter_fast[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
II_1.counter[17]                  SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                       Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1          Net          -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]         SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]         SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22                Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]         SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]         SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i             Net          -        -       1.507     -           4         
arse.divseven.counter_fast[0]     SB_DFFE      E        In      -         7.664       -         
================================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.divseven.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
arse.divseven.counter[2]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         7 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         64 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   32 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 32
   Clock_divider|clock_out_derived_clock: 5

@S |Mapping Summary:
Total  LUTs: 64 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 64 = 64 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:45:34 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	67
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	35
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	68/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 24.9 (sec)

Final Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	68/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 152.91 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 76.45 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 166.51 MHz | Target: 76.45 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 26.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 315
used logic cells: 68
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 315
used logic cells: 68
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 95 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 21:47:33 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":272:4:272:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:18|Removing wire apureset, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:7:227:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":245:26:245:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:27:246:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":249:30:249:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:18:251:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":253:19:253:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":247:22:247:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:18|*Output apureset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:47:33 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:7:227:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:7:227:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:47:33 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:47:33 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:7:227:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":227:7:227:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:47:34 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 21:47:35 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:18|Tristate driver apureset (in view: work.dostuff(verilog)) on net apureset (in view: work.dostuff(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     23   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           1    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":179:4:179:9|Found signal identified as System clock which controls 1 sequential elements including arse.doingseven.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver apureset_t (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:47:35 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 21:47:35 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:18|Tristate driver apureset (in view: work.dostuff(verilog)) on net apureset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver apureset_t (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":179:4:179:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":179:4:179:9|Sequential instance arse.doingseven is reduced to a combinational gate by constant propagation.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing FSM register counter[1] (in view view:work.divide7or8_0(verilog)) because its output is a constant.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing FSM register counter[2] (in view view:work.divide7or8_0(verilog)) because its output is a constant.
@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Sequential instance arse.diveight.counter[0] is reduced to a combinational gate by constant propagation.
@W: MO197 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing FSM register counter[0] (in view view:work.divide7or8_0(verilog)) because its output is a constant.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":242:17:242:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  59 /        31
   2		0h:00m:00s		    -2.28ns		  59 /        31
   3		0h:00m:00s		    -2.28ns		  58 /        31
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Replicating instance arse.divseven.counter[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -0.88ns		  65 /        32


   5		0h:00m:00s		    -0.88ns		  66 /        32
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 32 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
7 instances converted, 2 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           32         II_1.clock_out 
=======================================================================================
================================================================= Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        Explanation                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 2          arse.diveight.io_0     No gated clock conversion method for cell cell:sb_ice.SB_IO
==========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 21:47:37 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     152.9 MHz     NA            6.539         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.154
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.133
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.105
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.091
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.084
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.084
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.070
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.063
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.042
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.021
===============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                          Required           
Instance                          Reference                          Type         Pin     Net                       Time         Slack 
                                  Clock                                                                                                
---------------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out                    top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       onehertz_0                6.433        -1.154
arse.divseven.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter_fast[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.doutreg[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       doutreg_RNO_0[0]          6.539        -1.098
arse.divseven.seven               top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       seven_RNO                 6.539        -1.098
arse.divseven.doutreg[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNIT1587[23]      6.539        -1.056
II_1.counter[23]                  top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]             6.433        -0.351
II_1.counter[0]                   top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g           6.433        -0.348
=======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           5         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.080       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.587       -         
============================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.708       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.351     6.059       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.divseven.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
arse.divseven.counter[0]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.divseven.counter_fast[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                              Type         Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
II_1.counter[17]                  SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                       Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1          Net          -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]         SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]         SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22                Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]         SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]         SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i             Net          -        -       1.507     -           4         
arse.divseven.counter_fast[0]     SB_DFFE      E        In      -         7.664       -         
================================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.divseven.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           4         
arse.divseven.counter[2]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         7 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         64 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   32 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 32
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 64 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 64 = 64 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:47:37 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal apureset_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	67
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	11
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	35
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	68/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.2 (sec)

Final Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	32
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	68/7680
    PLBs                        :	16/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 152.91 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 76.45 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 168.42 MHz | Target: 76.45 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 20.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 308
used logic cells: 68
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 308
used logic cells: 68
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 16
I1209: Started routing
I1223: Total Nets : 95 
I1212: Iteration  1 :    10 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 19 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 21:58:48 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":273:4:273:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:18|Removing wire apureset, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":228:7:228:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":246:26:246:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":247:27:247:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":250:30:250:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":252:18:252:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":254:19:254:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":248:22:248:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL177 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":179:4:179:9|Sharing sequential element doingseven. Add a syn_preserve attribute to the element to prevent sharing.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:18|*Output apureset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:58:48 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":228:7:228:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":228:7:228:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:58:48 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:58:48 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":228:7:228:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":228:7:228:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 21:58:50 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 21:58:50 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:18|Tristate driver apureset (in view: work.dostuff(verilog)) on net apureset (in view: work.dostuff(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     23   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           1    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":179:4:179:9|Found signal identified as System clock which controls 1 sequential elements including arse.cpuclkreset.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver apureset_t (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:58:50 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 21:58:50 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:18|Tristate driver apureset (in view: work.dostuff(verilog)) on net apureset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver apureset_t (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":179:4:179:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":179:4:179:9|Sequential instance arse.cpuclkreset is reduced to a combinational gate by constant propagation.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":243:17:243:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing instance arse.diveight.doutreg[0] because it is equivalent to instance arse.diveight.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  63 /        35
   2		0h:00m:00s		    -2.28ns		  63 /        35
   3		0h:00m:00s		    -0.88ns		  62 /        35
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Replicating instance arse.divseven.counter[0] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:00s		    -0.88ns		  68 /        36


   5		0h:00m:00s		    -0.88ns		  69 /        36
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 36 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
11 instances converted, 2 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           36         II_1.clock_out 
=======================================================================================
================================================================= Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        Explanation                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 2          arse.diveight.io_0     No gated clock conversion method for cell cell:sb_ice.SB_IO
==========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 21:58:51 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     152.9 MHz     NA            6.539         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.154
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.133
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.105
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.091
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.084
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.084
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.070
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.063
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.042
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.021
===============================================================================================================


Ending Points with Worst Slack
******************************

                                  Starting                                                                         Required           
Instance                          Reference                          Type        Pin     Net                       Time         Slack 
                                  Clock                                                                                               
--------------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out                    top|PLLOUTGLOBAL_derived_clock     SB_DFF      D       onehertz_0                6.433        -1.154
arse.diveight.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.diveight.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.counter_fast[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.539        -1.126
arse.divseven.doutreg[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       doutreg_RNO_0[0]          6.539        -1.098
arse.divseven.seven               top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       seven_RNO                 6.539        -1.098
======================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           5         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           2         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           4         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.080       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.587       -         
============================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.708       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.351     6.059       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[0]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[2]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.539

    - Propagation time:                      7.664
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.126

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.diveight.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           2         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           5         
II_1.counter_RNILP3S5[10]     SB_LUT4      I0       In      -         5.708       -         
II_1.counter_RNILP3S5[10]     SB_LUT4      O        Out     0.449     6.157       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[1]      SB_DFFE      E        In      -         7.664       -         
============================================================================================
Total path delay (propagation time + setup) of 7.664 is 1.816(23.7%) logic and 5.848(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         11 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         67 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   36 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 36
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 21:58:51 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 4 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal apureset_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal arse.divseven.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	71
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	15
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	35
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	72/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.3 (sec)

Final Design Statistics
    Number of LUTs      	:	71
    Number of DFFs      	:	36
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	72/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 152.91 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 76.45 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 156.87 MHz | Target: 76.45 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 372
used logic cells: 72
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 372
used logic cells: 72
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 98 
I1212: Iteration  1 :    13 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 22:01:56 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":278:4:278:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:18|Removing wire apureset, as there is no assignment to it.
@W: CL169 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":179:4:179:9|Pruning unused register doingseven. Make sure that there are no unused intermediate registers.
@W: CL169 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":179:4:179:9|Pruning unused register cpuclkreset. Make sure that there are no unused intermediate registers.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":233:7:233:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:26:251:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":252:27:252:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":255:30:255:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":257:18:257:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":259:19:259:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":253:22:253:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":184:4:184:9|Register bit cpuclkreset is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":184:4:184:9|Register bit doingseven is always 0.
@E: CL172 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":170:8:170:17|Only one always block can assign a given variable doingseven
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 22:01:56 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 22:01:56 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 22:05:49 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":278:4:278:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:18|Removing wire apureset, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":233:7:233:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:26:251:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":252:27:252:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":255:30:255:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":257:18:257:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":259:19:259:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":253:22:253:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL138 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":180:4:180:9|Removing register 'doingseven' because it is only assigned 0 or its original value.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:18|*Output apureset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 22:05:49 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":233:7:233:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":233:7:233:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 22:05:49 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 22:05:49 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":233:7:233:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":233:7:233:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 22:05:51 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 22:05:51 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:18|Tristate driver apureset (in view: work.dostuff(verilog)) on net apureset (in view: work.dostuff(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     23   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver apureset_t (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 22:05:51 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 22:05:51 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:18|Tristate driver apureset (in view: work.dostuff(verilog)) on net apureset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver apureset_t (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":180:4:180:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":248:17:248:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  65 /        36
   2		0h:00m:00s		    -2.28ns		  65 /        36
   3		0h:00m:00s		    -2.28ns		  65 /        36
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[8] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[7] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[9] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[14] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[13] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[12] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[10] (in view: work.top(verilog)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[11] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:00s		    -2.28ns		 101 /        44
   5		0h:00m:00s		    -2.28ns		 106 /        44


   6		0h:00m:00s		    -2.28ns		 101 /        44
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
11 instances converted, 2 sequential instances remain driven by gated/generated clocks

============================ Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance 
----------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           44         arse.cpuclkreset
========================================================================================
================================================================= Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        Explanation                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 2          arse.diveight.io_0     No gated clock conversion method for cell cell:sb_ice.SB_IO
==========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 136MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 9.33ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 9.33ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 9.33ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 22:05:52 2023
#


Top view:               top
Requested Frequency:    107.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.646

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     107.2 MHz     NA            9.328         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            107.2 MHz     NA            9.328         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            107.2 MHz     91.1 MHz      9.328         10.974        -1.646      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  9.328       -1.646  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                     Arrival           
Instance                  Reference                          Type         Pin     Net                  Time        Slack 
                          Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------
II_1.counter_fast[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter_fast[12]     0.540       -1.646
II_1.counter[7]           top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]           0.540       -1.611
II_1.counter_fast[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter_fast[13]     0.540       -1.597
II_1.counter_fast[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter_fast[7]      0.540       -1.583
II_1.counter_fast[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter_fast[14]     0.540       -1.576
II_1.counter[8]           top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]           0.540       -1.562
II_1.counter[9]           top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]           0.540       -1.541
II_1.counter_fast[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter_fast[8]      0.540       -1.534
II_1.counter_fast[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter_fast[9]      0.540       -1.513
II_1.counter[11]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]          0.540       -1.478
=========================================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                             Required           
Instance                         Reference                          Type          Pin     Net                         Time         Slack 
                                 Clock                                                                                                   
-----------------------------------------------------------------------------------------------------------------------------------------
arse.diveight.doutreg_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       un2_clock_outlt23_0_i_0     9.328        -1.646
arse.cpuclkreset                 top|PLLOUTGLOBAL_derived_clock     SB_DFFSS      D       cpuclkreset_en              9.223        -0.149
II_1.clock_out                   top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       clock_out_RNO               9.223        -0.058
arse.diveight.doutreg_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_27_0                      9.328        -0.058
arse.diveight.doutreg_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     R       counter_RNI0GME6[16]        9.223        -0.030
arse.diveight.counter[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       un2_clock_outlt23_0_i       9.328        0.139 
arse.divseven.counter[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       un2_clock_outlt23_0_i       9.328        0.139 
arse.divseven.counter[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       un2_clock_outlt23_0_i       9.328        0.139 
arse.diveight.counter[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       un2_clock_outlt23_0_i       9.328        0.139 
arse.divseven.counter[2]         top|PLLOUTGLOBAL_derived_clock     SB_DFFE       E       un2_clock_outlt23_0_i       9.328        0.139 
=========================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.328
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.328

    - Propagation time:                      10.974
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.646

    Number of logic level(s):                5
    Starting point:                          II_1.counter_fast[12] / Q
    Ending point:                            arse.diveight.doutreg_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
II_1.counter_fast[12]                  SB_DFFSR      Q        Out     0.540     0.540       -         
counter_fast[12]                       Net           -        -       1.599     -           4         
II_1.counter_fast_RNIBCBS[12]          SB_LUT4       I0       In      -         2.139       -         
II_1.counter_fast_RNIBCBS[12]          SB_LUT4       O        Out     0.449     2.588       -         
g0_1_0_1                               Net           -        -       1.371     -           1         
II_1.counter_RNI5VUI2[11]              SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI5VUI2[11]              SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto21_d_1_2               Net           -        -       1.371     -           1         
II_1.counter_RNI3BEU3[16]              SB_LUT4       I3       In      -         5.708       -         
II_1.counter_RNI3BEU3[16]              SB_LUT4       O        Out     0.316     6.024       -         
N_5_3                                  Net           -        -       1.371     -           1         
II_1.counter_RNI0GME6[16]              SB_LUT4       I2       In      -         7.395       -         
II_1.counter_RNI0GME6[16]              SB_LUT4       O        Out     0.351     7.746       -         
counter_RNI0GME6[16]                   Net           -        -       1.371     -           2         
arse.diveight.doutreg_esr_RNO_0[0]     SB_LUT4       I2       In      -         9.117       -         
arse.diveight.doutreg_esr_RNO_0[0]     SB_LUT4       O        Out     0.351     9.467       -         
un2_clock_outlt23_0_i_0                Net           -        -       1.507     -           1         
arse.diveight.doutreg_esr[0]           SB_DFFESR     E        In      -         10.974      -         
======================================================================================================
Total path delay (propagation time + setup) of 10.974 is 2.384(21.7%) logic and 8.590(78.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.328
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.328

    - Propagation time:                      10.939
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.611

    Number of logic level(s):                5
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.diveight.doutreg_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
II_1.counter[7]                        SB_DFFSR      Q        Out     0.540     0.540       -         
counter[7]                             Net           -        -       1.599     -           6         
II_1.counter_RNIAVUO[7]                SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]                SB_LUT4       O        Out     0.449     2.588       -         
counter_RNIAVUO[7]                     Net           -        -       1.371     -           1         
II_1.counter_RNIJJQ31[10]              SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNIJJQ31[10]              SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlt14_0_1                  Net           -        -       1.371     -           1         
II_1.counter_RNIL5TF3[18]              SB_LUT4       I3       In      -         5.708       -         
II_1.counter_RNIL5TF3[18]              SB_LUT4       O        Out     0.316     6.024       -         
N_5_2                                  Net           -        -       1.371     -           1         
II_1.counter_RNI89FR4[21]              SB_LUT4       I3       In      -         7.395       -         
II_1.counter_RNI89FR4[21]              SB_LUT4       O        Out     0.287     7.683       -         
un2_clock_outlt23_0_i                  Net           -        -       1.371     -           8         
arse.diveight.doutreg_esr_RNO_0[0]     SB_LUT4       I1       In      -         9.054       -         
arse.diveight.doutreg_esr_RNO_0[0]     SB_LUT4       O        Out     0.379     9.432       -         
un2_clock_outlt23_0_i_0                Net           -        -       1.507     -           1         
arse.diveight.doutreg_esr[0]           SB_DFFESR     E        In      -         10.939      -         
======================================================================================================
Total path delay (propagation time + setup) of 10.939 is 2.349(21.5%) logic and 8.590(78.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.328
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.328

    - Propagation time:                      10.925
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.597

    Number of logic level(s):                5
    Starting point:                          II_1.counter_fast[13] / Q
    Ending point:                            arse.diveight.doutreg_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
II_1.counter_fast[13]                  SB_DFFSR      Q        Out     0.540     0.540       -         
counter_fast[13]                       Net           -        -       1.599     -           4         
II_1.counter_fast_RNIBCBS[12]          SB_LUT4       I1       In      -         2.139       -         
II_1.counter_fast_RNIBCBS[12]          SB_LUT4       O        Out     0.400     2.539       -         
g0_1_0_1                               Net           -        -       1.371     -           1         
II_1.counter_RNI5VUI2[11]              SB_LUT4       I2       In      -         3.910       -         
II_1.counter_RNI5VUI2[11]              SB_LUT4       O        Out     0.379     4.288       -         
un2_clock_outlto21_d_1_2               Net           -        -       1.371     -           1         
II_1.counter_RNI3BEU3[16]              SB_LUT4       I3       In      -         5.659       -         
II_1.counter_RNI3BEU3[16]              SB_LUT4       O        Out     0.316     5.975       -         
N_5_3                                  Net           -        -       1.371     -           1         
II_1.counter_RNI0GME6[16]              SB_LUT4       I2       In      -         7.346       -         
II_1.counter_RNI0GME6[16]              SB_LUT4       O        Out     0.351     7.697       -         
counter_RNI0GME6[16]                   Net           -        -       1.371     -           2         
arse.diveight.doutreg_esr_RNO_0[0]     SB_LUT4       I2       In      -         9.068       -         
arse.diveight.doutreg_esr_RNO_0[0]     SB_LUT4       O        Out     0.351     9.418       -         
un2_clock_outlt23_0_i_0                Net           -        -       1.507     -           1         
arse.diveight.doutreg_esr[0]           SB_DFFESR     E        In      -         10.925      -         
======================================================================================================
Total path delay (propagation time + setup) of 10.925 is 2.335(21.4%) logic and 8.590(78.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.328
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.328

    - Propagation time:                      10.911
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.583

    Number of logic level(s):                5
    Starting point:                          II_1.counter_fast[7] / Q
    Ending point:                            arse.diveight.doutreg_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
II_1.counter_fast[7]                   SB_DFFSR      Q        Out     0.540     0.540       -         
counter_fast[7]                        Net           -        -       1.599     -           4         
II_1.counter_fast_RNI79S01[7]          SB_LUT4       I0       In      -         2.139       -         
II_1.counter_fast_RNI79S01[7]          SB_LUT4       O        Out     0.449     2.588       -         
g1                                     Net           -        -       1.371     -           1         
II_1.counter_RNI5VUI2[11]              SB_LUT4       I3       In      -         3.959       -         
II_1.counter_RNI5VUI2[11]              SB_LUT4       O        Out     0.316     4.274       -         
un2_clock_outlto21_d_1_2               Net           -        -       1.371     -           1         
II_1.counter_RNI3BEU3[16]              SB_LUT4       I3       In      -         5.645       -         
II_1.counter_RNI3BEU3[16]              SB_LUT4       O        Out     0.316     5.961       -         
N_5_3                                  Net           -        -       1.371     -           1         
II_1.counter_RNI0GME6[16]              SB_LUT4       I2       In      -         7.332       -         
II_1.counter_RNI0GME6[16]              SB_LUT4       O        Out     0.351     7.683       -         
counter_RNI0GME6[16]                   Net           -        -       1.371     -           2         
arse.diveight.doutreg_esr_RNO_0[0]     SB_LUT4       I2       In      -         9.054       -         
arse.diveight.doutreg_esr_RNO_0[0]     SB_LUT4       O        Out     0.351     9.404       -         
un2_clock_outlt23_0_i_0                Net           -        -       1.507     -           1         
arse.diveight.doutreg_esr[0]           SB_DFFESR     E        In      -         10.911      -         
======================================================================================================
Total path delay (propagation time + setup) of 10.911 is 2.321(21.3%) logic and 8.590(78.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.328
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.328

    - Propagation time:                      10.904
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.576

    Number of logic level(s):                5
    Starting point:                          II_1.counter_fast[14] / Q
    Ending point:                            arse.diveight.doutreg_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                       Pin      Pin               Arrival     No. of    
Name                                   Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------------
II_1.counter_fast[14]                  SB_DFFSR      Q        Out     0.540     0.540       -         
counter_fast[14]                       Net           -        -       1.599     -           4         
II_1.counter_fast_RNIBCBS[12]          SB_LUT4       I2       In      -         2.139       -         
II_1.counter_fast_RNIBCBS[12]          SB_LUT4       O        Out     0.379     2.518       -         
g0_1_0_1                               Net           -        -       1.371     -           1         
II_1.counter_RNI5VUI2[11]              SB_LUT4       I2       In      -         3.889       -         
II_1.counter_RNI5VUI2[11]              SB_LUT4       O        Out     0.379     4.267       -         
un2_clock_outlto21_d_1_2               Net           -        -       1.371     -           1         
II_1.counter_RNI3BEU3[16]              SB_LUT4       I3       In      -         5.638       -         
II_1.counter_RNI3BEU3[16]              SB_LUT4       O        Out     0.316     5.954       -         
N_5_3                                  Net           -        -       1.371     -           1         
II_1.counter_RNI0GME6[16]              SB_LUT4       I2       In      -         7.325       -         
II_1.counter_RNI0GME6[16]              SB_LUT4       O        Out     0.351     7.676       -         
counter_RNI0GME6[16]                   Net           -        -       1.371     -           2         
arse.diveight.doutreg_esr_RNO_0[0]     SB_LUT4       I2       In      -         9.047       -         
arse.diveight.doutreg_esr_RNO_0[0]     SB_LUT4       O        Out     0.351     9.397       -         
un2_clock_outlt23_0_i_0                Net           -        -       1.507     -           1         
arse.diveight.doutreg_esr[0]           SB_DFFESR     E        In      -         10.904      -         
======================================================================================================
Total path delay (propagation time + setup) of 10.904 is 2.314(21.2%) logic and 8.590(78.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         8 uses
SB_DFFESR       2 uses
SB_DFFSR        32 uses
SB_DFFSS        1 use
SB_GB           1 use
VCC             4 uses
SB_LUT4         102 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   44 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 44
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 102 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 102 = 102 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 22:05:52 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal apureset_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	102
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	16
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	18
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	121
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	69
        CARRY Only       	:	1
        LUT with CARRY   	:	8
    LogicCells                  :	122/7680
    PLBs                        :	20/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.3 (sec)

Final Design Statistics
    Number of LUTs      	:	121
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	122/7680
    PLBs                        :	28/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 107.18 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 53.59 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 143.28 MHz | Target: 53.59 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 107.18 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 507
used logic cells: 122
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 507
used logic cells: 122
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 6
I1209: Started routing
I1223: Total Nets : 149 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 22:48:49 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CG285 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":184:8:184:11|Expecting statement
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":287:0:287:8|Expecting endmodule
2 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 22:48:49 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 22:48:49 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 23:10:25 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:4:296:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:18|Removing wire apureset, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:7:251:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":269:26:269:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":270:27:270:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":273:30:273:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":275:18:275:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":277:19:277:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":271:22:271:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL138 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":200:4:200:9|Removing register 'doingseven' because it is only assigned 0 or its original value.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":194:4:194:9|Register bit startabunchofstuff is always 1.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:18|*Output apureset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":163:10:163:16|Input apusync is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 23:10:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:7:251:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:7:251:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 23:10:25 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 23:10:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:7:251:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":251:7:251:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 23:10:26 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 23:10:26 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:18|Tristate driver apureset (in view: work.dostuff(verilog)) on net apureset (in view: work.dostuff(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     23   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :|Tristate driver apureset_t (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 23:10:27 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 23:10:27 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:18|Tristate driver apureset (in view: work.dostuff(verilog)) on net apureset (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :|Tristate driver apureset_t (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":200:4:200:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MO129 :"c:\code\tas\tas\tastable\fpga\top.v":200:4:200:9|Sequential instance arse.cpuclkreset is reduced to a combinational gate by constant propagation.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":266:17:266:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|Removing instance arse.diveight.doutreg[0] because it is equivalent to instance arse.diveight.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  56 /        34
   2		0h:00m:00s		    -2.28ns		  55 /        34
   3		0h:00m:00s		    -0.88ns		  54 /        34

   4		0h:00m:00s		    -0.88ns		  54 /        34


   5		0h:00m:00s		    -0.88ns		  54 /        34
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 2 clock pin(s) of sequential element(s)
9 instances converted, 2 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           34         II_1.clock_out 
=======================================================================================
================================================================= Gated/Generated Clocks =================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance        Explanation                                                
----------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 2          arse.diveight.io_0     No gated clock conversion method for cell cell:sb_ice.SB_IO
==========================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 23:10:28 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                         Required           
Instance                     Reference                          Type        Pin     Net                       Time         Slack 
                             Clock                                                                                               
---------------------------------------------------------------------------------------------------------------------------------
II_1.clock_out               top|PLLOUTGLOBAL_derived_clock     SB_DFF      D       onehertz_0                6.362        -1.141
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.divseven.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.divseven.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.divseven.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.divseven.doutreg[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.divseven.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       onehertz_0_i              6.467        -1.008
arse.diveight.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       onehertz_0_i              6.467        -1.008
=================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.diveight.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[0]      SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.diveight.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[2]      SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.diveight.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           7         
arse.diveight.counter[1]      SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         9 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             4 uses
SB_LUT4         52 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   34 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 34
   Clock_divider|clock_out_derived_clock: 3

@S |Mapping Summary:
Total  LUTs: 52 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 52 = 52 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 23:10:28 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal apureset_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	52
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	53
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	13
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	54/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 5.7 (sec)

Final Design Statistics
    Number of LUTs      	:	53
    Number of DFFs      	:	34
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	54/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 167.82 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 304
used logic cells: 54
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 304
used logic cells: 54
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 80 
I1212: Iteration  1 :     2 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 23:27:43 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CG426 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":210:16:210:23|Assignment target cpureset must be of type reg or genvar
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:4:306:16|An instance name was not specified - using generated name II_1
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 23:27:44 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 23:27:44 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 23:28:22 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CG426 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:16:212:23|Assignment target cpureset must be of type reg or genvar
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:4:308:16|An instance name was not specified - using generated name II_1
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 23:28:22 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 23:28:22 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 23:53:35 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:4:303:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@E: CS153 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":247:26:247:26|Can't mix blocking and non-blocking assignments to a variable
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 23:53:35 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 23:53:35 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 23:55:51 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CG426 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":224:8:224:15|Assignment target apureset must be of type reg or genvar
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:4:304:16|An instance name was not specified - using generated name II_1
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 23:55:51 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 23:55:51 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 23:57:14 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:4:304:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":191:13:191:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":195:11:195:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":259:7:259:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":277:26:277:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":278:27:278:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:30:281:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":283:18:283:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:19:285:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:22:279:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@E: CL172 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":215:8:215:21|Only one always block can assign a given variable apusynclatched
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 23:57:15 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 23:57:15 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Fri Nov 10 23:58:27 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:4:305:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:7:161:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":191:13:191:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":195:11:195:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":208:13:208:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":212:11:212:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":260:7:260:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":278:26:278:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:27:279:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:30:282:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":284:18:284:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:19:286:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":280:22:280:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 23:58:28 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":260:7:260:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":260:7:260:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 23:58:28 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 23:58:28 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":260:7:260:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":260:7:260:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Fri Nov 10 23:58:29 2023

###########################################################]
Pre-mapping Report

# Fri Nov 10 23:58:29 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":228:4:228:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":43:3:43:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":264:11:264:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     32   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           1    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":220:4:220:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 23:58:29 2023

###########################################################]
Map & Optimize Report

# Fri Nov 10 23:58:29 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.divseven.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance arse.diveight.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance arse.diveight.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":228:4:228:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":228:4:228:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":228:4:228:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":228:4:228:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  82 /        44
   2		0h:00m:00s		    -2.77ns		  82 /        44

   3		0h:00m:00s		    -1.37ns		  99 /        44
   4		0h:00m:00s		    -1.37ns		 100 /        44


   5		0h:00m:00s		    -0.72ns		 100 /        44
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":43:3:43:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
18 instances converted, 4 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst           SB_PLL40_PAD           43         arse.cpuresetcount[0]
@K:CKID0003       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 4          arse.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 9.45ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 9.45ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 9.45ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Fri Nov 10 23:58:31 2023
#


Top view:               top
Requested Frequency:    105.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.667

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     105.8 MHz     351.5 MHz     9.447         2.845         NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            105.8 MHz     NA            9.447         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            105.8 MHz     90.0 MHz      9.447         11.115        -1.667      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
System                                    280.1 MHz     238.1 MHz     3.570         4.200         -0.630      system                                            system_clkgroup      
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                 |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                                 |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                                 |  No paths    -       |  3.570       -0.630  |  No paths    -      |  No paths    -    
System                          top|PLLOUTGLOBAL_derived_clock         |  No paths    -       |  No paths    -       |  No paths    -      |  9.447       3.498
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock         |  9.447       -1.667  |  No paths    -       |  No paths    -      |  No paths    -    
top|PLLOUTGLOBAL_derived_clock  Clock_divider|clock_out_derived_clock  |  9.447       6.602   |  No paths    -       |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.667
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.618
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.597
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.534
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -0.142
II_1.counter[20]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -0.093
II_1.counter[21]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -0.072
II_1.counter[22]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[22]     0.540       -0.009
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -0.002
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       0.019 
===============================================================================================================


Ending Points with Worst Slack
******************************

                                 Starting                                                                         Required           
Instance                         Reference                          Type          Pin     Net                     Time         Slack 
                                 Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[0]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuresetcount_en[0]     9.342        -1.667
arse.cpuresetcount[1]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuresetcount_en[1]     9.342        -1.667
arse.cpuresetcount[2]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuresetcount_en[2]     9.342        -1.667
arse.diveight.doutreg_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_48_0                  9.447        -1.625
arse.cpuclkreset_esr             top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       onehertz_0_i_0          9.447        -1.583
arse.doingseven_esr              top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       onehertz_0_i_0          9.447        -1.583
arse.cpuresetcount_esr[3]        top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_28_0                  9.447        -1.492
arse.diveight.doutreg_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_28_1                  9.447        -1.492
arse.divseven.counter[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter                 9.342        0.034 
arse.divseven.counter[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_0               9.342        0.034 
=====================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      11.009
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.667

    Number of logic level(s):                5
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           7         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJJQ31[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJJQ31[10]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto17_d_1        Net          -        -       1.371     -           1         
II_1.counter_RNIL5TF3[18]     SB_LUT4      I3       In      -         5.708       -         
II_1.counter_RNIL5TF3[18]     SB_LUT4      O        Out     0.316     6.024       -         
un2_clock_outlt20             Net          -        -       1.371     -           7         
II_1.counter_RNI0BTU5[21]     SB_LUT4      I3       In      -         7.395       -         
II_1.counter_RNI0BTU5[21]     SB_LUT4      O        Out     0.287     7.683       -         
counter_RNI0BTU5[21]          Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[0]     SB_LUT4      I0       In      -         9.054       -         
arse.cpuresetcount_RNO[0]     SB_LUT4      O        Out     0.449     9.502       -         
cpuresetcount_en[0]           Net          -        -       1.507     -           1         
arse.cpuresetcount[0]         SB_DFFSR     D        In      -         11.009      -         
============================================================================================
Total path delay (propagation time + setup) of 11.115 is 2.525(22.7%) logic and 8.590(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      11.009
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.667

    Number of logic level(s):                5
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           7         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJJQ31[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJJQ31[10]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto17_d_1        Net          -        -       1.371     -           1         
II_1.counter_RNIL5TF3[18]     SB_LUT4      I3       In      -         5.708       -         
II_1.counter_RNIL5TF3[18]     SB_LUT4      O        Out     0.316     6.024       -         
un2_clock_outlt20             Net          -        -       1.371     -           7         
II_1.counter_RNI0BTU5[21]     SB_LUT4      I3       In      -         7.395       -         
II_1.counter_RNI0BTU5[21]     SB_LUT4      O        Out     0.287     7.683       -         
counter_RNI0BTU5[21]          Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[2]     SB_LUT4      I0       In      -         9.054       -         
arse.cpuresetcount_RNO[2]     SB_LUT4      O        Out     0.449     9.502       -         
cpuresetcount_en[2]           Net          -        -       1.507     -           1         
arse.cpuresetcount[2]         SB_DFFSR     D        In      -         11.009      -         
============================================================================================
Total path delay (propagation time + setup) of 11.115 is 2.525(22.7%) logic and 8.590(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      11.009
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.667

    Number of logic level(s):                5
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.cpuresetcount[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           7         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJJQ31[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJJQ31[10]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto17_d_1        Net          -        -       1.371     -           1         
II_1.counter_RNIL5TF3[18]     SB_LUT4      I3       In      -         5.708       -         
II_1.counter_RNIL5TF3[18]     SB_LUT4      O        Out     0.316     6.024       -         
un2_clock_outlt20             Net          -        -       1.371     -           7         
II_1.counter_RNI0BTU5[21]     SB_LUT4      I3       In      -         7.395       -         
II_1.counter_RNI0BTU5[21]     SB_LUT4      O        Out     0.287     7.683       -         
counter_RNI0BTU5[21]          Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[1]     SB_LUT4      I0       In      -         9.054       -         
arse.cpuresetcount_RNO[1]     SB_LUT4      O        Out     0.449     9.502       -         
cpuresetcount_en[1]           Net          -        -       1.507     -           1         
arse.cpuresetcount[1]         SB_DFFSR     D        In      -         11.009      -         
============================================================================================
Total path delay (propagation time + setup) of 11.115 is 2.525(22.7%) logic and 8.590(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.447
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.447

    - Propagation time:                      11.073
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.625

    Number of logic level(s):                5
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.diveight.doutreg_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
II_1.counter[7]                      SB_DFFSR      Q        Out     0.540     0.540       -         
counter[7]                           Net           -        -       1.599     -           7         
II_1.counter_RNIAVUO[7]              SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]              SB_LUT4       O        Out     0.449     2.588       -         
counter_RNIAVUO[7]                   Net           -        -       1.371     -           1         
II_1.counter_RNIJJQ31[10]            SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNIJJQ31[10]            SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto17_d_1               Net           -        -       1.371     -           1         
II_1.counter_RNIL5TF3[18]            SB_LUT4       I3       In      -         5.708       -         
II_1.counter_RNIL5TF3[18]            SB_LUT4       O        Out     0.316     6.024       -         
un2_clock_outlt20                    Net           -        -       1.371     -           7         
II_1.clock_out_RNI6LIV6              SB_LUT4       I1       In      -         7.395       -         
II_1.clock_out_RNI6LIV6              SB_LUT4       O        Out     0.400     7.795       -         
clock_out_RNI6LIV6                   Net           -        -       1.371     -           4         
arse.diveight.doutreg_esr_RNO[0]     SB_LUT4       I1       In      -         9.166       -         
arse.diveight.doutreg_esr_RNO[0]     SB_LUT4       O        Out     0.400     9.566       -         
N_48_0                               Net           -        -       1.507     -           1         
arse.diveight.doutreg_esr[0]         SB_DFFESR     E        In      -         11.073      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.073 is 2.483(22.4%) logic and 8.590(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.960
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.618

    Number of logic level(s):                5
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                    Net          -        -       1.599     -           7         
II_1.counter_RNIAVUO[7]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJJQ31[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJJQ31[10]     SB_LUT4      O        Out     0.379     4.288       -         
un2_clock_outlto17_d_1        Net          -        -       1.371     -           1         
II_1.counter_RNIL5TF3[18]     SB_LUT4      I3       In      -         5.659       -         
II_1.counter_RNIL5TF3[18]     SB_LUT4      O        Out     0.316     5.975       -         
un2_clock_outlt20             Net          -        -       1.371     -           7         
II_1.counter_RNI0BTU5[21]     SB_LUT4      I3       In      -         7.346       -         
II_1.counter_RNI0BTU5[21]     SB_LUT4      O        Out     0.287     7.633       -         
counter_RNI0BTU5[21]          Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[0]     SB_LUT4      I0       In      -         9.005       -         
arse.cpuresetcount_RNO[0]     SB_LUT4      O        Out     0.449     9.453       -         
cpuresetcount_en[0]           Net          -        -       1.507     -           1         
arse.cpuresetcount[0]         SB_DFFSR     D        In      -         10.960      -         
============================================================================================
Total path delay (propagation time + setup) of 11.066 is 2.475(22.4%) logic and 8.590(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.630
===============================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                         Required           
Instance                      Reference     Type          Pin     Net                          Time         Slack 
                              Clock                                                                               
------------------------------------------------------------------------------------------------------------------
arse.apusynclatched           System        SB_DFFN       D       apusynclatched_1             3.465        -0.630
arse.cpuclkreset_esr          System        SB_DFFESR     D       cpuclkreset_esr_RNO          9.342        3.498 
arse.doingseven_esr           System        SB_DFFESR     D       doingseven_esr_RNO           9.342        3.561 
arse.cpuresetcount_esr[3]     System        SB_DFFESR     D       cpuresetcount_esr_RNO[3]     9.342        5.353 
arse.cpuresetcount[0]         System        SB_DFFSR      D       cpuresetcount_en[0]          9.342        5.381 
arse.cpuresetcount[2]         System        SB_DFFSR      D       cpuresetcount_en[2]          9.342        5.493 
arse.cpuresetcount[1]         System        SB_DFFSR      D       cpuresetcount_en[1]          9.342        5.633 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.630

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           5         
arse.apusynclatched_RNO     SB_LUT4     I0       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.449     2.588       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.095       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.498

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset_esr / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                           Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
arse.apusynclatched            SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                 Net           -        -       1.599     -           5         
arse.cpuclkreset_esr_RNO_0     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_esr_RNO_0     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_en_2               Net           -        -       1.371     -           1         
arse.cpuclkreset_esr_RNO       SB_LUT4       I2       In      -         3.959       -         
arse.cpuclkreset_esr_RNO       SB_LUT4       O        Out     0.379     4.338       -         
cpuclkreset_esr_RNO            Net           -        -       1.507     -           1         
arse.cpuclkreset_esr           SB_DFFESR     D        In      -         5.845       -         
==============================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.561

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven_esr / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           5         
arse.doingseven_esr_RNO_0     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_esr_RNO_0     SB_LUT4       O        Out     0.449     2.588       -         
doingseven_en_2               Net           -        -       1.371     -           1         
arse.doingseven_esr_RNO       SB_LUT4       I3       In      -         3.959       -         
arse.doingseven_esr_RNO       SB_LUT4       O        Out     0.316     4.274       -         
doingseven_esr_RNO            Net           -        -       1.507     -           1         
arse.doingseven_esr           SB_DFFESR     D        In      -         5.781       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      3.989
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.353

    Number of logic level(s):                4
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_esr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.386     -           1         
arse.cpuresetcount_esr_RNO[3]        SB_LUT4       I3       In      -         2.167       -         
arse.cpuresetcount_esr_RNO[3]        SB_LUT4       O        Out     0.316     2.482       -         
cpuresetcount_esr_RNO[3]             Net           -        -       1.507     -           1         
arse.cpuresetcount_esr[3]            SB_DFFESR     D        In      -         3.989       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.094 is 1.339(32.7%) logic and 2.755(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.381

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN      Q        Out     0.540     0.540       -         
apusynclatched                Net          -        -       1.599     -           5         
arse.cpuresetcount_RNO[0]     SB_LUT4      I3       In      -         2.139       -         
arse.cpuresetcount_RNO[0]     SB_LUT4      O        Out     0.316     2.455       -         
cpuresetcount_en[0]           Net          -        -       1.507     -           1         
arse.cpuresetcount[0]         SB_DFFSR     D        In      -         3.962       -         
============================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        25 uses
SB_DFF          4 uses
SB_DFFE         7 uses
SB_DFFESR       5 uses
SB_DFFN         1 use
SB_DFFSR        27 uses
SB_GB           2 uses
VCC             4 uses
SB_LUT4         100 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   44 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 43
   Clock_divider|clock_out_derived_clock: 5

@S |Mapping Summary:
Total  LUTs: 100 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 100 = 100 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Fri Nov 10 23:58:31 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	100
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	103
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	24
    Combinational LogicCells
        Only LUT         	:	59
        CARRY Only       	:	6
        LUT with CARRY   	:	0
    LogicCells                  :	109/7680
    PLBs                        :	20/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.5 (sec)

Final Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	109/7680
    PLBs                        :	28/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 105.82 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 52.91 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 157.43 MHz | Target: 52.91 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 105.82 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 497
used logic cells: 109
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 497
used logic cells: 109
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 141 
I1212: Iteration  1 :    15 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 00:08:03 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:4:305:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":260:7:260:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":278:26:278:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:27:279:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:30:282:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":284:18:284:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:19:286:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":311:34:311:37|Port-width mismatch for port phase. The port definition is 4 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":311:40:311:40|Port-width mismatch for port reset. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":311:43:311:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:34:312:37|Port-width mismatch for port phase. The port definition is 4 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:40:312:40|Port-width mismatch for port reset. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:43:312:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":313:34:313:37|Port-width mismatch for port phase. The port definition is 4 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":313:40:313:40|Port-width mismatch for port reset. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":313:43:313:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":314:34:314:37|Port-width mismatch for port phase. The port definition is 4 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":314:40:314:40|Port-width mismatch for port reset. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":314:43:314:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":280:22:280:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 00:08:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":260:7:260:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":260:7:260:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 00:08:03 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 00:08:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":260:7:260:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":260:7:260:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 00:08:04 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 00:08:05 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     4.1 MHz       241.321       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     4.1 MHz       241.321       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     73   
================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 00:08:05 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 00:08:05 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di0.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance di0.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di0.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di1.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance di1.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di1.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di2.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance di2.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di2.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di3.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance di3.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di3.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  71 /        49
   2		0h:00m:00s		    -2.28ns		  71 /        49
   3		0h:00m:00s		    -2.28ns		  72 /        49

   4		0h:00m:00s		    -0.95ns		  74 /        49


   5		0h:00m:00s		    -0.88ns		  78 /        49
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 53 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst        SB_PLL40_PAD           53         di3.doutreg[1] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 00:08:06 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.680

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     152.9 MHz     84.0 MHz      6.539         11.900        -2.680      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  6.539       0.659  |  3.269       -2.681  |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                   Starting                                                             Arrival           
Instance           Reference                          Type       Pin     Net            Time        Slack 
                   Clock                                                                                  
----------------------------------------------------------------------------------------------------------
di1.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       counter[0]     0.540       -2.680
di3.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       counter[0]     0.540       -2.680
di0.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       counter[0]     0.540       -2.680
di2.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       counter[0]     0.540       -2.680
di2.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       counter[1]     0.540       -2.631
di0.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       counter[1]     0.540       -2.631
di1.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       counter[2]     0.540       -2.631
di3.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       counter[2]     0.540       -2.631
di2.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       counter[2]     0.540       -2.610
di0.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF     Q       counter[2]     0.540       -2.610
==========================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                    Required           
Instance             Reference                          Type         Pin     Net                 Time         Slack 
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
di1.doutreg[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFFN      D       doutreg_0           3.164        -2.680
di3.doutreg[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFFN      D       doutreg_0           3.164        -2.680
di0.doutreg[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFFN      D       doutreg_0           3.164        -2.680
di2.doutreg[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFFN      D       doutreg_0           3.164        -2.680
II_1.clock_out       top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       6.433        -1.154
II_1.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]       6.433        -0.351
II_1.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[2]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[3]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.269
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.164

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.680

    Number of logic level(s):                2
    Starting point:                          di1.counter[0] / Q
    Ending point:                            di1.doutreg[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
di1.counter[0]           SB_DFF      Q        Out     0.540     0.540       -         
counter[0]               Net         -        -       1.599     -           6         
di1.doutreg_RNO_0[1]     SB_LUT4     I0       In      -         2.139       -         
di1.doutreg_RNO_0[1]     SB_LUT4     O        Out     0.449     2.588       -         
doutreg_RNO_0_0[1]       Net         -        -       1.371     -           1         
di1.doutreg_RNO[1]       SB_LUT4     I2       In      -         3.959       -         
di1.doutreg_RNO[1]       SB_LUT4     O        Out     0.379     4.338       -         
doutreg_0                Net         -        -       1.507     -           1         
di1.doutreg[1]           SB_DFFN     D        In      -         5.845       -         
======================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      3.269
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.164

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.680

    Number of logic level(s):                2
    Starting point:                          di3.counter[0] / Q
    Ending point:                            di3.doutreg[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
di3.counter[0]           SB_DFF      Q        Out     0.540     0.540       -         
counter[0]               Net         -        -       1.599     -           6         
di3.doutreg_RNO_0[1]     SB_LUT4     I0       In      -         2.139       -         
di3.doutreg_RNO_0[1]     SB_LUT4     O        Out     0.449     2.588       -         
doutreg_RNO_0_2[1]       Net         -        -       1.371     -           1         
di3.doutreg_RNO[1]       SB_LUT4     I2       In      -         3.959       -         
di3.doutreg_RNO[1]       SB_LUT4     O        Out     0.379     4.338       -         
doutreg_0                Net         -        -       1.507     -           1         
di3.doutreg[1]           SB_DFFN     D        In      -         5.845       -         
======================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      3.269
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.164

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.680

    Number of logic level(s):                2
    Starting point:                          di0.counter[0] / Q
    Ending point:                            di0.doutreg[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
di0.counter[0]           SB_DFF      Q        Out     0.540     0.540       -         
counter[0]               Net         -        -       1.599     -           6         
di0.doutreg_RNO_0[1]     SB_LUT4     I0       In      -         2.139       -         
di0.doutreg_RNO_0[1]     SB_LUT4     O        Out     0.449     2.588       -         
doutreg_RNO_0[1]         Net         -        -       1.371     -           1         
di0.doutreg_RNO[1]       SB_LUT4     I2       In      -         3.959       -         
di0.doutreg_RNO[1]       SB_LUT4     O        Out     0.379     4.338       -         
doutreg_0                Net         -        -       1.507     -           1         
di0.doutreg[1]           SB_DFFN     D        In      -         5.845       -         
======================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      3.269
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.164

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.680

    Number of logic level(s):                2
    Starting point:                          di2.counter[0] / Q
    Ending point:                            di2.doutreg[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
di2.counter[0]           SB_DFF      Q        Out     0.540     0.540       -         
counter[0]               Net         -        -       1.599     -           6         
di2.doutreg_RNO_0[1]     SB_LUT4     I0       In      -         2.139       -         
di2.doutreg_RNO_0[1]     SB_LUT4     O        Out     0.449     2.588       -         
doutreg_RNO_0_1[1]       Net         -        -       1.371     -           1         
di2.doutreg_RNO[1]       SB_LUT4     I2       In      -         3.959       -         
di2.doutreg_RNO[1]       SB_LUT4     O        Out     0.379     4.338       -         
doutreg_0                Net         -        -       1.507     -           1         
di2.doutreg[1]           SB_DFFN     D        In      -         5.845       -         
======================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      3.269
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         3.164

    - Propagation time:                      5.795
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.631

    Number of logic level(s):                2
    Starting point:                          di2.counter[1] / Q
    Ending point:                            di2.doutreg[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                     Type        Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
di2.counter[1]           SB_DFF      Q        Out     0.540     0.540       -         
counter[1]               Net         -        -       1.599     -           6         
di2.doutreg_RNO_0[1]     SB_LUT4     I1       In      -         2.139       -         
di2.doutreg_RNO_0[1]     SB_LUT4     O        Out     0.400     2.539       -         
doutreg_RNO_0_1[1]       Net         -        -       1.371     -           1         
di2.doutreg_RNO[1]       SB_LUT4     I2       In      -         3.910       -         
di2.doutreg_RNO[1]       SB_LUT4     O        Out     0.379     4.288       -         
doutreg_0                Net         -        -       1.507     -           1         
di2.doutreg[1]           SB_DFFN     D        In      -         5.795       -         
======================================================================================
Total path delay (propagation time + setup) of 5.901 is 1.424(24.1%) logic and 4.477(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             5 uses
SB_CARRY        22 uses
SB_DFF          21 uses
SB_DFFN         4 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             5 uses
SB_LUT4         75 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   49 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 53

@S |Mapping Summary:
Total  LUTs: 75 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 75 = 75 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 00:08:06 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	75
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	76
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	28
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	27
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	77/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.4 (sec)

Final Design Statistics
    Number of LUTs      	:	76
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	77/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 76.45 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 170.17 MHz | Target: 76.45 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 323
used logic cells: 77
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 323
used logic cells: 77
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 102 
I1212: Iteration  1 :    33 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 00:09:39 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:4:305:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":260:7:260:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":278:26:278:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:27:279:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:30:282:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":284:18:284:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:19:286:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":311:30:311:33|Port-width mismatch for port phase. The port definition is 4 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":311:36:311:36|Port-width mismatch for port reset. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":311:39:311:39|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:30:312:33|Port-width mismatch for port phase. The port definition is 4 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:36:312:36|Port-width mismatch for port reset. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:39:312:39|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":313:30:313:33|Port-width mismatch for port phase. The port definition is 4 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":313:36:313:36|Port-width mismatch for port reset. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":313:39:313:39|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":314:30:314:33|Port-width mismatch for port phase. The port definition is 4 bits, but the actual port connection bit width is 3. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":314:36:314:36|Port-width mismatch for port reset. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":314:39:314:39|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":280:22:280:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":57:4:57:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 00:09:39 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":260:7:260:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":260:7:260:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 00:09:39 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 00:09:39 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":260:7:260:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":260:7:260:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 00:09:40 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 00:09:40 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     48   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 00:09:41 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 00:09:41 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di0.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance di0.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di0.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di1.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance di1.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di1.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di2.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance di2.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di2.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di3.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":111:4:111:9|User-specified initial value defined for instance di3.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|User-specified initial value defined for instance di3.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":57:4:57:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":275:17:275:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  92 /        49
   2		0h:00m:00s		    -2.28ns		  92 /        49
   3		0h:00m:00s		    -0.88ns		  92 /        49

   4		0h:00m:00s		    -0.88ns		  92 /        49


   5		0h:00m:00s		    -0.88ns		  96 /        49
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.
@N: FX1017 :|SB_GB inserted on the net II_1.un2_clock_outlt23_0_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 49 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
24 instances converted, 4 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           49         di3.doutreg[0] 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 4          di3.io_0            No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 00:09:42 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     152.9 MHz     NA            6.539         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.154
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.133
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.105
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.091
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.084
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.084
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.070
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.063
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.042
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.021
===============================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                         Required           
Instance             Reference                          Type         Pin     Net                      Time         Slack 
                     Clock                                                                                               
-------------------------------------------------------------------------------------------------------------------------
II_1.clock_out       top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       onehertz_0               6.433        -1.154
di0.doutreg[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNIG8DQ7[23]     6.539        -1.056
di1.doutreg[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       doutreg_RNO[1]           6.539        -1.056
di2.doutreg[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNIOMNB7[23]     6.539        -1.056
di3.doutreg[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       counter_RNISTC48[23]     6.539        -1.056
di0.seven            top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       seven_RNO_2              6.539        -1.049
II_1.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]            6.433        -0.351
II_1.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g          6.433        -0.292
II_1.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g          6.433        -0.292
II_1.counter[2]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g          6.433        -0.292
=========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           7         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.080       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.587       -         
============================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net          -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto22            Net          -        -       1.371     -           7         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.708       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.351     6.059       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.538
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.105

    Number of logic level(s):                3
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           7         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.631       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.031       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.538       -         
============================================================================================
Total path delay (propagation time + setup) of 7.643 is 1.795(23.5%) logic and 5.848(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.091

    Number of logic level(s):                3
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           4         
II_1.counter_RNIFTFB1[12]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]          Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           7         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.017       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.524       -         
============================================================================================
Total path delay (propagation time + setup) of 7.629 is 1.781(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.517
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.084

    Number of logic level(s):                3
    Starting point:                          II_1.counter[9] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[9]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[9]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I2       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.379     2.518       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.889       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.239       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           7         
II_1.clock_out_RNO            SB_LUT4      I1       In      -         5.610       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.400     6.010       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.517       -         
============================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             5 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         24 uses
SB_DFFSR        24 uses
SB_GB           2 uses
VCC             5 uses
SB_LUT4         94 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   49 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 49
   Clock_divider|clock_out_derived_clock: 5

@S |Mapping Summary:
Total  LUTs: 94 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 94 = 94 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 00:09:42 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal di0.seven:D is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	94
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	100
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	28
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	51
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	101/7680
    PLBs                        :	17/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 5.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.6 (sec)

Final Design Statistics
    Number of LUTs      	:	100
    Number of DFFs      	:	49
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	101/7680
    PLBs                        :	31/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 152.91 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 76.45 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 128.40 MHz | Target: 76.45 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 561
used logic cells: 101
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 561
used logic cells: 101
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 129 
I1212: Iteration  1 :    14 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 00:48:31 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":309:4:309:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@E: CG744 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":54:14:54:20|Need simple constant expression
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 00:48:31 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 00:48:31 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 01:24:51 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":309:4:309:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@E: CG744 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":54:14:54:20|Need simple constant expression
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 01:24:52 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 01:24:52 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 2 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 01:36:08 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":309:4:309:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@E: CG744 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":54:14:54:20|Need simple constant expression
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 01:36:08 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 01:36:08 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 01:59:36 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":322:4:322:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":162:7:162:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":263:43:263:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:43:264:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":277:7:277:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":295:26:295:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:27:296:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:30:299:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:18:301:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:19:303:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":297:22:297:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:16|Input apusync is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":165:10:165:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 01:59:36 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":277:7:277:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":277:7:277:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 01:59:36 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 01:59:36 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":277:7:277:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":277:7:277:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 01:59:38 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 01:59:38 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     49   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 01:59:38 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 01:59:38 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di0.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di0.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di1.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di1.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di2.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di2.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di3.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di3.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":268:0:268:5|User-specified initial value defined for instance arse.cunt[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":268:0:268:5|User-specified initial value defined for instance arse.clocksen is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":268:0:268:5|Removing sequential instance clocksen (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":292:17:292:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di1.doutreg[0] because it is equivalent to instance arse.di1.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di3.doutreg[0] because it is equivalent to instance arse.di3.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":268:0:268:5|Removing sequential instance arse.cunt[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":268:0:268:5|Removing sequential instance arse.cunt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":268:0:268:5|Removing sequential instance arse.cunt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":268:0:268:5|Removing sequential instance arse.cunt[1] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  65 /        43
   2		0h:00m:00s		    -2.28ns		  64 /        43
   3		0h:00m:00s		    -0.88ns		  63 /        43

   4		0h:00m:00s		    -0.88ns		  63 /        43


   5		0h:00m:00s		    -0.88ns		  63 /        43
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 43 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
18 instances converted, 4 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           43         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 4          arse.di3.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 01:59:39 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                         Required           
Instance                Reference                          Type        Pin     Net                       Time         Slack 
                        Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------
II_1.clock_out          top|PLLOUTGLOBAL_derived_clock     SB_DFF      D       onehertz_0                6.362        -1.141
arse.di3.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di1.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di2.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di0.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di1.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di0.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di3.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di2.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di2.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.di3.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           14        
arse.di3.counter[0]           SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.di3.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           14        
arse.di3.counter[2]           SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.di3.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           14        
arse.di3.counter[1]           SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             6 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         18 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             6 uses
SB_LUT4         61 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   43 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 43
   Clock_divider|clock_out_derived_clock: 5

@S |Mapping Summary:
Total  LUTs: 61 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 61 = 61 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 01:59:39 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	61
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	62
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	63/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.9 (sec)

Final Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	63/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 167.82 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 376
used logic cells: 63
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 376
used logic cells: 63
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 89 
I1212: Iteration  1 :     8 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 02:04:03 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":326:4:326:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":162:7:162:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":267:43:267:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":268:43:268:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":269:43:269:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":270:43:270:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:26:299:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:27:300:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:30:303:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:18:305:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:19:307:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@E: CS172 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":332:12:332:15|The number of ports in the instantiation does not match the number of ports in the module definition for instance arse
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:04:03 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:04:03 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 02:04:29 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":326:4:326:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":162:7:162:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":267:43:267:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":268:43:268:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":269:43:269:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":270:43:270:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:26:299:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:27:300:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:30:303:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:18:305:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:19:307:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:22:301:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:16|Input apusync is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":165:10:165:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:04:29 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:04:29 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:04:29 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:04:30 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 02:04:31 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

Fixing fake multiple drivers on net essw1.
Fixing fake multiple drivers on net essw2.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top.v":269:15:269:17|Removing instance di4 (in view: work.dostuff(verilog)) of type view:work.divide7or8_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top.v":270:15:270:17|Removing instance di5 (in view: work.dostuff(verilog)) of type view:work.divide7or8_0(verilog) because it does not drive other instances.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     49   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:04:31 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 02:04:31 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di0.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di0.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di1.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di1.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di2.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di2.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di3.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di3.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|User-specified initial value defined for instance arse.cunt[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|User-specified initial value defined for instance arse.clocksen is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance clocksen (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
Encoding state machine counter[7:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di1.doutreg[0] because it is equivalent to instance arse.di1.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di3.doutreg[0] because it is equivalent to instance arse.di3.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[1] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  65 /        43
   2		0h:00m:00s		    -2.28ns		  64 /        43
   3		0h:00m:00s		    -0.88ns		  63 /        43

   4		0h:00m:00s		    -0.88ns		  63 /        43


   5		0h:00m:00s		    -0.88ns		  63 /        43
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 43 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
18 instances converted, 4 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           43         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 4          arse.di3.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 02:04:32 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                         Required           
Instance                Reference                          Type        Pin     Net                       Time         Slack 
                        Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------
II_1.clock_out          top|PLLOUTGLOBAL_derived_clock     SB_DFF      D       onehertz_0                6.362        -1.141
arse.di3.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di1.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di2.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di0.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di1.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di0.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di3.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di2.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
arse.di2.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE     E       un2_clock_outlt23_0_i     6.467        -1.099
============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.di3.counter[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           14        
arse.di3.counter[0]           SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.di3.counter[2] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           14        
arse.di3.counter[2]           SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.467

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.099

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.di3.counter[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.counter_RNI4T7H5[22]     SB_LUT4      I2       In      -         5.680       -         
II_1.counter_RNI4T7H5[22]     SB_LUT4      O        Out     0.379     6.059       -         
un2_clock_outlt23_0_i         Net          -        -       1.507     -           14        
arse.di3.counter[1]           SB_DFFE      E        In      -         7.566       -         
============================================================================================
Total path delay (propagation time + setup) of 7.566 is 1.718(22.7%) logic and 5.848(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             6 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         18 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             6 uses
SB_LUT4         61 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   43 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 43
   Clock_divider|clock_out_derived_clock: 5

@S |Mapping Summary:
Total  LUTs: 61 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 61 = 61 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:04:32 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	61
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	62
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	22
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	63/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.6 (sec)

Final Design Statistics
    Number of LUTs      	:	62
    Number of DFFs      	:	43
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	63/7680
    PLBs                        :	13/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 167.82 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 376
used logic cells: 63
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 376
used logic cells: 63
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 89 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 02:06:22 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":326:4:326:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":162:7:162:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":267:43:267:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":268:43:268:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":269:43:269:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":270:43:270:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:26:299:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:27:300:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:30:303:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:18:305:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:19:307:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:22:301:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:16|Input apusync is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":165:10:165:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:06:22 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:06:22 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:06:22 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:06:23 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 02:06:24 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     71   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:06:24 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 02:06:25 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di0.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di0.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di1.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di1.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di2.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di2.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di3.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di3.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di4.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di4.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di5.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di5.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|User-specified initial value defined for instance arse.cunt[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|User-specified initial value defined for instance arse.clocksen is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance clocksen (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
Encoding state machine counter[7:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di1.doutreg[0] because it is equivalent to instance arse.di1.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di3.doutreg[0] because it is equivalent to instance arse.di3.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di5.doutreg[0] because it is equivalent to instance arse.di5.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  71 /        52
   2		0h:00m:00s		    -2.28ns		  70 /        52
   3		0h:00m:00s		    -0.88ns		  69 /        52

   4		0h:00m:00s		    -0.88ns		  69 /        52


   5		0h:00m:00s		    -0.88ns		  69 /        52
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.
@N: FX1017 :|SB_GB inserted on the net N_55.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
27 instances converted, 6 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           52         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 6          arse.di5.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 02:06:26 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                    Required           
Instance                Reference                          Type         Pin     Net                 Time         Slack 
                        Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out          top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       onehertz_0          6.362        -1.141
arse.di4.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di0.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di3.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di2.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di5.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di1.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
II_1.counter[23]        top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]       6.362        -0.422
II_1.counter[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
II_1.counter[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.631       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.947       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[16]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.910       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.197       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.568       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.947       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.078

    Number of logic level(s):                3
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           4         
II_1.counter_RNIFTFB1[12]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]          Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.933       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.440       -         
============================================================================================
Total path delay (propagation time + setup) of 7.545 is 1.697(22.5%) logic and 5.848(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             8 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         27 uses
SB_DFFSR        24 uses
SB_GB           2 uses
VCC             8 uses
SB_LUT4         67 uses

I/O ports: 10
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   52 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 52
   Clock_divider|clock_out_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:06:26 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di5.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di5.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	71
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	72/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.4 (sec)

Final Design Statistics
    Number of LUTs      	:	71
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	72/7680
    PLBs                        :	20/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 145.64 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 515
used logic cells: 72
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 515
used logic cells: 72
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 97 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 02:11:39 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":326:4:326:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":162:7:162:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":267:43:267:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":268:43:268:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":269:43:269:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":270:43:270:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:26:299:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:27:300:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:30:303:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:18:305:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:19:307:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:22:301:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:16|Input apusync is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":165:10:165:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:11:39 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:11:39 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:11:39 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:11:40 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 02:11:40 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     71   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:11:40 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 02:11:40 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di0.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di0.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di1.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di1.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di2.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di2.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di3.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di3.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di4.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di4.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di5.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di5.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|User-specified initial value defined for instance arse.cunt[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|User-specified initial value defined for instance arse.clocksen is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance clocksen (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
Encoding state machine counter[7:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di1.doutreg[0] because it is equivalent to instance arse.di1.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di3.doutreg[0] because it is equivalent to instance arse.di3.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di5.doutreg[0] because it is equivalent to instance arse.di5.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  71 /        52
   2		0h:00m:00s		    -2.28ns		  70 /        52
   3		0h:00m:00s		    -0.88ns		  69 /        52

   4		0h:00m:00s		    -0.88ns		  69 /        52


   5		0h:00m:00s		    -0.88ns		  69 /        52
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.
@N: FX1017 :|SB_GB inserted on the net N_41.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
27 instances converted, 6 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           52         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 6          arse.di5.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 02:11:41 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                    Required           
Instance                Reference                          Type         Pin     Net                 Time         Slack 
                        Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out          top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       onehertz_0          6.362        -1.141
arse.di4.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di0.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di3.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di2.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di5.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di1.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
II_1.counter[23]        top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]       6.362        -0.422
II_1.counter[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
II_1.counter[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.631       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.947       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[16]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.910       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.197       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.568       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.947       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.078

    Number of logic level(s):                3
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           4         
II_1.counter_RNIFTFB1[12]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]          Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.933       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.440       -         
============================================================================================
Total path delay (propagation time + setup) of 7.545 is 1.697(22.5%) logic and 5.848(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             8 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         27 uses
SB_DFFSR        24 uses
SB_GB           2 uses
VCC             8 uses
SB_LUT4         67 uses

I/O ports: 10
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   52 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 52
   Clock_divider|clock_out_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:11:41 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di5.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di5.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	71
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	72/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.4 (sec)

Final Design Statistics
    Number of LUTs      	:	71
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	72/7680
    PLBs                        :	20/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 145.64 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 515
used logic cells: 72
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 515
used logic cells: 72
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 97 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 02:16:38 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":326:4:326:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":162:7:162:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":267:43:267:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":268:43:268:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":269:43:269:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":270:43:270:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:26:299:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:27:300:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:30:303:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:18:305:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:19:307:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:22:301:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:16|Input apusync is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":165:10:165:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Trying to extract state machine for register counter.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:16:38 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:16:38 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:16:38 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:16:39 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 02:16:39 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     47   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:16:39 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 02:16:40 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di0.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di0.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di0.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di1.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di1.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di1.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di2.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di2.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di2.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di3.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di3.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di3.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di4.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di4.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di4.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di5.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di5.counter[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di5.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|User-specified initial value defined for instance arse.cunt[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|User-specified initial value defined for instance arse.clocksen is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance clocksen (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing sequential instance counter[3] (in view: work.divide7or8_5(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing sequential instance counter[3] (in view: work.divide7or8_4(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing sequential instance counter[3] (in view: work.divide7or8_3(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing sequential instance counter[3] (in view: work.divide7or8_2(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing sequential instance counter[3] (in view: work.divide7or8_1(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing sequential instance counter[3] (in view: work.divide7or8_0(verilog)) because it does not drive other instances.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di5.doutreg[0] because it is equivalent to instance arse.di5.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di3.doutreg[0] because it is equivalent to instance arse.di3.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di1.doutreg[0] because it is equivalent to instance arse.di1.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  71 /        52
   2		0h:00m:00s		    -2.28ns		  70 /        52
   3		0h:00m:00s		    -0.88ns		  69 /        52

   4		0h:00m:00s		    -0.88ns		  69 /        52


   5		0h:00m:00s		    -0.88ns		  69 /        52
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.
@N: FX1017 :|SB_GB inserted on the net N_49.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
27 instances converted, 6 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           52         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 6          arse.di5.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 02:16:40 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                    Required           
Instance                Reference                          Type         Pin     Net                 Time         Slack 
                        Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out          top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       6.362        -1.141
arse.di1.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di0.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di4.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di3.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di5.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di2.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
II_1.counter[23]        top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]       6.362        -0.422
II_1.counter[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
II_1.counter[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.631       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.947       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[16]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.910       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.197       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.568       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.947       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.078

    Number of logic level(s):                3
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           4         
II_1.counter_RNIFTFB1[12]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]          Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.933       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.440       -         
============================================================================================
Total path delay (propagation time + setup) of 7.545 is 1.697(22.5%) logic and 5.848(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             8 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         27 uses
SB_DFFSR        24 uses
SB_GB           2 uses
VCC             8 uses
SB_LUT4         67 uses

I/O ports: 10
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   52 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 52
   Clock_divider|clock_out_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:16:41 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di5.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di5.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	71
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	72/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.4 (sec)

Final Design Statistics
    Number of LUTs      	:	71
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	72/7680
    PLBs                        :	20/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 145.64 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 515
used logic cells: 72
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 515
used logic cells: 72
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 97 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 02:20:00 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":326:4:326:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":162:7:162:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":267:43:267:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":268:43:268:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":269:43:269:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":270:43:270:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:26:299:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:27:300:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:30:303:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:18:305:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:19:307:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:22:301:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:16|Input apusync is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":165:10:165:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:20:00 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:20:00 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:20:00 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:20:01 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 02:20:02 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     119  
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine counter[15:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:20:02 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 02:20:02 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di0.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di0.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di1.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di1.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di2.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di2.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di3.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di3.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di4.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di4.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di5.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di5.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|User-specified initial value defined for instance arse.cunt[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|User-specified initial value defined for instance arse.clocksen is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance clocksen (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
Encoding state machine counter[15:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Register bit counter[3] (in view view:work.divide7or8_5(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Register bit counter[3] (in view view:work.divide7or8_4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Register bit counter[3] (in view view:work.divide7or8_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Register bit counter[3] (in view view:work.divide7or8_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Register bit counter[3] (in view view:work.divide7or8_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing sequential instance arse.di3.counter[3] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di5.doutreg[0] because it is equivalent to instance arse.di5.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di3.doutreg[0] because it is equivalent to instance arse.di3.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing instance arse.di1.doutreg[0] because it is equivalent to instance arse.di1.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  71 /        52
   2		0h:00m:00s		    -2.28ns		  70 /        52
   3		0h:00m:00s		    -0.88ns		  69 /        52

   4		0h:00m:00s		    -0.88ns		  69 /        52


   5		0h:00m:00s		    -0.88ns		  69 /        52
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.
@N: FX1017 :|SB_GB inserted on the net N_35.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
27 instances converted, 6 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           52         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 6          arse.di5.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 02:20:03 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                    Required           
Instance                Reference                          Type         Pin     Net                 Time         Slack 
                        Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out          top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       onehertz_0          6.362        -1.141
arse.di4.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di0.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di3.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di2.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di5.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di1.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
II_1.counter[23]        top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]       6.362        -0.422
II_1.counter[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
II_1.counter[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.631       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.947       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[16]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.910       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.197       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.568       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.947       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.078

    Number of logic level(s):                3
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           4         
II_1.counter_RNIFTFB1[12]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]          Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.933       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.440       -         
============================================================================================
Total path delay (propagation time + setup) of 7.545 is 1.697(22.5%) logic and 5.848(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             8 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         27 uses
SB_DFFSR        24 uses
SB_GB           2 uses
VCC             8 uses
SB_LUT4         67 uses

I/O ports: 10
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   52 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 52
   Clock_divider|clock_out_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:20:03 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di5.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di5.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	71
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	72/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.9 (sec)

Final Design Statistics
    Number of LUTs      	:	71
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	72/7680
    PLBs                        :	20/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 145.60 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 492
used logic cells: 72
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 492
used logic cells: 72
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 97 
I1212: Iteration  1 :     2 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 02:25:59 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CS187 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:4:159:6|Expecting endmodule
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":326:4:326:16|An instance name was not specified - using generated name II_1
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:25:59 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:25:59 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 02:28:21 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":326:4:326:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":162:7:162:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":267:43:267:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":268:43:268:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":269:43:269:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":270:43:270:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:26:299:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:27:300:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:30:303:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:18:305:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:19:307:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:22:301:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:16|Input apusync is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":165:10:165:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:28:21 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:28:22 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:28:22 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:28:23 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 02:28:23 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     119  
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine counter[15:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:28:23 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 02:28:23 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di0.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di0.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di1.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di1.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di2.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di2.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di3.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di3.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di4.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di4.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di5.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di5.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|User-specified initial value defined for instance arse.cunt[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|User-specified initial value defined for instance arse.clocksen is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance clocksen (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
Encoding state machine counter[15:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Register bit counter[3] (in view view:work.divide7or8_5(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Register bit counter[3] (in view view:work.divide7or8_4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Register bit counter[3] (in view view:work.divide7or8_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Register bit counter[3] (in view view:work.divide7or8_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Register bit counter[3] (in view view:work.divide7or8_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing sequential instance arse.di3.counter[3] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  71 /        55
   2		0h:00m:00s		    -2.28ns		  70 /        55
   3		0h:00m:00s		    -0.88ns		  69 /        55

   4		0h:00m:00s		    -0.88ns		  69 /        55


   5		0h:00m:00s		    -0.88ns		  69 /        55
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.
@N: FX1017 :|SB_GB inserted on the net N_32.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
30 instances converted, 6 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           55         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 6          arse.di5.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 02:28:24 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                    Required           
Instance                Reference                          Type         Pin     Net                 Time         Slack 
                        Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out          top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       onehertz_0          6.362        -1.141
arse.di5.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di4.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di3.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di2.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di1.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di0.doutreg[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
II_1.counter[23]        top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]       6.362        -0.422
II_1.counter[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
II_1.counter[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.631       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.947       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[16]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.910       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.197       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.568       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.947       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.078

    Number of logic level(s):                3
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           4         
II_1.counter_RNIFTFB1[12]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]          Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.933       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.440       -         
============================================================================================
Total path delay (propagation time + setup) of 7.545 is 1.697(22.5%) logic and 5.848(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             8 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         30 uses
SB_DFFSR        24 uses
SB_GB           2 uses
VCC             8 uses
SB_LUT4         67 uses

I/O ports: 10
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   55 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 55
   Clock_divider|clock_out_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:28:24 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di5.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di5.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	74
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	75/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.4 (sec)

Final Design Statistics
    Number of LUTs      	:	74
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	75/7680
    PLBs                        :	25/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 136.32 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 500
used logic cells: 75
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 500
used logic cells: 75
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 100 
I1212: Iteration  1 :     9 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 02:36:04 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":326:4:326:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":162:7:162:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":267:43:267:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":268:43:268:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":269:43:269:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":270:43:270:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:26:299:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:27:300:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:30:303:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:18:305:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:19:307:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:22:301:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:16|Input apusync is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":165:10:165:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Initial value is not supported on state machine counter
@E: CL172 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":33:14:33:20|Only one always block can assign a given variable doutreg_26[1:0]
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:36:04 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:36:04 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 02:36:34 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":326:4:326:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":47:13:47:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":162:7:162:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":267:43:267:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":268:43:268:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":269:43:269:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":270:43:270:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:26:299:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:27:300:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:30:303:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:18:305:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:19:307:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:22:301:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":164:10:164:16|Input apusync is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":165:10:165:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":58:4:58:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:36:34 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:36:34 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:36:34 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":281:7:281:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:36:35 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 02:36:35 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     119  
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine counter[15:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:36:35 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 02:36:35 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di0.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di0.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di1.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di1.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di2.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di2.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di3.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di3.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di4.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di4.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":112:4:112:9|User-specified initial value defined for instance arse.di5.doutreg[0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|User-specified initial value defined for instance arse.di5.doutreg[1] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|User-specified initial value defined for instance arse.cunt[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|User-specified initial value defined for instance arse.clocksen is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance clocksen (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
Encoding state machine counter[15:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Register bit counter[3] (in view view:work.divide7or8_5(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Register bit counter[3] (in view view:work.divide7or8_4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Register bit counter[3] (in view view:work.divide7or8_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Register bit counter[3] (in view view:work.divide7or8_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Register bit counter[3] (in view view:work.divide7or8_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":58:4:58:9|Removing sequential instance arse.di3.counter[3] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":296:17:296:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":272:0:272:5|Removing sequential instance arse.cunt[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  71 /        55
   2		0h:00m:00s		    -2.28ns		  70 /        55
   3		0h:00m:00s		    -0.88ns		  69 /        55

   4		0h:00m:00s		    -0.88ns		  69 /        55


   5		0h:00m:00s		    -0.88ns		  69 /        55
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.
@N: FX1017 :|SB_GB inserted on the net N_35.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
30 instances converted, 6 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           55         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 6          arse.di5.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 02:36:36 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                        Starting                                                                    Required           
Instance                Reference                          Type         Pin     Net                 Time         Slack 
                        Clock                                                                                          
-----------------------------------------------------------------------------------------------------------------------
II_1.clock_out          top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       6.362        -1.141
arse.di3.doutreg[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di5.doutreg[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di1.doutreg[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di0.doutreg[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di2.doutreg[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di4.doutreg[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
II_1.counter[23]        top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]       6.362        -0.422
II_1.counter[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
II_1.counter[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
=======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.631       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.947       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[16]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.910       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.197       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.568       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.947       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.078

    Number of logic level(s):                3
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           4         
II_1.counter_RNIFTFB1[12]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]          Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.933       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.440       -         
============================================================================================
Total path delay (propagation time + setup) of 7.545 is 1.697(22.5%) logic and 5.848(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             8 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         30 uses
SB_DFFSR        24 uses
SB_GB           2 uses
VCC             8 uses
SB_LUT4         67 uses

I/O ports: 10
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   55 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 55
   Clock_divider|clock_out_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:36:36 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di5.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di5.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	74
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	75/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.3 (sec)

Final Design Statistics
    Number of LUTs      	:	74
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	75/7680
    PLBs                        :	25/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 136.32 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 500
used logic cells: 75
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 500
used logic cells: 75
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 100 
I1212: Iteration  1 :     9 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 02:39:28 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:4:323:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@E: CG791 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":111:23:111:23|Could not resolve hierarchical name 'doutreg[0]'.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:39:28 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:39:28 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 02:40:03 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:4:323:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":262:43:262:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":263:43:263:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:43:264:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":267:43:267:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":278:7:278:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:26:296:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":297:27:297:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:30:300:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":302:18:302:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:19:304:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":298:22:298:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:10:161:16|Input apusync is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":162:10:162:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:40:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":278:7:278:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":278:7:278:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:40:03 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:40:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":278:7:278:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":278:7:278:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 02:40:05 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 02:40:05 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     119  
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine counter[15:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:40:05 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 02:40:05 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":269:0:269:5|User-specified initial value defined for instance arse.cunt[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":269:0:269:5|User-specified initial value defined for instance arse.clocksen is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":269:0:269:5|Removing sequential instance clocksen (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
Encoding state machine counter[15:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_5(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Removing sequential instance arse.di3.counter[3] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":293:17:293:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":269:0:269:5|Removing sequential instance arse.cunt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":269:0:269:5|Removing sequential instance arse.cunt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":269:0:269:5|Removing sequential instance arse.cunt[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":269:0:269:5|Removing sequential instance arse.cunt[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  71 /        55
   2		0h:00m:00s		    -2.28ns		  70 /        55
   3		0h:00m:00s		    -0.88ns		  69 /        55

   4		0h:00m:00s		    -0.88ns		  69 /        55


   5		0h:00m:00s		    -0.88ns		  69 /        55
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.
@N: FX1017 :|SB_GB inserted on the net N_35.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
30 instances converted, 6 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           55         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 6          arse.di5.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 02:40:06 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                    Required           
Instance             Reference                          Type         Pin     Net                 Time         Slack 
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
II_1.clock_out       top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       6.362        -1.141
arse.di3.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di5.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di1.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di0.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di2.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di4.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
II_1.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]       6.362        -0.422
II_1.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
II_1.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.631       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.947       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[16]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.910       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.197       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.568       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.947       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.078

    Number of logic level(s):                3
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           4         
II_1.counter_RNIFTFB1[12]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]          Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.933       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.440       -         
============================================================================================
Total path delay (propagation time + setup) of 7.545 is 1.697(22.5%) logic and 5.848(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             8 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         30 uses
SB_DFFSR        24 uses
SB_GB           2 uses
VCC             8 uses
SB_LUT4         67 uses

I/O ports: 10
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   55 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 55
   Clock_divider|clock_out_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 02:40:07 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di5.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di5.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	6
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	6
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	74
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	75/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.4 (sec)

Final Design Statistics
    Number of LUTs      	:	74
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	75/7680
    PLBs                        :	25/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 136.32 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 500
used logic cells: 75
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 500
used logic cells: 75
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 100 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 11:47:03 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":324:4:324:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":262:43:262:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":263:43:263:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:43:264:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:7:279:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":297:26:297:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":298:27:298:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:30:301:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:18:303:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:19:305:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:22:299:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:10:161:16|Input apusync is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":162:10:162:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 11:47:04 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:7:279:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:7:279:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 11:47:04 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 11:47:04 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:7:279:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:7:279:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 11:47:05 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 11:47:06 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     100  
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 11:47:06 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 11:47:07 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|User-specified initial value defined for instance arse.cunt[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|User-specified initial value defined for instance arse.clocksen is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Removing sequential instance clocksen (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Boundary register clocksen (in view: work.dostuff(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Removing sequential instance arse.di3.counter[3] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Removing sequential instance arse.cunt[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Removing sequential instance arse.cunt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Removing sequential instance arse.cunt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Removing sequential instance arse.cunt[1] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  67 /        50
   2		0h:00m:00s		    -2.28ns		  66 /        50
   3		0h:00m:00s		    -0.88ns		  65 /        50

   4		0h:00m:00s		    -0.88ns		  65 /        50


   5		0h:00m:00s		    -0.88ns		  65 /        50
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.
@N: FX1017 :|SB_GB inserted on the net N_33.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
25 instances converted, 5 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           50         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 5          arse.di4.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 11:47:08 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                    Required           
Instance             Reference                          Type         Pin     Net                 Time         Slack 
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
II_1.clock_out       top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       6.362        -1.141
arse.di3.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di2.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di0.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di1.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di4.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
II_1.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]       6.362        -0.422
II_1.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
II_1.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
II_1.counter[2]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.631       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.947       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[16]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.910       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.197       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.568       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.947       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.078

    Number of logic level(s):                3
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           4         
II_1.counter_RNIFTFB1[12]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]          Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.933       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.440       -         
============================================================================================
Total path delay (propagation time + setup) of 7.545 is 1.697(22.5%) logic and 5.848(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             7 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         25 uses
SB_DFFSR        24 uses
SB_GB           2 uses
VCC             7 uses
SB_LUT4         63 uses

I/O ports: 10
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   50 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 50
   Clock_divider|clock_out_derived_clock: 6

@S |Mapping Summary:
Total  LUTs: 63 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 63 = 63 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 11:47:08 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	63
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	69
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	70/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 11.3 (sec)

Final Design Statistics
    Number of LUTs      	:	69
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	70/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 151.24 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 427
used logic cells: 70
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 427
used logic cells: 70
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 10
I1209: Started routing
I1223: Total Nets : 95 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 11:49:52 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":324:4:324:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":262:43:262:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":263:43:263:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:43:264:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:7:279:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":297:26:297:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":298:27:298:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:30:301:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:18:303:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:19:305:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:22:299:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:10:161:16|Input apusync is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":162:10:162:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 11:49:52 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:7:279:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:7:279:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 11:49:52 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 11:49:53 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:7:279:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:7:279:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 11:49:54 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 11:49:54 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     100  
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 11:49:55 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 11:49:56 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|User-specified initial value defined for instance arse.cunt[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|User-specified initial value defined for instance arse.clocksen is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Removing sequential instance clocksen (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Boundary register clocksen (in view: work.dostuff(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Removing sequential instance arse.di3.counter[3] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Removing sequential instance arse.cunt[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Removing sequential instance arse.cunt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Removing sequential instance arse.cunt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Removing sequential instance arse.cunt[1] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  67 /        50
   2		0h:00m:00s		    -2.28ns		  66 /        50
   3		0h:00m:00s		    -0.88ns		  65 /        50

   4		0h:00m:00s		    -0.88ns		  65 /        50


   5		0h:00m:00s		    -0.88ns		  65 /        50
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.
@N: FX1017 :|SB_GB inserted on the net N_33.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
25 instances converted, 5 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           50         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 5          arse.di4.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 11:49:59 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                    Required           
Instance             Reference                          Type         Pin     Net                 Time         Slack 
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
II_1.clock_out       top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       6.362        -1.141
arse.di3.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di2.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di0.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di1.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di4.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
II_1.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]       6.362        -0.422
II_1.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
II_1.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
II_1.counter[2]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.631       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.947       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[16]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.910       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.197       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.568       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.947       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.078

    Number of logic level(s):                3
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           4         
II_1.counter_RNIFTFB1[12]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]          Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.933       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.440       -         
============================================================================================
Total path delay (propagation time + setup) of 7.545 is 1.697(22.5%) logic and 5.848(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             7 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         25 uses
SB_DFFSR        24 uses
SB_GB           2 uses
VCC             7 uses
SB_LUT4         63 uses

I/O ports: 10
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   50 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 50
   Clock_divider|clock_out_derived_clock: 6

@S |Mapping Summary:
Total  LUTs: 63 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 63 = 63 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:03s realtime, 0h:00m:01s cputime
# Sat Nov 11 11:49:59 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	63
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	69
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	70/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.9 (sec)

Final Design Statistics
    Number of LUTs      	:	69
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	70/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 151.24 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 32.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 427
used logic cells: 70
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 427
used logic cells: 70
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 20
I1209: Started routing
I1223: Total Nets : 95 
I1212: Iteration  1 :    10 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 23 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 11:55:32 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":324:4:324:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":262:43:262:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":263:43:263:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:43:264:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:7:279:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":297:26:297:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":298:27:298:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:30:301:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:18:303:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:19:305:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:22:299:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:10:161:16|Input apusync is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":162:10:162:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 11:55:33 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:7:279:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:7:279:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 11:55:33 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 11:55:33 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:7:279:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":279:7:279:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 11:55:34 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 11:55:34 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     100  
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 11:55:35 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 11:55:35 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|User-specified initial value defined for instance arse.cunt[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|User-specified initial value defined for instance arse.clocksen is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Removing sequential instance clocksen (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Boundary register clocksen (in view: work.dostuff(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Removing sequential instance arse.di3.counter[3] (in view: work.top(verilog)) because it does not drive other instances.

Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":294:17:294:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Removing sequential instance arse.cunt[0] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Removing sequential instance arse.cunt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Removing sequential instance arse.cunt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|Removing sequential instance arse.cunt[1] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  67 /        50
   2		0h:00m:00s		    -2.28ns		  66 /        50
   3		0h:00m:00s		    -0.88ns		  65 /        50

   4		0h:00m:00s		    -0.88ns		  65 /        50


   5		0h:00m:00s		    -0.88ns		  65 /        50
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.
@N: FX1017 :|SB_GB inserted on the net N_33.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
25 instances converted, 5 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           50         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 5          arse.di4.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 11:55:36 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                    Required           
Instance             Reference                          Type         Pin     Net                 Time         Slack 
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
II_1.clock_out       top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       6.362        -1.141
arse.di3.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di2.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di0.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di1.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di4.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
II_1.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]       6.362        -0.422
II_1.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
II_1.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
II_1.counter[2]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.631       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.947       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[16]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.910       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.197       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.568       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.947       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.078

    Number of logic level(s):                3
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           4         
II_1.counter_RNIFTFB1[12]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]          Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.933       -         
clock_out_RNO                 Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.440       -         
============================================================================================
Total path delay (propagation time + setup) of 7.545 is 1.697(22.5%) logic and 5.848(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             7 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         25 uses
SB_DFFSR        24 uses
SB_GB           2 uses
VCC             7 uses
SB_LUT4         63 uses

I/O ports: 10
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   50 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 50
   Clock_divider|clock_out_derived_clock: 6

@S |Mapping Summary:
Total  LUTs: 63 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 63 = 63 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 11:55:36 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	63
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	5
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	5
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	69
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	70/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.4 (sec)

Final Design Statistics
    Number of LUTs      	:	69
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	70/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 151.24 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 12.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 427
used logic cells: 70
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 427
used logic cells: 70
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 95 
I1212: Iteration  1 :    10 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 0 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 12:06:31 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":327:4:327:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":262:40:262:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":263:40:263:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:40:264:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:40:265:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:40:266:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:26:300:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:27:301:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:30:304:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:18:306:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:19:308:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:15|Removing wire essw2, as there is no assignment to it.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":302:22:302:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:10:161:16|Input apusync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:06:32 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:06:32 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:06:32 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:06:33 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 12:06:33 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:15|Tristate driver essw2 (in view: work.top(verilog)) on net essw2 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     95   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:15|Tristate driver essw2 (in view: work.top(verilog)) on net essw2 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:06:34 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 12:06:34 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:15|Tristate driver essw2 (in view: work.top(verilog)) on net essw2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Removing sequential instance arse.di3.counter[3] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  65 /        50
   2		0h:00m:00s		    -2.28ns		  65 /        50
   3		0h:00m:00s		    -0.88ns		  64 /        50

   4		0h:00m:00s		    -0.88ns		  64 /        50


   5		0h:00m:00s		    -0.88ns		  64 /        50
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
25 instances converted, 5 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           50         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 5          arse.di4.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 7.94ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 7.94ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.94ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 12:06:36 2023
#


Top view:               top
Requested Frequency:    125.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.402

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.9 MHz     NA            7.942         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            125.9 MHz     NA            7.942         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            125.9 MHz     107.0 MHz     7.942         9.344         -1.402      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  7.942       -1.402  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.402
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.395
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.353
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.353
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.339
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.331
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.331
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.324
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.289
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.289
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                            Required           
Instance                 Reference                          Type          Pin     Net        Time         Slack 
                         Clock                                                                                  
----------------------------------------------------------------------------------------------------------------
arse.di2.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_65_0     7.942        -1.402
arse.di3.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_65_0     7.942        -1.402
arse.di4.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_65_0     7.942        -1.402
arse.di0.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_65_0     7.942        -1.402
arse.di1.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_65_0     7.942        -1.402
arse.di4.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_52_0     7.942        -1.395
arse.di0.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_52_0     7.942        -1.395
arse.di2.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_52_0     7.942        -1.395
arse.di3.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_52_0     7.942        -1.395
arse.di1.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_52_0     7.942        -1.395
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di4.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           6         
arse.di4.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di4.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_65_0                        Net           -        -       1.507     -           5         
arse.di4.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di3.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           6         
arse.di4.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di4.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_65_0                        Net           -        -       1.507     -           5         
arse.di3.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di2.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           6         
arse.di4.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di4.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_65_0                        Net           -        -       1.507     -           5         
arse.di2.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di1.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           6         
arse.di4.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di4.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_65_0                        Net           -        -       1.507     -           5         
arse.di1.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di0.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           6         
arse.di4.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di4.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_65_0                        Net           -        -       1.507     -           5         
arse.di0.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             7 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         15 uses
SB_DFFESR       10 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             7 uses
SB_LUT4         64 uses

I/O ports: 10
I/O primitives: 9
SB_IO          8 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   50 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 50
   Clock_divider|clock_out_derived_clock: 6

@S |Mapping Summary:
Total  LUTs: 64 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 64 = 64 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:06:36 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal essw2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	10
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	10
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	75
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	25
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	76/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.4 (sec)

Final Design Statistics
    Number of LUTs      	:	75
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	76/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.94 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 62.97 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 127.43 MHz | Target: 62.97 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 125.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 362
used logic cells: 76
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 362
used logic cells: 76
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 102 
I1212: Iteration  1 :     9 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 12:08:20 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":327:4:327:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":262:40:262:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":263:40:263:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:40:264:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:40:265:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:40:266:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:26:300:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:27:301:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:30:304:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:18:306:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:19:308:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:15|Removing wire essw2, as there is no assignment to it.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":302:22:302:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:10:161:16|Input apusync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:08:20 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:08:20 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:08:20 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:08:22 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 12:08:22 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:15|Tristate driver essw2 (in view: work.top(verilog)) on net essw2 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     95   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:15|Tristate driver essw2 (in view: work.top(verilog)) on net essw2 (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:08:22 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 12:08:22 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:15|Tristate driver essw2 (in view: work.top(verilog)) on net essw2 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Removing sequential instance arse.di3.counter[3] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  65 /        50
   2		0h:00m:00s		    -2.28ns		  65 /        50
   3		0h:00m:00s		    -0.88ns		  64 /        50

   4		0h:00m:00s		    -0.88ns		  64 /        50


   5		0h:00m:00s		    -0.88ns		  64 /        50
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
25 instances converted, 5 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           50         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 5          arse.di4.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 7.94ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 7.94ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.94ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 12:08:24 2023
#


Top view:               top
Requested Frequency:    125.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.402

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.9 MHz     NA            7.942         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            125.9 MHz     NA            7.942         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            125.9 MHz     107.0 MHz     7.942         9.344         -1.402      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  7.942       -1.402  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.402
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.395
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.353
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.353
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.339
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.331
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.331
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.324
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.289
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.289
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                            Required           
Instance                 Reference                          Type          Pin     Net        Time         Slack 
                         Clock                                                                                  
----------------------------------------------------------------------------------------------------------------
arse.di2.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_65_0     7.942        -1.402
arse.di3.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_65_0     7.942        -1.402
arse.di4.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_65_0     7.942        -1.402
arse.di0.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_65_0     7.942        -1.402
arse.di1.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_65_0     7.942        -1.402
arse.di4.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_52_0     7.942        -1.395
arse.di0.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_52_0     7.942        -1.395
arse.di2.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_52_0     7.942        -1.395
arse.di3.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_52_0     7.942        -1.395
arse.di1.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_52_0     7.942        -1.395
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di4.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           6         
arse.di4.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di4.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_65_0                        Net           -        -       1.507     -           5         
arse.di4.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di3.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           6         
arse.di4.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di4.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_65_0                        Net           -        -       1.507     -           5         
arse.di3.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di2.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           6         
arse.di4.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di4.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_65_0                        Net           -        -       1.507     -           5         
arse.di2.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di1.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           6         
arse.di4.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di4.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_65_0                        Net           -        -       1.507     -           5         
arse.di1.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di0.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           6         
arse.di4.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di4.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_65_0                        Net           -        -       1.507     -           5         
arse.di0.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             7 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         15 uses
SB_DFFESR       10 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             7 uses
SB_LUT4         64 uses

I/O ports: 10
I/O primitives: 9
SB_IO          8 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   50 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 50
   Clock_divider|clock_out_derived_clock: 6

@S |Mapping Summary:
Total  LUTs: 64 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 64 = 64 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:08:24 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal essw2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	10
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	10
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	75
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	25
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	76/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 9.1 (sec)

Final Design Statistics
    Number of LUTs      	:	75
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	76/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.94 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 62.97 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 127.43 MHz | Target: 62.97 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 125.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 10.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 362
used logic cells: 76
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 362
used logic cells: 76
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 12:08:47 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":327:4:327:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":262:40:262:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":263:40:263:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:40:264:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:40:265:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:40:266:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:26:300:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:27:301:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:30:304:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:18:306:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:19:308:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":302:22:302:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:10:161:16|Input apusync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:08:47 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:08:47 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:08:47 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:08:49 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 12:08:49 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     95   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:08:49 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 12:08:49 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_2(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Removing sequential instance arse.di3.counter[3] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  65 /        50
   2		0h:00m:00s		    -2.28ns		  65 /        50
   3		0h:00m:00s		    -0.88ns		  64 /        50

   4		0h:00m:00s		    -0.88ns		  64 /        50


   5		0h:00m:00s		    -0.88ns		  64 /        50
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 50 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
25 instances converted, 5 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           50         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 5          arse.di4.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 7.94ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 7.94ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.94ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 12:08:51 2023
#


Top view:               top
Requested Frequency:    125.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.402

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.9 MHz     NA            7.942         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            125.9 MHz     NA            7.942         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            125.9 MHz     107.0 MHz     7.942         9.344         -1.402      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  7.942       -1.402  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.402
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.395
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.353
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.353
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.339
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.331
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.331
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.324
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.289
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.289
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                            Required           
Instance                 Reference                          Type          Pin     Net        Time         Slack 
                         Clock                                                                                  
----------------------------------------------------------------------------------------------------------------
arse.di2.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_65_0     7.942        -1.402
arse.di3.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_65_0     7.942        -1.402
arse.di4.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_65_0     7.942        -1.402
arse.di0.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_65_0     7.942        -1.402
arse.di1.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_65_0     7.942        -1.402
arse.di4.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_52_0     7.942        -1.395
arse.di0.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_52_0     7.942        -1.395
arse.di2.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_52_0     7.942        -1.395
arse.di3.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_52_0     7.942        -1.395
arse.di1.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_52_0     7.942        -1.395
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di4.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           6         
arse.di4.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di4.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_65_0                        Net           -        -       1.507     -           5         
arse.di4.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di3.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           6         
arse.di4.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di4.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_65_0                        Net           -        -       1.507     -           5         
arse.di3.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di2.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           6         
arse.di4.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di4.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_65_0                        Net           -        -       1.507     -           5         
arse.di2.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di1.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           6         
arse.di4.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di4.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_65_0                        Net           -        -       1.507     -           5         
arse.di1.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di0.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           6         
arse.di4.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di4.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_65_0                        Net           -        -       1.507     -           5         
arse.di0.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             7 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         15 uses
SB_DFFESR       10 uses
SB_DFFSR        24 uses
SB_GB           1 use
VCC             7 uses
SB_LUT4         64 uses

I/O ports: 10
I/O primitives: 9
SB_IO          8 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   50 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 50
   Clock_divider|clock_out_derived_clock: 6

@S |Mapping Summary:
Total  LUTs: 64 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 64 = 64 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:08:51 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	64
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	10
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	10
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	75
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	29
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	25
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	76/7680
    PLBs                        :	11/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.9 (sec)

Final Design Statistics
    Number of LUTs      	:	75
    Number of DFFs      	:	50
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	76/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.94 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 62.97 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 128.07 MHz | Target: 62.97 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 125.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 428
used logic cells: 76
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 428
used logic cells: 76
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 103 
I1212: Iteration  1 :     8 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 12:12:58 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":327:4:327:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":262:40:262:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":263:40:263:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:40:264:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:40:265:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:40:266:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":267:40:267:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:26:300:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:27:301:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:30:304:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:18:306:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:19:308:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":302:22:302:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:10:161:16|Input apusync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 16 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
   1000
   1001
   1010
   1011
   1100
   1101
   1110
   1111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:12:58 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:12:59 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:12:59 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:13:00 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 12:13:00 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     114  
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine counter[15:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:13:01 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 12:13:01 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[15:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_5(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_4(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_3(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[15:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_1(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
Encoding state machine counter[15:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 0000
   0001 -> 0001
   0010 -> 0010
   0011 -> 0011
   0100 -> 0100
   0101 -> 0101
   0110 -> 0110
   0111 -> 0111
   1000 -> 1000
   1001 -> 1001
   1010 -> 1010
   1011 -> 1011
   1100 -> 1100
   1101 -> 1101
   1110 -> 1110
   1111 -> 1111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[15:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: MO160 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Register bit counter[3] (in view view:work.divide7or8_0(verilog)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Removing sequential instance arse.di3.counter[3] (in view: work.top(verilog)) because it does not drive other instances.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  68 /        55
   2		0h:00m:00s		    -2.28ns		  68 /        55
   3		0h:00m:00s		    -0.88ns		  67 /        55

   4		0h:00m:00s		    -0.88ns		  67 /        55


   5		0h:00m:00s		    -0.88ns		  67 /        55
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.
@N: FX1017 :|SB_GB inserted on the net N_57.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
30 instances converted, 6 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           55         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 6          arse.di5.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 7.94ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 7.94ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.94ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 12:13:03 2023
#


Top view:               top
Requested Frequency:    125.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.402

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.9 MHz     NA            7.942         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            125.9 MHz     NA            7.942         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            125.9 MHz     107.0 MHz     7.942         9.344         -1.402      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  7.942       -1.402  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.402
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.395
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.353
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.353
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.339
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.331
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.331
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.324
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.289
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.289
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                            Required           
Instance                 Reference                          Type          Pin     Net        Time         Slack 
                         Clock                                                                                  
----------------------------------------------------------------------------------------------------------------
arse.di3.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_72_0     7.942        -1.402
arse.di4.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_72_0     7.942        -1.402
arse.di5.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_72_0     7.942        -1.402
arse.di1.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_72_0     7.942        -1.402
arse.di2.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_72_0     7.942        -1.402
arse.di0.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_72_0     7.942        -1.402
arse.di5.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_57_0     7.942        -1.395
arse.di3.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_57_0     7.942        -1.395
arse.di4.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_57_0     7.942        -1.395
arse.di0.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_57_0     7.942        -1.395
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di5.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           7         
arse.di5.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di5.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_72_0                        Net           -        -       1.507     -           6         
arse.di5.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di4.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           7         
arse.di5.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di5.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_72_0                        Net           -        -       1.507     -           6         
arse.di4.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di3.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           7         
arse.di5.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di5.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_72_0                        Net           -        -       1.507     -           6         
arse.di3.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di2.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           7         
arse.di5.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di5.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_72_0                        Net           -        -       1.507     -           6         
arse.di2.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di1.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           7         
arse.di5.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di5.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_72_0                        Net           -        -       1.507     -           6         
arse.di1.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             8 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         18 uses
SB_DFFESR       12 uses
SB_DFFSR        24 uses
SB_GB           2 uses
VCC             8 uses
SB_LUT4         67 uses

I/O ports: 10
I/O primitives: 9
SB_IO          8 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   55 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 55
   Clock_divider|clock_out_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:13:03 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di5.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di5.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	12
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	12
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	80
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	25
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	81/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.7 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.5 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.6 (sec)

Final Design Statistics
    Number of LUTs      	:	80
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	81/7680
    PLBs                        :	18/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.94 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 62.97 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 126.87 MHz | Target: 62.97 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 125.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 461
used logic cells: 81
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 461
used logic cells: 81
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 19
I1209: Started routing
I1223: Total Nets : 110 
I1212: Iteration  1 :    10 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 22 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 12:15:36 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":327:4:327:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@E: CG791 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":137:47:137:47|Could not resolve hierarchical name 'doutreg[1]'.
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:15:36 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:15:37 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 1 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 12:16:11 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":327:4:327:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":262:40:262:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":263:40:263:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:40:264:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:40:265:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:40:266:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":267:40:267:40|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:26:300:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:27:301:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:30:304:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:18:306:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:19:308:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":302:22:302:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:10:161:16|Input apusync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:16:11 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:16:11 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:16:11 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:16:12 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 12:16:12 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     66   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:16:13 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 12:16:13 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  71 /        55
   2		0h:00m:00s		    -2.28ns		  71 /        55
   3		0h:00m:00s		    -0.88ns		  70 /        55

   4		0h:00m:00s		    -0.88ns		  70 /        55


   5		0h:00m:00s		    -0.88ns		  70 /        55
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.
@N: FX1017 :|SB_GB inserted on the net N_66.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 55 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
30 instances converted, 6 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           55         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 6          arse.di5.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 7.94ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 7.94ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.94ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 12:16:15 2023
#


Top view:               top
Requested Frequency:    125.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.402

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.9 MHz     NA            7.942         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            125.9 MHz     NA            7.942         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            125.9 MHz     107.0 MHz     7.942         9.344         -1.402      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  7.942       -1.402  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.402
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.395
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.353
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.353
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.339
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.331
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.331
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.324
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.289
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.289
===============================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                            Required           
Instance                 Reference                          Type          Pin     Net        Time         Slack 
                         Clock                                                                                  
----------------------------------------------------------------------------------------------------------------
arse.di0.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_81_0     7.942        -1.402
arse.di1.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_81_0     7.942        -1.402
arse.di2.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_81_0     7.942        -1.402
arse.di3.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_81_0     7.942        -1.402
arse.di4.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_81_0     7.942        -1.402
arse.di5.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_81_0     7.942        -1.402
arse.di0.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_66_0     7.942        -1.395
arse.di1.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_66_0     7.942        -1.395
arse.di2.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_66_0     7.942        -1.395
arse.di3.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_66_0     7.942        -1.395
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di5.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           7         
arse.di5.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di5.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_81_0                        Net           -        -       1.507     -           6         
arse.di5.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di4.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           7         
arse.di5.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di5.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_81_0                        Net           -        -       1.507     -           6         
arse.di4.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di3.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           7         
arse.di5.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di5.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_81_0                        Net           -        -       1.507     -           6         
arse.di3.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di2.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           7         
arse.di5.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di5.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_81_0                        Net           -        -       1.507     -           6         
arse.di2.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.942
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.942

    - Propagation time:                      9.344
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.402

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di1.dout_esr[0] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR      Q        Out     0.540     0.540       -         
counter[17]                   Net           -        -       1.599     -           4         
II_1.counter_RNITBGB1[17]     SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNITBGB1[17]     SB_LUT4       O        Out     0.449     2.588       -         
un2_clock_outlto18_c_0_1      Net           -        -       1.371     -           1         
II_1.counter_RNI2CT13[21]     SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNI2CT13[21]     SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto22            Net           -        -       1.371     -           5         
II_1.counter_RNIMS2C6[23]     SB_LUT4       I2       In      -         5.708       -         
II_1.counter_RNIMS2C6[23]     SB_LUT4       O        Out     0.379     6.087       -         
counter_RNIMS2C6[23]          Net           -        -       1.371     -           7         
arse.di5.dout_esr_ctle[0]     SB_LUT4       I2       In      -         7.458       -         
arse.di5.dout_esr_ctle[0]     SB_LUT4       O        Out     0.379     7.837       -         
N_81_0                        Net           -        -       1.507     -           6         
arse.di1.dout_esr[0]          SB_DFFESR     E        In      -         9.344       -         
=============================================================================================
Total path delay (propagation time + setup) of 9.344 is 2.125(22.7%) logic and 7.219(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             8 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         18 uses
SB_DFFESR       12 uses
SB_DFFSR        24 uses
SB_GB           2 uses
VCC             8 uses
SB_LUT4         70 uses

I/O ports: 10
I/O primitives: 9
SB_IO          8 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   55 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 55
   Clock_divider|clock_out_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 70 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 70 = 70 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:16:15 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di5.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di5.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	70
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	9
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	9
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	80
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	34
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	25
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	81/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 10.0 (sec)

Final Design Statistics
    Number of LUTs      	:	80
    Number of DFFs      	:	55
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	81/7680
    PLBs                        :	21/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.94 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 62.97 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 131.31 MHz | Target: 62.97 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 125.94 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 11.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 508
used logic cells: 81
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 508
used logic cells: 81
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 110 
I1212: Iteration  1 :     9 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 12:31:31 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":327:4:327:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":262:43:262:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":263:43:263:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:43:264:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":267:43:267:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:26:300:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:27:301:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:30:304:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:18:306:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:19:308:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":302:22:302:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:10:161:16|Input apusync is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":162:10:162:14|Input reset is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:31:32 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:31:32 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:31:32 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":282:7:282:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:31:33 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 12:31:33 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     71   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:31:34 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 12:31:34 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":273:0:273:5|User-specified initial value defined for instance arse.cunt[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":273:0:273:5|User-specified initial value defined for instance arse.clocksen is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":273:0:273:5|Removing sequential instance clocksen (in view: work.dostuff(verilog)) of type view:PrimLib.sdffse(prim) because it does not drive other instances.
Encoding state machine counter[7:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Removing instance arse.di1.dout[1] because it is equivalent to instance arse.di1.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Removing instance arse.di3.dout[1] because it is equivalent to instance arse.di3.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Removing instance arse.di5.dout[1] because it is equivalent to instance arse.di5.counter[2]. To keep the instance, apply constraint syn_preserve=1 on the instance.

Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":273:0:273:5|Removing sequential instance arse.cunt[3] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":273:0:273:5|Removing sequential instance arse.cunt[2] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":273:0:273:5|Removing sequential instance arse.cunt[1] (in view: work.top(verilog)) because it does not drive other instances.
@N: BN362 :"c:\code\tas\tas\tastable\fpga\top.v":273:0:273:5|Removing sequential instance arse.cunt[0] (in view: work.top(verilog)) because it does not drive other instances.

Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  71 /        52
   2		0h:00m:00s		    -2.28ns		  70 /        52
   3		0h:00m:00s		    -0.88ns		  69 /        52

   4		0h:00m:00s		    -0.88ns		  69 /        52


   5		0h:00m:00s		    -0.88ns		  69 /        52
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.
@N: FX1017 :|SB_GB inserted on the net N_41.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 52 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 6 clock pin(s) of sequential element(s)
27 instances converted, 6 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           52         II_1.clock_out 
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 6          arse.di5.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 134MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 6.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 12:31:35 2023
#


Top view:               top
Requested Frequency:    154.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.141

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     154.6 MHz     NA            6.467         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            154.6 MHz     NA            6.467         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            154.6 MHz     131.4 MHz     6.467         7.608         -1.141      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.467       -1.141  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.141
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.141
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.092
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.092
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.078
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.071
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.071
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.029
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.008
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.008
===============================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                    Required           
Instance             Reference                          Type         Pin     Net                 Time         Slack 
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
II_1.clock_out       top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       onehertz_0          6.362        -1.141
arse.di4.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di0.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di3.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di2.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di5.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
arse.di1.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFE      E       onehertz_0_i        6.467        -1.008
II_1.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]       6.362        -0.422
II_1.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
II_1.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.362        -0.349
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.309       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.680       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.503
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.141

    Number of logic level(s):                3
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[15]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.996       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.503       -         
============================================================================================
Total path delay (propagation time + setup) of 7.608 is 1.760(23.1%) logic and 5.848(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                    Net          -        -       1.599     -           4         
II_1.counter_RNIAVUO[7]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.351     4.260       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.631       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.947       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.454
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.092

    Number of logic level(s):                3
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[16]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                   Net          -        -       1.599     -           4         
II_1.counter_RNIUBFB1[15]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIUBFB1[15]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto21_c_1        Net          -        -       1.371     -           1         
II_1.counter_RNI5N4C2[20]     SB_LUT4      I3       In      -         3.910       -         
II_1.counter_RNI5N4C2[20]     SB_LUT4      O        Out     0.287     4.197       -         
un2_clock_outlto21_c          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I2       In      -         5.568       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.379     5.947       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.454       -         
============================================================================================
Total path delay (propagation time + setup) of 7.559 is 1.711(22.6%) logic and 5.848(77.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.467
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.362

    - Propagation time:                      7.440
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.078

    Number of logic level(s):                3
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[12]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                   Net          -        -       1.599     -           4         
II_1.counter_RNIFTFB1[12]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIFTFB1[12]     SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIFTFB1[12]          Net          -        -       1.371     -           1         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIJD6Q2[10]     SB_LUT4      O        Out     0.287     4.246       -         
un2_clock_outlto21_d          Net          -        -       1.371     -           3         
II_1.clock_out_RNO            SB_LUT4      I3       In      -         5.617       -         
II_1.clock_out_RNO            SB_LUT4      O        Out     0.316     5.933       -         
onehertz_0                    Net          -        -       1.507     -           1         
II_1.clock_out                SB_DFF       D        In      -         7.440       -         
============================================================================================
Total path delay (propagation time + setup) of 7.545 is 1.697(22.5%) logic and 5.848(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             8 uses
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFE         27 uses
SB_DFFSR        24 uses
SB_GB           2 uses
VCC             8 uses
SB_LUT4         67 uses

I/O ports: 10
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   52 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 52
   Clock_divider|clock_out_derived_clock: 7

@S |Mapping Summary:
Total  LUTs: 67 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 67 = 67 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:31:36 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di5.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di5.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di5.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	67
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw2, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	71
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	31
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	19
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	72/7680
    PLBs                        :	10/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 15.2 (sec)

Final Design Statistics
    Number of LUTs      	:	71
    Number of DFFs      	:	52
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	72/7680
    PLBs                        :	23/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 154.56 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 77.28 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 133.74 MHz | Target: 77.28 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 154.56 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 16.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 497
used logic cells: 72
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 497
used logic cells: 72
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 97 
I1212: Iteration  1 :     8 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 12:38:08 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":332:4:332:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":262:43:262:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":263:43:263:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:43:264:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":287:7:287:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:26:305:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:27:306:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":309:30:309:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":311:18:311:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":313:19:313:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:22:307:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:10:161:16|Input apusync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:38:08 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":287:7:287:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":287:7:287:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:38:08 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:38:08 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":287:7:287:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":287:7:287:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:38:09 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 12:38:10 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     65   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:38:10 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 12:38:11 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":273:0:273:5|User-specified initial value defined for instance arse.cunt[8:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":273:0:273:5|User-specified initial value defined for instance arse.clocksen is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO231 :"c:\code\tas\tas\tastable\fpga\top.v":273:0:273:5|Found counter in view:work.dostuff(verilog) instance cunt[8:0] 
Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":302:17:302:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  86 /        60
   2		0h:00m:00s		    -2.77ns		  86 /        60
   3		0h:00m:00s		    -1.37ns		  85 /        60
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[17] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[19] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[18] (in view: work.top(verilog)) with 18 loads 2 times to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[20] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[15] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[16] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 7 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   4		0h:00m:00s		    -1.37ns		 111 /        67
   5		0h:00m:00s		    -0.72ns		 112 /        67
   6		0h:00m:00s		     0.03ns		 114 /        67
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":273:0:273:5|Boundary register arse.clocksen (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.
@N: FX1017 :|SB_GB inserted on the net N_78.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 67 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
35 instances converted, 5 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           67         arse.cunt[8]   
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 5          arse.di4.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 136MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 7.98ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 7.98ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 7.98ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 12:38:13 2023
#


Top view:               top
Requested Frequency:    125.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.408

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     125.3 MHz     NA            7.978         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            125.3 MHz     NA            7.978         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            125.3 MHz     106.5 MHz     7.978         9.386         -1.408      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  7.978       -1.408  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                     Arrival           
Instance                  Reference                          Type         Pin     Net                  Time        Slack 
                          Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------
II_1.counter[17]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]          0.540       -1.408
II_1.counter[14]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]          0.540       -1.373
II_1.counter[7]           top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]           0.540       -1.366
II_1.counter[19]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]          0.540       -1.359
II_1.counter[15]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]          0.540       -1.345
II_1.counter[20]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]          0.540       -1.338
II_1.counter_fast[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter_fast[18]     0.540       -1.324
arse.cunt[3]              top|PLLOUTGLOBAL_derived_clock     SB_DFFE      Q       cunt[3]              0.540       -1.324
II_1.counter[8]           top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]           0.540       -1.317
II_1.counter_18_rep1      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter_18_rep1      0.540       -1.303
=========================================================================================================================


Ending Points with Worst Slack
******************************

                         Starting                                                                Required           
Instance                 Reference                          Type          Pin     Net            Time         Slack 
                         Clock                                                                                      
--------------------------------------------------------------------------------------------------------------------
arse.di1.dout[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       dout_en[0]     7.873        -1.408
arse.di3.dout[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       dout_en[0]     7.873        -1.408
arse.di0.dout[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       dout_en[0]     7.873        -1.408
arse.di4.dout[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       dout_en[0]     7.873        -1.408
arse.di2.dout[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       dout_en[0]     7.873        -1.408
arse.di3.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_78_0         7.978        -1.373
arse.di0.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_78_0         7.978        -1.373
arse.di1.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_78_0         7.978        -1.373
arse.di2.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_78_0         7.978        -1.373
arse.di4.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_78_0         7.978        -1.373
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      7.978
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      9.281
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.408

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di4.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           7         
II_1.counter_RNIRFP11[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIRFP11[17]     SB_LUT4      O        Out     0.449     2.588       -         
g0_1_1                        Net          -        -       1.371     -           1         
II_1.counter_RNIKN9D2[18]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIKN9D2[18]     SB_LUT4      O        Out     0.379     4.338       -         
g2                            Net          -        -       1.371     -           1         
II_1.counter_RNI0N9T5[23]     SB_LUT4      I2       In      -         5.708       -         
II_1.counter_RNI0N9T5[23]     SB_LUT4      O        Out     0.379     6.087       -         
onehertz_0_i                  Net          -        -       1.371     -           5         
arse.di4.dout_RNO[0]          SB_LUT4      I3       In      -         7.458       -         
arse.di4.dout_RNO[0]          SB_LUT4      O        Out     0.316     7.774       -         
dout_en[0]                    Net          -        -       1.507     -           1         
arse.di4.dout[0]              SB_DFFSR     D        In      -         9.281       -         
============================================================================================
Total path delay (propagation time + setup) of 9.386 is 2.167(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      7.978
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      9.281
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.408

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di3.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           7         
II_1.counter_RNIRFP11[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIRFP11[17]     SB_LUT4      O        Out     0.449     2.588       -         
g0_1_1                        Net          -        -       1.371     -           1         
II_1.counter_RNIKN9D2[18]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIKN9D2[18]     SB_LUT4      O        Out     0.379     4.338       -         
g2                            Net          -        -       1.371     -           1         
II_1.counter_RNI0N9T5[23]     SB_LUT4      I2       In      -         5.708       -         
II_1.counter_RNI0N9T5[23]     SB_LUT4      O        Out     0.379     6.087       -         
onehertz_0_i                  Net          -        -       1.371     -           5         
arse.di3.dout_RNO[0]          SB_LUT4      I3       In      -         7.458       -         
arse.di3.dout_RNO[0]          SB_LUT4      O        Out     0.316     7.774       -         
dout_en[0]                    Net          -        -       1.507     -           1         
arse.di3.dout[0]              SB_DFFSR     D        In      -         9.281       -         
============================================================================================
Total path delay (propagation time + setup) of 9.386 is 2.167(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      7.978
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      9.281
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.408

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di2.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           7         
II_1.counter_RNIRFP11[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIRFP11[17]     SB_LUT4      O        Out     0.449     2.588       -         
g0_1_1                        Net          -        -       1.371     -           1         
II_1.counter_RNIKN9D2[18]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIKN9D2[18]     SB_LUT4      O        Out     0.379     4.338       -         
g2                            Net          -        -       1.371     -           1         
II_1.counter_RNI0N9T5[23]     SB_LUT4      I2       In      -         5.708       -         
II_1.counter_RNI0N9T5[23]     SB_LUT4      O        Out     0.379     6.087       -         
onehertz_0_i                  Net          -        -       1.371     -           5         
arse.di2.dout_RNO[0]          SB_LUT4      I3       In      -         7.458       -         
arse.di2.dout_RNO[0]          SB_LUT4      O        Out     0.316     7.774       -         
dout_en[0]                    Net          -        -       1.507     -           1         
arse.di2.dout[0]              SB_DFFSR     D        In      -         9.281       -         
============================================================================================
Total path delay (propagation time + setup) of 9.386 is 2.167(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      7.978
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      9.281
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.408

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di1.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           7         
II_1.counter_RNIRFP11[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIRFP11[17]     SB_LUT4      O        Out     0.449     2.588       -         
g0_1_1                        Net          -        -       1.371     -           1         
II_1.counter_RNIKN9D2[18]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIKN9D2[18]     SB_LUT4      O        Out     0.379     4.338       -         
g2                            Net          -        -       1.371     -           1         
II_1.counter_RNI0N9T5[23]     SB_LUT4      I2       In      -         5.708       -         
II_1.counter_RNI0N9T5[23]     SB_LUT4      O        Out     0.379     6.087       -         
onehertz_0_i                  Net          -        -       1.371     -           5         
arse.di1.dout_RNO[0]          SB_LUT4      I3       In      -         7.458       -         
arse.di1.dout_RNO[0]          SB_LUT4      O        Out     0.316     7.774       -         
dout_en[0]                    Net          -        -       1.507     -           1         
arse.di1.dout[0]              SB_DFFSR     D        In      -         9.281       -         
============================================================================================
Total path delay (propagation time + setup) of 9.386 is 2.167(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      7.978
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.873

    - Propagation time:                      9.281
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.408

    Number of logic level(s):                4
    Starting point:                          II_1.counter[17] / Q
    Ending point:                            arse.di0.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[17]              SB_DFFSR     Q        Out     0.540     0.540       -         
counter[17]                   Net          -        -       1.599     -           7         
II_1.counter_RNIRFP11[17]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIRFP11[17]     SB_LUT4      O        Out     0.449     2.588       -         
g0_1_1                        Net          -        -       1.371     -           1         
II_1.counter_RNIKN9D2[18]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIKN9D2[18]     SB_LUT4      O        Out     0.379     4.338       -         
g2                            Net          -        -       1.371     -           1         
II_1.counter_RNI0N9T5[23]     SB_LUT4      I2       In      -         5.708       -         
II_1.counter_RNI0N9T5[23]     SB_LUT4      O        Out     0.379     6.087       -         
onehertz_0_i                  Net          -        -       1.371     -           5         
arse.di0.dout_RNO[0]          SB_LUT4      I3       In      -         7.458       -         
arse.di0.dout_RNO[0]          SB_LUT4      O        Out     0.316     7.774       -         
dout_en[0]                    Net          -        -       1.507     -           1         
arse.di0.dout[0]              SB_DFFSR     D        In      -         9.281       -         
============================================================================================
Total path delay (propagation time + setup) of 9.386 is 2.167(23.1%) logic and 7.219(76.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 136MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             7 uses
SB_CARRY        30 uses
SB_DFF          1 use
SB_DFFE         24 uses
SB_DFFESR       5 uses
SB_DFFESS       1 use
SB_DFFSR        36 uses
SB_GB           2 uses
VCC             7 uses
SB_LUT4         113 uses

I/O ports: 10
I/O primitives: 9
SB_IO          8 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   67 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 67
   Clock_divider|clock_out_derived_clock: 6

@S |Mapping Summary:
Total  LUTs: 113 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 113 = 113 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 136MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:38:13 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	113
    Number of DFFs      	:	67
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	13
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	16
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	130
    Number of DFFs      	:	67
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	44
        LUT, DFF and CARRY	:	23
    Combinational LogicCells
        Only LUT         	:	57
        CARRY Only       	:	1
        LUT with CARRY   	:	6
    LogicCells                  :	131/7680
    PLBs                        :	19/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.4 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.3 (sec)

Final Design Statistics
    Number of LUTs      	:	130
    Number of DFFs      	:	67
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	131/7680
    PLBs                        :	34/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 125.31 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 62.66 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 128.04 MHz | Target: 62.66 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 125.31 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 636
used logic cells: 131
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 636
used logic cells: 131
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 13
I1209: Started routing
I1223: Total Nets : 168 
I1212: Iteration  1 :    31 unrouted : 2 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 16 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 12:40:49 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":334:4:334:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":262:43:262:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":263:43:263:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:43:264:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":289:7:289:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:26:307:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:27:308:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":311:30:311:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":313:18:313:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":315:19:315:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":309:22:309:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:10:161:16|Input apusync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:40:49 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":289:7:289:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":289:7:289:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:40:49 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:40:49 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":289:7:289:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":289:7:289:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:40:51 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 12:40:51 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     65   
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================


Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:40:51 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 12:40:52 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":273:0:273:5|User-specified initial value defined for instance arse.cunt[8:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":273:0:273:5|User-specified initial value defined for instance arse.clocksen is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":304:17:304:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  95 /        60
   2		0h:00m:00s		    -2.77ns		  95 /        60
   3		0h:00m:00s		    -1.37ns		  95 /        60
   4		0h:00m:00s		    -1.37ns		  96 /        60
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[7] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[8] (in view: work.top(verilog)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[11] (in view: work.top(verilog)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|Replicating instance II_1.counter[12] (in view: work.top(verilog)) with 10 loads 1 time to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   5		0h:00m:00s		    -1.37ns		 130 /        64
   6		0h:00m:00s		    -1.37ns		 133 /        64


   7		0h:00m:00s		    -1.37ns		 128 /        64
@A: BN291 :"c:\code\tas\tas\tastable\fpga\top.v":273:0:273:5|Boundary register arse.clocksen (in view: work.top(verilog)) is packed into a complex cell. To disable register packing, set syn_keep=1 on the net between the register and the complex cell. 
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 64 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 5 clock pin(s) of sequential element(s)
35 instances converted, 5 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst        SB_PLL40_PAD           64         arse.cunt[0]   
=======================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 5          arse.di4.io_0       No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 137MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 137MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 8.09ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 8.09ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 8.09ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 12:40:54 2023
#


Top view:               top
Requested Frequency:    123.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.428

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     123.6 MHz     NA            8.091         NA            NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            123.6 MHz     NA            8.091         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            123.6 MHz     105.1 MHz     8.091         9.519         -1.428      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  8.091       -1.428  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                          Starting                                                                     Arrival           
Instance                  Reference                          Type         Pin     Net                  Time        Slack 
                          Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------
II_1.counter[15]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]          0.540       -1.428
II_1.counter[10]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[10]          0.540       -1.421
II_1.counter[7]           top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]           0.540       -1.400
II_1.counter[16]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]          0.540       -1.379
II_1.counter_fast[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter_fast[11]     0.540       -1.372
II_1.counter[17]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]          0.540       -1.358
II_1.counter[8]           top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]           0.540       -1.351
II_1.counter[18]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]          0.540       -1.344
II_1.counter[13]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]          0.540       -1.337
II_1.counter[9]           top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]           0.540       -1.330
=========================================================================================================================


Ending Points with Worst Slack
******************************

                      Starting                                                                             Required           
Instance              Reference                          Type          Pin     Net                         Time         Slack 
                      Clock                                                                                                   
------------------------------------------------------------------------------------------------------------------------------
arse.cunt[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cunt_en[2]                  7.986        -1.428
arse.cunt[3]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cunt_en[3]                  7.986        -1.428
arse.cunt[4]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cunt_en[4]                  7.986        -1.428
arse.cunt[5]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cunt_en[5]                  7.986        -1.428
arse.cunt[6]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cunt_en[6]                  7.986        -1.428
arse.cunt[7]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cunt_en[7]                  7.986        -1.428
arse.cunt[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cunt_en[0]                  7.986        -1.379
arse.cunt[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cunt_en[1]                  7.986        -1.358
arse.clocksen_esr     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       un2_clock_outlt23_0_i_0     8.091        -1.344
arse.cunt_esr[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_71_0                      8.091        -1.344
==============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      8.091
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.986

    - Propagation time:                      9.414
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                4
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            arse.cunt[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[15]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           10        
II_1.counter_RNIUBFB1_3[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1_3[16]     SB_LUT4      O        Out     0.449     2.588       -         
g2_3                            Net          -        -       1.371     -           1         
II_1.counter_RNIQV712[19]       SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIQV712[19]       SB_LUT4      O        Out     0.379     4.338       -         
counter_RNIQV712[19]            Net          -        -       1.371     -           1         
II_1.counter_RNIVT1S5[22]       SB_LUT4      I1       In      -         5.708       -         
II_1.counter_RNIVT1S5[22]       SB_LUT4      O        Out     0.379     6.087       -         
counter_RNIVT1S5[22]            Net          -        -       1.371     -           25        
arse.cunt_RNO[2]                SB_LUT4      I0       In      -         7.458       -         
arse.cunt_RNO[2]                SB_LUT4      O        Out     0.449     7.907       -         
cunt_en[2]                      Net          -        -       1.507     -           1         
arse.cunt[2]                    SB_DFFSR     D        In      -         9.414       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.519 is 2.300(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      8.091
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.986

    - Propagation time:                      9.414
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                4
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            arse.cunt[7] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[15]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           10        
II_1.counter_RNIUBFB1_3[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1_3[16]     SB_LUT4      O        Out     0.449     2.588       -         
g2_3                            Net          -        -       1.371     -           1         
II_1.counter_RNIQV712[19]       SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIQV712[19]       SB_LUT4      O        Out     0.379     4.338       -         
counter_RNIQV712[19]            Net          -        -       1.371     -           1         
II_1.counter_RNIVT1S5[22]       SB_LUT4      I1       In      -         5.708       -         
II_1.counter_RNIVT1S5[22]       SB_LUT4      O        Out     0.379     6.087       -         
counter_RNIVT1S5[22]            Net          -        -       1.371     -           25        
arse.cunt_RNO[7]                SB_LUT4      I0       In      -         7.458       -         
arse.cunt_RNO[7]                SB_LUT4      O        Out     0.449     7.907       -         
cunt_en[7]                      Net          -        -       1.507     -           1         
arse.cunt[7]                    SB_DFFSR     D        In      -         9.414       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.519 is 2.300(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      8.091
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.986

    - Propagation time:                      9.414
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                4
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            arse.cunt[6] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[15]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           10        
II_1.counter_RNIUBFB1_3[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1_3[16]     SB_LUT4      O        Out     0.449     2.588       -         
g2_3                            Net          -        -       1.371     -           1         
II_1.counter_RNIQV712[19]       SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIQV712[19]       SB_LUT4      O        Out     0.379     4.338       -         
counter_RNIQV712[19]            Net          -        -       1.371     -           1         
II_1.counter_RNIVT1S5[22]       SB_LUT4      I1       In      -         5.708       -         
II_1.counter_RNIVT1S5[22]       SB_LUT4      O        Out     0.379     6.087       -         
counter_RNIVT1S5[22]            Net          -        -       1.371     -           25        
arse.cunt_RNO[6]                SB_LUT4      I0       In      -         7.458       -         
arse.cunt_RNO[6]                SB_LUT4      O        Out     0.449     7.907       -         
cunt_en[6]                      Net          -        -       1.507     -           1         
arse.cunt[6]                    SB_DFFSR     D        In      -         9.414       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.519 is 2.300(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      8.091
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.986

    - Propagation time:                      9.414
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                4
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            arse.cunt[5] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[15]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           10        
II_1.counter_RNIUBFB1_3[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1_3[16]     SB_LUT4      O        Out     0.449     2.588       -         
g2_3                            Net          -        -       1.371     -           1         
II_1.counter_RNIQV712[19]       SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIQV712[19]       SB_LUT4      O        Out     0.379     4.338       -         
counter_RNIQV712[19]            Net          -        -       1.371     -           1         
II_1.counter_RNIVT1S5[22]       SB_LUT4      I1       In      -         5.708       -         
II_1.counter_RNIVT1S5[22]       SB_LUT4      O        Out     0.379     6.087       -         
counter_RNIVT1S5[22]            Net          -        -       1.371     -           25        
arse.cunt_RNO[5]                SB_LUT4      I0       In      -         7.458       -         
arse.cunt_RNO[5]                SB_LUT4      O        Out     0.449     7.907       -         
cunt_en[5]                      Net          -        -       1.507     -           1         
arse.cunt[5]                    SB_DFFSR     D        In      -         9.414       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.519 is 2.300(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      8.091
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         7.986

    - Propagation time:                      9.414
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.428

    Number of logic level(s):                4
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            arse.cunt[4] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[15]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           10        
II_1.counter_RNIUBFB1_3[16]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIUBFB1_3[16]     SB_LUT4      O        Out     0.449     2.588       -         
g2_3                            Net          -        -       1.371     -           1         
II_1.counter_RNIQV712[19]       SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIQV712[19]       SB_LUT4      O        Out     0.379     4.338       -         
counter_RNIQV712[19]            Net          -        -       1.371     -           1         
II_1.counter_RNIVT1S5[22]       SB_LUT4      I1       In      -         5.708       -         
II_1.counter_RNIVT1S5[22]       SB_LUT4      O        Out     0.379     6.087       -         
counter_RNIVT1S5[22]            Net          -        -       1.371     -           25        
arse.cunt_RNO[4]                SB_LUT4      I0       In      -         7.458       -         
arse.cunt_RNO[4]                SB_LUT4      O        Out     0.449     7.907       -         
cunt_en[4]                      Net          -        -       1.507     -           1         
arse.cunt[4]                    SB_DFFSR     D        In      -         9.414       -         
==============================================================================================
Total path delay (propagation time + setup) of 9.519 is 2.300(24.2%) logic and 7.219(75.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 137MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             7 uses
SB_CARRY        29 uses
SB_DFF          1 use
SB_DFFE         15 uses
SB_DFFESR       7 uses
SB_DFFSR        41 uses
SB_GB           1 use
VCC             7 uses
SB_LUT4         128 uses

I/O ports: 10
I/O primitives: 9
SB_IO          8 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   64 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 64
   Clock_divider|clock_out_derived_clock: 6

@S |Mapping Summary:
Total  LUTs: 128 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 128 = 128 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 137MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:40:54 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di4.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di4.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di4.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	128
    Number of DFFs      	:	64
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	29
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	8
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	11
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for sw1, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "II_1.clock_out_RNIN0E31_LC_4", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "II_1.counter_RNIVT1S5[22]_LC_62", in the clock network. Converting the timing arc to positive-unate

Design Statistics after Packing
    Number of LUTs      	:	140
    Number of DFFs      	:	64
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	41
        LUT, DFF and CARRY	:	23
    Combinational LogicCells
        Only LUT         	:	72
        CARRY Only       	:	3
        LUT with CARRY   	:	4
    LogicCells                  :	143/7680
    PLBs                        :	22/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 30.6 (sec)

Final Design Statistics
    Number of LUTs      	:	140
    Number of DFFs      	:	64
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	143/7680
    PLBs                        :	31/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 123.61 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 61.80 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 154.10 MHz | Target: 61.80 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 123.61 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 32.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 609
used logic cells: 143
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 609
used logic cells: 143
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "II_1.counter_RNIVT1S5_22_LC_20_30_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "II_1.clock_out_RNIN0E31_LC_19_31_6", in the clock network. Converting the timing arc to positive-unate
Read device time: 9
I1209: Started routing
I1223: Total Nets : 178 
I1212: Iteration  1 :    38 unrouted : 0 seconds
I1212: Iteration  2 :     6 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "II_1.counter_RNIVT1S5_22_LC_20_30_1", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "in0" to pin "lcout" of instance "II_1.clock_out_RNIN0E31_LC_19_31_6", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 12:49:46 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":333:4:333:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:26:306:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:27:307:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":310:30:310:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:18:312:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":314:19:314:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:22:308:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:49:46 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:49:46 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:49:46 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 12:49:47 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 12:49:47 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     32   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           1    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:49:48 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 12:49:48 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.77ns		  82 /        44
   2		0h:00m:00s		    -2.77ns		  82 /        44

   3		0h:00m:00s		    -1.37ns		  99 /        44
   4		0h:00m:00s		    -1.37ns		 100 /        44


   5		0h:00m:00s		    -0.72ns		 100 /        44
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
18 instances converted, 4 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst           SB_PLL40_PAD           43         arse.cpuresetcount[0]
@K:CKID0003       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 4          arse.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 109MB peak: 135MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 9.45ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 9.45ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 9.45ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 12:49:49 2023
#


Top view:               top
Requested Frequency:    105.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.667

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     105.8 MHz     351.5 MHz     9.447         2.845         NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            105.8 MHz     NA            9.447         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            105.8 MHz     90.0 MHz      9.447         11.115        -1.667      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
System                                    280.1 MHz     238.1 MHz     3.570         4.200         -0.630      system                                            system_clkgroup      
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                 |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                                 |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                                 |  No paths    -       |  3.570       -0.630  |  No paths    -      |  No paths    -    
System                          top|PLLOUTGLOBAL_derived_clock         |  No paths    -       |  No paths    -       |  No paths    -      |  9.447       3.498
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock         |  9.447       -1.667  |  No paths    -       |  No paths    -      |  No paths    -    
top|PLLOUTGLOBAL_derived_clock  Clock_divider|clock_out_derived_clock  |  9.447       6.602   |  No paths    -       |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.667
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.618
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.597
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.534
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -0.142
II_1.counter[20]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -0.093
II_1.counter[21]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[21]     0.540       -0.072
II_1.counter[22]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[22]     0.540       -0.009
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -0.002
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       0.019 
===============================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                         Required           
Instance                      Reference                          Type          Pin     Net                     Time         Slack 
                              Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuresetcount_en[0]     9.342        -1.667
arse.cpuresetcount[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuresetcount_en[1]     9.342        -1.667
arse.cpuresetcount[2]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuresetcount_en[2]     9.342        -1.667
arse.diveight.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_49_0                  9.447        -1.625
arse.cpuclkreset_esr          top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       onehertz_0_i_0          9.447        -1.583
arse.doingseven_esr           top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       onehertz_0_i_0          9.447        -1.583
arse.cpuresetcount_esr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_28_0                  9.447        -1.492
arse.diveight.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_28_1                  9.447        -1.492
arse.divseven.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter                 9.342        0.034 
arse.divseven.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_0               9.342        0.034 
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      11.009
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.667

    Number of logic level(s):                5
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           7         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJJQ31[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJJQ31[10]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto17_d_1        Net          -        -       1.371     -           1         
II_1.counter_RNIL5TF3[18]     SB_LUT4      I3       In      -         5.708       -         
II_1.counter_RNIL5TF3[18]     SB_LUT4      O        Out     0.316     6.024       -         
un2_clock_outlt20             Net          -        -       1.371     -           7         
II_1.counter_RNI0BTU5[21]     SB_LUT4      I3       In      -         7.395       -         
II_1.counter_RNI0BTU5[21]     SB_LUT4      O        Out     0.287     7.683       -         
counter_RNI0BTU5[21]          Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[0]     SB_LUT4      I0       In      -         9.054       -         
arse.cpuresetcount_RNO[0]     SB_LUT4      O        Out     0.449     9.502       -         
cpuresetcount_en[0]           Net          -        -       1.507     -           1         
arse.cpuresetcount[0]         SB_DFFSR     D        In      -         11.009      -         
============================================================================================
Total path delay (propagation time + setup) of 11.115 is 2.525(22.7%) logic and 8.590(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      11.009
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.667

    Number of logic level(s):                5
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           7         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJJQ31[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJJQ31[10]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto17_d_1        Net          -        -       1.371     -           1         
II_1.counter_RNIL5TF3[18]     SB_LUT4      I3       In      -         5.708       -         
II_1.counter_RNIL5TF3[18]     SB_LUT4      O        Out     0.316     6.024       -         
un2_clock_outlt20             Net          -        -       1.371     -           7         
II_1.counter_RNI0BTU5[21]     SB_LUT4      I3       In      -         7.395       -         
II_1.counter_RNI0BTU5[21]     SB_LUT4      O        Out     0.287     7.683       -         
counter_RNI0BTU5[21]          Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[2]     SB_LUT4      I0       In      -         9.054       -         
arse.cpuresetcount_RNO[2]     SB_LUT4      O        Out     0.449     9.502       -         
cpuresetcount_en[2]           Net          -        -       1.507     -           1         
arse.cpuresetcount[2]         SB_DFFSR     D        In      -         11.009      -         
============================================================================================
Total path delay (propagation time + setup) of 11.115 is 2.525(22.7%) logic and 8.590(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      11.009
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.667

    Number of logic level(s):                5
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.cpuresetcount[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[7]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                    Net          -        -       1.599     -           7         
II_1.counter_RNIAVUO[7]       SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.449     2.588       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJJQ31[10]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNIJJQ31[10]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto17_d_1        Net          -        -       1.371     -           1         
II_1.counter_RNIL5TF3[18]     SB_LUT4      I3       In      -         5.708       -         
II_1.counter_RNIL5TF3[18]     SB_LUT4      O        Out     0.316     6.024       -         
un2_clock_outlt20             Net          -        -       1.371     -           7         
II_1.counter_RNI0BTU5[21]     SB_LUT4      I3       In      -         7.395       -         
II_1.counter_RNI0BTU5[21]     SB_LUT4      O        Out     0.287     7.683       -         
counter_RNI0BTU5[21]          Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[1]     SB_LUT4      I0       In      -         9.054       -         
arse.cpuresetcount_RNO[1]     SB_LUT4      O        Out     0.449     9.502       -         
cpuresetcount_en[1]           Net          -        -       1.507     -           1         
arse.cpuresetcount[1]         SB_DFFSR     D        In      -         11.009      -         
============================================================================================
Total path delay (propagation time + setup) of 11.115 is 2.525(22.7%) logic and 8.590(77.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.447
    - Setup time:                            0.000
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.447

    - Propagation time:                      11.073
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.625

    Number of logic level(s):                5
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.diveight.dout_esr[1] / E
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                              Type          Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
II_1.counter[7]                   SB_DFFSR      Q        Out     0.540     0.540       -         
counter[7]                        Net           -        -       1.599     -           7         
II_1.counter_RNIAVUO[7]           SB_LUT4       I0       In      -         2.139       -         
II_1.counter_RNIAVUO[7]           SB_LUT4       O        Out     0.449     2.588       -         
counter_RNIAVUO[7]                Net           -        -       1.371     -           1         
II_1.counter_RNIJJQ31[10]         SB_LUT4       I2       In      -         3.959       -         
II_1.counter_RNIJJQ31[10]         SB_LUT4       O        Out     0.379     4.338       -         
un2_clock_outlto17_d_1            Net           -        -       1.371     -           1         
II_1.counter_RNIL5TF3[18]         SB_LUT4       I3       In      -         5.708       -         
II_1.counter_RNIL5TF3[18]         SB_LUT4       O        Out     0.316     6.024       -         
un2_clock_outlt20                 Net           -        -       1.371     -           7         
II_1.clock_out_RNI6LIV6           SB_LUT4       I1       In      -         7.395       -         
II_1.clock_out_RNI6LIV6           SB_LUT4       O        Out     0.400     7.795       -         
clock_out_RNI6LIV6                Net           -        -       1.371     -           4         
arse.diveight.dout_esr_RNO[1]     SB_LUT4       I1       In      -         9.166       -         
arse.diveight.dout_esr_RNO[1]     SB_LUT4       O        Out     0.400     9.566       -         
N_49_0                            Net           -        -       1.507     -           1         
arse.diveight.dout_esr[1]         SB_DFFESR     E        In      -         11.073      -         
=================================================================================================
Total path delay (propagation time + setup) of 11.073 is 2.483(22.4%) logic and 8.590(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      10.960
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.618

    Number of logic level(s):                5
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
II_1.counter[8]               SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]                    Net          -        -       1.599     -           7         
II_1.counter_RNIAVUO[7]       SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIAVUO[7]       SB_LUT4      O        Out     0.400     2.539       -         
counter_RNIAVUO[7]            Net          -        -       1.371     -           1         
II_1.counter_RNIJJQ31[10]     SB_LUT4      I2       In      -         3.910       -         
II_1.counter_RNIJJQ31[10]     SB_LUT4      O        Out     0.379     4.288       -         
un2_clock_outlto17_d_1        Net          -        -       1.371     -           1         
II_1.counter_RNIL5TF3[18]     SB_LUT4      I3       In      -         5.659       -         
II_1.counter_RNIL5TF3[18]     SB_LUT4      O        Out     0.316     5.975       -         
un2_clock_outlt20             Net          -        -       1.371     -           7         
II_1.counter_RNI0BTU5[21]     SB_LUT4      I3       In      -         7.346       -         
II_1.counter_RNI0BTU5[21]     SB_LUT4      O        Out     0.287     7.633       -         
counter_RNI0BTU5[21]          Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[0]     SB_LUT4      I0       In      -         9.005       -         
arse.cpuresetcount_RNO[0]     SB_LUT4      O        Out     0.449     9.453       -         
cpuresetcount_en[0]           Net          -        -       1.507     -           1         
arse.cpuresetcount[0]         SB_DFFSR     D        In      -         10.960      -         
============================================================================================
Total path delay (propagation time + setup) of 11.066 is 2.475(22.4%) logic and 8.590(77.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.630
===============================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                         Required           
Instance                      Reference     Type          Pin     Net                          Time         Slack 
                              Clock                                                                               
------------------------------------------------------------------------------------------------------------------
arse.apusynclatched           System        SB_DFFN       D       apusynclatched_1             3.465        -0.630
arse.cpuclkreset_esr          System        SB_DFFESR     D       cpuclkreset_esr_RNO          9.342        3.498 
arse.doingseven_esr           System        SB_DFFESR     D       doingseven_esr_RNO           9.342        3.561 
arse.cpuresetcount_esr[3]     System        SB_DFFESR     D       cpuresetcount_esr_RNO[3]     9.342        5.353 
arse.cpuresetcount[0]         System        SB_DFFSR      D       cpuresetcount_en[0]          9.342        5.381 
arse.cpuresetcount[2]         System        SB_DFFSR      D       cpuresetcount_en[2]          9.342        5.493 
arse.cpuresetcount[1]         System        SB_DFFSR      D       cpuresetcount_en[1]          9.342        5.633 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.630

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           5         
arse.apusynclatched_RNO     SB_LUT4     I0       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.449     2.588       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.095       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      5.845
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.498

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset_esr / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                           Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
arse.apusynclatched            SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                 Net           -        -       1.599     -           5         
arse.cpuclkreset_esr_RNO_0     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_esr_RNO_0     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_en_2               Net           -        -       1.371     -           1         
arse.cpuclkreset_esr_RNO       SB_LUT4       I2       In      -         3.959       -         
arse.cpuclkreset_esr_RNO       SB_LUT4       O        Out     0.379     4.338       -         
cpuclkreset_esr_RNO            Net           -        -       1.507     -           1         
arse.cpuclkreset_esr           SB_DFFESR     D        In      -         5.845       -         
==============================================================================================
Total path delay (propagation time + setup) of 5.950 is 1.473(24.8%) logic and 4.477(75.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      5.781
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.561

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven_esr / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           5         
arse.doingseven_esr_RNO_0     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_esr_RNO_0     SB_LUT4       O        Out     0.449     2.588       -         
doingseven_en_2               Net           -        -       1.371     -           1         
arse.doingseven_esr_RNO       SB_LUT4       I3       In      -         3.959       -         
arse.doingseven_esr_RNO       SB_LUT4       O        Out     0.316     4.274       -         
doingseven_esr_RNO            Net           -        -       1.507     -           1         
arse.doingseven_esr           SB_DFFESR     D        In      -         5.781       -         
=============================================================================================
Total path delay (propagation time + setup) of 5.887 is 1.410(23.9%) logic and 4.477(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      3.989
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.353

    Number of logic level(s):                4
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_esr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.386     -           1         
arse.cpuresetcount_esr_RNO[3]        SB_LUT4       I3       In      -         2.167       -         
arse.cpuresetcount_esr_RNO[3]        SB_LUT4       O        Out     0.316     2.482       -         
cpuresetcount_esr_RNO[3]             Net           -        -       1.507     -           1         
arse.cpuresetcount_esr[3]            SB_DFFESR     D        In      -         3.989       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.094 is 1.339(32.7%) logic and 2.755(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.447
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.342

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.381

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN      Q        Out     0.540     0.540       -         
apusynclatched                Net          -        -       1.599     -           5         
arse.cpuresetcount_RNO[0]     SB_LUT4      I3       In      -         2.139       -         
arse.cpuresetcount_RNO[0]     SB_LUT4      O        Out     0.316     2.455       -         
cpuresetcount_en[0]           Net          -        -       1.507     -           1         
arse.cpuresetcount[0]         SB_DFFSR     D        In      -         3.962       -         
============================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        25 uses
SB_DFF          4 uses
SB_DFFE         7 uses
SB_DFFESR       5 uses
SB_DFFN         1 use
SB_DFFSR        27 uses
SB_GB           2 uses
VCC             4 uses
SB_LUT4         100 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   44 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 43
   Clock_divider|clock_out_derived_clock: 5

@S |Mapping Summary:
Total  LUTs: 100 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 100 = 100 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 135MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 12:49:49 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	100
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	2
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	103
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	24
    Combinational LogicCells
        Only LUT         	:	59
        CARRY Only       	:	6
        LUT with CARRY   	:	0
    LogicCells                  :	109/7680
    PLBs                        :	20/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 12.4 (sec)

Final Design Statistics
    Number of LUTs      	:	103
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	109/7680
    PLBs                        :	28/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 105.82 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 52.91 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 136.84 MHz | Target: 52.91 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 105.82 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 13.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 518
used logic cells: 109
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 518
used logic cells: 109
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 138 
I1212: Iteration  1 :    17 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 13:04:22 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":333:4:333:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:26:306:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:27:307:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":310:30:310:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:18:312:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":314:19:314:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:22:308:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:04:22 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:04:22 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:04:22 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:04:23 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 13:04:23 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     32   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           1    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 13:04:24 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 13:04:24 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  89 /        44
   2		0h:00m:00s		    -2.28ns		  89 /        44
   3		0h:00m:00s		    -2.28ns		  89 /        44

   4		0h:00m:00s		    -2.28ns		 116 /        44
   5		0h:00m:00s		    -2.28ns		 115 /        44


   6		0h:00m:00s		    -2.28ns		 115 /        44
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
18 instances converted, 4 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst           SB_PLL40_PAD           43         arse.cpuresetcount[0]
@K:CKID0003       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 4          arse.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 9.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 9.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 9.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 13:04:25 2023
#


Top view:               top
Requested Frequency:    105.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.670

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     105.7 MHz     351.5 MHz     9.465         2.845         NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            105.7 MHz     NA            9.465         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            105.7 MHz     89.8 MHz      9.465         11.136        -1.670      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
System                                    280.1 MHz     238.1 MHz     3.570         4.200         -0.630      system                                            system_clkgroup      
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                 |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                                 |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                                 |  No paths    -       |  3.570       -0.630  |  No paths    -      |  No paths    -    
System                          top|PLLOUTGLOBAL_derived_clock         |  No paths    -       |  No paths    -       |  No paths    -      |  9.465       3.495
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock         |  9.465       -1.670  |  No paths    -       |  No paths    -      |  No paths    -    
top|PLLOUTGLOBAL_derived_clock  Clock_divider|clock_out_derived_clock  |  9.465       6.620   |  No paths    -       |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.670
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.621
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.621
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.600
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.579
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.551
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -0.075
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -0.026
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       0.009 
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       0.037 
===============================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                         Required           
Instance                      Reference                          Type          Pin     Net                     Time         Slack 
                              Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuresetcount_en[0]     9.360        -1.670
arse.cpuresetcount[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuresetcount_en[1]     9.360        -1.670
arse.cpuresetcount[2]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuresetcount_en[2]     9.360        -1.670
arse.cpuresetcount_esr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_28_0                  9.465        -1.516
arse.diveight.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_28_1                  9.465        -1.516
arse.divseven.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter                 9.360        -0.075
arse.divseven.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_0               9.360        -0.075
arse.divseven.counter[2]      top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_1               9.360        -0.075
arse.diveight.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_49_0                  9.465        0.079 
arse.cpuclkreset              top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuclkreset_en          9.360        0.100 
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      11.030
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.670

    Number of logic level(s):                5
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[15]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           8         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto17_1_0          Net          -        -       1.371     -           2         
II_1.counter_RNIHL612[12]       SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIHL612[12]       SB_LUT4      O        Out     0.287     4.246       -         
g3_0                            Net          -        -       1.371     -           1         
II_1.counter_RNIU8965[18]       SB_LUT4      I1       In      -         5.617       -         
II_1.counter_RNIU8965[18]       SB_LUT4      O        Out     0.400     6.017       -         
g3                              Net          -        -       1.371     -           1         
II_1.counter_RNI23KK6[21]       SB_LUT4      I3       In      -         7.388       -         
II_1.counter_RNI23KK6[21]       SB_LUT4      O        Out     0.316     7.704       -         
counter_RNI23KK6[21]            Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[0]       SB_LUT4      I0       In      -         9.075       -         
arse.cpuresetcount_RNO[0]       SB_LUT4      O        Out     0.449     9.523       -         
cpuresetcount_en[0]             Net          -        -       1.507     -           1         
arse.cpuresetcount[0]           SB_DFFSR     D        In      -         11.030      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.136 is 2.546(22.9%) logic and 8.590(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      11.030
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.670

    Number of logic level(s):                5
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[15]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           8         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto17_1_0          Net          -        -       1.371     -           2         
II_1.counter_RNIHL612[12]       SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIHL612[12]       SB_LUT4      O        Out     0.287     4.246       -         
g3_0                            Net          -        -       1.371     -           1         
II_1.counter_RNIU8965[18]       SB_LUT4      I1       In      -         5.617       -         
II_1.counter_RNIU8965[18]       SB_LUT4      O        Out     0.400     6.017       -         
g3                              Net          -        -       1.371     -           1         
II_1.counter_RNI23KK6[21]       SB_LUT4      I3       In      -         7.388       -         
II_1.counter_RNI23KK6[21]       SB_LUT4      O        Out     0.316     7.704       -         
counter_RNI23KK6[21]            Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[2]       SB_LUT4      I0       In      -         9.075       -         
arse.cpuresetcount_RNO[2]       SB_LUT4      O        Out     0.449     9.523       -         
cpuresetcount_en[2]             Net          -        -       1.507     -           1         
arse.cpuresetcount[2]           SB_DFFSR     D        In      -         11.030      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.136 is 2.546(22.9%) logic and 8.590(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      11.030
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.670

    Number of logic level(s):                5
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            arse.cpuresetcount[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[15]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           8         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto17_1_0          Net          -        -       1.371     -           2         
II_1.counter_RNIHL612[12]       SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIHL612[12]       SB_LUT4      O        Out     0.287     4.246       -         
g3_0                            Net          -        -       1.371     -           1         
II_1.counter_RNIU8965[18]       SB_LUT4      I1       In      -         5.617       -         
II_1.counter_RNIU8965[18]       SB_LUT4      O        Out     0.400     6.017       -         
g3                              Net          -        -       1.371     -           1         
II_1.counter_RNI23KK6[21]       SB_LUT4      I3       In      -         7.388       -         
II_1.counter_RNI23KK6[21]       SB_LUT4      O        Out     0.316     7.704       -         
counter_RNI23KK6[21]            Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[1]       SB_LUT4      I0       In      -         9.075       -         
arse.cpuresetcount_RNO[1]       SB_LUT4      O        Out     0.449     9.523       -         
cpuresetcount_en[1]             Net          -        -       1.507     -           1         
arse.cpuresetcount[1]           SB_DFFSR     D        In      -         11.030      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.136 is 2.546(22.9%) logic and 8.590(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      10.981
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.621

    Number of logic level(s):                5
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           5         
II_1.counter_RNI0A3E[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNI0A3E[7]         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlt11               Net          -        -       1.371     -           4         
II_1.counter_RNI03E42_0[11]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI03E42_0[11]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto17_d_0          Net          -        -       1.371     -           1         
II_1.counter_RNIU8965[18]       SB_LUT4      I3       In      -         5.708       -         
II_1.counter_RNIU8965[18]       SB_LUT4      O        Out     0.287     5.996       -         
g3                              Net          -        -       1.371     -           1         
II_1.counter_RNI23KK6[21]       SB_LUT4      I3       In      -         7.367       -         
II_1.counter_RNI23KK6[21]       SB_LUT4      O        Out     0.287     7.654       -         
counter_RNI23KK6[21]            Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[0]       SB_LUT4      I0       In      -         9.025       -         
arse.cpuresetcount_RNO[0]       SB_LUT4      O        Out     0.449     9.474       -         
cpuresetcount_en[0]             Net          -        -       1.507     -           1         
arse.cpuresetcount[0]           SB_DFFSR     D        In      -         10.981      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.086 is 2.496(22.5%) logic and 8.590(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      10.981
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.621

    Number of logic level(s):                5
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[16]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                     Net          -        -       1.599     -           8         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto17_1_0          Net          -        -       1.371     -           2         
II_1.counter_RNIHL612[12]       SB_LUT4      I3       In      -         3.910       -         
II_1.counter_RNIHL612[12]       SB_LUT4      O        Out     0.287     4.197       -         
g3_0                            Net          -        -       1.371     -           1         
II_1.counter_RNIU8965[18]       SB_LUT4      I1       In      -         5.568       -         
II_1.counter_RNIU8965[18]       SB_LUT4      O        Out     0.400     5.968       -         
g3                              Net          -        -       1.371     -           1         
II_1.counter_RNI23KK6[21]       SB_LUT4      I3       In      -         7.339       -         
II_1.counter_RNI23KK6[21]       SB_LUT4      O        Out     0.316     7.654       -         
counter_RNI23KK6[21]            Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[0]       SB_LUT4      I0       In      -         9.025       -         
arse.cpuresetcount_RNO[0]       SB_LUT4      O        Out     0.449     9.474       -         
cpuresetcount_en[0]             Net          -        -       1.507     -           1         
arse.cpuresetcount[0]           SB_DFFSR     D        In      -         10.981      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.086 is 2.496(22.5%) logic and 8.590(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.630
===============================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                         Required           
Instance                      Reference     Type          Pin     Net                          Time         Slack 
                              Clock                                                                               
------------------------------------------------------------------------------------------------------------------
arse.apusynclatched           System        SB_DFFN       D       apusynclatched_1             3.465        -0.630
arse.cpuclkreset              System        SB_DFFSR      D       cpuclkreset_en               9.360        3.494 
arse.doingseven               System        SB_DFFSR      D       doingseven_en                9.360        3.494 
arse.cpuresetcount_esr[3]     System        SB_DFFESR     D       cpuresetcount_esr_RNO[3]     9.360        5.371 
arse.cpuresetcount[0]         System        SB_DFFSR      D       cpuresetcount_en[0]          9.360        5.398 
arse.cpuresetcount[2]         System        SB_DFFSR      D       cpuresetcount_en[2]          9.360        5.511 
arse.cpuresetcount[1]         System        SB_DFFSR      D       cpuresetcount_en[1]          9.360        5.651 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.630

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           5         
arse.apusynclatched_RNO     SB_LUT4     I0       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.449     2.588       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.095       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.494

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
arse.apusynclatched       SB_DFFN      Q        Out     0.540     0.540       -         
apusynclatched            Net          -        -       1.599     -           5         
arse.doingseven_RNO_0     SB_LUT4      I0       In      -         2.139       -         
arse.doingseven_RNO_0     SB_LUT4      O        Out     0.449     2.588       -         
doingseven_en_2           Net          -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4      I1       In      -         3.959       -         
arse.doingseven_RNO       SB_LUT4      O        Out     0.400     4.359       -         
doingseven_en             Net          -        -       1.507     -           1         
arse.doingseven           SB_DFFSR     D        In      -         5.865       -         
========================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.494

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN      Q        Out     0.540     0.540       -         
apusynclatched             Net          -        -       1.599     -           5         
arse.cpuclkreset_RNO_0     SB_LUT4      I0       In      -         2.139       -         
arse.cpuclkreset_RNO_0     SB_LUT4      O        Out     0.449     2.588       -         
cpuclkreset_en_2           Net          -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4      I1       In      -         3.959       -         
arse.cpuclkreset_RNO       SB_LUT4      O        Out     0.400     4.359       -         
cpuclkreset_en             Net          -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFSR     D        In      -         5.865       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      3.989
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.371

    Number of logic level(s):                4
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_esr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.386     -           1         
arse.cpuresetcount_esr_RNO[3]        SB_LUT4       I3       In      -         2.167       -         
arse.cpuresetcount_esr_RNO[3]        SB_LUT4       O        Out     0.316     2.482       -         
cpuresetcount_esr_RNO[3]             Net           -        -       1.507     -           1         
arse.cpuresetcount_esr[3]            SB_DFFESR     D        In      -         3.989       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.094 is 1.339(32.7%) logic and 2.755(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.398

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN      Q        Out     0.540     0.540       -         
apusynclatched                Net          -        -       1.599     -           5         
arse.cpuresetcount_RNO[0]     SB_LUT4      I3       In      -         2.139       -         
arse.cpuresetcount_RNO[0]     SB_LUT4      O        Out     0.316     2.455       -         
cpuresetcount_en[0]           Net          -        -       1.507     -           1         
arse.cpuresetcount[0]         SB_DFFSR     D        In      -         3.962       -         
============================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        25 uses
SB_DFF          4 uses
SB_DFFE         7 uses
SB_DFFESR       3 uses
SB_DFFN         1 use
SB_DFFSR        29 uses
SB_GB           2 uses
VCC             4 uses
SB_LUT4         115 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   44 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 43
   Clock_divider|clock_out_derived_clock: 5

@S |Mapping Summary:
Total  LUTs: 115 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 115 = 115 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 13:04:25 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	115
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	120
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	24
    Combinational LogicCells
        Only LUT         	:	76
        CARRY Only       	:	6
        LUT with CARRY   	:	0
    LogicCells                  :	126/7680
    PLBs                        :	24/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 14.4 (sec)

Final Design Statistics
    Number of LUTs      	:	120
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	126/7680
    PLBs                        :	31/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 105.71 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 52.85 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 150.29 MHz | Target: 52.85 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 105.71 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 15.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 529
used logic cells: 126
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 529
used logic cells: 126
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 158 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 13:12:09 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":333:4:333:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:26:306:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:27:307:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":310:30:310:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:18:312:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":314:19:314:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:22:308:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:12:09 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:12:09 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:12:09 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:12:10 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 13:12:10 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     32   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           1    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 13:12:10 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 13:12:10 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  89 /        44
   2		0h:00m:00s		    -2.28ns		  89 /        44
   3		0h:00m:00s		    -2.28ns		  89 /        44

   4		0h:00m:00s		    -2.28ns		 116 /        44
   5		0h:00m:00s		    -2.28ns		 115 /        44


   6		0h:00m:00s		    -2.28ns		 115 /        44
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
18 instances converted, 4 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst           SB_PLL40_PAD           43         arse.cpuresetcount[0]
@K:CKID0003       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 4          arse.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 9.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 9.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 9.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 13:12:12 2023
#


Top view:               top
Requested Frequency:    105.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.670

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     105.7 MHz     351.5 MHz     9.465         2.845         NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            105.7 MHz     NA            9.465         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            105.7 MHz     89.8 MHz      9.465         11.136        -1.670      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
System                                    280.1 MHz     238.1 MHz     3.570         4.200         -0.630      system                                            system_clkgroup      
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                 |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                                 |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                                 |  No paths    -       |  3.570       -0.630  |  No paths    -      |  No paths    -    
System                          top|PLLOUTGLOBAL_derived_clock         |  No paths    -       |  No paths    -       |  No paths    -      |  9.465       3.495
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock         |  9.465       -1.670  |  No paths    -       |  No paths    -      |  No paths    -    
top|PLLOUTGLOBAL_derived_clock  Clock_divider|clock_out_derived_clock  |  9.465       6.620   |  No paths    -       |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.670
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.621
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.621
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.600
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.579
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.551
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -0.075
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -0.026
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       0.009 
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       0.037 
===============================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                         Required           
Instance                      Reference                          Type          Pin     Net                     Time         Slack 
                              Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuresetcount_en[0]     9.360        -1.670
arse.cpuresetcount[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuresetcount_en[1]     9.360        -1.670
arse.cpuresetcount[2]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuresetcount_en[2]     9.360        -1.670
arse.cpuresetcount_esr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_28_0                  9.465        -1.516
arse.diveight.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_28_1                  9.465        -1.516
arse.divseven.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter                 9.360        -0.075
arse.divseven.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_0               9.360        -0.075
arse.divseven.counter[2]      top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_1               9.360        -0.075
arse.diveight.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_49_0                  9.465        0.079 
arse.cpuclkreset              top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuclkreset_en          9.360        0.100 
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      11.030
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.670

    Number of logic level(s):                5
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[15]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           8         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto17_1_0          Net          -        -       1.371     -           2         
II_1.counter_RNIHL612[12]       SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIHL612[12]       SB_LUT4      O        Out     0.287     4.246       -         
g3_0                            Net          -        -       1.371     -           1         
II_1.counter_RNIU8965[18]       SB_LUT4      I1       In      -         5.617       -         
II_1.counter_RNIU8965[18]       SB_LUT4      O        Out     0.400     6.017       -         
g3                              Net          -        -       1.371     -           1         
II_1.counter_RNI23KK6[21]       SB_LUT4      I3       In      -         7.388       -         
II_1.counter_RNI23KK6[21]       SB_LUT4      O        Out     0.316     7.704       -         
counter_RNI23KK6[21]            Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[0]       SB_LUT4      I0       In      -         9.075       -         
arse.cpuresetcount_RNO[0]       SB_LUT4      O        Out     0.449     9.523       -         
cpuresetcount_en[0]             Net          -        -       1.507     -           1         
arse.cpuresetcount[0]           SB_DFFSR     D        In      -         11.030      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.136 is 2.546(22.9%) logic and 8.590(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      11.030
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.670

    Number of logic level(s):                5
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[15]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           8         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto17_1_0          Net          -        -       1.371     -           2         
II_1.counter_RNIHL612[12]       SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIHL612[12]       SB_LUT4      O        Out     0.287     4.246       -         
g3_0                            Net          -        -       1.371     -           1         
II_1.counter_RNIU8965[18]       SB_LUT4      I1       In      -         5.617       -         
II_1.counter_RNIU8965[18]       SB_LUT4      O        Out     0.400     6.017       -         
g3                              Net          -        -       1.371     -           1         
II_1.counter_RNI23KK6[21]       SB_LUT4      I3       In      -         7.388       -         
II_1.counter_RNI23KK6[21]       SB_LUT4      O        Out     0.316     7.704       -         
counter_RNI23KK6[21]            Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[2]       SB_LUT4      I0       In      -         9.075       -         
arse.cpuresetcount_RNO[2]       SB_LUT4      O        Out     0.449     9.523       -         
cpuresetcount_en[2]             Net          -        -       1.507     -           1         
arse.cpuresetcount[2]           SB_DFFSR     D        In      -         11.030      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.136 is 2.546(22.9%) logic and 8.590(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      11.030
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.670

    Number of logic level(s):                5
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            arse.cpuresetcount[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[15]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           8         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto17_1_0          Net          -        -       1.371     -           2         
II_1.counter_RNIHL612[12]       SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIHL612[12]       SB_LUT4      O        Out     0.287     4.246       -         
g3_0                            Net          -        -       1.371     -           1         
II_1.counter_RNIU8965[18]       SB_LUT4      I1       In      -         5.617       -         
II_1.counter_RNIU8965[18]       SB_LUT4      O        Out     0.400     6.017       -         
g3                              Net          -        -       1.371     -           1         
II_1.counter_RNI23KK6[21]       SB_LUT4      I3       In      -         7.388       -         
II_1.counter_RNI23KK6[21]       SB_LUT4      O        Out     0.316     7.704       -         
counter_RNI23KK6[21]            Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[1]       SB_LUT4      I0       In      -         9.075       -         
arse.cpuresetcount_RNO[1]       SB_LUT4      O        Out     0.449     9.523       -         
cpuresetcount_en[1]             Net          -        -       1.507     -           1         
arse.cpuresetcount[1]           SB_DFFSR     D        In      -         11.030      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.136 is 2.546(22.9%) logic and 8.590(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      10.981
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.621

    Number of logic level(s):                5
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           5         
II_1.counter_RNI0A3E[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNI0A3E[7]         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlt11               Net          -        -       1.371     -           4         
II_1.counter_RNI03E42_0[11]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI03E42_0[11]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto17_d_0          Net          -        -       1.371     -           1         
II_1.counter_RNIU8965[18]       SB_LUT4      I3       In      -         5.708       -         
II_1.counter_RNIU8965[18]       SB_LUT4      O        Out     0.287     5.996       -         
g3                              Net          -        -       1.371     -           1         
II_1.counter_RNI23KK6[21]       SB_LUT4      I3       In      -         7.367       -         
II_1.counter_RNI23KK6[21]       SB_LUT4      O        Out     0.287     7.654       -         
counter_RNI23KK6[21]            Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[0]       SB_LUT4      I0       In      -         9.025       -         
arse.cpuresetcount_RNO[0]       SB_LUT4      O        Out     0.449     9.474       -         
cpuresetcount_en[0]             Net          -        -       1.507     -           1         
arse.cpuresetcount[0]           SB_DFFSR     D        In      -         10.981      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.086 is 2.496(22.5%) logic and 8.590(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      10.981
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.621

    Number of logic level(s):                5
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[16]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                     Net          -        -       1.599     -           8         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto17_1_0          Net          -        -       1.371     -           2         
II_1.counter_RNIHL612[12]       SB_LUT4      I3       In      -         3.910       -         
II_1.counter_RNIHL612[12]       SB_LUT4      O        Out     0.287     4.197       -         
g3_0                            Net          -        -       1.371     -           1         
II_1.counter_RNIU8965[18]       SB_LUT4      I1       In      -         5.568       -         
II_1.counter_RNIU8965[18]       SB_LUT4      O        Out     0.400     5.968       -         
g3                              Net          -        -       1.371     -           1         
II_1.counter_RNI23KK6[21]       SB_LUT4      I3       In      -         7.339       -         
II_1.counter_RNI23KK6[21]       SB_LUT4      O        Out     0.316     7.654       -         
counter_RNI23KK6[21]            Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[0]       SB_LUT4      I0       In      -         9.025       -         
arse.cpuresetcount_RNO[0]       SB_LUT4      O        Out     0.449     9.474       -         
cpuresetcount_en[0]             Net          -        -       1.507     -           1         
arse.cpuresetcount[0]           SB_DFFSR     D        In      -         10.981      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.086 is 2.496(22.5%) logic and 8.590(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.630
===============================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                         Required           
Instance                      Reference     Type          Pin     Net                          Time         Slack 
                              Clock                                                                               
------------------------------------------------------------------------------------------------------------------
arse.apusynclatched           System        SB_DFFN       D       apusynclatched_1             3.465        -0.630
arse.cpuclkreset              System        SB_DFFSR      D       cpuclkreset_en               9.360        3.494 
arse.doingseven               System        SB_DFFSR      D       doingseven_en                9.360        3.494 
arse.cpuresetcount_esr[3]     System        SB_DFFESR     D       cpuresetcount_esr_RNO[3]     9.360        5.371 
arse.cpuresetcount[0]         System        SB_DFFSR      D       cpuresetcount_en[0]          9.360        5.398 
arse.cpuresetcount[2]         System        SB_DFFSR      D       cpuresetcount_en[2]          9.360        5.511 
arse.cpuresetcount[1]         System        SB_DFFSR      D       cpuresetcount_en[1]          9.360        5.651 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.630

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           5         
arse.apusynclatched_RNO     SB_LUT4     I0       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.449     2.588       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.095       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.494

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
arse.apusynclatched       SB_DFFN      Q        Out     0.540     0.540       -         
apusynclatched            Net          -        -       1.599     -           5         
arse.doingseven_RNO_0     SB_LUT4      I0       In      -         2.139       -         
arse.doingseven_RNO_0     SB_LUT4      O        Out     0.449     2.588       -         
doingseven_en_2           Net          -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4      I1       In      -         3.959       -         
arse.doingseven_RNO       SB_LUT4      O        Out     0.400     4.359       -         
doingseven_en             Net          -        -       1.507     -           1         
arse.doingseven           SB_DFFSR     D        In      -         5.865       -         
========================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.494

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN      Q        Out     0.540     0.540       -         
apusynclatched             Net          -        -       1.599     -           5         
arse.cpuclkreset_RNO_0     SB_LUT4      I0       In      -         2.139       -         
arse.cpuclkreset_RNO_0     SB_LUT4      O        Out     0.449     2.588       -         
cpuclkreset_en_2           Net          -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4      I1       In      -         3.959       -         
arse.cpuclkreset_RNO       SB_LUT4      O        Out     0.400     4.359       -         
cpuclkreset_en             Net          -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFSR     D        In      -         5.865       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      3.989
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.371

    Number of logic level(s):                4
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_esr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.386     -           1         
arse.cpuresetcount_esr_RNO[3]        SB_LUT4       I3       In      -         2.167       -         
arse.cpuresetcount_esr_RNO[3]        SB_LUT4       O        Out     0.316     2.482       -         
cpuresetcount_esr_RNO[3]             Net           -        -       1.507     -           1         
arse.cpuresetcount_esr[3]            SB_DFFESR     D        In      -         3.989       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.094 is 1.339(32.7%) logic and 2.755(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.398

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN      Q        Out     0.540     0.540       -         
apusynclatched                Net          -        -       1.599     -           5         
arse.cpuresetcount_RNO[0]     SB_LUT4      I3       In      -         2.139       -         
arse.cpuresetcount_RNO[0]     SB_LUT4      O        Out     0.316     2.455       -         
cpuresetcount_en[0]           Net          -        -       1.507     -           1         
arse.cpuresetcount[0]         SB_DFFSR     D        In      -         3.962       -         
============================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        25 uses
SB_DFF          4 uses
SB_DFFE         7 uses
SB_DFFESR       3 uses
SB_DFFN         1 use
SB_DFFSR        29 uses
SB_GB           2 uses
VCC             4 uses
SB_LUT4         115 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   44 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 43
   Clock_divider|clock_out_derived_clock: 5

@S |Mapping Summary:
Total  LUTs: 115 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 115 = 115 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 13:12:12 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	115
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	120
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	24
    Combinational LogicCells
        Only LUT         	:	76
        CARRY Only       	:	6
        LUT with CARRY   	:	0
    LogicCells                  :	126/7680
    PLBs                        :	24/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 16.9 (sec)

Final Design Statistics
    Number of LUTs      	:	120
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	126/7680
    PLBs                        :	31/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 105.71 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 52.85 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 150.29 MHz | Target: 52.85 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 105.71 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 18.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 529
used logic cells: 126
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 529
used logic cells: 126
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 158 
I1212: Iteration  1 :    16 unrouted : 0 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 2 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 13:18:33 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":347:4:347:16|An instance name was not specified - using generated name II_1
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":317:13:317:25|defparam DIVR could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":318:13:318:25|defparam DIVF could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":319:13:319:25|defparam DIVQ could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":320:13:320:33|defparam FILTER_RANGE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":321:13:321:34|defparam FEEDBACK_PATH could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":322:13:322:51|defparam DELAY_ADJUSTMENT_MODE_FEEDBACK could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:13:323:33|defparam FDA_FEEDBACK could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":324:13:324:51|defparam DELAY_ADJUSTMENT_MODE_RELATIVE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":325:13:325:33|defparam FDA_RELATIVE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":326:13:326:38|defparam SHIFTREG_DIV_MODE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":327:13:327:34|defparam PLLOUT_SELECT could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":328:13:328:35|defparam ENABLE_ICEGATE could not be attached to instance bum_inst
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:26:306:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:27:307:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":310:30:310:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:18:312:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":314:19:314:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:22:308:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:18:33 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:18:34 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:18:34 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:18:35 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 13:18:36 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                                     Requested     Requested     Clock                                             Clock                     Clock
Clock                                     Frequency     Period        Type                                              Group                     Load 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     1.0 MHz       1000.000      derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0     32   
System                                    1.0 MHz       1000.000      system                                            system_clkgroup           1    
top|PACKAGEPIN                            1.0 MHz       1000.000      inferred                                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock            1.0 MHz       1000.000      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0     25   
=======================================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 13:18:37 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 13:18:37 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  89 /        44
   2		0h:00m:00s		    -2.28ns		  89 /        44
   3		0h:00m:00s		    -2.28ns		  89 /        44

   4		0h:00m:00s		    -2.28ns		 116 /        44
   5		0h:00m:00s		    -2.28ns		 115 /        44


   6		0h:00m:00s		    -2.28ns		 115 /        44
@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 138MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 44 clock pin(s) of sequential element(s)
1 gated/generated clock tree(s) driving 4 clock pin(s) of sequential element(s)
18 instances converted, 4 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0002       top_pll_inst           SB_PLL40_PAD           43         arse.cpuresetcount[0]
@K:CKID0003       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================
=============================================================== Gated/Generated Clocks ================================================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance     Explanation                                                
-------------------------------------------------------------------------------------------------------------------------------------------------------
@K:CKID0001       II_1.clock_out      SB_DFF                 4          arse.io_0           No gated clock conversion method for cell cell:sb_ice.SB_IO
=======================================================================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:00s; Memory used current: 111MB peak: 138MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 138MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 138MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 138MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 9.47ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 9.47ns 
@N: MT615 |Found clock Clock_divider|clock_out_derived_clock with period 9.47ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 13:18:43 2023
#


Top view:               top
Requested Frequency:    105.7 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.670

                                          Requested     Estimated     Requested     Estimated                 Clock                                             Clock                
Starting Clock                            Frequency     Frequency     Period        Period        Slack       Type                                              Group                
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
Clock_divider|clock_out_derived_clock     105.7 MHz     351.5 MHz     9.465         2.845         NA          derived (from top|PLLOUTGLOBAL_derived_clock)     Autoconstr_clkgroup_0
top|PACKAGEPIN                            105.7 MHz     NA            9.465         NA            DCM/PLL     inferred                                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock            105.7 MHz     89.8 MHz      9.465         11.136        -1.670      derived (from top|PACKAGEPIN)                     Autoconstr_clkgroup_0
System                                    280.1 MHz     238.1 MHz     3.570         4.200         -0.630      system                                            system_clkgroup      
=====================================================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                                 |    rise  to  rise    |    fall  to  fall    |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                                 |  constraint  slack   |  constraint  slack   |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                                 |  No paths    -       |  3.570       -0.630  |  No paths    -      |  No paths    -    
System                          top|PLLOUTGLOBAL_derived_clock         |  No paths    -       |  No paths    -       |  No paths    -      |  9.465       3.495
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock         |  9.465       -1.670  |  No paths    -       |  No paths    -      |  No paths    -    
top|PLLOUTGLOBAL_derived_clock  Clock_divider|clock_out_derived_clock  |  9.465       6.620   |  No paths    -       |  No paths    -      |  No paths    -    
===============================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[15]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[15]     0.540       -1.670
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.621
II_1.counter[16]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[16]     0.540       -1.621
II_1.counter[17]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[17]     0.540       -1.600
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.579
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.551
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -0.075
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -0.026
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       0.009 
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       0.037 
===============================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                         Required           
Instance                      Reference                          Type          Pin     Net                     Time         Slack 
                              Clock                                                                                               
----------------------------------------------------------------------------------------------------------------------------------
arse.cpuresetcount[0]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuresetcount_en[0]     9.360        -1.670
arse.cpuresetcount[1]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuresetcount_en[1]     9.360        -1.670
arse.cpuresetcount[2]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuresetcount_en[2]     9.360        -1.670
arse.cpuresetcount_esr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_28_0                  9.465        -1.516
arse.diveight.dout_esr[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_28_1                  9.465        -1.516
arse.divseven.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter                 9.360        -0.075
arse.divseven.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_0               9.360        -0.075
arse.divseven.counter[2]      top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_1               9.360        -0.075
arse.diveight.dout_esr[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFFESR     E       N_49_0                  9.465        0.079 
arse.cpuclkreset              top|PLLOUTGLOBAL_derived_clock     SB_DFFSR      D       cpuclkreset_en          9.360        0.100 
==================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      11.030
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.670

    Number of logic level(s):                5
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[15]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           8         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto17_1_0          Net          -        -       1.371     -           2         
II_1.counter_RNIHL612[12]       SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIHL612[12]       SB_LUT4      O        Out     0.287     4.246       -         
g3_0                            Net          -        -       1.371     -           1         
II_1.counter_RNIU8965[18]       SB_LUT4      I1       In      -         5.617       -         
II_1.counter_RNIU8965[18]       SB_LUT4      O        Out     0.400     6.017       -         
g3                              Net          -        -       1.371     -           1         
II_1.counter_RNI23KK6[21]       SB_LUT4      I3       In      -         7.388       -         
II_1.counter_RNI23KK6[21]       SB_LUT4      O        Out     0.316     7.704       -         
counter_RNI23KK6[21]            Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[0]       SB_LUT4      I0       In      -         9.075       -         
arse.cpuresetcount_RNO[0]       SB_LUT4      O        Out     0.449     9.523       -         
cpuresetcount_en[0]             Net          -        -       1.507     -           1         
arse.cpuresetcount[0]           SB_DFFSR     D        In      -         11.030      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.136 is 2.546(22.9%) logic and 8.590(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      11.030
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.670

    Number of logic level(s):                5
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[15]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           8         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto17_1_0          Net          -        -       1.371     -           2         
II_1.counter_RNIHL612[12]       SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIHL612[12]       SB_LUT4      O        Out     0.287     4.246       -         
g3_0                            Net          -        -       1.371     -           1         
II_1.counter_RNIU8965[18]       SB_LUT4      I1       In      -         5.617       -         
II_1.counter_RNIU8965[18]       SB_LUT4      O        Out     0.400     6.017       -         
g3                              Net          -        -       1.371     -           1         
II_1.counter_RNI23KK6[21]       SB_LUT4      I3       In      -         7.388       -         
II_1.counter_RNI23KK6[21]       SB_LUT4      O        Out     0.316     7.704       -         
counter_RNI23KK6[21]            Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[2]       SB_LUT4      I0       In      -         9.075       -         
arse.cpuresetcount_RNO[2]       SB_LUT4      O        Out     0.449     9.523       -         
cpuresetcount_en[2]             Net          -        -       1.507     -           1         
arse.cpuresetcount[2]           SB_DFFSR     D        In      -         11.030      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.136 is 2.546(22.9%) logic and 8.590(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      11.030
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.670

    Number of logic level(s):                5
    Starting point:                          II_1.counter[15] / Q
    Ending point:                            arse.cpuresetcount[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[15]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[15]                     Net          -        -       1.599     -           8         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto17_1_0          Net          -        -       1.371     -           2         
II_1.counter_RNIHL612[12]       SB_LUT4      I3       In      -         3.959       -         
II_1.counter_RNIHL612[12]       SB_LUT4      O        Out     0.287     4.246       -         
g3_0                            Net          -        -       1.371     -           1         
II_1.counter_RNIU8965[18]       SB_LUT4      I1       In      -         5.617       -         
II_1.counter_RNIU8965[18]       SB_LUT4      O        Out     0.400     6.017       -         
g3                              Net          -        -       1.371     -           1         
II_1.counter_RNI23KK6[21]       SB_LUT4      I3       In      -         7.388       -         
II_1.counter_RNI23KK6[21]       SB_LUT4      O        Out     0.316     7.704       -         
counter_RNI23KK6[21]            Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[1]       SB_LUT4      I0       In      -         9.075       -         
arse.cpuresetcount_RNO[1]       SB_LUT4      O        Out     0.449     9.523       -         
cpuresetcount_en[1]             Net          -        -       1.507     -           1         
arse.cpuresetcount[1]           SB_DFFSR     D        In      -         11.030      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.136 is 2.546(22.9%) logic and 8.590(77.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      10.981
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.621

    Number of logic level(s):                5
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[7]                 SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]                      Net          -        -       1.599     -           5         
II_1.counter_RNI0A3E[7]         SB_LUT4      I0       In      -         2.139       -         
II_1.counter_RNI0A3E[7]         SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlt11               Net          -        -       1.371     -           4         
II_1.counter_RNI03E42_0[11]     SB_LUT4      I2       In      -         3.959       -         
II_1.counter_RNI03E42_0[11]     SB_LUT4      O        Out     0.379     4.338       -         
un2_clock_outlto17_d_0          Net          -        -       1.371     -           1         
II_1.counter_RNIU8965[18]       SB_LUT4      I3       In      -         5.708       -         
II_1.counter_RNIU8965[18]       SB_LUT4      O        Out     0.287     5.996       -         
g3                              Net          -        -       1.371     -           1         
II_1.counter_RNI23KK6[21]       SB_LUT4      I3       In      -         7.367       -         
II_1.counter_RNI23KK6[21]       SB_LUT4      O        Out     0.287     7.654       -         
counter_RNI23KK6[21]            Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[0]       SB_LUT4      I0       In      -         9.025       -         
arse.cpuresetcount_RNO[0]       SB_LUT4      O        Out     0.449     9.474       -         
cpuresetcount_en[0]             Net          -        -       1.507     -           1         
arse.cpuresetcount[0]           SB_DFFSR     D        In      -         10.981      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.086 is 2.496(22.5%) logic and 8.590(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      10.981
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.621

    Number of logic level(s):                5
    Starting point:                          II_1.counter[16] / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                               Pin      Pin               Arrival     No. of    
Name                            Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------
II_1.counter[16]                SB_DFFSR     Q        Out     0.540     0.540       -         
counter[16]                     Net          -        -       1.599     -           8         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      I1       In      -         2.139       -         
II_1.counter_RNIDFJ01_0[15]     SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto17_1_0          Net          -        -       1.371     -           2         
II_1.counter_RNIHL612[12]       SB_LUT4      I3       In      -         3.910       -         
II_1.counter_RNIHL612[12]       SB_LUT4      O        Out     0.287     4.197       -         
g3_0                            Net          -        -       1.371     -           1         
II_1.counter_RNIU8965[18]       SB_LUT4      I1       In      -         5.568       -         
II_1.counter_RNIU8965[18]       SB_LUT4      O        Out     0.400     5.968       -         
g3                              Net          -        -       1.371     -           1         
II_1.counter_RNI23KK6[21]       SB_LUT4      I3       In      -         7.339       -         
II_1.counter_RNI23KK6[21]       SB_LUT4      O        Out     0.316     7.654       -         
counter_RNI23KK6[21]            Net          -        -       1.371     -           6         
arse.cpuresetcount_RNO[0]       SB_LUT4      I0       In      -         9.025       -         
arse.cpuresetcount_RNO[0]       SB_LUT4      O        Out     0.449     9.474       -         
cpuresetcount_en[0]             Net          -        -       1.507     -           1         
arse.cpuresetcount[0]           SB_DFFSR     D        In      -         10.981      -         
==============================================================================================
Total path delay (propagation time + setup) of 11.086 is 2.496(22.5%) logic and 8.590(77.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.630
===============================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                         Required           
Instance                      Reference     Type          Pin     Net                          Time         Slack 
                              Clock                                                                               
------------------------------------------------------------------------------------------------------------------
arse.apusynclatched           System        SB_DFFN       D       apusynclatched_1             3.465        -0.630
arse.cpuclkreset              System        SB_DFFSR      D       cpuclkreset_en               9.360        3.494 
arse.doingseven               System        SB_DFFSR      D       doingseven_en                9.360        3.494 
arse.cpuresetcount_esr[3]     System        SB_DFFESR     D       cpuresetcount_esr_RNO[3]     9.360        5.371 
arse.cpuresetcount[0]         System        SB_DFFSR      D       cpuresetcount_en[0]          9.360        5.398 
arse.cpuresetcount[2]         System        SB_DFFSR      D       cpuresetcount_en[2]          9.360        5.511 
arse.cpuresetcount[1]         System        SB_DFFSR      D       cpuresetcount_en[1]          9.360        5.651 
==================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.630

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           5         
arse.apusynclatched_RNO     SB_LUT4     I0       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.449     2.588       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.095       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.494

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                      Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
arse.apusynclatched       SB_DFFN      Q        Out     0.540     0.540       -         
apusynclatched            Net          -        -       1.599     -           5         
arse.doingseven_RNO_0     SB_LUT4      I0       In      -         2.139       -         
arse.doingseven_RNO_0     SB_LUT4      O        Out     0.449     2.588       -         
doingseven_en_2           Net          -        -       1.371     -           1         
arse.doingseven_RNO       SB_LUT4      I1       In      -         3.959       -         
arse.doingseven_RNO       SB_LUT4      O        Out     0.400     4.359       -         
doingseven_en             Net          -        -       1.507     -           1         
arse.doingseven           SB_DFFSR     D        In      -         5.865       -         
========================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      5.865
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 3.494

    Number of logic level(s):                2
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched        SB_DFFN      Q        Out     0.540     0.540       -         
apusynclatched             Net          -        -       1.599     -           5         
arse.cpuclkreset_RNO_0     SB_LUT4      I0       In      -         2.139       -         
arse.cpuclkreset_RNO_0     SB_LUT4      O        Out     0.449     2.588       -         
cpuclkreset_en_2           Net          -        -       1.371     -           1         
arse.cpuclkreset_RNO       SB_LUT4      I1       In      -         3.959       -         
arse.cpuclkreset_RNO       SB_LUT4      O        Out     0.400     4.359       -         
cpuclkreset_en             Net          -        -       1.507     -           1         
arse.cpuclkreset           SB_DFFSR     D        In      -         5.865       -         
=========================================================================================
Total path delay (propagation time + setup) of 5.971 is 1.494(25.0%) logic and 4.477(75.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      3.989
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.371

    Number of logic level(s):                4
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_esr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.apusynclatched                  SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                       Net           -        -       0.834     -           5         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CI       In      -         1.374       -         
arse.un1_cpuresetcount_1_cry_0_c     SB_CARRY      CO       Out     0.126     1.500       -         
un1_cpuresetcount_1_cry_0            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CI       In      -         1.514       -         
arse.un1_cpuresetcount_1_cry_1_c     SB_CARRY      CO       Out     0.126     1.640       -         
un1_cpuresetcount_1_cry_1            Net           -        -       0.014     -           2         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CI       In      -         1.654       -         
arse.un1_cpuresetcount_1_cry_2_c     SB_CARRY      CO       Out     0.126     1.781       -         
un1_cpuresetcount_1_cry_2            Net           -        -       0.386     -           1         
arse.cpuresetcount_esr_RNO[3]        SB_LUT4       I3       In      -         2.167       -         
arse.cpuresetcount_esr_RNO[3]        SB_LUT4       O        Out     0.316     2.482       -         
cpuresetcount_esr_RNO[3]             Net           -        -       1.507     -           1         
arse.cpuresetcount_esr[3]            SB_DFFESR     D        In      -         3.989       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.094 is 1.339(32.7%) logic and 2.755(67.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.465
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.360

    - Propagation time:                      3.962
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 5.398

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                             Pin      Pin               Arrival     No. of    
Name                          Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN      Q        Out     0.540     0.540       -         
apusynclatched                Net          -        -       1.599     -           5         
arse.cpuresetcount_RNO[0]     SB_LUT4      I3       In      -         2.139       -         
arse.cpuresetcount_RNO[0]     SB_LUT4      O        Out     0.316     2.455       -         
cpuresetcount_en[0]           Net          -        -       1.507     -           1         
arse.cpuresetcount[0]         SB_DFFSR     D        In      -         3.962       -         
============================================================================================
Total path delay (propagation time + setup) of 4.067 is 0.961(23.6%) logic and 3.106(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)


Finished timing report (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 138MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             4 uses
SB_CARRY        25 uses
SB_DFF          4 uses
SB_DFFE         7 uses
SB_DFFESR       3 uses
SB_DFFN         1 use
SB_DFFSR        29 uses
SB_GB           2 uses
VCC             4 uses
SB_LUT4         115 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   44 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 43
   Clock_divider|clock_out_derived_clock: 5

@S |Mapping Summary:
Total  LUTs: 115 (1%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 115 = 115 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:01s; Memory used current: 28MB peak: 138MB)

Process took 0h:00m:05s realtime, 0h:00m:01s cputime
# Sat Nov 11 13:18:43 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 13 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	115
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	25
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	4
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	4
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.2 (sec)

Phase 3
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	120
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	20
        LUT, DFF and CARRY	:	24
    Combinational LogicCells
        Only LUT         	:	76
        CARRY Only       	:	6
        LUT with CARRY   	:	0
    LogicCells                  :	126/7680
    PLBs                        :	24/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 1.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.7 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.4 (sec)

Phase 6
I2088: Phase 6, elapsed time : 47.7 (sec)

Final Design Statistics
    Number of LUTs      	:	120
    Number of DFFs      	:	44
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	30
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	126/7680
    PLBs                        :	31/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: Clock_divider|clock_out_derived_clock | Frequency: N/A | Target: 105.71 MHz
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 52.85 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 150.29 MHz | Target: 52.85 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 105.71 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 51.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 529
used logic cells: 126
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 529
used logic cells: 126
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 21
I1209: Started routing
I1223: Total Nets : 158 
I1212: Iteration  1 :    16 unrouted : 1 seconds
I1212: Iteration  2 :     7 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 25 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

SDC-Info-1101: Duty cycle not specified for clock. Assuming 50 percent dutycycle.
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "onehertz_obuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 3 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 13:20:34 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":317:13:317:25|defparam DIVR could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":318:13:318:25|defparam DIVF could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":319:13:319:25|defparam DIVQ could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":320:13:320:33|defparam FILTER_RANGE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":321:13:321:34|defparam FEEDBACK_PATH could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":322:13:322:51|defparam DELAY_ADJUSTMENT_MODE_FEEDBACK could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:13:323:33|defparam FDA_FEEDBACK could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":324:13:324:51|defparam DELAY_ADJUSTMENT_MODE_RELATIVE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":325:13:325:33|defparam FDA_RELATIVE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":326:13:326:38|defparam SHIFTREG_DIV_MODE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":327:13:327:34|defparam PLLOUT_SELECT could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":328:13:328:35|defparam ENABLE_ICEGATE could not be attached to instance bum_inst
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:26:306:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:27:307:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":310:30:310:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:18:312:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":314:19:314:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:18|Removing wire onehertz, as there is no assignment to it.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:22:308:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:18|*Output onehertz has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:20:34 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:20:34 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:20:34 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 13:20:35 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 13:20:36 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           1    
top|PACKAGEPIN                     4.1 MHz       241.321       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     4.1 MHz       241.321       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     32   
================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 13:20:36 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 13:20:36 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":303:17:303:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  21 /        19
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst           SB_PLL40_PAD           22         arse.cpuresetcount[0]
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 5.08ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 5.08ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 13:20:37 2023
#


Top view:               top
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.662

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     197.0 MHz     NA            5.075         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     197.0 MHz     119.1 MHz     5.075         8.400         -1.662      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
System                             280.1 MHz     238.1 MHz     3.570         4.200         -0.630      system                            system_clkgroup      
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  No paths    -      |  3.570       -0.630  |  No paths    -       |  No paths    -     
System                          top|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  5.075       0.875   |  No paths    -       |  No paths    -     
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  5.075       0.875  |  5.075       -0.896  |  2.538       -1.613  |  2.538       -1.662
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                       Arrival           
Instance                       Reference                          Type           Pin     Net                  Time        Slack 
                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset               top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuclkreset          0.540       -1.662
arse.diveight.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.613
arse.divseven.counter[0]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[0]           0.540       -1.557
arse.divseven.counter[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[1]           0.540       -1.508
arse.divseven.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.487
arse.divseven.seven            top|PLLOUTGLOBAL_derived_clock     SB_DFFE        Q       seven                0.540       -1.424
arse.cpuresetcount[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[0]     0.540       -0.896
arse.cpuresetcount[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[1]     0.540       -0.847
arse.cpuresetcount[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuresetcount[2]     0.540       -0.826
arse.cpuresetcount_nesr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNESR     Q       cpuresetcount[3]     0.540       -0.762
================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                           Required           
Instance                     Reference                          Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             2.432        -1.662
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             2.432        -1.662
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               2.432        -1.662
arse.diveight.dout[1]        top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    2.432        -1.662
arse.diveight.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      2.432        -1.613
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     2.538        -1.557
arse.cpuclkreset             top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            4.970        -0.896
arse.doingseven              top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             4.970        -0.896
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                2.432        -0.676
arse.divseven.seven          top|PLLOUTGLOBAL_derived_clock     SB_DFFE       D       doingseven                2.432        -0.676
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           7         
arse.diveight.counter_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0_rep1                      Net           -        -       1.507     -           1         
arse.diveight.counter[2]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[0]                        Net           -        -       1.507     -           1         
arse.diveight.counter[0]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[1]                        Net           -        -       1.507     -           1         
arse.diveight.counter[1]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuclkreset              SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                   Net           -        -       1.599     -           7         
arse.diveight.dout_RNO[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.dout_RNO[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                        Net           -        -       1.507     -           1         
arse.diveight.dout[1]         SB_DFF        D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.613

    Number of logic level(s):                1
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.diveight.counter[2]      SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                    Net         -        -       1.599     -           3         
arse.diveight.dout_RNO[0]     SB_LUT4     I1       In      -         2.139       -         
arse.diveight.dout_RNO[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout                          Net         -        -       1.507     -           1         
arse.diveight.dout[0]         SB_DFFN     D        In      -         4.046       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.630
===============================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference     Type           Pin     Net                           Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
arse.apusynclatched            System        SB_DFFN        D       apusynclatched_1              3.465        -0.630
arse.cpuclkreset               System        SB_DFFNSR      D       cpuclkreset_en                4.970        0.875 
arse.cpuresetcount[0]          System        SB_DFFN        D       cpuresetcount                 4.970        0.875 
arse.cpuresetcount[1]          System        SB_DFFN        D       cpuresetcount_0               4.970        0.875 
arse.cpuresetcount[2]          System        SB_DFFNSR      D       cpuresetcount_RNO[2]          4.970        0.875 
arse.cpuresetcount_nesr[3]     System        SB_DFFNESR     D       cpuresetcount_nesr_RNO[3]     4.970        0.875 
arse.doingseven                System        SB_DFFNSR      D       doingseven_en                 4.970        0.875 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.570
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.465

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.630

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           7         
arse.apusynclatched_RNO     SB_LUT4     I0       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.449     2.588       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.095       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_nesr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                               Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN        Q        Out     0.540     0.540       -         
apusynclatched                     Net            -        -       1.599     -           7         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        I0       In      -         2.139       -         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        O        Out     0.449     2.588       -         
cpuresetcount_nesr_RNO[3]          Net            -        -       1.507     -           1         
arse.cpuresetcount_nesr[3]         SB_DFFNESR     D        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched                Net         -        -       1.599     -           7         
arse.cpuresetcount_RNO[0]     SB_LUT4     I0       In      -         2.139       -         
arse.cpuresetcount_RNO[0]     SB_LUT4     O        Out     0.449     2.588       -         
cpuresetcount                 Net         -        -       1.507     -           1         
arse.cpuresetcount[0]         SB_DFFN     D        In      -         4.095       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[1] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched                Net         -        -       1.599     -           7         
arse.cpuresetcount_RNO[1]     SB_LUT4     I0       In      -         2.139       -         
arse.cpuresetcount_RNO[1]     SB_LUT4     O        Out     0.449     2.588       -         
cpuresetcount_0               Net         -        -       1.507     -           1         
arse.cpuresetcount[1]         SB_DFFN     D        In      -         4.095       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           7         
arse.cpuresetcount_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetcount_RNO[2]          Net           -        -       1.507     -           1         
arse.cpuresetcount[2]         SB_DFFNSR     D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         5 uses
SB_DFFNE        1 use
SB_DFFNESR      1 use
SB_DFFNSR       3 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 10
I/O primitives: 10
SB_IO          9 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 22

@S |Mapping Summary:
Total  LUTs: 22 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 13:20:37 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal onehertz_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.0 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	9
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	26/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	9/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 98.43 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 177.00 MHz | Target: 98.43 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 196.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 6.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 188
used logic cells: 26
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 188
used logic cells: 26
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 32 
I1212: Iteration  1 :     3 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 14:04:17 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:26:304:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:27:305:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:30:308:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":310:18:310:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:19:312:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:18|Removing wire onehertz, as there is no assignment to it.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:22:306:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:18|*Output onehertz has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:04:17 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:04:18 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:04:18 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:04:19 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 14:04:19 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           1    
top|PACKAGEPIN                     3.9 MHz       258.847       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     55.1 MHz      18.145        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     32   
================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:04:19 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 14:04:19 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  21 /        19
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst           SB_PLL40_PAD           22         arse.cpuresetcount[0]
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 5.08ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 5.08ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 14:04:20 2023
#


Top view:               top
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.662

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     197.0 MHz     NA            5.075         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     197.0 MHz     119.1 MHz     5.075         8.400         -1.662      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
System                             283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                          top|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  5.075       0.875   |  No paths    -       |  No paths    -     
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  5.075       0.875  |  5.075       -0.896  |  2.538       -1.613  |  2.538       -1.662
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                       Arrival           
Instance                       Reference                          Type           Pin     Net                  Time        Slack 
                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset               top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuclkreset          0.540       -1.662
arse.diveight.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.613
arse.divseven.counter[0]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[0]           0.540       -1.557
arse.divseven.counter[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[1]           0.540       -1.508
arse.divseven.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.487
arse.divseven.seven            top|PLLOUTGLOBAL_derived_clock     SB_DFFE        Q       seven                0.540       -1.424
arse.cpuresetcount[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[0]     0.540       -0.896
arse.cpuresetcount[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[1]     0.540       -0.847
arse.cpuresetcount[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuresetcount[2]     0.540       -0.826
arse.cpuresetcount_nesr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNESR     Q       cpuresetcount[3]     0.540       -0.762
================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                           Required           
Instance                     Reference                          Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             2.432        -1.662
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             2.432        -1.662
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               2.432        -1.662
arse.diveight.dout[1]        top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    2.432        -1.662
arse.diveight.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      2.432        -1.613
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     2.538        -1.557
arse.cpuclkreset             top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            4.970        -0.896
arse.doingseven              top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             4.970        -0.896
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                2.432        -0.676
arse.divseven.seven          top|PLLOUTGLOBAL_derived_clock     SB_DFFE       D       doingseven                2.432        -0.676
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           7         
arse.diveight.counter_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0_rep1                      Net           -        -       1.507     -           1         
arse.diveight.counter[2]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[0]                        Net           -        -       1.507     -           1         
arse.diveight.counter[0]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[1]                        Net           -        -       1.507     -           1         
arse.diveight.counter[1]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuclkreset              SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                   Net           -        -       1.599     -           7         
arse.diveight.dout_RNO[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.dout_RNO[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                        Net           -        -       1.507     -           1         
arse.diveight.dout[1]         SB_DFF        D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.613

    Number of logic level(s):                1
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.diveight.counter[2]      SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                    Net         -        -       1.599     -           3         
arse.diveight.dout_RNO[0]     SB_LUT4     I1       In      -         2.139       -         
arse.diveight.dout_RNO[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout                          Net         -        -       1.507     -           1         
arse.diveight.dout[0]         SB_DFFN     D        In      -         4.046       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference     Type           Pin     Net                           Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
arse.apusynclatched            System        SB_DFFN        D       apusynclatched_1              3.423        -0.623
arse.cpuclkreset               System        SB_DFFNSR      D       cpuclkreset_en                4.970        0.875 
arse.cpuresetcount[2]          System        SB_DFFNSR      D       cpuresetcount_RNO[2]          4.970        0.875 
arse.cpuresetcount_nesr[3]     System        SB_DFFNESR     D       cpuresetcount_nesr_RNO[3]     4.970        0.875 
arse.doingseven                System        SB_DFFNSR      D       doingseven_en                 4.970        0.875 
arse.cpuresetcount[0]          System        SB_DFFN        D       cpuresetcount                 4.970        0.924 
arse.cpuresetcount[1]          System        SB_DFFN        D       cpuresetcount_0               4.970        0.924 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           7         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_nesr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                               Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN        Q        Out     0.540     0.540       -         
apusynclatched                     Net            -        -       1.599     -           7         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        I0       In      -         2.139       -         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        O        Out     0.449     2.588       -         
cpuresetcount_nesr_RNO[3]          Net            -        -       1.507     -           1         
arse.cpuresetcount_nesr[3]         SB_DFFNESR     D        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           7         
arse.cpuresetcount_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetcount_RNO[2]          Net           -        -       1.507     -           1         
arse.cpuresetcount[2]         SB_DFFNSR     D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
arse.apusynclatched      SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched           Net           -        -       1.599     -           7         
arse.cpuclkreset_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_en           Net           -        -       1.507     -           1         
arse.cpuclkreset         SB_DFFNSR     D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
arse.apusynclatched     SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched          Net           -        -       1.599     -           7         
arse.doingseven_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO     SB_LUT4       O        Out     0.449     2.588       -         
doingseven_en           Net           -        -       1.507     -           1         
arse.doingseven         SB_DFFNSR     D        In      -         4.095       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         5 uses
SB_DFFNE        1 use
SB_DFFNESR      1 use
SB_DFFNSR       3 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 8
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 22

@S |Mapping Summary:
Total  LUTs: 22 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:04:20 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal onehertz_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.0 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	26/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 2805.12 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 177.23 MHz | Target: 2805.12 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 196.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 177
used logic cells: 26
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 177
used logic cells: 26
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 31 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 14:08:33 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":315:13:315:25|defparam DIVR could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":316:13:316:25|defparam DIVF could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":317:13:317:25|defparam DIVQ could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":318:13:318:33|defparam FILTER_RANGE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":319:13:319:34|defparam FEEDBACK_PATH could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":320:13:320:51|defparam DELAY_ADJUSTMENT_MODE_FEEDBACK could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":321:13:321:33|defparam FDA_FEEDBACK could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":322:13:322:51|defparam DELAY_ADJUSTMENT_MODE_RELATIVE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":323:13:323:33|defparam FDA_RELATIVE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":324:13:324:38|defparam SHIFTREG_DIV_MODE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":325:13:325:34|defparam PLLOUT_SELECT could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":326:13:326:35|defparam ENABLE_ICEGATE could not be attached to instance bum_inst
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:26:304:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:27:305:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:30:308:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":310:18:310:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:19:312:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:18|Removing wire onehertz, as there is no assignment to it.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:22:306:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:18|*Output onehertz has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:08:33 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:08:33 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:08:33 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:08:34 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 14:08:34 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           1    
top|PACKAGEPIN                     4.1 MHz       241.321       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     4.1 MHz       241.321       derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     32   
================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:08:35 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 14:08:35 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property FDA_FEEDBACK size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property FDA_RELATIVE size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property DIVR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance top_pll_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":301:17:301:28|Instance top_pll_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  21 /        19
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst           SB_PLL40_PAD           22         arse.cpuresetcount[0]
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 5.08ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 5.08ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 14:08:36 2023
#


Top view:               top
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.662

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     197.0 MHz     NA            5.075         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     197.0 MHz     119.1 MHz     5.075         8.400         -1.662      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
System                             283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                          top|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  5.075       0.875   |  No paths    -       |  No paths    -     
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  5.075       0.875  |  5.075       -0.896  |  2.538       -1.613  |  2.538       -1.662
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                       Arrival           
Instance                       Reference                          Type           Pin     Net                  Time        Slack 
                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset               top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuclkreset          0.540       -1.662
arse.diveight.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.613
arse.divseven.counter[0]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[0]           0.540       -1.557
arse.divseven.counter[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[1]           0.540       -1.508
arse.divseven.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.487
arse.divseven.seven            top|PLLOUTGLOBAL_derived_clock     SB_DFFE        Q       seven                0.540       -1.424
arse.cpuresetcount[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[0]     0.540       -0.896
arse.cpuresetcount[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[1]     0.540       -0.847
arse.cpuresetcount[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuresetcount[2]     0.540       -0.826
arse.cpuresetcount_nesr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNESR     Q       cpuresetcount[3]     0.540       -0.762
================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                           Required           
Instance                     Reference                          Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             2.432        -1.662
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             2.432        -1.662
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               2.432        -1.662
arse.diveight.dout[1]        top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    2.432        -1.662
arse.diveight.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      2.432        -1.613
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     2.538        -1.557
arse.cpuclkreset             top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            4.970        -0.896
arse.doingseven              top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             4.970        -0.896
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                2.432        -0.676
arse.divseven.seven          top|PLLOUTGLOBAL_derived_clock     SB_DFFE       D       doingseven                2.432        -0.676
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           7         
arse.diveight.counter_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0_rep1                      Net           -        -       1.507     -           1         
arse.diveight.counter[2]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[0]                        Net           -        -       1.507     -           1         
arse.diveight.counter[0]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[1]                        Net           -        -       1.507     -           1         
arse.diveight.counter[1]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuclkreset              SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                   Net           -        -       1.599     -           7         
arse.diveight.dout_RNO[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.dout_RNO[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                        Net           -        -       1.507     -           1         
arse.diveight.dout[1]         SB_DFF        D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.613

    Number of logic level(s):                1
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.diveight.counter[2]      SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                    Net         -        -       1.599     -           3         
arse.diveight.dout_RNO[0]     SB_LUT4     I1       In      -         2.139       -         
arse.diveight.dout_RNO[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout                          Net         -        -       1.507     -           1         
arse.diveight.dout[0]         SB_DFFN     D        In      -         4.046       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference     Type           Pin     Net                           Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
arse.apusynclatched            System        SB_DFFN        D       apusynclatched_1              3.423        -0.623
arse.cpuclkreset               System        SB_DFFNSR      D       cpuclkreset_en                4.970        0.875 
arse.cpuresetcount[2]          System        SB_DFFNSR      D       cpuresetcount_RNO[2]          4.970        0.875 
arse.cpuresetcount_nesr[3]     System        SB_DFFNESR     D       cpuresetcount_nesr_RNO[3]     4.970        0.875 
arse.doingseven                System        SB_DFFNSR      D       doingseven_en                 4.970        0.875 
arse.cpuresetcount[0]          System        SB_DFFN        D       cpuresetcount                 4.970        0.924 
arse.cpuresetcount[1]          System        SB_DFFN        D       cpuresetcount_0               4.970        0.924 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           7         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_nesr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                               Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN        Q        Out     0.540     0.540       -         
apusynclatched                     Net            -        -       1.599     -           7         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        I0       In      -         2.139       -         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        O        Out     0.449     2.588       -         
cpuresetcount_nesr_RNO[3]          Net            -        -       1.507     -           1         
arse.cpuresetcount_nesr[3]         SB_DFFNESR     D        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           7         
arse.cpuresetcount_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetcount_RNO[2]          Net           -        -       1.507     -           1         
arse.cpuresetcount[2]         SB_DFFNSR     D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
arse.apusynclatched      SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched           Net           -        -       1.599     -           7         
arse.cpuclkreset_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_en           Net           -        -       1.507     -           1         
arse.cpuclkreset         SB_DFFNSR     D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
arse.apusynclatched     SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched          Net           -        -       1.599     -           7         
arse.doingseven_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO     SB_LUT4       O        Out     0.449     2.588       -         
doingseven_en           Net           -        -       1.507     -           1         
arse.doingseven         SB_DFFNSR     D        In      -         4.095       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         5 uses
SB_DFFNE        1 use
SB_DFFNESR      1 use
SB_DFFNSR       3 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 8
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 22

@S |Mapping Summary:
Total  LUTs: 22 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:08:36 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal onehertz_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.3 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	26/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 98.43 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 177.23 MHz | Target: 98.43 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 196.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 172
used logic cells: 26
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 172
used logic cells: 26
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 31 
I1212: Iteration  1 :     5 unrouted : 1 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 14:11:10 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:26:304:26|Input EXTFEEDBACK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:27:305:27|Input DYNAMICDELAY on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:30:308:30|Input LATCHINPUTVALUE on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":310:18:310:18|Input SDI on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:19:312:19|Input SCLK on instance top_pll_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:18|Removing wire onehertz, as there is no assignment to it.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:22:306:26|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:18|*Output onehertz has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:11:11 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:11:11 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:11:11 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:11:12 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 14:11:12 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           1    
top|PACKAGEPIN                     3.9 MHz       258.847       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     55.1 MHz      18.145        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     32   
================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:11:12 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 14:11:13 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  21 /        19
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0001       top_pll_inst           SB_PLL40_PAD           22         arse.cpuresetcount[0]
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 5.08ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 5.08ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 14:11:13 2023
#


Top view:               top
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.662

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     197.0 MHz     NA            5.075         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     197.0 MHz     119.1 MHz     5.075         8.400         -1.662      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
System                             283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                          top|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  5.075       0.875   |  No paths    -       |  No paths    -     
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  5.075       0.875  |  5.075       -0.896  |  2.538       -1.613  |  2.538       -1.662
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                       Arrival           
Instance                       Reference                          Type           Pin     Net                  Time        Slack 
                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset               top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuclkreset          0.540       -1.662
arse.diveight.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.613
arse.divseven.counter[0]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[0]           0.540       -1.557
arse.divseven.counter[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[1]           0.540       -1.508
arse.divseven.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.487
arse.divseven.seven            top|PLLOUTGLOBAL_derived_clock     SB_DFFE        Q       seven                0.540       -1.424
arse.cpuresetcount[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[0]     0.540       -0.896
arse.cpuresetcount[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[1]     0.540       -0.847
arse.cpuresetcount[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuresetcount[2]     0.540       -0.826
arse.cpuresetcount_nesr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNESR     Q       cpuresetcount[3]     0.540       -0.762
================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                           Required           
Instance                     Reference                          Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             2.432        -1.662
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             2.432        -1.662
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               2.432        -1.662
arse.diveight.dout[1]        top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    2.432        -1.662
arse.diveight.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      2.432        -1.613
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     2.538        -1.557
arse.cpuclkreset             top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            4.970        -0.896
arse.doingseven              top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             4.970        -0.896
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                2.432        -0.676
arse.divseven.seven          top|PLLOUTGLOBAL_derived_clock     SB_DFFE       D       doingseven                2.432        -0.676
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           7         
arse.diveight.counter_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0_rep1                      Net           -        -       1.507     -           1         
arse.diveight.counter[2]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[0]                        Net           -        -       1.507     -           1         
arse.diveight.counter[0]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[1]                        Net           -        -       1.507     -           1         
arse.diveight.counter[1]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuclkreset              SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                   Net           -        -       1.599     -           7         
arse.diveight.dout_RNO[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.dout_RNO[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                        Net           -        -       1.507     -           1         
arse.diveight.dout[1]         SB_DFF        D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.613

    Number of logic level(s):                1
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.diveight.counter[2]      SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                    Net         -        -       1.599     -           3         
arse.diveight.dout_RNO[0]     SB_LUT4     I1       In      -         2.139       -         
arse.diveight.dout_RNO[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout                          Net         -        -       1.507     -           1         
arse.diveight.dout[0]         SB_DFFN     D        In      -         4.046       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference     Type           Pin     Net                           Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
arse.apusynclatched            System        SB_DFFN        D       apusynclatched_1              3.423        -0.623
arse.cpuclkreset               System        SB_DFFNSR      D       cpuclkreset_en                4.970        0.875 
arse.cpuresetcount[2]          System        SB_DFFNSR      D       cpuresetcount_RNO[2]          4.970        0.875 
arse.cpuresetcount_nesr[3]     System        SB_DFFNESR     D       cpuresetcount_nesr_RNO[3]     4.970        0.875 
arse.doingseven                System        SB_DFFNSR      D       doingseven_en                 4.970        0.875 
arse.cpuresetcount[0]          System        SB_DFFN        D       cpuresetcount                 4.970        0.924 
arse.cpuresetcount[1]          System        SB_DFFN        D       cpuresetcount_0               4.970        0.924 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           7         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_nesr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                               Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN        Q        Out     0.540     0.540       -         
apusynclatched                     Net            -        -       1.599     -           7         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        I0       In      -         2.139       -         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        O        Out     0.449     2.588       -         
cpuresetcount_nesr_RNO[3]          Net            -        -       1.507     -           1         
arse.cpuresetcount_nesr[3]         SB_DFFNESR     D        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           7         
arse.cpuresetcount_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetcount_RNO[2]          Net           -        -       1.507     -           1         
arse.cpuresetcount[2]         SB_DFFNSR     D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
arse.apusynclatched      SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched           Net           -        -       1.599     -           7         
arse.cpuclkreset_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_en           Net           -        -       1.507     -           1         
arse.cpuclkreset         SB_DFFNSR     D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
arse.apusynclatched     SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched          Net           -        -       1.599     -           7         
arse.doingseven_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO     SB_LUT4       O        Out     0.449     2.588       -         
doingseven_en           Net           -        -       1.507     -           1         
arse.doingseven         SB_DFFNSR     D        In      -         4.095       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         5 uses
SB_DFFNE        1 use
SB_DFFNESR      1 use
SB_DFFNSR       3 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 8
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 22

@S |Mapping Summary:
Total  LUTs: 22 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:11:14 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal onehertz_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.9 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	26/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: top_pll_inst/PLLOUTCORE | Frequency: N/A | Target: 2805.12 MHz
Clock: top_pll_inst/PLLOUTGLOBAL | Frequency: 177.23 MHz | Target: 2805.12 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 196.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 177
used logic cells: 26
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 177
used logic cells: 26
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 31 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at top_pll_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 14:14:54 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":302:36:302:36|Input EXTFEEDBACK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:37:303:37|Input DYNAMICDELAY on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:40:306:40|Input LATCHINPUTVALUE on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:28:308:28|Input SDI on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":310:29:310:29|Input SCLK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:18|Removing wire onehertz, as there is no assignment to it.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:32:304:36|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:18|*Output onehertz has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:14:55 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:14:55 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:14:55 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:7:288:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:14:56 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 14:14:56 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           1    
top|PACKAGEPIN                     3.9 MHz       258.847       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     55.1 MHz      18.145        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     32   
================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:14:56 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 14:14:57 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  21 /        19
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0001       bum2_inst              SB_PLL40_PAD           22         arse.cpuresetcount[0]
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 5.08ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 5.08ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 14:14:57 2023
#


Top view:               top
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.662

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     197.0 MHz     NA            5.075         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     197.0 MHz     119.1 MHz     5.075         8.400         -1.662      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
System                             283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                          top|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  5.075       0.875   |  No paths    -       |  No paths    -     
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  5.075       0.875  |  5.075       -0.896  |  2.538       -1.613  |  2.538       -1.662
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                       Arrival           
Instance                       Reference                          Type           Pin     Net                  Time        Slack 
                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset               top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuclkreset          0.540       -1.662
arse.diveight.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.613
arse.divseven.counter[0]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[0]           0.540       -1.557
arse.divseven.counter[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[1]           0.540       -1.508
arse.divseven.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.487
arse.divseven.seven            top|PLLOUTGLOBAL_derived_clock     SB_DFFE        Q       seven                0.540       -1.424
arse.cpuresetcount[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[0]     0.540       -0.896
arse.cpuresetcount[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[1]     0.540       -0.847
arse.cpuresetcount[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuresetcount[2]     0.540       -0.826
arse.cpuresetcount_nesr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNESR     Q       cpuresetcount[3]     0.540       -0.762
================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                           Required           
Instance                     Reference                          Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             2.432        -1.662
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             2.432        -1.662
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               2.432        -1.662
arse.diveight.dout[1]        top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    2.432        -1.662
arse.diveight.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      2.432        -1.613
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     2.538        -1.557
arse.cpuclkreset             top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            4.970        -0.896
arse.doingseven              top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             4.970        -0.896
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                2.432        -0.676
arse.divseven.seven          top|PLLOUTGLOBAL_derived_clock     SB_DFFE       D       doingseven                2.432        -0.676
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           7         
arse.diveight.counter_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0_rep1                      Net           -        -       1.507     -           1         
arse.diveight.counter[2]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[0]                        Net           -        -       1.507     -           1         
arse.diveight.counter[0]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[1]                        Net           -        -       1.507     -           1         
arse.diveight.counter[1]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuclkreset              SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                   Net           -        -       1.599     -           7         
arse.diveight.dout_RNO[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.dout_RNO[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                        Net           -        -       1.507     -           1         
arse.diveight.dout[1]         SB_DFF        D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.613

    Number of logic level(s):                1
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.diveight.counter[2]      SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                    Net         -        -       1.599     -           3         
arse.diveight.dout_RNO[0]     SB_LUT4     I1       In      -         2.139       -         
arse.diveight.dout_RNO[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout                          Net         -        -       1.507     -           1         
arse.diveight.dout[0]         SB_DFFN     D        In      -         4.046       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference     Type           Pin     Net                           Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
arse.apusynclatched            System        SB_DFFN        D       apusynclatched_1              3.423        -0.623
arse.cpuclkreset               System        SB_DFFNSR      D       cpuclkreset_en                4.970        0.875 
arse.cpuresetcount[2]          System        SB_DFFNSR      D       cpuresetcount_RNO[2]          4.970        0.875 
arse.cpuresetcount_nesr[3]     System        SB_DFFNESR     D       cpuresetcount_nesr_RNO[3]     4.970        0.875 
arse.doingseven                System        SB_DFFNSR      D       doingseven_en                 4.970        0.875 
arse.cpuresetcount[0]          System        SB_DFFN        D       cpuresetcount                 4.970        0.924 
arse.cpuresetcount[1]          System        SB_DFFN        D       cpuresetcount_0               4.970        0.924 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           7         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_nesr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                               Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN        Q        Out     0.540     0.540       -         
apusynclatched                     Net            -        -       1.599     -           7         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        I0       In      -         2.139       -         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        O        Out     0.449     2.588       -         
cpuresetcount_nesr_RNO[3]          Net            -        -       1.507     -           1         
arse.cpuresetcount_nesr[3]         SB_DFFNESR     D        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           7         
arse.cpuresetcount_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetcount_RNO[2]          Net           -        -       1.507     -           1         
arse.cpuresetcount[2]         SB_DFFNSR     D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
arse.apusynclatched      SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched           Net           -        -       1.599     -           7         
arse.cpuclkreset_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_en           Net           -        -       1.507     -           1         
arse.cpuclkreset         SB_DFFNSR     D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
arse.apusynclatched     SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched          Net           -        -       1.599     -           7         
arse.doingseven_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO     SB_LUT4       O        Out     0.449     2.588       -         
doingseven_en           Net           -        -       1.507     -           1         
arse.doingseven         SB_DFFNSR     D        In      -         4.095       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         5 uses
SB_DFFNE        1 use
SB_DFFNESR      1 use
SB_DFFNSR       3 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 8
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 22

@S |Mapping Summary:
Total  LUTs: 22 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:14:57 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal onehertz_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 3.9 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	26/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: bum2_inst/PLLOUTCORE | Frequency: N/A | Target: 2805.12 MHz
Clock: bum2_inst/PLLOUTGLOBAL | Frequency: 177.23 MHz | Target: 2805.12 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 196.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 4.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 177
used logic cells: 26
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 177
used logic cells: 26
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 31 
I1212: Iteration  1 :     7 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTGLOBAL
Timer run-time: 0 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 14:17:24 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":261:43:261:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":262:43:262:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":263:43:263:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:43:264:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:36:300:36|Input EXTFEEDBACK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:37:301:37|Input DYNAMICDELAY on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:40:304:40|Input LATCHINPUTVALUE on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:28:306:28|Input SDI on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:29:308:29|Input SCLK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:18|Removing wire onehertz, as there is no assignment to it.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":302:32:302:36|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:18|*Output onehertz has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:10:161:16|Input apusync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:17:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:17:25 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:17:25 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:17:26 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 14:17:26 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top.v":265:15:265:17|Removing instance di4 (in view: work.dostuff(verilog)) of type view:work.divide7or8_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top.v":266:15:266:17|Removing instance di5 (in view: work.dostuff(verilog)) of type view:work.divide7or8_0(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     3.9 MHz       257.238       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     55.5 MHz      18.032        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     54   
================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:17:26 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 14:17:26 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|User-specified initial value defined for instance arse.cunt[8:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|User-specified initial value defined for instance arse.clocksen is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  32 /        30
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":109:4:109:9|Replicating instance arse.di2.dout_r[0] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":109:4:109:9|Replicating instance arse.di0.dout_r[0] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 2 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       bum2_inst           SB_PLL40_PAD           34         arse.clocksen  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.62ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.62ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 14:17:27 2023
#


Top view:               top
Requested Frequency:    151.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.169

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     151.0 MHz     NA            6.622         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     151.0 MHz     119.0 MHz     6.622         8.400         -1.169      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.622       -1.169  |  No paths    -      |  3.311       -0.889  |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                               Arrival           
Instance                Reference                          Type         Pin     Net            Time        Slack 
                        Clock                                                                                    
-----------------------------------------------------------------------------------------------------------------
arse.cunt[2]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       cunt[2]        0.540       -1.169
arse.cunt[1]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       cunt[1]        0.540       -1.119
arse.cunt[6]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       cunt[6]        0.540       -1.119
arse.cunt[8]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       cunt[8]        0.540       -1.099
arse.cunt[3]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       cunt[3]        0.540       -1.070
arse.cunt[5]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       cunt[5]        0.540       -1.049
arse.cunt[7]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       cunt[7]        0.540       -0.986
arse.clocksen           top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       clocksen       0.540       -0.889
arse.di3.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       Q       counter[2]     0.540       -0.840
arse.di1.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       Q       counter[2]     0.540       -0.840
=================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required           
Instance             Reference                          Type         Pin     Net             Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
arse.clocksen        top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       clocksen_en     6.517        -1.169
arse.di0.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFN      D       dout_rep1       3.206        -0.889
arse.di2.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFN      D       dout_rep1       3.206        -0.889
arse.di1.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFN      D       dout            3.206        -0.889
arse.di3.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFN      D       dout            3.206        -0.889
arse.cunt[4]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       cunt_RNO[4]     6.517        0.651 
arse.cunt[7]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       cunt_RNO[7]     6.517        0.651 
arse.cunt[5]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       cunt_RNO[5]     6.517        0.672 
arse.cunt[8]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       cunt_RNO[8]     6.517        0.672 
arse.cunt[6]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       cunt_RNO[6]     6.517        0.735 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.169

    Number of logic level(s):                3
    Starting point:                          arse.cunt[2] / Q
    Ending point:                            arse.clocksen / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
arse.cunt[2]            SB_DFFSR     Q        Out     0.540     0.540       -         
cunt[2]                 Net          -        -       1.599     -           4         
arse.clocksen_RNO_1     SB_LUT4      I0       In      -         2.139       -         
arse.clocksen_RNO_1     SB_LUT4      O        Out     0.449     2.588       -         
clocksen5_4             Net          -        -       1.371     -           1         
arse.clocksen_RNO_0     SB_LUT4      I0       In      -         3.959       -         
arse.clocksen_RNO_0     SB_LUT4      O        Out     0.449     4.408       -         
clocksen5               Net          -        -       1.371     -           1         
arse.clocksen_RNO       SB_LUT4      I1       In      -         5.779       -         
arse.clocksen_RNO       SB_LUT4      O        Out     0.400     6.178       -         
clocksen_en             Net          -        -       1.507     -           1         
arse.clocksen           SB_DFFSR     D        In      -         7.685       -         
======================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.119

    Number of logic level(s):                3
    Starting point:                          arse.cunt[1] / Q
    Ending point:                            arse.clocksen / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
arse.cunt[1]            SB_DFFSR     Q        Out     0.540     0.540       -         
cunt[1]                 Net          -        -       1.599     -           5         
arse.clocksen_RNO_2     SB_LUT4      I0       In      -         2.139       -         
arse.clocksen_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
clocksen5_5             Net          -        -       1.371     -           1         
arse.clocksen_RNO_0     SB_LUT4      I1       In      -         3.959       -         
arse.clocksen_RNO_0     SB_LUT4      O        Out     0.400     4.359       -         
clocksen5               Net          -        -       1.371     -           1         
arse.clocksen_RNO       SB_LUT4      I1       In      -         5.729       -         
arse.clocksen_RNO       SB_LUT4      O        Out     0.400     6.129       -         
clocksen_en             Net          -        -       1.507     -           1         
arse.clocksen           SB_DFFSR     D        In      -         7.636       -         
======================================================================================
Total path delay (propagation time + setup) of 7.741 is 1.893(24.5%) logic and 5.848(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.119

    Number of logic level(s):                3
    Starting point:                          arse.cunt[6] / Q
    Ending point:                            arse.clocksen / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
arse.cunt[6]            SB_DFFSR     Q        Out     0.540     0.540       -         
cunt[6]                 Net          -        -       1.599     -           3         
arse.clocksen_RNO_1     SB_LUT4      I1       In      -         2.139       -         
arse.clocksen_RNO_1     SB_LUT4      O        Out     0.400     2.539       -         
clocksen5_4             Net          -        -       1.371     -           1         
arse.clocksen_RNO_0     SB_LUT4      I0       In      -         3.910       -         
arse.clocksen_RNO_0     SB_LUT4      O        Out     0.449     4.359       -         
clocksen5               Net          -        -       1.371     -           1         
arse.clocksen_RNO       SB_LUT4      I1       In      -         5.729       -         
arse.clocksen_RNO       SB_LUT4      O        Out     0.400     6.129       -         
clocksen_en             Net          -        -       1.507     -           1         
arse.clocksen           SB_DFFSR     D        In      -         7.636       -         
======================================================================================
Total path delay (propagation time + setup) of 7.741 is 1.893(24.5%) logic and 5.848(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.098

    Number of logic level(s):                3
    Starting point:                          arse.cunt[8] / Q
    Ending point:                            arse.clocksen / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
arse.cunt[8]            SB_DFFSR     Q        Out     0.540     0.540       -         
cunt[8]                 Net          -        -       1.599     -           2         
arse.clocksen_RNO_1     SB_LUT4      I2       In      -         2.139       -         
arse.clocksen_RNO_1     SB_LUT4      O        Out     0.379     2.518       -         
clocksen5_4             Net          -        -       1.371     -           1         
arse.clocksen_RNO_0     SB_LUT4      I0       In      -         3.889       -         
arse.clocksen_RNO_0     SB_LUT4      O        Out     0.449     4.338       -         
clocksen5               Net          -        -       1.371     -           1         
arse.clocksen_RNO       SB_LUT4      I1       In      -         5.708       -         
arse.clocksen_RNO       SB_LUT4      O        Out     0.400     6.108       -         
clocksen_en             Net          -        -       1.507     -           1         
arse.clocksen           SB_DFFSR     D        In      -         7.615       -         
======================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.070

    Number of logic level(s):                3
    Starting point:                          arse.cunt[3] / Q
    Ending point:                            arse.clocksen / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
arse.cunt[3]            SB_DFFSR     Q        Out     0.540     0.540       -         
cunt[3]                 Net          -        -       1.599     -           3         
arse.clocksen_RNO_2     SB_LUT4      I1       In      -         2.139       -         
arse.clocksen_RNO_2     SB_LUT4      O        Out     0.400     2.539       -         
clocksen5_5             Net          -        -       1.371     -           1         
arse.clocksen_RNO_0     SB_LUT4      I1       In      -         3.910       -         
arse.clocksen_RNO_0     SB_LUT4      O        Out     0.400     4.309       -         
clocksen5               Net          -        -       1.371     -           1         
arse.clocksen_RNO       SB_LUT4      I1       In      -         5.680       -         
arse.clocksen_RNO       SB_LUT4      O        Out     0.400     6.080       -         
clocksen_en             Net          -        -       1.507     -           1         
arse.clocksen           SB_DFFSR     D        In      -         7.587       -         
======================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             5 uses
SB_DFF          16 uses
SB_DFFN         4 uses
SB_DFFSR        10 uses
VCC             5 uses
SB_LUT4         34 uses

I/O ports: 8
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 34

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:17:27 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal onehertz_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for reset, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	37
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	30
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	37/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.3 (sec)

Final Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	37/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: bum2_inst/PLLOUTCORE | Frequency: N/A | Target: 2152.57 MHz
Clock: bum2_inst/PLLOUTGLOBAL | Frequency: 228.08 MHz | Target: 2152.57 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 151.06 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 130
used logic cells: 37
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 130
used logic cells: 37
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 41 
I1212: Iteration  1 :    11 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 14:21:32 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":350:4:350:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:36:300:36|Input EXTFEEDBACK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:37:301:37|Input DYNAMICDELAY on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:40:304:40|Input LATCHINPUTVALUE on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:28:306:28|Input SDI on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:29:308:29|Input SCLK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":291:11:291:16|Removing wire cpuclk, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:18|Removing wire apureset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":293:11:293:18|Removing wire cpureset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:18|Removing wire onehertz, as there is no assignment to it.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":302:32:302:36|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":291:11:291:16|*Output cpuclk has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:18|*Output apureset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":293:11:293:18|*Output cpureset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:18|*Output onehertz has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:10:288:14|Input reset is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":289:10:289:16|Input apusync is unused.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:21:32 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:21:32 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:21:32 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:21:33 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 14:21:33 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:18|Tristate driver apureset (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":291:11:291:16|Tristate driver cpuclk (in view: work.top(verilog)) on net cpuclk (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":293:11:293:18|Tristate driver cpureset (in view: work.top(verilog)) on net cpureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     17.8 MHz      56.198        inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     253.8 MHz     3.940         derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     25   
================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":293:11:293:18|Tristate driver cpureset (in view: work.top(verilog)) on net cpureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:18|Tristate driver apureset (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":291:11:291:16|Tristate driver cpuclk (in view: work.top(verilog)) on net cpuclk (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:21:33 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 14:21:34 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":293:11:293:18|Tristate driver cpureset (in view: work.top(verilog)) on net cpureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:18|Tristate driver apureset (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":291:11:291:16|Tristate driver cpuclk (in view: work.top(verilog)) on net cpuclk (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  40 /        25
   2		0h:00m:00s		    -2.28ns		  40 /        25
   3		0h:00m:00s		    -2.28ns		  41 /        25

   4		0h:00m:00s		    -0.88ns		  43 /        25


   5		0h:00m:00s		    -0.88ns		  43 /        25
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       bum2_inst           SB_PLL40_PAD           25         II_1.clock_out 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 14:21:35 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.154
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.133
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.105
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.084
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.084
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.070
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.063
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.021
II_1.counter[20]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.021
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.000
===============================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                    Required           
Instance             Reference                          Type         Pin     Net                 Time         Slack 
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
II_1.clock_out       top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       6.433        -1.154
II_1.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]       6.433        -0.351
II_1.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[2]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[3]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[4]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[5]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[6]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
II_1.counter[12]           SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                Net          -        -       1.599     -           4         
II_1.clock_out_RNO_3       SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_3       SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_d_2     Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1       SB_LUT4      I1       In      -         3.959       -         
II_1.clock_out_RNO_1       SB_LUT4      O        Out     0.400     4.359       -         
clock_out_RNO_1            Net          -        -       1.371     -           1         
II_1.clock_out_RNO         SB_LUT4      I2       In      -         5.729       -         
II_1.clock_out_RNO         SB_LUT4      O        Out     0.351     6.080       -         
clock_out_RNO              Net          -        -       1.507     -           1         
II_1.clock_out             SB_DFF       D        In      -         7.587       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
II_1.counter[7]          SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]               Net          -        -       1.599     -           4         
II_1.clock_out_RNO_4     SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_4     SB_LUT4      O        Out     0.449     2.588       -         
clock_out_RNO_4          Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1     SB_LUT4      I2       In      -         3.959       -         
II_1.clock_out_RNO_1     SB_LUT4      O        Out     0.351     4.309       -         
clock_out_RNO_1          Net          -        -       1.371     -           1         
II_1.clock_out_RNO       SB_LUT4      I2       In      -         5.680       -         
II_1.clock_out_RNO       SB_LUT4      O        Out     0.379     6.059       -         
clock_out_RNO            Net          -        -       1.507     -           1         
II_1.clock_out           SB_DFF       D        In      -         7.566       -         
=======================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.538
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.105

    Number of logic level(s):                3
    Starting point:                          II_1.counter[13] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
II_1.counter[13]           SB_DFFSR     Q        Out     0.540     0.540       -         
counter[13]                Net          -        -       1.599     -           5         
II_1.clock_out_RNO_3       SB_LUT4      I1       In      -         2.139       -         
II_1.clock_out_RNO_3       SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto18_d_2     Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1       SB_LUT4      I1       In      -         3.910       -         
II_1.clock_out_RNO_1       SB_LUT4      O        Out     0.400     4.309       -         
clock_out_RNO_1            Net          -        -       1.371     -           1         
II_1.clock_out_RNO         SB_LUT4      I2       In      -         5.680       -         
II_1.clock_out_RNO         SB_LUT4      O        Out     0.351     6.031       -         
clock_out_RNO              Net          -        -       1.507     -           1         
II_1.clock_out             SB_DFF       D        In      -         7.538       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.643 is 1.795(23.5%) logic and 5.848(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.517
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.084

    Number of logic level(s):                3
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
II_1.counter[8]          SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]               Net          -        -       1.599     -           4         
II_1.clock_out_RNO_4     SB_LUT4      I1       In      -         2.139       -         
II_1.clock_out_RNO_4     SB_LUT4      O        Out     0.400     2.539       -         
clock_out_RNO_4          Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1     SB_LUT4      I2       In      -         3.910       -         
II_1.clock_out_RNO_1     SB_LUT4      O        Out     0.351     4.260       -         
clock_out_RNO_1          Net          -        -       1.371     -           1         
II_1.clock_out_RNO       SB_LUT4      I2       In      -         5.631       -         
II_1.clock_out_RNO       SB_LUT4      O        Out     0.379     6.010       -         
clock_out_RNO            Net          -        -       1.507     -           1         
II_1.clock_out           SB_DFF       D        In      -         7.517       -         
=======================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.517
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.084

    Number of logic level(s):                3
    Starting point:                          II_1.counter[14] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
II_1.counter[14]           SB_DFFSR     Q        Out     0.540     0.540       -         
counter[14]                Net          -        -       1.599     -           5         
II_1.clock_out_RNO_3       SB_LUT4      I2       In      -         2.139       -         
II_1.clock_out_RNO_3       SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto18_d_2     Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1       SB_LUT4      I1       In      -         3.889       -         
II_1.clock_out_RNO_1       SB_LUT4      O        Out     0.400     4.288       -         
clock_out_RNO_1            Net          -        -       1.371     -           1         
II_1.clock_out_RNO         SB_LUT4      I2       In      -         5.659       -         
II_1.clock_out_RNO         SB_LUT4      O        Out     0.351     6.010       -         
clock_out_RNO              Net          -        -       1.507     -           1         
II_1.clock_out             SB_DFF       D        In      -         7.517       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFSR        24 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         43 uses

I/O ports: 8
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 43 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 43 = 43 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:21:35 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal cpuclk_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal cpureset_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal apureset_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal onehertz_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for apusync, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for reset, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	43
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	44/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.3 (sec)

Final Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	44/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: bum2_inst/PLLOUTCORE | Frequency: N/A | Target: 2178.90 MHz
Clock: bum2_inst/PLLOUTGLOBAL | Frequency: 165.16 MHz | Target: 2178.90 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 108
used logic cells: 44
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 108
used logic cells: 44
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 67 
I1212: Iteration  1 :    28 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 14:24:02 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":350:4:350:16|An instance name was not specified - using generated name II_1
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":325:13:325:25|defparam DIVR could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":326:13:326:25|defparam DIVF could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":327:13:327:25|defparam DIVQ could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":328:13:328:33|defparam FILTER_RANGE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":329:13:329:34|defparam FEEDBACK_PATH could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":330:13:330:51|defparam DELAY_ADJUSTMENT_MODE_FEEDBACK could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":331:13:331:33|defparam FDA_FEEDBACK could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":332:13:332:51|defparam DELAY_ADJUSTMENT_MODE_RELATIVE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":333:13:333:33|defparam FDA_RELATIVE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":334:13:334:38|defparam SHIFTREG_DIV_MODE could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":335:13:335:34|defparam PLLOUT_SELECT could not be attached to instance bum_inst
@W: CG516 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":336:13:336:35|defparam ENABLE_ICEGATE could not be attached to instance bum_inst
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:36:300:36|Input EXTFEEDBACK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:37:301:37|Input DYNAMICDELAY on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:40:304:40|Input LATCHINPUTVALUE on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:28:306:28|Input SDI on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:29:308:29|Input SCLK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":291:11:291:16|Removing wire cpuclk, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:18|Removing wire apureset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":293:11:293:18|Removing wire cpureset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:18|Removing wire onehertz, as there is no assignment to it.
@W: CL156 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":302:32:302:36|*Input RESET to expression [instance] has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the input.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":291:11:291:16|*Output cpuclk has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:18|*Output apureset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":293:11:293:18|*Output cpureset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:18|*Output onehertz has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":288:10:288:14|Input reset is unused.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":289:10:289:16|Input apusync is unused.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:24:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:24:03 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:24:03 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:24:04 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 14:24:04 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:18|Tristate driver apureset (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":291:11:291:16|Tristate driver cpuclk (in view: work.top(verilog)) on net cpuclk (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":293:11:293:18|Tristate driver cpureset (in view: work.top(verilog)) on net cpureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property FDA_FEEDBACK size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property FDA_RELATIVE size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property DIVR size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     253.8 MHz     3.940         inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     253.8 MHz     3.940         derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     25   
================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":293:11:293:18|Tristate driver cpureset (in view: work.top(verilog)) on net cpureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:18|Tristate driver apureset (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":291:11:291:16|Tristate driver cpuclk (in view: work.top(verilog)) on net cpuclk (in view: work.top(verilog)) has its enable tied to GND.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property FDA_FEEDBACK size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property FDA_RELATIVE size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property DIVR size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property FDA_FEEDBACK size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property FDA_RELATIVE size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property DIVR size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:24:04 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 14:24:04 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property FDA_FEEDBACK size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property FDA_RELATIVE size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property DIVR size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":293:11:293:18|Tristate driver cpureset (in view: work.top(verilog)) on net cpureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:18|Tristate driver apureset (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":291:11:291:16|Tristate driver cpuclk (in view: work.top(verilog)) on net cpuclk (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property FDA_FEEDBACK size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property FDA_RELATIVE size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property DIVR size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property FDA_FEEDBACK size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property FDA_RELATIVE size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property DIVR size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property FDA_FEEDBACK size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property FDA_RELATIVE size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property DIVR size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.
@W: FX378 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Property EXTERNAL_DIVIDE_FACTOR size mismatch on instance bum2_inst; found 1 bits, expected 4 bits.
@W: FX367 :"c:\code\tas\tas\tastable\fpga\top.v":297:17:297:25|Instance bum2_inst parameter type does not match module declaration.

Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  40 /        25
   2		0h:00m:00s		    -2.28ns		  40 /        25
   3		0h:00m:00s		    -2.28ns		  41 /        25

   4		0h:00m:00s		    -0.88ns		  43 /        25


   5		0h:00m:00s		    -0.88ns		  43 /        25
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       bum2_inst           SB_PLL40_PAD           25         II_1.clock_out 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 14:24:05 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.154
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.133
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.105
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.084
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.084
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.070
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.063
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.021
II_1.counter[20]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.021
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.000
===============================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                    Required           
Instance             Reference                          Type         Pin     Net                 Time         Slack 
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
II_1.clock_out       top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       6.433        -1.154
II_1.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]       6.433        -0.351
II_1.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[2]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[3]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[4]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[5]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[6]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
II_1.counter[12]           SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                Net          -        -       1.599     -           4         
II_1.clock_out_RNO_3       SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_3       SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_d_2     Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1       SB_LUT4      I1       In      -         3.959       -         
II_1.clock_out_RNO_1       SB_LUT4      O        Out     0.400     4.359       -         
clock_out_RNO_1            Net          -        -       1.371     -           1         
II_1.clock_out_RNO         SB_LUT4      I2       In      -         5.729       -         
II_1.clock_out_RNO         SB_LUT4      O        Out     0.351     6.080       -         
clock_out_RNO              Net          -        -       1.507     -           1         
II_1.clock_out             SB_DFF       D        In      -         7.587       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
II_1.counter[7]          SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]               Net          -        -       1.599     -           4         
II_1.clock_out_RNO_4     SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_4     SB_LUT4      O        Out     0.449     2.588       -         
clock_out_RNO_4          Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1     SB_LUT4      I2       In      -         3.959       -         
II_1.clock_out_RNO_1     SB_LUT4      O        Out     0.351     4.309       -         
clock_out_RNO_1          Net          -        -       1.371     -           1         
II_1.clock_out_RNO       SB_LUT4      I2       In      -         5.680       -         
II_1.clock_out_RNO       SB_LUT4      O        Out     0.379     6.059       -         
clock_out_RNO            Net          -        -       1.507     -           1         
II_1.clock_out           SB_DFF       D        In      -         7.566       -         
=======================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.538
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.105

    Number of logic level(s):                3
    Starting point:                          II_1.counter[13] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
II_1.counter[13]           SB_DFFSR     Q        Out     0.540     0.540       -         
counter[13]                Net          -        -       1.599     -           5         
II_1.clock_out_RNO_3       SB_LUT4      I1       In      -         2.139       -         
II_1.clock_out_RNO_3       SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto18_d_2     Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1       SB_LUT4      I1       In      -         3.910       -         
II_1.clock_out_RNO_1       SB_LUT4      O        Out     0.400     4.309       -         
clock_out_RNO_1            Net          -        -       1.371     -           1         
II_1.clock_out_RNO         SB_LUT4      I2       In      -         5.680       -         
II_1.clock_out_RNO         SB_LUT4      O        Out     0.351     6.031       -         
clock_out_RNO              Net          -        -       1.507     -           1         
II_1.clock_out             SB_DFF       D        In      -         7.538       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.643 is 1.795(23.5%) logic and 5.848(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.517
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.084

    Number of logic level(s):                3
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
II_1.counter[8]          SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]               Net          -        -       1.599     -           4         
II_1.clock_out_RNO_4     SB_LUT4      I1       In      -         2.139       -         
II_1.clock_out_RNO_4     SB_LUT4      O        Out     0.400     2.539       -         
clock_out_RNO_4          Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1     SB_LUT4      I2       In      -         3.910       -         
II_1.clock_out_RNO_1     SB_LUT4      O        Out     0.351     4.260       -         
clock_out_RNO_1          Net          -        -       1.371     -           1         
II_1.clock_out_RNO       SB_LUT4      I2       In      -         5.631       -         
II_1.clock_out_RNO       SB_LUT4      O        Out     0.379     6.010       -         
clock_out_RNO            Net          -        -       1.507     -           1         
II_1.clock_out           SB_DFF       D        In      -         7.517       -         
=======================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.517
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.084

    Number of logic level(s):                3
    Starting point:                          II_1.counter[14] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
II_1.counter[14]           SB_DFFSR     Q        Out     0.540     0.540       -         
counter[14]                Net          -        -       1.599     -           5         
II_1.clock_out_RNO_3       SB_LUT4      I2       In      -         2.139       -         
II_1.clock_out_RNO_3       SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto18_d_2     Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1       SB_LUT4      I1       In      -         3.889       -         
II_1.clock_out_RNO_1       SB_LUT4      O        Out     0.400     4.288       -         
clock_out_RNO_1            Net          -        -       1.371     -           1         
II_1.clock_out_RNO         SB_LUT4      I2       In      -         5.659       -         
II_1.clock_out_RNO         SB_LUT4      O        Out     0.351     6.010       -         
clock_out_RNO              Net          -        -       1.507     -           1         
II_1.clock_out             SB_DFF       D        In      -         7.517       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFSR        24 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         43 uses

I/O ports: 8
I/O primitives: 6
SB_IO          5 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 43 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 43 = 43 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:24:05 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Warning: Invalid value of SB_PLL40_PAD parameter DIVQ = 0. SB_PLL40_PAD parameter DIVQ is set to default value "001"
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal cpuclk_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal cpureset_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal apureset_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal onehertz_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)

W2715: Warning for set_io Constraint: Ignoring pin assignment for apusync, as it is not connected to any PAD
W2715: Warning for set_io Constraint: Ignoring pin assignment for reset, as it is not connected to any PAD

Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	43
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	44/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.2 (sec)

Final Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	5
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	44/7680
    PLBs                        :	9/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	5/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: bum2_inst/PLLOUTCORE | Frequency: N/A | Target: 76.45 MHz
Clock: bum2_inst/PLLOUTGLOBAL | Frequency: 166.51 MHz | Target: 76.45 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 44
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 120
used logic cells: 44
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 67 
I1212: Iteration  1 :    29 unrouted : 0 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 14:29:33 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@W: CG978 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":350:4:350:16|An instance name was not specified - using generated name II_1
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":1:7:1:19|Synthesizing module Clock_divider in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:36:300:36|Input EXTFEEDBACK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:37:301:37|Input DYNAMICDELAY on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:40:304:40|Input LATCHINPUTVALUE on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:28:306:28|Input SDI on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:29:308:29|Input SCLK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":291:11:291:16|Removing wire cpuclk, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:18|Removing wire apureset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":293:11:293:18|Removing wire cpureset, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:18|Removing wire onehertz, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":291:11:291:16|*Output cpuclk has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":292:11:292:18|*Output apureset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":293:11:293:18|*Output cpureset has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:18|*Output onehertz has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":289:10:289:16|Input apusync is unused.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[24] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[25] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[26] is always 0.
@N: CL189 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Register bit counter[27] is always 0.
@W: CL279 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":13:4:13:9|Pruning register bits 27 to 24 of counter[27:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:29:33 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:29:33 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:29:33 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:29:34 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 14:29:34 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:18|Tristate driver apureset (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":291:11:291:16|Tristate driver cpuclk (in view: work.top(verilog)) on net cpuclk (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":293:11:293:18|Tristate driver cpureset (in view: work.top(verilog)) on net cpureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     17.8 MHz      56.198        inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     253.8 MHz     3.940         derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     25   
================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":293:11:293:18|Tristate driver cpureset (in view: work.top(verilog)) on net cpureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:18|Tristate driver apureset (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":291:11:291:16|Tristate driver cpuclk (in view: work.top(verilog)) on net cpuclk (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:29:35 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 14:29:35 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":293:11:293:18|Tristate driver cpureset (in view: work.top(verilog)) on net cpureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":292:11:292:18|Tristate driver apureset (in view: work.top(verilog)) on net apureset (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":291:11:291:16|Tristate driver cpuclk (in view: work.top(verilog)) on net cpuclk (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":13:4:13:9|User-specified initial value defined for instance II_1.counter[23:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.28ns		  40 /        25
   2		0h:00m:00s		    -2.28ns		  40 /        25
   3		0h:00m:00s		    -2.28ns		  41 /        25

   4		0h:00m:00s		    -0.88ns		  43 /        25


   5		0h:00m:00s		    -0.88ns		  43 /        25
@N: FX1017 :|SB_GB inserted on the net II_1.un1_counter_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 25 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       bum2_inst           SB_PLL40_PAD           25         II_1.clock_out 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 107MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.54ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.54ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 14:29:36 2023
#


Top view:               top
Requested Frequency:    152.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.154

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     152.9 MHz     NA            6.539         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     152.9 MHz     130.0 MHz     6.539         7.692         -1.154      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
-------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
-------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.539       -1.154  |  No paths    -      |  No paths    -      |  No paths    -    
=======================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                     Starting                                                                Arrival           
Instance             Reference                          Type         Pin     Net             Time        Slack 
                     Clock                                                                                     
---------------------------------------------------------------------------------------------------------------
II_1.counter[12]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[12]     0.540       -1.154
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[7]      0.540       -1.133
II_1.counter[13]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[13]     0.540       -1.105
II_1.counter[8]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[8]      0.540       -1.084
II_1.counter[14]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[14]     0.540       -1.084
II_1.counter[19]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[19]     0.540       -1.070
II_1.counter[9]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[9]      0.540       -1.063
II_1.counter[18]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[18]     0.540       -1.021
II_1.counter[20]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[20]     0.540       -1.021
II_1.counter[11]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       counter[11]     0.540       -1.000
===============================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                    Required           
Instance             Reference                          Type         Pin     Net                 Time         Slack 
                     Clock                                                                                          
--------------------------------------------------------------------------------------------------------------------
II_1.clock_out       top|PLLOUTGLOBAL_derived_clock     SB_DFF       D       clock_out_RNO       6.433        -1.154
II_1.counter[23]     top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       counter_1[23]       6.433        -0.351
II_1.counter[0]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[1]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[2]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[3]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[4]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[5]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[6]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
II_1.counter[7]      top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     R       un1_counter_0_g     6.433        -0.348
====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.154

    Number of logic level(s):                3
    Starting point:                          II_1.counter[12] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
II_1.counter[12]           SB_DFFSR     Q        Out     0.540     0.540       -         
counter[12]                Net          -        -       1.599     -           4         
II_1.clock_out_RNO_3       SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_3       SB_LUT4      O        Out     0.449     2.588       -         
un2_clock_outlto18_d_2     Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1       SB_LUT4      I1       In      -         3.959       -         
II_1.clock_out_RNO_1       SB_LUT4      O        Out     0.400     4.359       -         
clock_out_RNO_1            Net          -        -       1.371     -           1         
II_1.clock_out_RNO         SB_LUT4      I2       In      -         5.729       -         
II_1.clock_out_RNO         SB_LUT4      O        Out     0.351     6.080       -         
clock_out_RNO              Net          -        -       1.507     -           1         
II_1.clock_out             SB_DFF       D        In      -         7.587       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.566
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.133

    Number of logic level(s):                3
    Starting point:                          II_1.counter[7] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
II_1.counter[7]          SB_DFFSR     Q        Out     0.540     0.540       -         
counter[7]               Net          -        -       1.599     -           4         
II_1.clock_out_RNO_4     SB_LUT4      I0       In      -         2.139       -         
II_1.clock_out_RNO_4     SB_LUT4      O        Out     0.449     2.588       -         
clock_out_RNO_4          Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1     SB_LUT4      I2       In      -         3.959       -         
II_1.clock_out_RNO_1     SB_LUT4      O        Out     0.351     4.309       -         
clock_out_RNO_1          Net          -        -       1.371     -           1         
II_1.clock_out_RNO       SB_LUT4      I2       In      -         5.680       -         
II_1.clock_out_RNO       SB_LUT4      O        Out     0.379     6.059       -         
clock_out_RNO            Net          -        -       1.507     -           1         
II_1.clock_out           SB_DFF       D        In      -         7.566       -         
=======================================================================================
Total path delay (propagation time + setup) of 7.671 is 1.823(23.8%) logic and 5.848(76.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.538
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.105

    Number of logic level(s):                3
    Starting point:                          II_1.counter[13] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
II_1.counter[13]           SB_DFFSR     Q        Out     0.540     0.540       -         
counter[13]                Net          -        -       1.599     -           5         
II_1.clock_out_RNO_3       SB_LUT4      I1       In      -         2.139       -         
II_1.clock_out_RNO_3       SB_LUT4      O        Out     0.400     2.539       -         
un2_clock_outlto18_d_2     Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1       SB_LUT4      I1       In      -         3.910       -         
II_1.clock_out_RNO_1       SB_LUT4      O        Out     0.400     4.309       -         
clock_out_RNO_1            Net          -        -       1.371     -           1         
II_1.clock_out_RNO         SB_LUT4      I2       In      -         5.680       -         
II_1.clock_out_RNO         SB_LUT4      O        Out     0.351     6.031       -         
clock_out_RNO              Net          -        -       1.507     -           1         
II_1.clock_out             SB_DFF       D        In      -         7.538       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.643 is 1.795(23.5%) logic and 5.848(76.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.517
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.084

    Number of logic level(s):                3
    Starting point:                          II_1.counter[8] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                     Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
II_1.counter[8]          SB_DFFSR     Q        Out     0.540     0.540       -         
counter[8]               Net          -        -       1.599     -           4         
II_1.clock_out_RNO_4     SB_LUT4      I1       In      -         2.139       -         
II_1.clock_out_RNO_4     SB_LUT4      O        Out     0.400     2.539       -         
clock_out_RNO_4          Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1     SB_LUT4      I2       In      -         3.910       -         
II_1.clock_out_RNO_1     SB_LUT4      O        Out     0.351     4.260       -         
clock_out_RNO_1          Net          -        -       1.371     -           1         
II_1.clock_out_RNO       SB_LUT4      I2       In      -         5.631       -         
II_1.clock_out_RNO       SB_LUT4      O        Out     0.379     6.010       -         
clock_out_RNO            Net          -        -       1.507     -           1         
II_1.clock_out           SB_DFF       D        In      -         7.517       -         
=======================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.539
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.433

    - Propagation time:                      7.517
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.084

    Number of logic level(s):                3
    Starting point:                          II_1.counter[14] / Q
    Ending point:                            II_1.clock_out / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                       Type         Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
II_1.counter[14]           SB_DFFSR     Q        Out     0.540     0.540       -         
counter[14]                Net          -        -       1.599     -           5         
II_1.clock_out_RNO_3       SB_LUT4      I2       In      -         2.139       -         
II_1.clock_out_RNO_3       SB_LUT4      O        Out     0.379     2.518       -         
un2_clock_outlto18_d_2     Net          -        -       1.371     -           1         
II_1.clock_out_RNO_1       SB_LUT4      I1       In      -         3.889       -         
II_1.clock_out_RNO_1       SB_LUT4      O        Out     0.400     4.288       -         
clock_out_RNO_1            Net          -        -       1.371     -           1         
II_1.clock_out_RNO         SB_LUT4      I2       In      -         5.659       -         
II_1.clock_out_RNO         SB_LUT4      O        Out     0.351     6.010       -         
clock_out_RNO              Net          -        -       1.507     -           1         
II_1.clock_out             SB_DFF       D        In      -         7.517       -         
=========================================================================================
Total path delay (propagation time + setup) of 7.622 is 1.774(23.3%) logic and 5.848(76.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             1 use
SB_CARRY        22 uses
SB_DFF          1 use
SB_DFFSR        24 uses
SB_GB           1 use
VCC             1 use
SB_LUT4         43 uses

I/O ports: 8
I/O primitives: 7
SB_IO          6 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   25 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 25

@S |Mapping Summary:
Total  LUTs: 43 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 43 = 43 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:29:36 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal cpuclk_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal cpureset_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal apureset_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal onehertz_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for apusync, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	0
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	43
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	4
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	18
        CARRY Only       	:	1
        LUT with CARRY   	:	0
    LogicCells                  :	44/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.1 (sec)

Final Design Statistics
    Number of LUTs      	:	43
    Number of DFFs      	:	25
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	22
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	6
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	44/7680
    PLBs                        :	6/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	6/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: bum2_inst/PLLOUTCORE | Frequency: N/A | Target: 2178.90 MHz
Clock: bum2_inst/PLLOUTGLOBAL | Frequency: 165.16 MHz | Target: 2178.90 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 152.91 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 146
used logic cells: 44
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 146
used logic cells: 44
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 68 
I1212: Iteration  1 :    28 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 14:33:57 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":261:43:261:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":262:43:262:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":263:43:263:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":264:43:264:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":265:43:265:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@W: CS263 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":266:43:266:43|Port-width mismatch for port doingseven. The port definition is 1 bits, but the actual port connection bit width is 32. Adjust either the definition or the instantiation of this port.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:36:301:36|Input EXTFEEDBACK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":302:37:302:37|Input DYNAMICDELAY on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:40:305:40|Input LATCHINPUTVALUE on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:28:307:28|Input SDI on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":309:29:309:29|Input SCLK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":295:11:295:18|Removing wire onehertz, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":295:11:295:18|*Output onehertz has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL159 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":161:10:161:16|Input apusync is unused.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 71MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:33:57 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:33:57 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:33:57 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":286:7:286:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:33:58 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 14:33:58 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":295:11:295:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top.v":265:15:265:17|Removing instance di4 (in view: work.dostuff(verilog)) of type view:work.divide7or8_1(verilog) because it does not drive other instances.
@N: BN115 :"c:\code\tas\tas\tastable\fpga\top.v":266:15:266:17|Removing instance di5 (in view: work.dostuff(verilog)) of type view:work.divide7or8_0(verilog) because it does not drive other instances.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     3.9 MHz       257.238       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     55.5 MHz      18.032        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     54   
================================================================================================================================


Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":295:11:295:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:33:59 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 14:33:59 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":295:11:295:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|User-specified initial value defined for instance arse.cunt[8:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":270:0:270:5|User-specified initial value defined for instance arse.clocksen is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_5(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_5(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_4(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_4(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_3(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_3(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_2(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_2(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  32 /        30
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":109:4:109:9|Replicating instance arse.di2.dout_r[0] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":109:4:109:9|Replicating instance arse.di0.dout_r[0] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 2 LUTs via timing driven replication




Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 34 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       bum2_inst           SB_PLL40_PAD           34         arse.clocksen  
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 6.62ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 6.62ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 14:34:00 2023
#


Top view:               top
Requested Frequency:    151.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.169

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     151.0 MHz     NA            6.622         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     151.0 MHz     119.0 MHz     6.622         8.400         -1.169      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise    |    fall  to  fall   |    rise  to  fall    |    fall  to  rise 
--------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack   |  constraint  slack  |  constraint  slack   |  constraint  slack
--------------------------------------------------------------------------------------------------------------------------------------------------------
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  6.622       -1.169  |  No paths    -      |  3.311       -0.889  |  No paths    -    
========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                        Starting                                                               Arrival           
Instance                Reference                          Type         Pin     Net            Time        Slack 
                        Clock                                                                                    
-----------------------------------------------------------------------------------------------------------------
arse.cunt[2]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       cunt[2]        0.540       -1.169
arse.cunt[1]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       cunt[1]        0.540       -1.119
arse.cunt[6]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       cunt[6]        0.540       -1.119
arse.cunt[8]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       cunt[8]        0.540       -1.099
arse.cunt[3]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       cunt[3]        0.540       -1.070
arse.cunt[5]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       cunt[5]        0.540       -1.049
arse.cunt[7]            top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       cunt[7]        0.540       -0.986
arse.clocksen           top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     Q       clocksen       0.540       -0.889
arse.di3.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       Q       counter[2]     0.540       -0.840
arse.di1.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF       Q       counter[2]     0.540       -0.840
=================================================================================================================


Ending Points with Worst Slack
******************************

                     Starting                                                                Required           
Instance             Reference                          Type         Pin     Net             Time         Slack 
                     Clock                                                                                      
----------------------------------------------------------------------------------------------------------------
arse.clocksen        top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       clocksen_en     6.517        -1.169
arse.di0.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFN      D       dout_rep1       3.206        -0.889
arse.di2.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFN      D       dout_rep1       3.206        -0.889
arse.di1.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFN      D       dout            3.206        -0.889
arse.di3.dout[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFFN      D       dout            3.206        -0.889
arse.cunt[4]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       cunt_RNO[4]     6.517        0.651 
arse.cunt[7]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       cunt_RNO[7]     6.517        0.651 
arse.cunt[5]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       cunt_RNO[5]     6.517        0.672 
arse.cunt[8]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       cunt_RNO[8]     6.517        0.672 
arse.cunt[6]         top|PLLOUTGLOBAL_derived_clock     SB_DFFSR     D       cunt_RNO[6]     6.517        0.735 
================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.685
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.169

    Number of logic level(s):                3
    Starting point:                          arse.cunt[2] / Q
    Ending point:                            arse.clocksen / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
arse.cunt[2]            SB_DFFSR     Q        Out     0.540     0.540       -         
cunt[2]                 Net          -        -       1.599     -           4         
arse.clocksen_RNO_1     SB_LUT4      I0       In      -         2.139       -         
arse.clocksen_RNO_1     SB_LUT4      O        Out     0.449     2.588       -         
clocksen5_4             Net          -        -       1.371     -           1         
arse.clocksen_RNO_0     SB_LUT4      I0       In      -         3.959       -         
arse.clocksen_RNO_0     SB_LUT4      O        Out     0.449     4.408       -         
clocksen5               Net          -        -       1.371     -           1         
arse.clocksen_RNO       SB_LUT4      I1       In      -         5.779       -         
arse.clocksen_RNO       SB_LUT4      O        Out     0.400     6.178       -         
clocksen_en             Net          -        -       1.507     -           1         
arse.clocksen           SB_DFFSR     D        In      -         7.685       -         
======================================================================================
Total path delay (propagation time + setup) of 7.790 is 1.942(24.9%) logic and 5.848(75.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.119

    Number of logic level(s):                3
    Starting point:                          arse.cunt[1] / Q
    Ending point:                            arse.clocksen / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
arse.cunt[1]            SB_DFFSR     Q        Out     0.540     0.540       -         
cunt[1]                 Net          -        -       1.599     -           5         
arse.clocksen_RNO_2     SB_LUT4      I0       In      -         2.139       -         
arse.clocksen_RNO_2     SB_LUT4      O        Out     0.449     2.588       -         
clocksen5_5             Net          -        -       1.371     -           1         
arse.clocksen_RNO_0     SB_LUT4      I1       In      -         3.959       -         
arse.clocksen_RNO_0     SB_LUT4      O        Out     0.400     4.359       -         
clocksen5               Net          -        -       1.371     -           1         
arse.clocksen_RNO       SB_LUT4      I1       In      -         5.729       -         
arse.clocksen_RNO       SB_LUT4      O        Out     0.400     6.129       -         
clocksen_en             Net          -        -       1.507     -           1         
arse.clocksen           SB_DFFSR     D        In      -         7.636       -         
======================================================================================
Total path delay (propagation time + setup) of 7.741 is 1.893(24.5%) logic and 5.848(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.636
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.119

    Number of logic level(s):                3
    Starting point:                          arse.cunt[6] / Q
    Ending point:                            arse.clocksen / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
arse.cunt[6]            SB_DFFSR     Q        Out     0.540     0.540       -         
cunt[6]                 Net          -        -       1.599     -           3         
arse.clocksen_RNO_1     SB_LUT4      I1       In      -         2.139       -         
arse.clocksen_RNO_1     SB_LUT4      O        Out     0.400     2.539       -         
clocksen5_4             Net          -        -       1.371     -           1         
arse.clocksen_RNO_0     SB_LUT4      I0       In      -         3.910       -         
arse.clocksen_RNO_0     SB_LUT4      O        Out     0.449     4.359       -         
clocksen5               Net          -        -       1.371     -           1         
arse.clocksen_RNO       SB_LUT4      I1       In      -         5.729       -         
arse.clocksen_RNO       SB_LUT4      O        Out     0.400     6.129       -         
clocksen_en             Net          -        -       1.507     -           1         
arse.clocksen           SB_DFFSR     D        In      -         7.636       -         
======================================================================================
Total path delay (propagation time + setup) of 7.741 is 1.893(24.5%) logic and 5.848(75.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.098

    Number of logic level(s):                3
    Starting point:                          arse.cunt[8] / Q
    Ending point:                            arse.clocksen / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
arse.cunt[8]            SB_DFFSR     Q        Out     0.540     0.540       -         
cunt[8]                 Net          -        -       1.599     -           2         
arse.clocksen_RNO_1     SB_LUT4      I2       In      -         2.139       -         
arse.clocksen_RNO_1     SB_LUT4      O        Out     0.379     2.518       -         
clocksen5_4             Net          -        -       1.371     -           1         
arse.clocksen_RNO_0     SB_LUT4      I0       In      -         3.889       -         
arse.clocksen_RNO_0     SB_LUT4      O        Out     0.449     4.338       -         
clocksen5               Net          -        -       1.371     -           1         
arse.clocksen_RNO       SB_LUT4      I1       In      -         5.708       -         
arse.clocksen_RNO       SB_LUT4      O        Out     0.400     6.108       -         
clocksen_en             Net          -        -       1.507     -           1         
arse.clocksen           SB_DFFSR     D        In      -         7.615       -         
======================================================================================
Total path delay (propagation time + setup) of 7.720 is 1.872(24.3%) logic and 5.848(75.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      6.622
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         6.517

    - Propagation time:                      7.587
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.070

    Number of logic level(s):                3
    Starting point:                          arse.cunt[3] / Q
    Ending point:                            arse.clocksen / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                       Pin      Pin               Arrival     No. of    
Name                    Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------
arse.cunt[3]            SB_DFFSR     Q        Out     0.540     0.540       -         
cunt[3]                 Net          -        -       1.599     -           3         
arse.clocksen_RNO_2     SB_LUT4      I1       In      -         2.139       -         
arse.clocksen_RNO_2     SB_LUT4      O        Out     0.400     2.539       -         
clocksen5_5             Net          -        -       1.371     -           1         
arse.clocksen_RNO_0     SB_LUT4      I1       In      -         3.910       -         
arse.clocksen_RNO_0     SB_LUT4      O        Out     0.400     4.309       -         
clocksen5               Net          -        -       1.371     -           1         
arse.clocksen_RNO       SB_LUT4      I1       In      -         5.680       -         
arse.clocksen_RNO       SB_LUT4      O        Out     0.400     6.080       -         
clocksen_en             Net          -        -       1.507     -           1         
arse.clocksen           SB_DFFSR     D        In      -         7.587       -         
======================================================================================
Total path delay (propagation time + setup) of 7.692 is 1.844(24.0%) logic and 5.848(76.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             5 uses
SB_DFF          16 uses
SB_DFFN         4 uses
SB_DFFSR        10 uses
VCC             5 uses
SB_LUT4         34 uses

I/O ports: 9
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   30 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 34

@S |Mapping Summary:
Total  LUTs: 34 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 34 = 34 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 27MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:34:00 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 7 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.di2.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di2.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di2.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di0.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di0.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di0.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal onehertz_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di1.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di1.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.di3.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.di3.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.di3.io_0:OUTPUTENABLE is driven by non-default constant value VCC

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================
W2715: Warning for set_io Constraint: Ignoring pin assignment for reset, as it is not connected to any PAD

Input Design Statistics
    Number of LUTs      	:	34
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	0
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	2
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	2
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	37
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	30
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	37/7680
    PLBs                        :	5/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 13.3 (sec)

Final Design Statistics
    Number of LUTs      	:	37
    Number of DFFs      	:	30
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	37/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: bum2_inst/PLLOUTCORE | Frequency: N/A | Target: 2152.57 MHz
Clock: bum2_inst/PLLOUTGLOBAL | Frequency: 228.58 MHz | Target: 2152.57 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 151.06 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 14.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 178
used logic cells: 37
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 178
used logic cells: 37
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 40 
I1212: Iteration  1 :     9 unrouted : 0 seconds
I1212: Iteration  2 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 14:52:21 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:36:300:36|Input EXTFEEDBACK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:37:301:37|Input DYNAMICDELAY on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":304:40:304:40|Input LATCHINPUTVALUE on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:28:306:28|Input SDI on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":308:29:308:29|Input SCLK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:18|Removing wire onehertz, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:18|*Output onehertz has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:52:21 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:52:21 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:52:21 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 14:52:22 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 14:52:22 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":290:11:290:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           1    
top|PACKAGEPIN                     3.9 MHz       258.847       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     55.1 MHz      18.145        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     32   
================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:52:23 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 14:52:23 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:18|Tristate driver onehertz (in view: work.top(verilog)) on net onehertz (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  21 /        19
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0001       bum2_inst              SB_PLL40_PAD           22         arse.cpuresetcount[0]
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 5.08ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 5.08ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 14:52:24 2023
#


Top view:               top
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.662

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     197.0 MHz     NA            5.075         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     197.0 MHz     119.1 MHz     5.075         8.400         -1.662      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
System                             283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                          top|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  5.075       0.875   |  No paths    -       |  No paths    -     
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  5.075       0.875  |  5.075       -0.896  |  2.538       -1.613  |  2.538       -1.662
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                       Arrival           
Instance                       Reference                          Type           Pin     Net                  Time        Slack 
                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset               top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuclkreset          0.540       -1.662
arse.diveight.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.613
arse.divseven.counter[0]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[0]           0.540       -1.557
arse.divseven.counter[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[1]           0.540       -1.508
arse.divseven.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.487
arse.divseven.seven            top|PLLOUTGLOBAL_derived_clock     SB_DFFE        Q       seven                0.540       -1.424
arse.cpuresetcount[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[0]     0.540       -0.896
arse.cpuresetcount[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[1]     0.540       -0.847
arse.cpuresetcount[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuresetcount[2]     0.540       -0.826
arse.cpuresetcount_nesr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNESR     Q       cpuresetcount[3]     0.540       -0.762
================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                           Required           
Instance                     Reference                          Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             2.432        -1.662
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             2.432        -1.662
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               2.432        -1.662
arse.diveight.dout[1]        top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    2.432        -1.662
arse.diveight.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      2.432        -1.613
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     2.538        -1.557
arse.cpuclkreset             top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            4.970        -0.896
arse.doingseven              top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             4.970        -0.896
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                2.432        -0.676
arse.divseven.seven          top|PLLOUTGLOBAL_derived_clock     SB_DFFE       D       doingseven                2.432        -0.676
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           7         
arse.diveight.counter_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0_rep1                      Net           -        -       1.507     -           1         
arse.diveight.counter[2]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[0]                        Net           -        -       1.507     -           1         
arse.diveight.counter[0]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[1]                        Net           -        -       1.507     -           1         
arse.diveight.counter[1]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuclkreset              SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                   Net           -        -       1.599     -           7         
arse.diveight.dout_RNO[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.dout_RNO[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                        Net           -        -       1.507     -           1         
arse.diveight.dout[1]         SB_DFF        D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.613

    Number of logic level(s):                1
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.diveight.counter[2]      SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                    Net         -        -       1.599     -           3         
arse.diveight.dout_RNO[0]     SB_LUT4     I1       In      -         2.139       -         
arse.diveight.dout_RNO[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout                          Net         -        -       1.507     -           1         
arse.diveight.dout[0]         SB_DFFN     D        In      -         4.046       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference     Type           Pin     Net                           Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
arse.apusynclatched            System        SB_DFFN        D       apusynclatched_1              3.423        -0.623
arse.cpuclkreset               System        SB_DFFNSR      D       cpuclkreset_en                4.970        0.875 
arse.cpuresetcount[2]          System        SB_DFFNSR      D       cpuresetcount_RNO[2]          4.970        0.875 
arse.cpuresetcount_nesr[3]     System        SB_DFFNESR     D       cpuresetcount_nesr_RNO[3]     4.970        0.875 
arse.doingseven                System        SB_DFFNSR      D       doingseven_en                 4.970        0.875 
arse.cpuresetcount[0]          System        SB_DFFN        D       cpuresetcount                 4.970        0.924 
arse.cpuresetcount[1]          System        SB_DFFN        D       cpuresetcount_0               4.970        0.924 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           7         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_nesr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                               Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN        Q        Out     0.540     0.540       -         
apusynclatched                     Net            -        -       1.599     -           7         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        I0       In      -         2.139       -         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        O        Out     0.449     2.588       -         
cpuresetcount_nesr_RNO[3]          Net            -        -       1.507     -           1         
arse.cpuresetcount_nesr[3]         SB_DFFNESR     D        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           7         
arse.cpuresetcount_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetcount_RNO[2]          Net           -        -       1.507     -           1         
arse.cpuresetcount[2]         SB_DFFNSR     D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
arse.apusynclatched      SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched           Net           -        -       1.599     -           7         
arse.cpuclkreset_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_en           Net           -        -       1.507     -           1         
arse.cpuclkreset         SB_DFFNSR     D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
arse.apusynclatched     SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched          Net           -        -       1.599     -           7         
arse.doingseven_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO     SB_LUT4       O        Out     0.449     2.588       -         
doingseven_en           Net           -        -       1.507     -           1         
arse.doingseven         SB_DFFNSR     D        In      -         4.095       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         5 uses
SB_DFFNE        1 use
SB_DFFNESR      1 use
SB_DFFNSR       3 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 9
I/O primitives: 9
SB_IO          8 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 22

@S |Mapping Summary:
Total  LUTs: 22 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 14:52:24 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal onehertz_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.3 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	8
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	26/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	8/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: bum2_inst/PLLOUTCORE | Frequency: N/A | Target: 2805.12 MHz
Clock: bum2_inst/PLLOUTGLOBAL | Frequency: 177.23 MHz | Target: 2805.12 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 196.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 217
used logic cells: 26
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 217
used logic cells: 26
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 32 
I1212: Iteration  1 :     8 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 18:40:09 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:36:299:36|Input EXTFEEDBACK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:37:300:37|Input DYNAMICDELAY on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:40:303:40|Input LATCHINPUTVALUE on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:28:305:28|Input SDI on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:29:307:29|Input SCLK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 18:40:09 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 18:40:09 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 18:40:09 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 18:40:11 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 18:40:11 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":290:11:290:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           1    
top|PACKAGEPIN                     3.9 MHz       258.847       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     55.1 MHz      18.145        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     32   
================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 18:40:11 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 18:40:11 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  21 /        19
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0001       bum2_inst              SB_PLL40_PAD           22         arse.cpuresetcount[0]
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 5.08ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 5.08ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 18:40:12 2023
#


Top view:               top
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.662

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     197.0 MHz     NA            5.075         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     197.0 MHz     119.1 MHz     5.075         8.400         -1.662      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
System                             283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                          top|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  5.075       0.875   |  No paths    -       |  No paths    -     
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  5.075       0.875  |  5.075       -0.896  |  2.538       -1.613  |  2.538       -1.662
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                       Arrival           
Instance                       Reference                          Type           Pin     Net                  Time        Slack 
                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset               top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuclkreset          0.540       -1.662
arse.diveight.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.613
arse.divseven.counter[0]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[0]           0.540       -1.557
arse.divseven.counter[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[1]           0.540       -1.508
arse.divseven.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.487
arse.divseven.seven            top|PLLOUTGLOBAL_derived_clock     SB_DFFE        Q       seven                0.540       -1.424
arse.cpuresetcount[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[0]     0.540       -0.896
arse.cpuresetcount[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[1]     0.540       -0.847
arse.cpuresetcount[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuresetcount[2]     0.540       -0.826
arse.cpuresetcount_nesr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNESR     Q       cpuresetcount[3]     0.540       -0.762
================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                           Required           
Instance                     Reference                          Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             2.432        -1.662
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             2.432        -1.662
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               2.432        -1.662
arse.diveight.dout[1]        top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    2.432        -1.662
arse.diveight.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      2.432        -1.613
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     2.538        -1.557
arse.cpuclkreset             top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            4.970        -0.896
arse.doingseven              top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             4.970        -0.896
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                2.432        -0.676
arse.divseven.seven          top|PLLOUTGLOBAL_derived_clock     SB_DFFE       D       doingseven                2.432        -0.676
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           7         
arse.diveight.counter_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0_rep1                      Net           -        -       1.507     -           1         
arse.diveight.counter[2]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[0]                        Net           -        -       1.507     -           1         
arse.diveight.counter[0]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[1]                        Net           -        -       1.507     -           1         
arse.diveight.counter[1]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuclkreset              SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                   Net           -        -       1.599     -           7         
arse.diveight.dout_RNO[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.dout_RNO[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                        Net           -        -       1.507     -           1         
arse.diveight.dout[1]         SB_DFF        D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.613

    Number of logic level(s):                1
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.diveight.counter[2]      SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                    Net         -        -       1.599     -           3         
arse.diveight.dout_RNO[0]     SB_LUT4     I1       In      -         2.139       -         
arse.diveight.dout_RNO[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout                          Net         -        -       1.507     -           1         
arse.diveight.dout[0]         SB_DFFN     D        In      -         4.046       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference     Type           Pin     Net                           Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
arse.apusynclatched            System        SB_DFFN        D       apusynclatched_1              3.423        -0.623
arse.cpuclkreset               System        SB_DFFNSR      D       cpuclkreset_en                4.970        0.875 
arse.cpuresetcount[2]          System        SB_DFFNSR      D       cpuresetcount_RNO[2]          4.970        0.875 
arse.cpuresetcount_nesr[3]     System        SB_DFFNESR     D       cpuresetcount_nesr_RNO[3]     4.970        0.875 
arse.doingseven                System        SB_DFFNSR      D       doingseven_en                 4.970        0.875 
arse.cpuresetcount[0]          System        SB_DFFN        D       cpuresetcount                 4.970        0.924 
arse.cpuresetcount[1]          System        SB_DFFN        D       cpuresetcount_0               4.970        0.924 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           7         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_nesr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                               Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN        Q        Out     0.540     0.540       -         
apusynclatched                     Net            -        -       1.599     -           7         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        I0       In      -         2.139       -         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        O        Out     0.449     2.588       -         
cpuresetcount_nesr_RNO[3]          Net            -        -       1.507     -           1         
arse.cpuresetcount_nesr[3]         SB_DFFNESR     D        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           7         
arse.cpuresetcount_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetcount_RNO[2]          Net           -        -       1.507     -           1         
arse.cpuresetcount[2]         SB_DFFNSR     D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
arse.apusynclatched      SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched           Net           -        -       1.599     -           7         
arse.cpuclkreset_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_en           Net           -        -       1.507     -           1         
arse.cpuclkreset         SB_DFFNSR     D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
arse.apusynclatched     SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched          Net           -        -       1.599     -           7         
arse.doingseven_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO     SB_LUT4       O        Out     0.449     2.588       -         
doingseven_en           Net           -        -       1.507     -           1         
arse.doingseven         SB_DFFNSR     D        In      -         4.095       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         5 uses
SB_DFFNE        1 use
SB_DFFNESR      1 use
SB_DFFNSR       3 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 8
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 22

@S |Mapping Summary:
Total  LUTs: 22 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 18:40:12 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin onehertz doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.7 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	26/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: bum2_inst/PLLOUTCORE | Frequency: N/A | Target: 2805.12 MHz
Clock: bum2_inst/PLLOUTGLOBAL | Frequency: 177.23 MHz | Target: 2805.12 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 196.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 221
used logic cells: 26
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 221
used logic cells: 26
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 32 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 9 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 20:02:27 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:36:299:36|Input EXTFEEDBACK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":300:37:300:37|Input DYNAMICDELAY on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":303:40:303:40|Input LATCHINPUTVALUE on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":305:28:305:28|Input SDI on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":307:29:307:29|Input SCLK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:02:27 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:02:27 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:02:27 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:02:29 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 20:02:29 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":290:11:290:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           1    
top|PACKAGEPIN                     3.9 MHz       258.847       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     55.1 MHz      18.145        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     32   
================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 20:02:29 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 20:02:29 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  21 /        19
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0001       bum2_inst              SB_PLL40_PAD           22         arse.cpuresetcount[0]
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 5.08ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 5.08ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 20:02:30 2023
#


Top view:               top
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.662

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     197.0 MHz     NA            5.075         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     197.0 MHz     119.1 MHz     5.075         8.400         -1.662      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
System                             283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                          top|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  5.075       0.875   |  No paths    -       |  No paths    -     
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  5.075       0.875  |  5.075       -0.896  |  2.538       -1.613  |  2.538       -1.662
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                       Arrival           
Instance                       Reference                          Type           Pin     Net                  Time        Slack 
                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset               top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuclkreset          0.540       -1.662
arse.diveight.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.613
arse.divseven.counter[0]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[0]           0.540       -1.557
arse.divseven.counter[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[1]           0.540       -1.508
arse.divseven.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.487
arse.divseven.seven            top|PLLOUTGLOBAL_derived_clock     SB_DFFE        Q       seven                0.540       -1.424
arse.cpuresetcount[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[0]     0.540       -0.896
arse.cpuresetcount[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[1]     0.540       -0.847
arse.cpuresetcount[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuresetcount[2]     0.540       -0.826
arse.cpuresetcount_nesr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNESR     Q       cpuresetcount[3]     0.540       -0.762
================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                           Required           
Instance                     Reference                          Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             2.432        -1.662
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             2.432        -1.662
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               2.432        -1.662
arse.diveight.dout[1]        top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    2.432        -1.662
arse.diveight.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      2.432        -1.613
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     2.538        -1.557
arse.cpuclkreset             top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            4.970        -0.896
arse.doingseven              top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             4.970        -0.896
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                2.432        -0.676
arse.divseven.seven          top|PLLOUTGLOBAL_derived_clock     SB_DFFE       D       doingseven                2.432        -0.676
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           7         
arse.diveight.counter_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0_rep1                      Net           -        -       1.507     -           1         
arse.diveight.counter[2]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[0]                        Net           -        -       1.507     -           1         
arse.diveight.counter[0]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[1]                        Net           -        -       1.507     -           1         
arse.diveight.counter[1]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuclkreset              SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                   Net           -        -       1.599     -           7         
arse.diveight.dout_RNO[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.dout_RNO[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                        Net           -        -       1.507     -           1         
arse.diveight.dout[1]         SB_DFF        D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.613

    Number of logic level(s):                1
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.diveight.counter[2]      SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                    Net         -        -       1.599     -           3         
arse.diveight.dout_RNO[0]     SB_LUT4     I1       In      -         2.139       -         
arse.diveight.dout_RNO[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout                          Net         -        -       1.507     -           1         
arse.diveight.dout[0]         SB_DFFN     D        In      -         4.046       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference     Type           Pin     Net                           Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
arse.apusynclatched            System        SB_DFFN        D       apusynclatched_1              3.423        -0.623
arse.cpuclkreset               System        SB_DFFNSR      D       cpuclkreset_en                4.970        0.875 
arse.cpuresetcount[2]          System        SB_DFFNSR      D       cpuresetcount_RNO[2]          4.970        0.875 
arse.cpuresetcount_nesr[3]     System        SB_DFFNESR     D       cpuresetcount_nesr_RNO[3]     4.970        0.875 
arse.doingseven                System        SB_DFFNSR      D       doingseven_en                 4.970        0.875 
arse.cpuresetcount[0]          System        SB_DFFN        D       cpuresetcount                 4.970        0.924 
arse.cpuresetcount[1]          System        SB_DFFN        D       cpuresetcount_0               4.970        0.924 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           7         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_nesr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                               Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN        Q        Out     0.540     0.540       -         
apusynclatched                     Net            -        -       1.599     -           7         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        I0       In      -         2.139       -         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        O        Out     0.449     2.588       -         
cpuresetcount_nesr_RNO[3]          Net            -        -       1.507     -           1         
arse.cpuresetcount_nesr[3]         SB_DFFNESR     D        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           7         
arse.cpuresetcount_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetcount_RNO[2]          Net           -        -       1.507     -           1         
arse.cpuresetcount[2]         SB_DFFNSR     D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
arse.apusynclatched      SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched           Net           -        -       1.599     -           7         
arse.cpuclkreset_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_en           Net           -        -       1.507     -           1         
arse.cpuclkreset         SB_DFFNSR     D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
arse.apusynclatched     SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched          Net           -        -       1.599     -           7         
arse.doingseven_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO     SB_LUT4       O        Out     0.449     2.588       -         
doingseven_en           Net           -        -       1.507     -           1         
arse.doingseven         SB_DFFNSR     D        In      -         4.095       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         5 uses
SB_DFFNE        1 use
SB_DFFNESR      1 use
SB_DFFNSR       3 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 8
I/O primitives: 8
SB_IO          7 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 22

@S |Mapping Summary:
Total  LUTs: 22 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 20:02:30 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin onehertz doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 6.3 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	7
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	26/7680
    PLBs                        :	12/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	7/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: bum2_inst/PLLOUTCORE | Frequency: N/A | Target: 2805.12 MHz
Clock: bum2_inst/PLLOUTGLOBAL | Frequency: 177.23 MHz | Target: 2805.12 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 196.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 7.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 221
used logic cells: 26
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 221
used logic cells: 26
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 1
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL
Read device time: 7
I1209: Started routing
I1223: Total Nets : 32 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 20:07:14 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
@E: CG829 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":306:4:306:4|Unexpected ) after comma -- missing port in ANSI port list
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 20:07:14 2023

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 20:07:14 2023

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 15 seconds"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 20:07:40 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":311:36:311:36|Input EXTFEEDBACK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:37:312:37|Input DYNAMICDELAY on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":315:40:315:40|Input LATCHINPUTVALUE on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":317:28:317:28|Input SDI on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":319:29:319:29|Input SCLK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:14|Removing wire led1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":295:11:295:14|Removing wire led2, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":297:11:297:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":298:11:298:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:11:299:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:11:301:14|Removing wire led8, as there is no assignment to it.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":294:11:294:14|*Output led1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":295:11:295:14|*Output led2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":297:11:297:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":298:11:298:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:11:299:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:11:301:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:07:41 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:07:41 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:07:41 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:07:42 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 20:07:42 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:14|Tristate driver led1 (in view: work.top(verilog)) on net led1 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":295:11:295:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":297:11:297:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":298:11:298:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":299:11:299:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":301:11:301:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":290:11:290:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           1    
top|PACKAGEPIN                     3.9 MHz       258.847       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     55.1 MHz      18.145        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     32   
================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":301:11:301:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 20:07:42 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 20:07:43 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":301:11:301:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":299:11:299:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":298:11:298:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":297:11:297:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":295:11:295:14|Tristate driver led2 (in view: work.top(verilog)) on net led2 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":294:11:294:14|Tristate driver led1 (in view: work.top(verilog)) on net led1 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  21 /        19
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0001       bum2_inst              SB_PLL40_PAD           22         arse.cpuresetcount[0]
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 5.08ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 5.08ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 20:07:44 2023
#


Top view:               top
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.662

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     197.0 MHz     NA            5.075         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     197.0 MHz     119.1 MHz     5.075         8.400         -1.662      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
System                             283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                          top|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  5.075       0.875   |  No paths    -       |  No paths    -     
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  5.075       0.875  |  5.075       -0.896  |  2.538       -1.613  |  2.538       -1.662
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                       Arrival           
Instance                       Reference                          Type           Pin     Net                  Time        Slack 
                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset               top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuclkreset          0.540       -1.662
arse.diveight.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.613
arse.divseven.counter[0]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[0]           0.540       -1.557
arse.divseven.counter[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[1]           0.540       -1.508
arse.divseven.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.487
arse.divseven.seven            top|PLLOUTGLOBAL_derived_clock     SB_DFFE        Q       seven                0.540       -1.424
arse.cpuresetcount[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[0]     0.540       -0.896
arse.cpuresetcount[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[1]     0.540       -0.847
arse.cpuresetcount[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuresetcount[2]     0.540       -0.826
arse.cpuresetcount_nesr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNESR     Q       cpuresetcount[3]     0.540       -0.762
================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                           Required           
Instance                     Reference                          Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             2.432        -1.662
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             2.432        -1.662
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               2.432        -1.662
arse.diveight.dout[1]        top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    2.432        -1.662
arse.diveight.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      2.432        -1.613
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     2.538        -1.557
arse.cpuclkreset             top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            4.970        -0.896
arse.doingseven              top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             4.970        -0.896
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                2.432        -0.676
arse.divseven.seven          top|PLLOUTGLOBAL_derived_clock     SB_DFFE       D       doingseven                2.432        -0.676
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           7         
arse.diveight.counter_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0_rep1                      Net           -        -       1.507     -           1         
arse.diveight.counter[2]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[0]                        Net           -        -       1.507     -           1         
arse.diveight.counter[0]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[1]                        Net           -        -       1.507     -           1         
arse.diveight.counter[1]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuclkreset              SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                   Net           -        -       1.599     -           7         
arse.diveight.dout_RNO[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.dout_RNO[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                        Net           -        -       1.507     -           1         
arse.diveight.dout[1]         SB_DFF        D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.613

    Number of logic level(s):                1
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.diveight.counter[2]      SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                    Net         -        -       1.599     -           3         
arse.diveight.dout_RNO[0]     SB_LUT4     I1       In      -         2.139       -         
arse.diveight.dout_RNO[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout                          Net         -        -       1.507     -           1         
arse.diveight.dout[0]         SB_DFFN     D        In      -         4.046       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference     Type           Pin     Net                           Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
arse.apusynclatched            System        SB_DFFN        D       apusynclatched_1              3.423        -0.623
arse.cpuclkreset               System        SB_DFFNSR      D       cpuclkreset_en                4.970        0.875 
arse.cpuresetcount[2]          System        SB_DFFNSR      D       cpuresetcount_RNO[2]          4.970        0.875 
arse.cpuresetcount_nesr[3]     System        SB_DFFNESR     D       cpuresetcount_nesr_RNO[3]     4.970        0.875 
arse.doingseven                System        SB_DFFNSR      D       doingseven_en                 4.970        0.875 
arse.cpuresetcount[0]          System        SB_DFFN        D       cpuresetcount                 4.970        0.924 
arse.cpuresetcount[1]          System        SB_DFFN        D       cpuresetcount_0               4.970        0.924 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           7         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_nesr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                               Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN        Q        Out     0.540     0.540       -         
apusynclatched                     Net            -        -       1.599     -           7         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        I0       In      -         2.139       -         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        O        Out     0.449     2.588       -         
cpuresetcount_nesr_RNO[3]          Net            -        -       1.507     -           1         
arse.cpuresetcount_nesr[3]         SB_DFFNESR     D        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           7         
arse.cpuresetcount_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetcount_RNO[2]          Net           -        -       1.507     -           1         
arse.cpuresetcount[2]         SB_DFFNSR     D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
arse.apusynclatched      SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched           Net           -        -       1.599     -           7         
arse.cpuclkreset_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_en           Net           -        -       1.507     -           1         
arse.cpuclkreset         SB_DFFNSR     D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
arse.apusynclatched     SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched          Net           -        -       1.599     -           7         
arse.doingseven_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO     SB_LUT4       O        Out     0.449     2.588       -         
doingseven_en           Net           -        -       1.507     -           1         
arse.doingseven         SB_DFFNSR     D        In      -         4.095       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         5 uses
SB_DFFNE        1 use
SB_DFFNESR      1 use
SB_DFFNSR       3 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 20
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 22

@S |Mapping Summary:
Total  LUTs: 22 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 20:07:44 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin onehertz doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led1 doesn't exists in the package CB132. ignoring the set_io command on line 18 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led2 doesn't exists in the package CB132. ignoring the set_io command on line 19 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led3 doesn't exists in the package CB132. ignoring the set_io command on line 20 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led4 doesn't exists in the package CB132. ignoring the set_io command on line 21 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led5 doesn't exists in the package CB132. ignoring the set_io command on line 22 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led6 doesn't exists in the package CB132. ignoring the set_io command on line 23 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led7 doesn't exists in the package CB132. ignoring the set_io command on line 24 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led8 doesn't exists in the package CB132. ignoring the set_io command on line 25 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lcol1	A12 doesn't exists in the package CB132. ignoring the set_io command on line 26 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lcol2 doesn't exists in the package CB132. ignoring the set_io command on line 27 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lcol3 doesn't exists in the package CB132. ignoring the set_io command on line 28 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lcol4 doesn't exists in the package CB132. ignoring the set_io command on line 28 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal led2_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal led1_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.3 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	26/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: bum2_inst/PLLOUTCORE | Frequency: N/A | Target: 2805.12 MHz
Clock: bum2_inst/PLLOUTGLOBAL | Frequency: 177.23 MHz | Target: 2805.12 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 196.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 285
used logic cells: 26
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 285
used logic cells: 26
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL
Read device time: 8
I1209: Started routing
I1223: Total Nets : 32 
I1212: Iteration  1 :     4 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 1 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 20:12:51 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":311:36:311:36|Input EXTFEEDBACK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:37:312:37|Input DYNAMICDELAY on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":315:40:315:40|Input LATCHINPUTVALUE on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":317:28:317:28|Input SDI on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":319:29:319:29|Input SCLK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":297:11:297:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":298:11:298:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:11:299:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:11:301:14|Removing wire led8, as there is no assignment to it.
@W: CG133 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":353:4:353:8|Object bummy is declared but not assigned. Either assign a value or remove the declaration.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":297:11:297:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":298:11:298:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:11:299:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:11:301:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:12:51 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:12:51 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:12:51 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:12:53 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 20:12:53 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":297:11:297:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":298:11:298:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":299:11:299:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":301:11:301:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":290:11:290:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           1    
top|PACKAGEPIN                     3.9 MHz       258.847       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     55.1 MHz      18.145        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     32   
================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":301:11:301:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":299:11:299:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":298:11:298:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 20:12:53 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 20:12:53 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":301:11:301:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":299:11:299:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":298:11:298:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":297:11:297:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  21 /        19
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0001       bum2_inst              SB_PLL40_PAD           22         arse.cpuresetcount[0]
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 5.08ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 5.08ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 20:12:54 2023
#


Top view:               top
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.662

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     197.0 MHz     NA            5.075         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     197.0 MHz     119.1 MHz     5.075         8.400         -1.662      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
System                             283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                          top|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  5.075       0.875   |  No paths    -       |  No paths    -     
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  5.075       0.875  |  5.075       -0.896  |  2.538       -1.613  |  2.538       -1.662
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                       Arrival           
Instance                       Reference                          Type           Pin     Net                  Time        Slack 
                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset               top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuclkreset          0.540       -1.662
arse.diveight.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.613
arse.divseven.counter[0]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[0]           0.540       -1.557
arse.divseven.counter[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[1]           0.540       -1.508
arse.divseven.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.487
arse.divseven.seven            top|PLLOUTGLOBAL_derived_clock     SB_DFFE        Q       seven                0.540       -1.424
arse.cpuresetcount[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[0]     0.540       -0.896
arse.cpuresetcount[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[1]     0.540       -0.847
arse.cpuresetcount[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuresetcount[2]     0.540       -0.826
arse.cpuresetcount_nesr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNESR     Q       cpuresetcount[3]     0.540       -0.762
================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                           Required           
Instance                     Reference                          Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             2.432        -1.662
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             2.432        -1.662
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               2.432        -1.662
arse.diveight.dout[1]        top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    2.432        -1.662
arse.diveight.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      2.432        -1.613
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     2.538        -1.557
arse.cpuclkreset             top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            4.970        -0.896
arse.doingseven              top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             4.970        -0.896
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                2.432        -0.676
arse.divseven.seven          top|PLLOUTGLOBAL_derived_clock     SB_DFFE       D       doingseven                2.432        -0.676
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           7         
arse.diveight.counter_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0_rep1                      Net           -        -       1.507     -           1         
arse.diveight.counter[2]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[0]                        Net           -        -       1.507     -           1         
arse.diveight.counter[0]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[1]                        Net           -        -       1.507     -           1         
arse.diveight.counter[1]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuclkreset              SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                   Net           -        -       1.599     -           7         
arse.diveight.dout_RNO[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.dout_RNO[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                        Net           -        -       1.507     -           1         
arse.diveight.dout[1]         SB_DFF        D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.613

    Number of logic level(s):                1
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.diveight.counter[2]      SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                    Net         -        -       1.599     -           3         
arse.diveight.dout_RNO[0]     SB_LUT4     I1       In      -         2.139       -         
arse.diveight.dout_RNO[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout                          Net         -        -       1.507     -           1         
arse.diveight.dout[0]         SB_DFFN     D        In      -         4.046       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference     Type           Pin     Net                           Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
arse.apusynclatched            System        SB_DFFN        D       apusynclatched_1              3.423        -0.623
arse.cpuclkreset               System        SB_DFFNSR      D       cpuclkreset_en                4.970        0.875 
arse.cpuresetcount[2]          System        SB_DFFNSR      D       cpuresetcount_RNO[2]          4.970        0.875 
arse.cpuresetcount_nesr[3]     System        SB_DFFNESR     D       cpuresetcount_nesr_RNO[3]     4.970        0.875 
arse.doingseven                System        SB_DFFNSR      D       doingseven_en                 4.970        0.875 
arse.cpuresetcount[0]          System        SB_DFFN        D       cpuresetcount                 4.970        0.924 
arse.cpuresetcount[1]          System        SB_DFFN        D       cpuresetcount_0               4.970        0.924 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           7         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_nesr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                               Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN        Q        Out     0.540     0.540       -         
apusynclatched                     Net            -        -       1.599     -           7         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        I0       In      -         2.139       -         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        O        Out     0.449     2.588       -         
cpuresetcount_nesr_RNO[3]          Net            -        -       1.507     -           1         
arse.cpuresetcount_nesr[3]         SB_DFFNESR     D        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           7         
arse.cpuresetcount_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetcount_RNO[2]          Net           -        -       1.507     -           1         
arse.cpuresetcount[2]         SB_DFFNSR     D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
arse.apusynclatched      SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched           Net           -        -       1.599     -           7         
arse.cpuclkreset_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_en           Net           -        -       1.507     -           1         
arse.cpuclkreset         SB_DFFNSR     D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
arse.apusynclatched     SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched          Net           -        -       1.599     -           7         
arse.doingseven_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO     SB_LUT4       O        Out     0.449     2.588       -         
doingseven_en           Net           -        -       1.507     -           1         
arse.doingseven         SB_DFFNSR     D        In      -         4.095       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         5 uses
SB_DFFNE        1 use
SB_DFFNESR      1 use
SB_DFFNSR       3 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 20
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 22

@S |Mapping Summary:
Total  LUTs: 22 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 20:12:54 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin onehertz doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led1 doesn't exists in the package CB132. ignoring the set_io command on line 18 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led2 doesn't exists in the package CB132. ignoring the set_io command on line 19 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led3 doesn't exists in the package CB132. ignoring the set_io command on line 20 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led4 doesn't exists in the package CB132. ignoring the set_io command on line 21 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led5 doesn't exists in the package CB132. ignoring the set_io command on line 22 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led6 doesn't exists in the package CB132. ignoring the set_io command on line 23 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led7 doesn't exists in the package CB132. ignoring the set_io command on line 24 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin led8 doesn't exists in the package CB132. ignoring the set_io command on line 25 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lcol1	A12 doesn't exists in the package CB132. ignoring the set_io command on line 26 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lcol2 doesn't exists in the package CB132. ignoring the set_io command on line 27 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lcol3 doesn't exists in the package CB132. ignoring the set_io command on line 28 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin lcol4 doesn't exists in the package CB132. ignoring the set_io command on line 28 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.9 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	26/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: bum2_inst/PLLOUTCORE | Frequency: N/A | Target: 2805.12 MHz
Clock: bum2_inst/PLLOUTGLOBAL | Frequency: 177.12 MHz | Target: 2805.12 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 196.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 298
used logic cells: 26
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 298
used logic cells: 26
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 32 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 20:16:45 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":311:36:311:36|Input EXTFEEDBACK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:37:312:37|Input DYNAMICDELAY on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":315:40:315:40|Input LATCHINPUTVALUE on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":317:28:317:28|Input SDI on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":319:29:319:29|Input SCLK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":297:11:297:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":298:11:298:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:11:299:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:11:301:14|Removing wire led8, as there is no assignment to it.
@W: CG133 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":353:4:353:8|Object bummy is declared but not assigned. Either assign a value or remove the declaration.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":297:11:297:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":298:11:298:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:11:299:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:11:301:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:16:45 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:16:46 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:16:46 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:16:47 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 20:16:47 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":297:11:297:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":298:11:298:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":299:11:299:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":301:11:301:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":290:11:290:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           1    
top|PACKAGEPIN                     3.9 MHz       258.847       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     55.1 MHz      18.145        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     32   
================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":301:11:301:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":299:11:299:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":298:11:298:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 20:16:47 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 20:16:47 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":301:11:301:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":299:11:299:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":298:11:298:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":297:11:297:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  21 /        19
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0001       bum2_inst              SB_PLL40_PAD           22         arse.cpuresetcount[0]
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 5.08ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 5.08ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 20:16:49 2023
#


Top view:               top
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.662

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     197.0 MHz     NA            5.075         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     197.0 MHz     119.1 MHz     5.075         8.400         -1.662      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
System                             283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                          top|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  5.075       0.875   |  No paths    -       |  No paths    -     
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  5.075       0.875  |  5.075       -0.896  |  2.538       -1.613  |  2.538       -1.662
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                       Arrival           
Instance                       Reference                          Type           Pin     Net                  Time        Slack 
                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset               top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuclkreset          0.540       -1.662
arse.diveight.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.613
arse.divseven.counter[0]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[0]           0.540       -1.557
arse.divseven.counter[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[1]           0.540       -1.508
arse.divseven.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.487
arse.divseven.seven            top|PLLOUTGLOBAL_derived_clock     SB_DFFE        Q       seven                0.540       -1.424
arse.cpuresetcount[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[0]     0.540       -0.896
arse.cpuresetcount[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[1]     0.540       -0.847
arse.cpuresetcount[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuresetcount[2]     0.540       -0.826
arse.cpuresetcount_nesr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNESR     Q       cpuresetcount[3]     0.540       -0.762
================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                           Required           
Instance                     Reference                          Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             2.432        -1.662
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             2.432        -1.662
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               2.432        -1.662
arse.diveight.dout[1]        top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    2.432        -1.662
arse.diveight.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      2.432        -1.613
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     2.538        -1.557
arse.cpuclkreset             top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            4.970        -0.896
arse.doingseven              top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             4.970        -0.896
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                2.432        -0.676
arse.divseven.seven          top|PLLOUTGLOBAL_derived_clock     SB_DFFE       D       doingseven                2.432        -0.676
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           7         
arse.diveight.counter_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0_rep1                      Net           -        -       1.507     -           1         
arse.diveight.counter[2]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[0]                        Net           -        -       1.507     -           1         
arse.diveight.counter[0]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[1]                        Net           -        -       1.507     -           1         
arse.diveight.counter[1]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuclkreset              SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                   Net           -        -       1.599     -           7         
arse.diveight.dout_RNO[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.dout_RNO[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                        Net           -        -       1.507     -           1         
arse.diveight.dout[1]         SB_DFF        D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.613

    Number of logic level(s):                1
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.diveight.counter[2]      SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                    Net         -        -       1.599     -           3         
arse.diveight.dout_RNO[0]     SB_LUT4     I1       In      -         2.139       -         
arse.diveight.dout_RNO[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout                          Net         -        -       1.507     -           1         
arse.diveight.dout[0]         SB_DFFN     D        In      -         4.046       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference     Type           Pin     Net                           Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
arse.apusynclatched            System        SB_DFFN        D       apusynclatched_1              3.423        -0.623
arse.cpuclkreset               System        SB_DFFNSR      D       cpuclkreset_en                4.970        0.875 
arse.cpuresetcount[2]          System        SB_DFFNSR      D       cpuresetcount_RNO[2]          4.970        0.875 
arse.cpuresetcount_nesr[3]     System        SB_DFFNESR     D       cpuresetcount_nesr_RNO[3]     4.970        0.875 
arse.doingseven                System        SB_DFFNSR      D       doingseven_en                 4.970        0.875 
arse.cpuresetcount[0]          System        SB_DFFN        D       cpuresetcount                 4.970        0.924 
arse.cpuresetcount[1]          System        SB_DFFN        D       cpuresetcount_0               4.970        0.924 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           7         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_nesr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                               Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN        Q        Out     0.540     0.540       -         
apusynclatched                     Net            -        -       1.599     -           7         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        I0       In      -         2.139       -         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        O        Out     0.449     2.588       -         
cpuresetcount_nesr_RNO[3]          Net            -        -       1.507     -           1         
arse.cpuresetcount_nesr[3]         SB_DFFNESR     D        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           7         
arse.cpuresetcount_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetcount_RNO[2]          Net           -        -       1.507     -           1         
arse.cpuresetcount[2]         SB_DFFNSR     D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
arse.apusynclatched      SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched           Net           -        -       1.599     -           7         
arse.cpuclkreset_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_en           Net           -        -       1.507     -           1         
arse.cpuclkreset         SB_DFFNSR     D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
arse.apusynclatched     SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched          Net           -        -       1.599     -           7         
arse.doingseven_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO     SB_LUT4       O        Out     0.449     2.588       -         
doingseven_en           Net           -        -       1.507     -           1         
arse.doingseven         SB_DFFNSR     D        In      -         4.095       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         5 uses
SB_DFFNE        1 use
SB_DFFNESR      1 use
SB_DFFNSR       3 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 20
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 22

@S |Mapping Summary:
Total  LUTs: 22 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 20:16:49 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin onehertz doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin 	C10 doesn't exists in the package CB132. ignoring the set_io command on line 18 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin 	A10 doesn't exists in the package CB132. ignoring the set_io command on line 19 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin 	D7 doesn't exists in the package CB132. ignoring the set_io command on line 20 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin 	D6 doesn't exists in the package CB132. ignoring the set_io command on line 21 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin 	A7 doesn't exists in the package CB132. ignoring the set_io command on line 22 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin 	C7 doesn't exists in the package CB132. ignoring the set_io command on line 23 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin 	A4 doesn't exists in the package CB132. ignoring the set_io command on line 24 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin 	C4 doesn't exists in the package CB132. ignoring the set_io command on line 25 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: Wrong format. ignoring the set_io command on line 26 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin 	D10 doesn't exists in the package CB132. ignoring the set_io command on line 27 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin 	A6 doesn't exists in the package CB132. ignoring the set_io command on line 28 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
Warning: pin 	C5 doesn't exists in the package CB132. ignoring the set_io command on line 28 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 8.6 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	26/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: bum2_inst/PLLOUTCORE | Frequency: N/A | Target: 2805.12 MHz
Clock: bum2_inst/PLLOUTGLOBAL | Frequency: 177.12 MHz | Target: 2805.12 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 196.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 9.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 298
used logic cells: 26
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 298
used logic cells: 26
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 32 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 20:21:27 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":311:36:311:36|Input EXTFEEDBACK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:37:312:37|Input DYNAMICDELAY on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":315:40:315:40|Input LATCHINPUTVALUE on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":317:28:317:28|Input SDI on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":319:29:319:29|Input SCLK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":297:11:297:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":298:11:298:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:11:299:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:11:301:14|Removing wire led8, as there is no assignment to it.
@W: CG133 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":353:4:353:8|Object bummy is declared but not assigned. Either assign a value or remove the declaration.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":297:11:297:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":298:11:298:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:11:299:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:11:301:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:21:27 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:21:27 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:21:27 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:21:28 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 20:21:28 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":297:11:297:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":298:11:298:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":299:11:299:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":301:11:301:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":290:11:290:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           1    
top|PACKAGEPIN                     3.9 MHz       258.847       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     55.1 MHz      18.145        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     32   
================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":301:11:301:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":299:11:299:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":298:11:298:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 20:21:29 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 20:21:29 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":301:11:301:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":299:11:299:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":298:11:298:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":297:11:297:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  21 /        19
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0001       bum2_inst              SB_PLL40_PAD           22         arse.cpuresetcount[0]
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 5.08ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 5.08ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 20:21:30 2023
#


Top view:               top
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.662

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     197.0 MHz     NA            5.075         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     197.0 MHz     119.1 MHz     5.075         8.400         -1.662      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
System                             283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                          top|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  5.075       0.875   |  No paths    -       |  No paths    -     
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  5.075       0.875  |  5.075       -0.896  |  2.538       -1.613  |  2.538       -1.662
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                       Arrival           
Instance                       Reference                          Type           Pin     Net                  Time        Slack 
                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset               top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuclkreset          0.540       -1.662
arse.diveight.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.613
arse.divseven.counter[0]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[0]           0.540       -1.557
arse.divseven.counter[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[1]           0.540       -1.508
arse.divseven.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.487
arse.divseven.seven            top|PLLOUTGLOBAL_derived_clock     SB_DFFE        Q       seven                0.540       -1.424
arse.cpuresetcount[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[0]     0.540       -0.896
arse.cpuresetcount[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[1]     0.540       -0.847
arse.cpuresetcount[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuresetcount[2]     0.540       -0.826
arse.cpuresetcount_nesr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNESR     Q       cpuresetcount[3]     0.540       -0.762
================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                           Required           
Instance                     Reference                          Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             2.432        -1.662
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             2.432        -1.662
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               2.432        -1.662
arse.diveight.dout[1]        top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    2.432        -1.662
arse.diveight.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      2.432        -1.613
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     2.538        -1.557
arse.cpuclkreset             top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            4.970        -0.896
arse.doingseven              top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             4.970        -0.896
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                2.432        -0.676
arse.divseven.seven          top|PLLOUTGLOBAL_derived_clock     SB_DFFE       D       doingseven                2.432        -0.676
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           7         
arse.diveight.counter_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0_rep1                      Net           -        -       1.507     -           1         
arse.diveight.counter[2]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[0]                        Net           -        -       1.507     -           1         
arse.diveight.counter[0]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[1]                        Net           -        -       1.507     -           1         
arse.diveight.counter[1]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuclkreset              SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                   Net           -        -       1.599     -           7         
arse.diveight.dout_RNO[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.dout_RNO[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                        Net           -        -       1.507     -           1         
arse.diveight.dout[1]         SB_DFF        D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.613

    Number of logic level(s):                1
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.diveight.counter[2]      SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                    Net         -        -       1.599     -           3         
arse.diveight.dout_RNO[0]     SB_LUT4     I1       In      -         2.139       -         
arse.diveight.dout_RNO[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout                          Net         -        -       1.507     -           1         
arse.diveight.dout[0]         SB_DFFN     D        In      -         4.046       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference     Type           Pin     Net                           Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
arse.apusynclatched            System        SB_DFFN        D       apusynclatched_1              3.423        -0.623
arse.cpuclkreset               System        SB_DFFNSR      D       cpuclkreset_en                4.970        0.875 
arse.cpuresetcount[2]          System        SB_DFFNSR      D       cpuresetcount_RNO[2]          4.970        0.875 
arse.cpuresetcount_nesr[3]     System        SB_DFFNESR     D       cpuresetcount_nesr_RNO[3]     4.970        0.875 
arse.doingseven                System        SB_DFFNSR      D       doingseven_en                 4.970        0.875 
arse.cpuresetcount[0]          System        SB_DFFN        D       cpuresetcount                 4.970        0.924 
arse.cpuresetcount[1]          System        SB_DFFN        D       cpuresetcount_0               4.970        0.924 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           7         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_nesr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                               Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN        Q        Out     0.540     0.540       -         
apusynclatched                     Net            -        -       1.599     -           7         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        I0       In      -         2.139       -         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        O        Out     0.449     2.588       -         
cpuresetcount_nesr_RNO[3]          Net            -        -       1.507     -           1         
arse.cpuresetcount_nesr[3]         SB_DFFNESR     D        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           7         
arse.cpuresetcount_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetcount_RNO[2]          Net           -        -       1.507     -           1         
arse.cpuresetcount[2]         SB_DFFNSR     D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuclkreset / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                         Pin      Pin               Arrival     No. of    
Name                     Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------
arse.apusynclatched      SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched           Net           -        -       1.599     -           7         
arse.cpuclkreset_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.cpuclkreset_RNO     SB_LUT4       O        Out     0.449     2.588       -         
cpuclkreset_en           Net           -        -       1.507     -           1         
arse.cpuclkreset         SB_DFFNSR     D        In      -         4.095       -         
========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.doingseven / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                        Pin      Pin               Arrival     No. of    
Name                    Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------
arse.apusynclatched     SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched          Net           -        -       1.599     -           7         
arse.doingseven_RNO     SB_LUT4       I0       In      -         2.139       -         
arse.doingseven_RNO     SB_LUT4       O        Out     0.449     2.588       -         
doingseven_en           Net           -        -       1.507     -           1         
arse.doingseven         SB_DFFNSR     D        In      -         4.095       -         
=======================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         5 uses
SB_DFFNE        1 use
SB_DFFNESR      1 use
SB_DFFNSR       3 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 20
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 22

@S |Mapping Summary:
Total  LUTs: 22 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 20:21:30 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin onehertz doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 4.3 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	26/7680
    PLBs                        :	14/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: bum2_inst/PLLOUTCORE | Frequency: N/A | Target: 2805.12 MHz
Clock: bum2_inst/PLLOUTGLOBAL | Frequency: 177.00 MHz | Target: 2805.12 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 196.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 5.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 255
used logic cells: 26
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 255
used logic cells: 26
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL
Read device time: 9
I1209: Started routing
I1223: Total Nets : 32 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 1
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 0 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "TAStable_syn.prj" -log "TAStable_Implmnt/TAStable.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of TAStable_Implmnt/TAStable.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2020.12\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-4DQBHVO

# Sat Nov 11 20:31:13 2023

#Implementation: TAStable_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2020.12\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\code\TAS\TAS\TAStable\FPGA\top.v" (library work)
Verilog syntax check successful!
File C:\code\TAS\TAS\TAStable\FPGA\top.v changed - recompiling
Selecting top level module top
@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":752:7:752:18|Synthesizing module SB_PLL40_PAD in library work.

@N: CG364 :"C:\lscc\iCEcube2.2020.12\synpbase\lib\generic\sb_ice40.v":501:7:501:11|Synthesizing module SB_IO in library work.

@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":23:7:23:16|Synthesizing module divide7or8 in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":44:13:44:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":159:7:159:13|Synthesizing module dostuff in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":192:13:192:13|Input INPUT_CLK on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":196:11:196:11|Input D_OUT_1 on instance io_0 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":209:13:209:13|Input INPUT_CLK on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":213:11:213:11|Input D_OUT_1 on instance io_1 is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|Removing wire essw1, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|Removing wire essw2, as there is no assignment to it.
@N: CG364 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Synthesizing module top in library work.

@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":311:36:311:36|Input EXTFEEDBACK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":312:37:312:37|Input DYNAMICDELAY on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":315:40:315:40|Input LATCHINPUTVALUE on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":317:28:317:28|Input SDI on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG781 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":319:29:319:29|Input SCLK on instance bum2_inst is undriven; assigning to 0.  Simulation mismatch possible. Either assign the input or remove the declaration. 
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:14|Removing wire led3, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":297:11:297:14|Removing wire led4, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":298:11:298:14|Removing wire led5, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:11:299:14|Removing wire led6, as there is no assignment to it.
@W: CG360 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:11:301:14|Removing wire led8, as there is no assignment to it.
@W: CG133 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":353:4:353:8|Object bummy is declared but not assigned. Either assign a value or remove the declaration.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":296:11:296:14|*Output led3 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":297:11:297:14|*Output led4 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":298:11:298:14|*Output led5 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":299:11:299:14|*Output led6 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":301:11:301:14|*Output led8 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":167:11:167:15|*Output essw1 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@W: CL157 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":168:11:168:15|*Output essw2 has undriven bits; assigning undriven bits to 0.  Simulation mismatch possible. Assign all bits of the output.
@N: CL201 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Trying to extract state machine for register counter.
Extracted state machine for register counter
State machine has 8 reachable states with original encodings of:
   0000
   0001
   0010
   0011
   0100
   0101
   0110
   0111
@W: CL249 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":55:4:55:9|Initial value is not supported on state machine counter

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 70MB peak: 72MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:31:13 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:31:13 2023

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:31:13 2023

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_comp.srs changed - recompiling
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level
@N: NF107 :"C:\code\TAS\TAS\TAStable\FPGA\top.v":285:7:285:9|Selected library: work cell: top view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sat Nov 11 20:31:14 2023

###########################################################]
Pre-mapping Report

# Sat Nov 11 20:31:15 2023

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt 
Printing clock  summary report in "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

@W: BN132 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|Removing sequential instance arse.cpuresetoutreg because it is equivalent to instance arse.cpuclkreset. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":297:11:297:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":298:11:298:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":299:11:299:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":301:11:301:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=32  set on top level netlist top
@W: MF515 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|Found illegal pad connections on pad arse.divseven.io_0 
@W: MF514 :"c:\code\tas\tas\tastable\fpga\top.v":290:11:290:16|Found illegal pad-to-port connection for port apuclk  

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start                              Requested     Requested     Clock                             Clock                     Clock
Clock                              Frequency     Period        Type                              Group                     Load 
--------------------------------------------------------------------------------------------------------------------------------
System                             1.0 MHz       1000.000      system                            system_clkgroup           1    
top|PACKAGEPIN                     3.9 MHz       258.847       inferred                          Autoconstr_clkgroup_0     0    
top|PLLOUTGLOBAL_derived_clock     55.1 MHz      18.145        derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0     32   
================================================================================================================================

@W: MT531 :"c:\code\tas\tas\tastable\fpga\top.v":221:4:221:9|Found signal identified as System clock which controls 1 sequential elements including arse.apusynclatched.  Using this clock, which has no specified timing constraint, can prevent conversion of gated or generated clocks and can adversely impact design performance. 

Finished Pre Mapping Phase.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":301:11:301:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":299:11:299:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":298:11:298:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 47MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 20:31:15 2023

###########################################################]
Map & Optimize Report

# Sat Nov 11 20:31:15 2023

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":168:11:168:15|Tristate driver essw2 (in view: work.dostuff(verilog)) on net essw2 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":167:11:167:15|Tristate driver essw1 (in view: work.dostuff(verilog)) on net essw1 (in view: work.dostuff(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":301:11:301:14|Tristate driver led8 (in view: work.top(verilog)) on net led8 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":299:11:299:14|Tristate driver led6 (in view: work.top(verilog)) on net led6 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":298:11:298:14|Tristate driver led5 (in view: work.top(verilog)) on net led5 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":297:11:297:14|Tristate driver led4 (in view: work.top(verilog)) on net led4 (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"c:\code\tas\tas\tastable\fpga\top.v":296:11:296:14|Tristate driver led3 (in view: work.top(verilog)) on net led3 (in view: work.top(verilog)) has its enable tied to GND.

Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|User-specified initial value defined for instance arse.divseven.seven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuresetcount[3:0] is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.cpuclkreset is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.doingseven is being ignored. 
@W: FX1039 :"c:\code\tas\tas\tastable\fpga\top.v":229:4:229:9|User-specified initial value defined for instance arse.apuresetoutreg is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Encoding state machine counter[7:0] (in view: work.divide7or8_1(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_1(verilog)); safe FSM implementation is not required.
Encoding state machine counter[7:0] (in view: work.divide7or8_0(verilog))
original code -> new code
   0000 -> 000
   0001 -> 001
   0010 -> 010
   0011 -> 011
   0100 -> 100
   0101 -> 101
   0110 -> 110
   0111 -> 111
@N: MO225 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|There are no possible illegal states for state machine counter[7:0] (in view: work.divide7or8_0(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -1.30ns		  21 /        19
@N: FX271 :"c:\code\tas\tas\tastable\fpga\top.v":55:4:55:9|Replicating instance arse.diveight.dout_r[1] (in view: work.top(verilog)) with 2 loads 1 time(s) to improve timing.
Timing driven replication report
Added 0 Registers via timing driven replication
Added 1 LUTs via timing driven replication



@N: FX1017 :"c:\code\tas\tas\tastable\fpga\top.v":40:3:40:6|SB_GB inserted on the net arse.divseven.un1_io_0_1.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

2 non-gated/non-generated clock tree(s) driving 23 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element        Drive Element Type     Fanout     Sample Instance      
------------------------------------------------------------------------------------------------
@K:CKID0001       bum2_inst              SB_PLL40_PAD           22         arse.cpuresetcount[0]
@K:CKID0002       arse.divseven.io_0     SB_IO                  1          arse.apusynclatched  
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 106MB peak: 133MB)

Writing Analyst data base C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\synwork\TAStable_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 130MB peak: 133MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\TAStable.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Start final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: MT420 |Found inferred clock top|PACKAGEPIN with period 5.08ns. Please declare a user-defined clock on object "p:PACKAGEPIN"
@N: MT615 |Found clock top|PLLOUTGLOBAL_derived_clock with period 5.08ns 


##### START OF TIMING REPORT #####[
# Timing Report written on Sat Nov 11 20:31:16 2023
#


Top view:               top
Requested Frequency:    197.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.662

                                   Requested     Estimated     Requested     Estimated                 Clock                             Clock                
Starting Clock                     Frequency     Frequency     Period        Period        Slack       Type                              Group                
--------------------------------------------------------------------------------------------------------------------------------------------------------------
top|PACKAGEPIN                     197.0 MHz     NA            5.075         NA            DCM/PLL     inferred                          Autoconstr_clkgroup_0
top|PLLOUTGLOBAL_derived_clock     197.0 MHz     119.1 MHz     5.075         8.400         -1.662      derived (from top|PACKAGEPIN)     Autoconstr_clkgroup_0
System                             283.4 MHz     240.9 MHz     3.528         4.151         -0.623      system                            system_clkgroup      
==============================================================================================================================================================
@N: MT582 |Estimated period and frequency not reported for given clock unless the clock has at least one timing path which is not a false or a max delay path and that does not have excessive slack





Clock Relationships
*******************

Clocks                                                          |    rise  to  rise   |    fall  to  fall    |    rise  to  fall    |    fall  to  rise  
---------------------------------------------------------------------------------------------------------------------------------------------------------
Starting                        Ending                          |  constraint  slack  |  constraint  slack   |  constraint  slack   |  constraint  slack 
---------------------------------------------------------------------------------------------------------------------------------------------------------
System                          System                          |  No paths    -      |  3.528       -0.623  |  No paths    -       |  No paths    -     
System                          top|PLLOUTGLOBAL_derived_clock  |  No paths    -      |  5.075       0.875   |  No paths    -       |  No paths    -     
top|PLLOUTGLOBAL_derived_clock  top|PLLOUTGLOBAL_derived_clock  |  5.075       0.875  |  5.075       -0.896  |  2.538       -1.613  |  2.538       -1.662
=========================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: top|PLLOUTGLOBAL_derived_clock
====================================



Starting Points with Worst Slack
********************************

                               Starting                                                                       Arrival           
Instance                       Reference                          Type           Pin     Net                  Time        Slack 
                               Clock                                                                                            
--------------------------------------------------------------------------------------------------------------------------------
arse.cpuclkreset               top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuclkreset          0.540       -1.662
arse.diveight.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.613
arse.divseven.counter[0]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[0]           0.540       -1.557
arse.divseven.counter[1]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[1]           0.540       -1.508
arse.divseven.counter[2]       top|PLLOUTGLOBAL_derived_clock     SB_DFF         Q       counter[2]           0.540       -1.487
arse.divseven.seven            top|PLLOUTGLOBAL_derived_clock     SB_DFFE        Q       seven                0.540       -1.424
arse.cpuresetcount[0]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[0]     0.540       -0.896
arse.cpuresetcount[1]          top|PLLOUTGLOBAL_derived_clock     SB_DFFN        Q       cpuresetcount[1]     0.540       -0.847
arse.cpuresetcount[2]          top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR      Q       cpuresetcount[2]     0.540       -0.826
arse.cpuresetcount_nesr[3]     top|PLLOUTGLOBAL_derived_clock     SB_DFFNESR     Q       cpuresetcount[3]     0.540       -0.762
================================================================================================================================


Ending Points with Worst Slack
******************************

                             Starting                                                                           Required           
Instance                     Reference                          Type          Pin     Net                       Time         Slack 
                             Clock                                                                                                 
-----------------------------------------------------------------------------------------------------------------------------------
arse.diveight.counter[0]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[0]             2.432        -1.662
arse.diveight.counter[1]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       counter_ns[1]             2.432        -1.662
arse.diveight.counter[2]     top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0_rep1               2.432        -1.662
arse.diveight.dout[1]        top|PLLOUTGLOBAL_derived_clock     SB_DFF        D       dout_0                    2.432        -1.662
arse.diveight.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFN       D       dout                      2.432        -1.613
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      E       un1_dout_2_sqmuxa_0_i     2.538        -1.557
arse.cpuclkreset             top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       cpuclkreset_en            4.970        -0.896
arse.doingseven              top|PLLOUTGLOBAL_derived_clock     SB_DFFNSR     D       doingseven_en             4.970        -0.896
arse.divseven.dout[0]        top|PLLOUTGLOBAL_derived_clock     SB_DFFNE      D       counter[2]                2.432        -0.676
arse.divseven.seven          top|PLLOUTGLOBAL_derived_clock     SB_DFFE       D       doingseven                2.432        -0.676
===================================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[2] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                 Pin      Pin               Arrival     No. of    
Name                             Type          Name     Dir     Delay     Time        Fan Out(s)
------------------------------------------------------------------------------------------------
arse.cpuclkreset                 SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                      Net           -        -       1.599     -           7         
arse.diveight.counter_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0_rep1                      Net           -        -       1.507     -           1         
arse.diveight.counter[2]         SB_DFF        D        In      -         4.095       -         
================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m1     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[0]                        Net           -        -       1.507     -           1         
arse.diveight.counter[0]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.counter[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                 Type          Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
arse.cpuclkreset                     SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                          Net           -        -       1.599     -           7         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.counter_ns_2_0_.m3     SB_LUT4       O        Out     0.449     2.588       -         
counter_ns[1]                        Net           -        -       1.507     -           1         
arse.diveight.counter[1]             SB_DFF        D        In      -         4.095       -         
====================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.662

    Number of logic level(s):                1
    Starting point:                          arse.cpuclkreset / Q
    Ending point:                            arse.diveight.dout[1] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.cpuclkreset              SB_DFFNSR     Q        Out     0.540     0.540       -         
cpuclkreset                   Net           -        -       1.599     -           7         
arse.diveight.dout_RNO[1]     SB_LUT4       I0       In      -         2.139       -         
arse.diveight.dout_RNO[1]     SB_LUT4       O        Out     0.449     2.588       -         
dout_0                        Net           -        -       1.507     -           1         
arse.diveight.dout[1]         SB_DFF        D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      2.538
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         2.432

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.613

    Number of logic level(s):                1
    Starting point:                          arse.diveight.counter[2] / Q
    Ending point:                            arse.diveight.dout[0] / D
    The start point is clocked by            top|PLLOUTGLOBAL_derived_clock [rising] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.diveight.counter[2]      SB_DFF      Q        Out     0.540     0.540       -         
counter[2]                    Net         -        -       1.599     -           3         
arse.diveight.dout_RNO[0]     SB_LUT4     I1       In      -         2.139       -         
arse.diveight.dout_RNO[0]     SB_LUT4     O        Out     0.400     2.539       -         
dout                          Net         -        -       1.507     -           1         
arse.diveight.dout[0]         SB_DFFN     D        In      -         4.046       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value




====================================
Detailed Report for Clock: System
====================================



Starting Points with Worst Slack
********************************

                        Starting                                             Arrival           
Instance                Reference     Type        Pin     Net                Time        Slack 
                        Clock                                                                  
-----------------------------------------------------------------------------------------------
arse.apusynclatched     System        SB_DFFN     Q       apusynclatched     0.540       -0.623
===============================================================================================


Ending Points with Worst Slack
******************************

                               Starting                                                           Required           
Instance                       Reference     Type           Pin     Net                           Time         Slack 
                               Clock                                                                                 
---------------------------------------------------------------------------------------------------------------------
arse.apusynclatched            System        SB_DFFN        D       apusynclatched_1              3.423        -0.623
arse.cpuclkreset               System        SB_DFFNSR      D       cpuclkreset_en                4.970        0.875 
arse.cpuresetcount[0]          System        SB_DFFN        D       cpuresetcount                 4.970        0.875 
arse.cpuresetcount[1]          System        SB_DFFN        D       cpuresetcount_0               4.970        0.875 
arse.cpuresetcount[2]          System        SB_DFFNSR      D       cpuresetcount_RNO[2]          4.970        0.875 
arse.cpuresetcount_nesr[3]     System        SB_DFFNESR     D       cpuresetcount_nesr_RNO[3]     4.970        0.875 
arse.doingseven                System        SB_DFFNSR      D       doingseven_en                 4.970        0.875 
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      3.528
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    + Estimated clock delay at ending point: 0.000
    = Required time:                         3.423

    - Propagation time:                      4.046
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 -0.623

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.apusynclatched / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            System [falling] on pin C

Instance / Net                          Pin      Pin               Arrival     No. of    
Name                        Type        Name     Dir     Delay     Time        Fan Out(s)
-----------------------------------------------------------------------------------------
arse.apusynclatched         SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched              Net         -        -       1.599     -           7         
arse.apusynclatched_RNO     SB_LUT4     I1       In      -         2.139       -         
arse.apusynclatched_RNO     SB_LUT4     O        Out     0.400     2.539       -         
apusynclatched_1            Net         -        -       1.507     -           1         
arse.apusynclatched         SB_DFFN     D        In      -         4.046       -         
=========================================================================================
Total path delay (propagation time + setup) of 4.151 is 1.045(25.2%) logic and 3.106(74.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount_nesr[3] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                               Type           Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
arse.apusynclatched                SB_DFFN        Q        Out     0.540     0.540       -         
apusynclatched                     Net            -        -       1.599     -           7         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        I0       In      -         2.139       -         
arse.cpuresetcount_nesr_RNO[3]     SB_LUT4        O        Out     0.449     2.588       -         
cpuresetcount_nesr_RNO[3]          Net            -        -       1.507     -           1         
arse.cpuresetcount_nesr[3]         SB_DFFNESR     D        In      -         4.095       -         
===================================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[0] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched                Net         -        -       1.599     -           7         
arse.cpuresetcount_RNO[0]     SB_LUT4     I0       In      -         2.139       -         
arse.cpuresetcount_RNO[0]     SB_LUT4     O        Out     0.449     2.588       -         
cpuresetcount                 Net         -        -       1.507     -           1         
arse.cpuresetcount[0]         SB_DFFN     D        In      -         4.095       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[1] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                            Pin      Pin               Arrival     No. of    
Name                          Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN     Q        Out     0.540     0.540       -         
apusynclatched                Net         -        -       1.599     -           7         
arse.cpuresetcount_RNO[1]     SB_LUT4     I0       In      -         2.139       -         
arse.cpuresetcount_RNO[1]     SB_LUT4     O        Out     0.449     2.588       -         
cpuresetcount_0               Net         -        -       1.507     -           1         
arse.cpuresetcount[1]         SB_DFFN     D        In      -         4.095       -         
===========================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      5.075
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.970

    - Propagation time:                      4.095
    - Clock delay at starting point:         0.000 (ideal)
    - Estimated clock delay at start point:  -0.000
    = Slack (non-critical) :                 0.875

    Number of logic level(s):                1
    Starting point:                          arse.apusynclatched / Q
    Ending point:                            arse.cpuresetcount[2] / D
    The start point is clocked by            System [falling] on pin C
    The end   point is clocked by            top|PLLOUTGLOBAL_derived_clock [falling] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                          Type          Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
arse.apusynclatched           SB_DFFN       Q        Out     0.540     0.540       -         
apusynclatched                Net           -        -       1.599     -           7         
arse.cpuresetcount_RNO[2]     SB_LUT4       I0       In      -         2.139       -         
arse.cpuresetcount_RNO[2]     SB_LUT4       O        Out     0.449     2.588       -         
cpuresetcount_RNO[2]          Net           -        -       1.507     -           1         
arse.cpuresetcount[2]         SB_DFFNSR     D        In      -         4.095       -         
=============================================================================================
Total path delay (propagation time + setup) of 4.200 is 1.094(26.0%) logic and 3.106(74.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)


Finished timing report (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

---------------------------------------
Resource Usage Report for top 

Mapping to part: ice40hx8kcb132
Cell usage:
GND             3 uses
SB_DFF          7 uses
SB_DFFE         2 uses
SB_DFFN         5 uses
SB_DFFNE        1 use
SB_DFFNESR      1 use
SB_DFFNSR       3 uses
SB_GB           1 use
VCC             3 uses
SB_LUT4         22 uses

I/O ports: 20
I/O primitives: 20
SB_IO          19 uses
SB_PLL40_PAD   1 use

I/O Register bits:                  0
Register bits not including I/Os:   19 (0%)
Total load per clock:
   top|PACKAGEPIN: 1
   top|PLLOUTGLOBAL_derived_clock: 22

@S |Mapping Summary:
Total  LUTs: 22 (0%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 22 = 22 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 26MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sat Nov 11 20:31:16 2023

###########################################################]


Synthesis exit by 0.
Current Implementation TAStable_Implmnt its sbt path: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf " "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist" "-pCB132" "-yC:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf " -c --devicename iCE40HX8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.edf...
Parsing constraint file: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf ...
Warning: pin onehertz doesn't exist in the design netlist.ignoring the set_io command on line 15 of file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf 
parse file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/constraint/top_pcf_sbt.pcf  error. But they are ignored
start to read sdc/scf file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
sdc_reader OK C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/TAStable.scf
Stored edif netlist at C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top...
Warning: The terminal connectivity arse.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_0:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal arse.io_1:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.io_1:INPUTCLK is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.io_1:OUTPUTENABLE is removed because the PIN_TYPE is configured as 010101
Warning: The terminal connectivity arse.divseven.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.divseven.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.divseven.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led8_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led5_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led3_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:CLOCKENABLE is driven by default driver : VCC, Disconnecting it.
Warning: The terminal connectivity arse.diveight.io_0:INPUTCLK is removed because the PIN_TYPE is configured as 100001
Warning: The terminal arse.diveight.io_0:OUTPUTENABLE is driven by non-default constant value VCC
Warning: The terminal led6_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.
Warning: The terminal led4_obuft:OUTPUTENABLE is driven by default driver : GND, Disconnecting it.

write Timing Constraint to C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: top

EDF Parser run-time: 0 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --package CB132 --deviceMarketName iCE40HX8K --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --outdir C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --package CB132 --deviceMarketName iCE40HX8K --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
Package              - CB132
Design database      - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top
SDC file             - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	22
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	3
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	3
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	19
        LUT, DFF and CARRY	:	0
    Combinational LogicCells
        Only LUT         	:	7
        CARRY Only       	:	0
        LUT with CARRY   	:	0
    LogicCells                  :	26/7680
    PLBs                        :	8/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2


I2088: Phase 3, elapsed time : 0.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.2 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 7.8 (sec)

Final Design Statistics
    Number of LUTs      	:	26
    Number of DFFs      	:	19
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	0
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	19
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	26/7680
    PLBs                        :	15/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	19/95
    PLLs                        :	1/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 3
Clock: bum2_inst/PLLOUTCORE | Frequency: N/A | Target: 2805.12 MHz
Clock: bum2_inst/PLLOUTGLOBAL | Frequency: 177.23 MHz | Target: 2805.12 MHz
Clock: top|PACKAGEPIN | Frequency: N/A | Target: 196.85 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 8.7 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 255
used logic cells: 26
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2020.12\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc" --dst_sdc_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --devicename iCE40HX8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 255
used logic cells: 26
Translating sdc file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\placer\top_pl.sdc...
Translated sdc file is C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --outdir "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router" --sdf_file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\netlist\oadb-top C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc --outdir C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\router --sdf_file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design top
Read design time: 0
I1202: Reading Architecture of device iCE40HX8K
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst/PLLOUTGLOBAL
Read device time: 11
I1209: Started routing
I1223: Total Nets : 32 
I1212: Iteration  1 :     6 unrouted : 0 seconds
I1212: Iteration  2 :     4 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     4 unrouted : 0 seconds
I1212: Iteration  6 :     4 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     4 unrouted : 0 seconds
I1212: Iteration 11 :     3 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design top
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 13 seconds
router succeed.

"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v" --vhdl "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd" --lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --view rt --device "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --splitio  --in-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\packer\top_pk.sdc" --out-sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.v
Writing C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt/sbt/outputs/simulation_netlist\top_sbt.vhd
Netlister succeeded.

Netlister run-time: 1 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --lib-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc" --sdf-file "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf" --report-file "C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt" --device-file "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2020.12\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top --lib-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\netlister\top_sbt.sdc --sdf-file C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\simulation_netlist\top_sbt.sdf --report-file C:\code\TAS\TAS\TAStable\FPGA\TAStable\TAStable_Implmnt\sbt\outputs\timer\top_timing.rpt --device-file C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTCORE
Info-1404: Inferred PLL generated clock at bum2_inst_pll/PLLOUTGLOBAL
Timer run-time: 1 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2020.12/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2020.12\sbt_backend\devices\ICE40P08.dev" --design "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\netlist\oadb-top" --device_name iCE40HX8K --package CB132 --outdir "C:/code/TAS/TAS/TAStable/FPGA/TAStable/TAStable_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
22:52:17
