//==============================================
// bus__decoder
//==============================================
module bus__decoder
(
    clk,
    rst,
    addr,
    sel
);

input clk;
input rst;
input [39:0] addr;
output [2:0] sel;

logic clk;
logic rst;
logic [39:0] addr;
logic [2:0] sel;


always_comb
begin
    casez (addr)
        40'b0000_0000_1000__????_????_????_????_????_????_????:
        begin
            sel = 2'h0; 
        end
        40'b0000_0000_1001__????_????_????_????_????_????_????:
        begin
            sel = 2'h1; 
        end
        40'b0000_0000_1010__????_????_????_????_????_????_????:
        begin
            sel = 2'h2; 
        end
        40'b0000_0000_1011__????_????_????_????_????_????_????:
        begin
            sel = 2'h3; 
        end
        40'b0000_0000_1100__????_????_????_????_????_????_????:
        begin
            sel = 2'h4; 
        end
        40'b0000_0000_1101__????_????_????_????_????_????_????:
        begin
            sel = 2'h5; 
        end
        40'b0000_0000_1110__????_????_????_????_????_????_????:
        begin
            sel = 2'h6; 
        end
        40'b0000_0000_1111__????_????_????_????_????_????_????:
        begin
            sel = 2'h7; 
        end
    endcase
end

endmodule
