{
  "module_name": "r9a09g011-cpg.h",
  "hash_id": "430874699d5bcd696bf9beba6acb056ffabca376bd7227d99119db29f569c010",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/r9a09g011-cpg.h",
  "human_readable_source": " \n#ifndef __DT_BINDINGS_CLOCK_R9A09G011_CPG_H__\n#define __DT_BINDINGS_CLOCK_R9A09G011_CPG_H__\n\n#include <dt-bindings/clock/renesas-cpg-mssr.h>\n\n \n#define R9A09G011_SYS_CLK\t\t0\n#define R9A09G011_PFC_PCLK\t\t1\n#define R9A09G011_PMC_CORE_CLOCK\t2\n#define R9A09G011_GIC_CLK\t\t3\n#define R9A09G011_RAMA_ACLK\t\t4\n#define R9A09G011_ROMA_ACLK\t\t5\n#define R9A09G011_SEC_ACLK\t\t6\n#define R9A09G011_SEC_PCLK\t\t7\n#define R9A09G011_SEC_TCLK\t\t8\n#define R9A09G011_DMAA_ACLK\t\t9\n#define R9A09G011_TSU0_PCLK\t\t10\n#define R9A09G011_TSU1_PCLK\t\t11\n\n#define R9A09G011_CST_TRACECLK\t\t12\n#define R9A09G011_CST_SB_CLK\t\t13\n#define R9A09G011_CST_AHB_CLK\t\t14\n#define R9A09G011_CST_ATB_SB_CLK\t15\n#define R9A09G011_CST_TS_SB_CLK\t\t16\n\n#define R9A09G011_SDI0_ACLK\t\t17\n#define R9A09G011_SDI0_IMCLK\t\t18\n#define R9A09G011_SDI0_IMCLK2\t\t19\n#define R9A09G011_SDI0_CLK_HS\t\t20\n#define R9A09G011_SDI1_ACLK\t\t21\n#define R9A09G011_SDI1_IMCLK\t\t22\n#define R9A09G011_SDI1_IMCLK2\t\t23\n#define R9A09G011_SDI1_CLK_HS\t\t24\n#define R9A09G011_EMM_ACLK\t\t25\n#define R9A09G011_EMM_IMCLK\t\t26\n#define R9A09G011_EMM_IMCLK2\t\t27\n#define R9A09G011_EMM_CLK_HS\t\t28\n#define R9A09G011_NFI_ACLK\t\t29\n#define R9A09G011_NFI_NF_CLK\t\t30\n\n#define R9A09G011_PCI_ACLK\t\t31\n#define R9A09G011_PCI_CLK_PMU\t\t32\n#define R9A09G011_PCI_APB_CLK\t\t33\n#define R9A09G011_USB_ACLK_H\t\t34\n#define R9A09G011_USB_ACLK_P\t\t35\n#define R9A09G011_USB_PCLK\t\t36\n#define R9A09G011_ETH0_CLK_AXI\t\t37\n#define R9A09G011_ETH0_CLK_CHI\t\t38\n#define R9A09G011_ETH0_GPTP_EXT\t\t39\n\n#define R9A09G011_SDT_CLK\t\t40\n#define R9A09G011_SDT_CLKAPB\t\t41\n#define R9A09G011_SDT_CLK48\t\t42\n#define R9A09G011_GRP_CLK\t\t43\n#define R9A09G011_CIF_P0_CLK\t\t44\n#define R9A09G011_CIF_P1_CLK\t\t45\n#define R9A09G011_CIF_APB_CLK\t\t46\n#define R9A09G011_DCI_CLKAXI\t\t47\n#define R9A09G011_DCI_CLKAPB\t\t48\n#define R9A09G011_DCI_CLKDCI2\t\t49\n\n#define R9A09G011_HMI_PCLK\t\t50\n#define R9A09G011_LCI_PCLK\t\t51\n#define R9A09G011_LCI_ACLK\t\t52\n#define R9A09G011_LCI_VCLK\t\t53\n#define R9A09G011_LCI_LPCLK\t\t54\n\n#define R9A09G011_AUI_CLK\t\t55\n#define R9A09G011_AUI_CLKAXI\t\t56\n#define R9A09G011_AUI_CLKAPB\t\t57\n#define R9A09G011_AUMCLK\t\t58\n#define R9A09G011_GMCLK0\t\t59\n#define R9A09G011_GMCLK1\t\t60\n#define R9A09G011_MTR_CLK0\t\t61\n#define R9A09G011_MTR_CLK1\t\t62\n#define R9A09G011_MTR_CLKAPB\t\t63\n#define R9A09G011_GFT_CLK\t\t64\n#define R9A09G011_GFT_CLKAPB\t\t65\n#define R9A09G011_GFT_MCLK\t\t66\n\n#define R9A09G011_ATGA_CLK\t\t67\n#define R9A09G011_ATGA_CLKAPB\t\t68\n#define R9A09G011_ATGB_CLK\t\t69\n#define R9A09G011_ATGB_CLKAPB\t\t70\n#define R9A09G011_SYC_CNT_CLK\t\t71\n\n#define R9A09G011_CPERI_GRPA_PCLK\t72\n#define R9A09G011_TIM0_CLK\t\t73\n#define R9A09G011_TIM1_CLK\t\t74\n#define R9A09G011_TIM2_CLK\t\t75\n#define R9A09G011_TIM3_CLK\t\t76\n#define R9A09G011_TIM4_CLK\t\t77\n#define R9A09G011_TIM5_CLK\t\t78\n#define R9A09G011_TIM6_CLK\t\t79\n#define R9A09G011_TIM7_CLK\t\t80\n#define R9A09G011_IIC_PCLK0\t\t81\n\n#define R9A09G011_CPERI_GRPB_PCLK\t82\n#define R9A09G011_TIM8_CLK\t\t83\n#define R9A09G011_TIM9_CLK\t\t84\n#define R9A09G011_TIM10_CLK\t\t85\n#define R9A09G011_TIM11_CLK\t\t86\n#define R9A09G011_TIM12_CLK\t\t87\n#define R9A09G011_TIM13_CLK\t\t88\n#define R9A09G011_TIM14_CLK\t\t89\n#define R9A09G011_TIM15_CLK\t\t90\n#define R9A09G011_IIC_PCLK1\t\t91\n\n#define R9A09G011_CPERI_GRPC_PCLK\t92\n#define R9A09G011_TIM16_CLK\t\t93\n#define R9A09G011_TIM17_CLK\t\t94\n#define R9A09G011_TIM18_CLK\t\t95\n#define R9A09G011_TIM19_CLK\t\t96\n#define R9A09G011_TIM20_CLK\t\t97\n#define R9A09G011_TIM21_CLK\t\t98\n#define R9A09G011_TIM22_CLK\t\t99\n#define R9A09G011_TIM23_CLK\t\t100\n#define R9A09G011_WDT0_PCLK\t\t101\n#define R9A09G011_WDT0_CLK\t\t102\n#define R9A09G011_WDT1_PCLK\t\t103\n#define R9A09G011_WDT1_CLK\t\t104\n\n#define R9A09G011_CPERI_GRPD_PCLK\t105\n#define R9A09G011_TIM24_CLK\t\t106\n#define R9A09G011_TIM25_CLK\t\t107\n#define R9A09G011_TIM26_CLK\t\t108\n#define R9A09G011_TIM27_CLK\t\t109\n#define R9A09G011_TIM28_CLK\t\t110\n#define R9A09G011_TIM29_CLK\t\t111\n#define R9A09G011_TIM30_CLK\t\t112\n#define R9A09G011_TIM31_CLK\t\t113\n\n#define R9A09G011_CPERI_GRPE_PCLK\t114\n#define R9A09G011_PWM0_CLK\t\t115\n#define R9A09G011_PWM1_CLK\t\t116\n#define R9A09G011_PWM2_CLK\t\t117\n#define R9A09G011_PWM3_CLK\t\t118\n#define R9A09G011_PWM4_CLK\t\t119\n#define R9A09G011_PWM5_CLK\t\t120\n#define R9A09G011_PWM6_CLK\t\t121\n#define R9A09G011_PWM7_CLK\t\t122\n\n#define R9A09G011_CPERI_GRPF_PCLK\t123\n#define R9A09G011_PWM8_CLK\t\t124\n#define R9A09G011_PWM9_CLK\t\t125\n#define R9A09G011_PWM10_CLK\t\t126\n#define R9A09G011_PWM11_CLK\t\t127\n#define R9A09G011_PWM12_CLK\t\t128\n#define R9A09G011_PWM13_CLK\t\t129\n#define R9A09G011_PWM14_CLK\t\t130\n#define R9A09G011_PWM15_CLK\t\t131\n\n#define R9A09G011_CPERI_GRPG_PCLK\t132\n#define R9A09G011_CPERI_GRPH_PCLK\t133\n#define R9A09G011_URT_PCLK\t\t134\n#define R9A09G011_URT0_CLK\t\t135\n#define R9A09G011_URT1_CLK\t\t136\n#define R9A09G011_CSI0_CLK\t\t137\n#define R9A09G011_CSI1_CLK\t\t138\n#define R9A09G011_CSI2_CLK\t\t139\n#define R9A09G011_CSI3_CLK\t\t140\n#define R9A09G011_CSI4_CLK\t\t141\n#define R9A09G011_CSI5_CLK\t\t142\n\n#define R9A09G011_ICB_ACLK1\t\t143\n#define R9A09G011_ICB_GIC_CLK\t\t144\n#define R9A09G011_ICB_MPCLK1\t\t145\n#define R9A09G011_ICB_SPCLK1\t\t146\n#define R9A09G011_ICB_CLK48\t\t147\n#define R9A09G011_ICB_CLK48_2\t\t148\n#define R9A09G011_ICB_CLK48_3\t\t149\n#define R9A09G011_ICB_CLK48_4L\t\t150\n#define R9A09G011_ICB_CLK48_4R\t\t151\n#define R9A09G011_ICB_CLK48_5\t\t152\n#define R9A09G011_ICB_CST_ATB_SB_CLK\t153\n#define R9A09G011_ICB_CST_CS_CLK\t154\n#define R9A09G011_ICB_CLK100_1\t\t155\n#define R9A09G011_ICB_ETH0_CLK_AXI\t156\n#define R9A09G011_ICB_DCI_CLKAXI\t157\n#define R9A09G011_ICB_SYC_CNT_CLK\t158\n\n#define R9A09G011_ICB_DRPA_ACLK\t\t159\n#define R9A09G011_ICB_RFX_ACLK\t\t160\n#define R9A09G011_ICB_RFX_PCLK5\t\t161\n#define R9A09G011_ICB_MMC_ACLK\t\t162\n\n#define R9A09G011_ICB_MPCLK3\t\t163\n#define R9A09G011_ICB_CIMA_CLK\t\t164\n#define R9A09G011_ICB_CIMB_CLK\t\t165\n#define R9A09G011_ICB_BIMA_CLK\t\t166\n#define R9A09G011_ICB_FCD_CLKAXI\t167\n#define R9A09G011_ICB_VD_ACLK4\t\t168\n#define R9A09G011_ICB_MPCLK4\t\t169\n#define R9A09G011_ICB_VCD_PCLK4\t\t170\n\n#define R9A09G011_CA53_CLK\t\t171\n#define R9A09G011_CA53_ACLK\t\t172\n#define R9A09G011_CA53_APCLK_DBG\t173\n#define R9A09G011_CST_APB_CA53_CLK\t174\n#define R9A09G011_CA53_ATCLK\t\t175\n#define R9A09G011_CST_CS_CLK\t\t176\n#define R9A09G011_CA53_TSCLK\t\t177\n#define R9A09G011_CST_TS_CLK\t\t178\n#define R9A09G011_CA53_APCLK_REG\t179\n\n#define R9A09G011_DRPA_ACLK\t\t180\n#define R9A09G011_DRPA_DCLK\t\t181\n#define R9A09G011_DRPA_INITCLK\t\t182\n\n#define R9A09G011_RAMB0_ACLK\t\t183\n#define R9A09G011_RAMB1_ACLK\t\t184\n#define R9A09G011_RAMB2_ACLK\t\t185\n#define R9A09G011_RAMB3_ACLK\t\t186\n\n#define R9A09G011_CIMA_CLKAPB\t\t187\n#define R9A09G011_CIMA_CLK\t\t188\n#define R9A09G011_CIMB_CLK\t\t189\n#define R9A09G011_FAFA_CLK\t\t190\n#define R9A09G011_STG_CLKAXI\t\t191\n#define R9A09G011_STG_CLK0\t\t192\n\n#define R9A09G011_BIMA_CLKAPB\t\t193\n#define R9A09G011_BIMA_CLK\t\t194\n#define R9A09G011_FAFB_CLK\t\t195\n#define R9A09G011_FCD_CLK\t\t196\n#define R9A09G011_FCD_CLKAXI\t\t197\n\n#define R9A09G011_RIM_CLK\t\t198\n#define R9A09G011_VCD_ACLK\t\t199\n#define R9A09G011_VCD_PCLK\t\t200\n#define R9A09G011_JPG0_CLK\t\t201\n#define R9A09G011_JPG0_ACLK\t\t202\n\n#define R9A09G011_MMC_CORE_DDRC_CLK\t203\n#define R9A09G011_MMC_ACLK\t\t204\n#define R9A09G011_MMC_PCLK\t\t205\n#define R9A09G011_DDI_APBCLK\t\t206\n\n \n#define R9A09G011_SYS_RST_N\t\t0\n#define R9A09G011_PFC_PRESETN\t\t1\n#define R9A09G011_RAMA_ARESETN\t\t2\n#define R9A09G011_ROM_ARESETN\t\t3\n#define R9A09G011_DMAA_ARESETN\t\t4\n#define R9A09G011_SEC_ARESETN\t\t5\n#define R9A09G011_SEC_PRESETN\t\t6\n#define R9A09G011_SEC_RSTB\t\t7\n#define R9A09G011_TSU0_RESETN\t\t8\n#define R9A09G011_TSU1_RESETN\t\t9\n#define R9A09G011_PMC_RESET_N\t\t10\n\n#define R9A09G011_CST_NTRST\t\t11\n#define R9A09G011_CST_NPOTRST\t\t12\n#define R9A09G011_CST_NTRST2\t\t13\n#define R9A09G011_CST_CS_RESETN\t\t14\n#define R9A09G011_CST_TS_RESETN\t\t15\n#define R9A09G011_CST_TRESETN\t\t16\n#define R9A09G011_CST_SB_RESETN\t\t17\n#define R9A09G011_CST_AHB_RESETN\t18\n#define R9A09G011_CST_TS_SB_RESETN\t19\n#define R9A09G011_CST_APB_CA53_RESETN\t20\n#define R9A09G011_CST_ATB_SB_RESETN\t21\n\n#define R9A09G011_SDI0_IXRST\t\t22\n#define R9A09G011_SDI1_IXRST\t\t23\n#define R9A09G011_EMM_IXRST\t\t24\n#define R9A09G011_NFI_MARESETN\t\t25\n#define R9A09G011_NFI_REG_RST_N\t\t26\n#define R9A09G011_USB_PRESET_N\t\t27\n#define R9A09G011_USB_DRD_RESET\t\t28\n#define R9A09G011_USB_ARESETN_P\t\t29\n#define R9A09G011_USB_ARESETN_H\t\t30\n#define R9A09G011_ETH0_RST_HW_N\t\t31\n#define R9A09G011_PCI_ARESETN\t\t32\n\n#define R9A09G011_SDT_RSTSYSAX\t\t33\n#define R9A09G011_GRP_RESETN\t\t34\n#define R9A09G011_CIF_RST_N\t\t35\n#define R9A09G011_DCU_RSTSYSAX\t\t36\n#define R9A09G011_HMI_RST_N\t\t37\n#define R9A09G011_HMI_PRESETN\t\t38\n#define R9A09G011_LCI_PRESETN\t\t39\n#define R9A09G011_LCI_ARESETN\t\t40\n\n#define R9A09G011_AUI_RSTSYSAX\t\t41\n#define R9A09G011_MTR_RSTSYSAX\t\t42\n#define R9A09G011_GFT_RSTSYSAX\t\t43\n#define R9A09G011_ATGA_RSTSYSAX\t\t44\n#define R9A09G011_ATGB_RSTSYSAX\t\t45\n#define R9A09G011_SYC_RST_N\t\t46\n\n#define R9A09G011_TIM_GPA_PRESETN\t47\n#define R9A09G011_TIM_GPB_PRESETN\t48\n#define R9A09G011_TIM_GPC_PRESETN\t49\n#define R9A09G011_TIM_GPD_PRESETN\t50\n#define R9A09G011_PWM_GPE_PRESETN\t51\n#define R9A09G011_PWM_GPF_PRESETN\t52\n#define R9A09G011_CSI_GPG_PRESETN\t53\n#define R9A09G011_CSI_GPH_PRESETN\t54\n#define R9A09G011_IIC_GPA_PRESETN\t55\n#define R9A09G011_IIC_GPB_PRESETN\t56\n#define R9A09G011_URT_PRESETN\t\t57\n#define R9A09G011_WDT0_PRESETN\t\t58\n#define R9A09G011_WDT1_PRESETN\t\t59\n\n#define R9A09G011_ICB_PD_AWO_RST_N\t60\n#define R9A09G011_ICB_PD_MMC_RST_N\t61\n#define R9A09G011_ICB_PD_VD0_RST_N\t62\n#define R9A09G011_ICB_PD_VD1_RST_N\t63\n#define R9A09G011_ICB_PD_RFX_RST_N\t64\n\n#define R9A09G011_CA53_NCPUPORESET0\t65\n#define R9A09G011_CA53_NCPUPORESET1\t66\n#define R9A09G011_CA53_NCORERESET0\t67\n#define R9A09G011_CA53_NCORERESET1\t68\n#define R9A09G011_CA53_NPRESETDBG\t69\n#define R9A09G011_CA53_L2RESET\t\t70\n#define R9A09G011_CA53_NMISCRESET_HM\t71\n#define R9A09G011_CA53_NMISCRESET_SM\t72\n#define R9A09G011_CA53_NARESET\t\t73\n\n#define R9A09G011_DRPA_ARESETN\t\t74\n\n#define R9A09G011_RAMB0_ARESETN\t\t75\n#define R9A09G011_RAMB1_ARESETN\t\t76\n#define R9A09G011_RAMB2_ARESETN\t\t77\n#define R9A09G011_RAMB3_ARESETN\t\t78\n\n#define R9A09G011_CIMA_RSTSYSAX\t\t79\n#define R9A09G011_CIMB_RSTSYSAX\t\t80\n#define R9A09G011_FAFA_RSTSYSAX\t\t81\n#define R9A09G011_STG_RSTSYSAX\t\t82\n\n#define R9A09G011_BIMA_RSTSYSAX\t\t83\n#define R9A09G011_FAFB_RSTSYSAX\t\t84\n#define R9A09G011_FCD_RSTSYSAX\t\t85\n#define R9A09G011_RIM_RSTSYSAX\t\t86\n#define R9A09G011_VCD_RESETN\t\t87\n#define R9A09G011_JPG_XRESET\t\t88\n\n#define R9A09G011_MMC_CORE_DDRC_RSTN\t89\n#define R9A09G011_MMC_ARESETN_N\t\t90\n#define R9A09G011_MMC_PRESETN\t\t91\n#define R9A09G011_DDI_PWROK\t\t92\n#define R9A09G011_DDI_RESET\t\t93\n#define R9A09G011_DDI_RESETN_APB\t94\n\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}