# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Sun Jul 24 22:14:58 2016
# 
# Allegro PCB Router v17-2-50 made 2016/03/28 at 15:56:36
# Running on: desktop-942vc2h, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Batch File Name: pasde.do
# Did File Name: E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro/specctra.did
# Current time = Sun Jul 24 22:14:59 2016
# PCB E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro
# Master Unit set up as: MM 100000
# PCB Limits xlo=-18.3750 ylo= -8.4950 xhi= 18.4750 yhi= 11.1950
# Total 24 Images Consolidated.
# Via VIA z=1, 2 xlo= -0.5000 ylo= -0.5000 xhi=  0.5000 yhi=  0.5000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# Wires Processed 6, Vias Processed 9
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 31, Images Processed 39, Padstacks Processed 8
# Nets Processed 25, Net Terminals 94
# PCB Area=  599.650  EIC=6  Area/EIC= 99.942  SMDs=19
# Total Pin Count: 93
# Signal Connections Created 55
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.1270
# Layer BOTTOM Vert Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.1270
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 55
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 9
# Percent Connected    5.17
# Manhattan Length 479.6038 Horizontal 314.3600 Vertical 165.2438
# Routed Length   2.0500 Horizontal   2.0500 Vertical   0.0000
# Ratio Actual / Manhattan   0.0043
# Unconnected Length 477.5538 Horizontal 301.3132 Vertical 176.2406
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/QThan/AppData/Local/Temp/#Taaaaak00988.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 0
grid wire 0.000100 (direction x) (offset 0.000000)
grid wire 0.000100 (direction y) (offset 0.000000)
grid via 0.000100 (direction x) (offset 0.000000)
grid via 0.000100 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP orthogonal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM orthogonal
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger off
limit outside -1
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Sun Jul 24 22:15:05 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 55
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 9
# Percent Connected    5.17
# Manhattan Length 479.6038 Horizontal 314.3600 Vertical 165.2438
# Routed Length   2.0500 Horizontal   2.0500 Vertical   0.0000
# Ratio Actual / Manhattan   0.0043
# Unconnected Length 477.5538 Horizontal 301.3132 Vertical 176.2406
# Attempts 0 Successes 0 Failures 0 Vias 9
# 90 degree wire corners are preferred.
# Total Conflicts: 0 (Cross: 0, Clear: 0, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 55
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 9
# Percent Connected    5.17
# Manhattan Length 479.6038 Horizontal 314.3600 Vertical 165.2438
# Routed Length   2.0500 Horizontal   2.0500 Vertical   0.0000
# Ratio Actual / Manhattan   0.0043
# Unconnected Length 477.5538 Horizontal 301.3132 Vertical 176.2406
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Sun Jul 24 22:15:06 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 55
# Signal Layers 2 Power Layers 0
# Wire Junctions 0, at vias 0 Total Vias 9
# Percent Connected    5.17
# Manhattan Length 479.6038 Horizontal 314.3600 Vertical 165.2438
# Routed Length   2.0500 Horizontal   2.0500 Vertical   0.0000
# Ratio Actual / Manhattan   0.0043
# Unconnected Length 477.5538 Horizontal 301.3132 Vertical 176.2406
# Start Route Pass 1 of 25
# Routing 56 wires.
# 5 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 43 (Cross: 30, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 1
# Attempts 56 Successes 55 Failures 1 Vias 26
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 25
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# <<WARNING:>> Non positive shape width (0) near the point -1025000/320000.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 87 wires.
# Total Conflicts: 40 (Cross: 23, Clear: 17, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 72 Successes 72 Failures 0 Vias 26
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# Conflict Reduction  0.0698
# End Pass 2 of 25
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# <<WARNING:>> Non positive shape width (0) near the point -1025000/320000.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# <<WARNING:>> Smart Route: Conflict reduction rate 6 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 97 wires.
# Total Conflicts: 24 (Cross: 11, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 77 Successes 77 Failures 0 Vias 25
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.4000
# End Pass 3 of 25
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# <<WARNING:>> Non positive shape width (0) near the point -1025000/320000.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 23 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 4 of 25
# Routing 101 wires.
# Total Conflicts: 19 (Cross: 3, Clear: 16, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 74 Successes 74 Failures 0 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# Conflict Reduction  0.2084
# End Pass 4 of 25
# <<WARNING:>> Non positive shape width (0) near the point 430000/750000.
# <<WARNING:>> Number of warnings on non positive widths exceeded limit (10). No more messages will be printed.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 22 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 5 of 25
# Routing 100 wires.
# 5 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 17 (Cross: 2, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 76 Successes 76 Failures 0 Vias 32
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# Conflict Reduction  0.1053
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 19 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 6 of 25
# Routing 20 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 18 Successes 18 Failures 0 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 6 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 37
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 7 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 8 of 25
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 25
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 38
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 9 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 9 passes.
# Start Route Pass 10 of 25
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 10 of 25
# Smart Route: Smart_route progressing normally after 10 passes.
# Start Route Pass 11 of 25
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 37
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 11 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Start Route Pass 12 of 25
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 33
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 12 of 25
# Smart Route: Smart_route progressing normally after 12 passes.
# Start Route Pass 13 of 25
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 38
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 13 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Start Route Pass 14 of 25
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 14 of 25
# Smart Route: Smart_route progressing normally after 14 passes.
# Start Route Pass 15 of 25
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 15 of 25
# Smart Route: Smart_route progressing normally after 15 passes.
# Start Route Pass 16 of 25
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 37
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 16 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 16 passes.
# Start Route Pass 17 of 25
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 17 of 25
# Smart Route: Smart_route progressing normally after 17 passes.
# Start Route Pass 18 of 25
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 38
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 18 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 18 passes.
# Start Route Pass 19 of 25
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 19 of 25
# Smart Route: Smart_route progressing normally after 19 passes.
# Start Route Pass 20 of 25
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 20 of 25
# Smart Route: Smart_route progressing normally after 20 passes.
# Start Route Pass 21 of 25
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 37
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 21 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 21 passes.
# Start Route Pass 22 of 25
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 22 of 25
# Smart Route: Smart_route progressing normally after 22 passes.
# Start Route Pass 23 of 25
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 37
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 23 of 25
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Start Route Pass 24 of 25
# Routing 13 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 13 Successes 13 Failures 0 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 24 of 25
# Smart Route: Smart_route progressing normally after 24 passes.
# Start Route Pass 25 of 25
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 25 of 25
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:08  Elapsed Time = 0:00:07
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   55|    9|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    30|    13|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    23|    17|   0|    0|   26|    0|   0|  6|  0:00:00|  0:00:00|
# Route    |  3|    11|    13|   0|    0|   25|    0|   0| 40|  0:00:00|  0:00:00|
# Route    |  4|     3|    16|   0|    0|   32|    0|   0| 20|  0:00:00|  0:00:00|
# Route    |  5|     2|    15|   0|    0|   32|    0|   0| 10|  0:00:01|  0:00:01|
# Route    |  6|     0|    15|   0|    0|   34|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  7|     0|    12|   0|    0|   37|    0|   0| 20|  0:00:00|  0:00:01|
# Route    |  8|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  9|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 10|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 11|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 12|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 13|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 14|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 15|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 16|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:01|  0:00:04|
# Route    | 17|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 19|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|     0|    13|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:05|
# Route    | 21|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:05|
# Route    | 22|     0|    14|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 23|     0|    12|   0|    0|   37|    0|   0| 14|  0:00:00|  0:00:05|
# Route    | 24|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 25|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:05|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:05
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 18, at vias 6 Total Vias 33
# Percent Connected   79.31
# Manhattan Length 501.6989 Horizontal 328.4027 Vertical 173.2962
# Routed Length 575.6744 Horizontal 376.2795 Vertical 199.3949
# Ratio Actual / Manhattan   1.1474
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Jul 24 22:15:13 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 18, at vias 6 Total Vias 33
# Percent Connected   79.31
# Manhattan Length 501.6989 Horizontal 328.4027 Vertical 173.2962
# Routed Length 575.6744 Horizontal 376.2795 Vertical 199.3949
# Ratio Actual / Manhattan   1.1474
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 92 wires.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 73 Successes 61 Failures 12 Vias 32
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 93 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 75 Successes 63 Failures 12 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   55|    9|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    30|    13|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    23|    17|   0|    0|   26|    0|   0|  6|  0:00:00|  0:00:00|
# Route    |  3|    11|    13|   0|    0|   25|    0|   0| 40|  0:00:00|  0:00:00|
# Route    |  4|     3|    16|   0|    0|   32|    0|   0| 20|  0:00:00|  0:00:00|
# Route    |  5|     2|    15|   0|    0|   32|    0|   0| 10|  0:00:01|  0:00:01|
# Route    |  6|     0|    15|   0|    0|   34|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  7|     0|    12|   0|    0|   37|    0|   0| 20|  0:00:00|  0:00:01|
# Route    |  8|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  9|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 10|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 11|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 12|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 13|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 14|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 15|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 16|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:01|  0:00:04|
# Route    | 17|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 19|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|     0|    13|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:05|
# Route    | 21|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:05|
# Route    | 22|     0|    14|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 23|     0|    12|   0|    0|   37|    0|   0| 14|  0:00:00|  0:00:05|
# Route    | 24|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 25|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 26|     0|    13|  12|    0|   32|    0|   0|   |  0:00:01|  0:00:06|
# Clean    | 27|     0|    13|  12|    0|   32|    0|   0|   |  0:00:00|  0:00:06|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:06
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 32
# Percent Connected   79.31
# Manhattan Length 500.2199 Horizontal 326.9677 Vertical 173.2522
# Routed Length 557.8163 Horizontal 367.1176 Vertical 190.6987
# Ratio Actual / Manhattan   1.1151
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 50 route passes.
# Current time = Sun Jul 24 22:15:14 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 32
# Percent Connected   79.31
# Manhattan Length 500.2199 Horizontal 326.9677 Vertical 173.2522
# Routed Length 557.8163 Horizontal 367.1176 Vertical 190.6987
# Ratio Actual / Manhattan   1.1151
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 50
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 32
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 50
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   55|    9|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    30|    13|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    23|    17|   0|    0|   26|    0|   0|  6|  0:00:00|  0:00:00|
# Route    |  3|    11|    13|   0|    0|   25|    0|   0| 40|  0:00:00|  0:00:00|
# Route    |  4|     3|    16|   0|    0|   32|    0|   0| 20|  0:00:00|  0:00:00|
# Route    |  5|     2|    15|   0|    0|   32|    0|   0| 10|  0:00:01|  0:00:01|
# Route    |  6|     0|    15|   0|    0|   34|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  7|     0|    12|   0|    0|   37|    0|   0| 20|  0:00:00|  0:00:01|
# Route    |  8|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  9|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 10|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 11|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 12|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 13|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 14|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 15|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 16|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:01|  0:00:04|
# Route    | 17|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 19|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|     0|    13|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:05|
# Route    | 21|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:05|
# Route    | 22|     0|    14|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 23|     0|    12|   0|    0|   37|    0|   0| 14|  0:00:00|  0:00:05|
# Route    | 24|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 25|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 26|     0|    13|  12|    0|   32|    0|   0|   |  0:00:01|  0:00:06|
# Clean    | 27|     0|    13|  12|    0|   32|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 28|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:01|  0:00:07|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:07
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 32
# Percent Connected   79.31
# Manhattan Length 499.8699 Horizontal 327.8585 Vertical 172.0114
# Routed Length 555.4125 Horizontal 367.1176 Vertical 188.2949
# Ratio Actual / Manhattan   1.1111
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# <<WARNING:>> Smart Route: No real conflict reduction achieved in previous 5 passes. 
# Automatically forcing convergence.
# Current time = Sun Jul 24 22:15:15 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 32
# Percent Connected   79.31
# Manhattan Length 499.8699 Horizontal 327.8585 Vertical 172.0114
# Routed Length 555.4125 Horizontal 367.1176 Vertical 188.2949
# Ratio Actual / Manhattan   1.1111
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 34
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 36
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 4 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   55|    9|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    30|    13|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    23|    17|   0|    0|   26|    0|   0|  6|  0:00:00|  0:00:00|
# Route    |  3|    11|    13|   0|    0|   25|    0|   0| 40|  0:00:00|  0:00:00|
# Route    |  4|     3|    16|   0|    0|   32|    0|   0| 20|  0:00:00|  0:00:00|
# Route    |  5|     2|    15|   0|    0|   32|    0|   0| 10|  0:00:01|  0:00:01|
# Route    |  6|     0|    15|   0|    0|   34|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  7|     0|    12|   0|    0|   37|    0|   0| 20|  0:00:00|  0:00:01|
# Route    |  8|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  9|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 10|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 11|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 12|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 13|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 14|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 15|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 16|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:01|  0:00:04|
# Route    | 17|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 19|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|     0|    13|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:05|
# Route    | 21|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:05|
# Route    | 22|     0|    14|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 23|     0|    12|   0|    0|   37|    0|   0| 14|  0:00:00|  0:00:05|
# Route    | 24|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 25|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 26|     0|    13|  12|    0|   32|    0|   0|   |  0:00:01|  0:00:06|
# Clean    | 27|     0|    13|  12|    0|   32|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 28|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 29|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 30|     0|    12|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:08|
# Route    | 31|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 32|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:08|
# Route    | 33|     0|    15|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:08|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:08
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 34
# Percent Connected   79.31
# Manhattan Length 500.0169 Horizontal 324.2170 Vertical 175.7999
# Routed Length 559.3813 Horizontal 370.4176 Vertical 188.9637
# Ratio Actual / Manhattan   1.1187
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:15:16 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 34
# Percent Connected   79.31
# Manhattan Length 500.0169 Horizontal 324.2170 Vertical 175.7999
# Routed Length 559.3813 Horizontal 370.4176 Vertical 188.9637
# Ratio Actual / Manhattan   1.1187
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 36
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 36
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   55|    9|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    30|    13|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    23|    17|   0|    0|   26|    0|   0|  6|  0:00:00|  0:00:00|
# Route    |  3|    11|    13|   0|    0|   25|    0|   0| 40|  0:00:00|  0:00:00|
# Route    |  4|     3|    16|   0|    0|   32|    0|   0| 20|  0:00:00|  0:00:00|
# Route    |  5|     2|    15|   0|    0|   32|    0|   0| 10|  0:00:01|  0:00:01|
# Route    |  6|     0|    15|   0|    0|   34|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  7|     0|    12|   0|    0|   37|    0|   0| 20|  0:00:00|  0:00:01|
# Route    |  8|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  9|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 10|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 11|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 12|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 13|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 14|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 15|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 16|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:01|  0:00:04|
# Route    | 17|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 19|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|     0|    13|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:05|
# Route    | 21|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:05|
# Route    | 22|     0|    14|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 23|     0|    12|   0|    0|   37|    0|   0| 14|  0:00:00|  0:00:05|
# Route    | 24|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 25|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 26|     0|    13|  12|    0|   32|    0|   0|   |  0:00:01|  0:00:06|
# Clean    | 27|     0|    13|  12|    0|   32|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 28|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 29|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 30|     0|    12|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:08|
# Route    | 31|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 32|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:08|
# Route    | 33|     0|    15|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 34|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:08|
# Route    | 35|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:08|
# Route    | 36|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 37|     0|    13|   0|    0|   36|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 38|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:00|  0:00:09|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:09
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 32
# Percent Connected   79.31
# Manhattan Length 499.7699 Horizontal 327.7953 Vertical 171.9746
# Routed Length 555.4125 Horizontal 367.1176 Vertical 188.2949
# Ratio Actual / Manhattan   1.1113
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:15:18 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 32
# Percent Connected   79.31
# Manhattan Length 499.7699 Horizontal 327.7953 Vertical 171.9746
# Routed Length 555.4125 Horizontal 367.1176 Vertical 188.2949
# Ratio Actual / Manhattan   1.1113
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 35
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 36
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   55|    9|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    30|    13|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    23|    17|   0|    0|   26|    0|   0|  6|  0:00:00|  0:00:00|
# Route    |  3|    11|    13|   0|    0|   25|    0|   0| 40|  0:00:00|  0:00:00|
# Route    |  4|     3|    16|   0|    0|   32|    0|   0| 20|  0:00:00|  0:00:00|
# Route    |  5|     2|    15|   0|    0|   32|    0|   0| 10|  0:00:01|  0:00:01|
# Route    |  6|     0|    15|   0|    0|   34|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  7|     0|    12|   0|    0|   37|    0|   0| 20|  0:00:00|  0:00:01|
# Route    |  8|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  9|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 10|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 11|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 12|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 13|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 14|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 15|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 16|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:01|  0:00:04|
# Route    | 17|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 19|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|     0|    13|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:05|
# Route    | 21|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:05|
# Route    | 22|     0|    14|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 23|     0|    12|   0|    0|   37|    0|   0| 14|  0:00:00|  0:00:05|
# Route    | 24|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 25|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 26|     0|    13|  12|    0|   32|    0|   0|   |  0:00:01|  0:00:06|
# Clean    | 27|     0|    13|  12|    0|   32|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 28|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 29|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 30|     0|    12|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:08|
# Route    | 31|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 32|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:08|
# Route    | 33|     0|    15|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 34|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:08|
# Route    | 35|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:08|
# Route    | 36|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 37|     0|    13|   0|    0|   36|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 38|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 39|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:10|
# Route    | 40|     0|    12|   0|    0|   35|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 41|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 42|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:10|
# Route    | 43|     0|    15|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:10
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 33
# Percent Connected   79.31
# Manhattan Length 500.0169 Horizontal 327.9515 Vertical 172.0654
# Routed Length 555.6595 Horizontal 367.1176 Vertical 188.5419
# Ratio Actual / Manhattan   1.1113
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:15:19 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 33
# Percent Connected   79.31
# Manhattan Length 500.0169 Horizontal 327.9515 Vertical 172.0654
# Routed Length 555.6595 Horizontal 367.1176 Vertical 188.5419
# Ratio Actual / Manhattan   1.1113
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 36
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 36
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   55|    9|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    30|    13|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    23|    17|   0|    0|   26|    0|   0|  6|  0:00:00|  0:00:00|
# Route    |  3|    11|    13|   0|    0|   25|    0|   0| 40|  0:00:00|  0:00:00|
# Route    |  4|     3|    16|   0|    0|   32|    0|   0| 20|  0:00:00|  0:00:00|
# Route    |  5|     2|    15|   0|    0|   32|    0|   0| 10|  0:00:01|  0:00:01|
# Route    |  6|     0|    15|   0|    0|   34|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  7|     0|    12|   0|    0|   37|    0|   0| 20|  0:00:00|  0:00:01|
# Route    |  8|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  9|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 10|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 11|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 12|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 13|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 14|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 15|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 16|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:01|  0:00:04|
# Route    | 17|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 19|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|     0|    13|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:05|
# Route    | 21|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:05|
# Route    | 22|     0|    14|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 23|     0|    12|   0|    0|   37|    0|   0| 14|  0:00:00|  0:00:05|
# Route    | 24|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 25|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 26|     0|    13|  12|    0|   32|    0|   0|   |  0:00:01|  0:00:06|
# Clean    | 27|     0|    13|  12|    0|   32|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 28|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 29|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 30|     0|    12|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:08|
# Route    | 31|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 32|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:08|
# Route    | 33|     0|    15|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 34|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:08|
# Route    | 35|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:08|
# Route    | 36|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 37|     0|    13|   0|    0|   36|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 38|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 39|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:10|
# Route    | 40|     0|    12|   0|    0|   35|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 41|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 42|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:10|
# Route    | 43|     0|    15|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 44|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:10|
# Route    | 45|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 46|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 47|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 48|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:10
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 33
# Percent Connected   79.31
# Manhattan Length 499.7699 Horizontal 324.4051 Vertical 175.3648
# Routed Length 557.9925 Horizontal 370.4176 Vertical 187.5749
# Ratio Actual / Manhattan   1.1165
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:15:21 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 33
# Percent Connected   79.31
# Manhattan Length 499.7699 Horizontal 324.4051 Vertical 175.3648
# Routed Length 557.9925 Horizontal 370.4176 Vertical 187.5749
# Ratio Actual / Manhattan   1.1165
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 36
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 36
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 15 (Cross: 0, Clear: 15, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   55|    9|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    30|    13|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    23|    17|   0|    0|   26|    0|   0|  6|  0:00:00|  0:00:00|
# Route    |  3|    11|    13|   0|    0|   25|    0|   0| 40|  0:00:00|  0:00:00|
# Route    |  4|     3|    16|   0|    0|   32|    0|   0| 20|  0:00:00|  0:00:00|
# Route    |  5|     2|    15|   0|    0|   32|    0|   0| 10|  0:00:01|  0:00:01|
# Route    |  6|     0|    15|   0|    0|   34|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  7|     0|    12|   0|    0|   37|    0|   0| 20|  0:00:00|  0:00:01|
# Route    |  8|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  9|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 10|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 11|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 12|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 13|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 14|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 15|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 16|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:01|  0:00:04|
# Route    | 17|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 19|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|     0|    13|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:05|
# Route    | 21|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:05|
# Route    | 22|     0|    14|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 23|     0|    12|   0|    0|   37|    0|   0| 14|  0:00:00|  0:00:05|
# Route    | 24|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 25|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 26|     0|    13|  12|    0|   32|    0|   0|   |  0:00:01|  0:00:06|
# Clean    | 27|     0|    13|  12|    0|   32|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 28|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 29|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 30|     0|    12|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:08|
# Route    | 31|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 32|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:08|
# Route    | 33|     0|    15|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 34|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:08|
# Route    | 35|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:08|
# Route    | 36|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 37|     0|    13|   0|    0|   36|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 38|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 39|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:10|
# Route    | 40|     0|    12|   0|    0|   35|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 41|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 42|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:10|
# Route    | 43|     0|    15|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 44|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:10|
# Route    | 45|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 46|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 47|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 48|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 49|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 50|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 51|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 52|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:01|  0:00:11|
# Route    | 53|     0|    15|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:11|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:11
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 33
# Percent Connected   79.31
# Manhattan Length 500.7439 Horizontal 324.6767 Vertical 176.0672
# Routed Length 559.3813 Horizontal 370.4176 Vertical 188.9637
# Ratio Actual / Manhattan   1.1171
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:15:22 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 33
# Percent Connected   79.31
# Manhattan Length 500.7439 Horizontal 324.6767 Vertical 176.0672
# Routed Length 559.3813 Horizontal 370.4176 Vertical 188.9637
# Ratio Actual / Manhattan   1.1171
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 36
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 32
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 37
# Cpu Time = 0:00:00  Elapsed Time = 0:00:01
# End Pass 4 of 5
# Start Route Pass 5 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:02  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   55|    9|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    30|    13|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    23|    17|   0|    0|   26|    0|   0|  6|  0:00:00|  0:00:00|
# Route    |  3|    11|    13|   0|    0|   25|    0|   0| 40|  0:00:00|  0:00:00|
# Route    |  4|     3|    16|   0|    0|   32|    0|   0| 20|  0:00:00|  0:00:00|
# Route    |  5|     2|    15|   0|    0|   32|    0|   0| 10|  0:00:01|  0:00:01|
# Route    |  6|     0|    15|   0|    0|   34|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  7|     0|    12|   0|    0|   37|    0|   0| 20|  0:00:00|  0:00:01|
# Route    |  8|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  9|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 10|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 11|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 12|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 13|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 14|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 15|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 16|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:01|  0:00:04|
# Route    | 17|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 19|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|     0|    13|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:05|
# Route    | 21|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:05|
# Route    | 22|     0|    14|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 23|     0|    12|   0|    0|   37|    0|   0| 14|  0:00:00|  0:00:05|
# Route    | 24|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 25|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 26|     0|    13|  12|    0|   32|    0|   0|   |  0:00:01|  0:00:06|
# Clean    | 27|     0|    13|  12|    0|   32|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 28|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 29|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 30|     0|    12|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:08|
# Route    | 31|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 32|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:08|
# Route    | 33|     0|    15|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 34|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:08|
# Route    | 35|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:08|
# Route    | 36|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 37|     0|    13|   0|    0|   36|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 38|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 39|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:10|
# Route    | 40|     0|    12|   0|    0|   35|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 41|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 42|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:10|
# Route    | 43|     0|    15|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 44|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:10|
# Route    | 45|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 46|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 47|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 48|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 49|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 50|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 51|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 52|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:01|  0:00:11|
# Route    | 53|     0|    15|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 54|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:11|
# Route    | 55|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:11|
# Route    | 56|     0|    14|   0|    0|   32|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 57|     0|    13|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:11|
# Route    | 58|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:12|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:12
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 33
# Percent Connected   79.31
# Manhattan Length 499.7699 Horizontal 324.2077 Vertical 175.5622
# Routed Length 558.4743 Horizontal 370.4176 Vertical 188.0567
# Ratio Actual / Manhattan   1.1175
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Current time = Sun Jul 24 22:15:24 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 33
# Percent Connected   79.31
# Manhattan Length 499.7699 Horizontal 324.2077 Vertical 175.5622
# Routed Length 558.4743 Horizontal 370.4176 Vertical 188.0567
# Ratio Actual / Manhattan   1.1175
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Route Pass 1 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 13 (Cross: 0, Clear: 13, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 5
# Start Route Pass 2 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 2 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 3 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 33
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 3 of 5
# Start Route Pass 4 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 12 (Cross: 0, Clear: 12, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 35
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 4 of 5
# Wiring Written to File E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\bestsave.w
# Start Route Pass 5 of 5
# Routing 12 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 12 Successes 12 Failures 0 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 5 of 5
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   55|    9|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    30|    13|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    23|    17|   0|    0|   26|    0|   0|  6|  0:00:00|  0:00:00|
# Route    |  3|    11|    13|   0|    0|   25|    0|   0| 40|  0:00:00|  0:00:00|
# Route    |  4|     3|    16|   0|    0|   32|    0|   0| 20|  0:00:00|  0:00:00|
# Route    |  5|     2|    15|   0|    0|   32|    0|   0| 10|  0:00:01|  0:00:01|
# Route    |  6|     0|    15|   0|    0|   34|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  7|     0|    12|   0|    0|   37|    0|   0| 20|  0:00:00|  0:00:01|
# Route    |  8|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  9|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 10|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 11|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 12|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 13|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 14|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 15|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 16|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:01|  0:00:04|
# Route    | 17|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 19|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|     0|    13|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:05|
# Route    | 21|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:05|
# Route    | 22|     0|    14|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 23|     0|    12|   0|    0|   37|    0|   0| 14|  0:00:00|  0:00:05|
# Route    | 24|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 25|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 26|     0|    13|  12|    0|   32|    0|   0|   |  0:00:01|  0:00:06|
# Clean    | 27|     0|    13|  12|    0|   32|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 28|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 29|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 30|     0|    12|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:08|
# Route    | 31|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 32|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:08|
# Route    | 33|     0|    15|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 34|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:08|
# Route    | 35|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:08|
# Route    | 36|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 37|     0|    13|   0|    0|   36|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 38|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 39|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:10|
# Route    | 40|     0|    12|   0|    0|   35|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 41|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 42|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:10|
# Route    | 43|     0|    15|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 44|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:10|
# Route    | 45|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 46|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 47|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 48|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 49|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 50|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 51|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 52|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:01|  0:00:11|
# Route    | 53|     0|    15|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 54|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:11|
# Route    | 55|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:11|
# Route    | 56|     0|    14|   0|    0|   32|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 57|     0|    13|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:11|
# Route    | 58|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:12|
# Route    | 59|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:12|
# Route    | 60|     0|    12|   0|    0|   33|    0|   0|  7|  0:00:01|  0:00:13|
# Route    | 61|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:13|
# Route    | 62|     0|    12|   0|    0|   35|    0|   0| 14|  0:00:00|  0:00:13|
# Route    | 63|     0|    14|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:13|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:13
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 34
# Percent Connected   79.31
# Manhattan Length 500.0169 Horizontal 324.2170 Vertical 175.7999
# Routed Length 559.3813 Horizontal 370.4176 Vertical 188.9637
# Ratio Actual / Manhattan   1.1187
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# <<ERROR:>> Smart Route: Unable to reach 100% with smart_route. 
# Check placement, rules, grids, keepouts
# Smart Route: Executing 2 clean passes.
# Current time = Sun Jul 24 22:15:26 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 22, at vias 8 Total Vias 34
# Percent Connected   79.31
# Manhattan Length 500.0169 Horizontal 324.2170 Vertical 175.7999
# Routed Length 559.3813 Horizontal 370.4176 Vertical 188.9637
# Ratio Actual / Manhattan   1.1187
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 95 wires.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 77 Successes 65 Failures 12 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 95 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 77 Successes 65 Failures 12 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   55|    9|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    30|    13|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    23|    17|   0|    0|   26|    0|   0|  6|  0:00:00|  0:00:00|
# Route    |  3|    11|    13|   0|    0|   25|    0|   0| 40|  0:00:00|  0:00:00|
# Route    |  4|     3|    16|   0|    0|   32|    0|   0| 20|  0:00:00|  0:00:00|
# Route    |  5|     2|    15|   0|    0|   32|    0|   0| 10|  0:00:01|  0:00:01|
# Route    |  6|     0|    15|   0|    0|   34|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  7|     0|    12|   0|    0|   37|    0|   0| 20|  0:00:00|  0:00:01|
# Route    |  8|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  9|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 10|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 11|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 12|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 13|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 14|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 15|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 16|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:01|  0:00:04|
# Route    | 17|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 19|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|     0|    13|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:05|
# Route    | 21|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:05|
# Route    | 22|     0|    14|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 23|     0|    12|   0|    0|   37|    0|   0| 14|  0:00:00|  0:00:05|
# Route    | 24|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 25|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 26|     0|    13|  12|    0|   32|    0|   0|   |  0:00:01|  0:00:06|
# Clean    | 27|     0|    13|  12|    0|   32|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 28|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 29|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 30|     0|    12|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:08|
# Route    | 31|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 32|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:08|
# Route    | 33|     0|    15|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 34|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:08|
# Route    | 35|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:08|
# Route    | 36|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 37|     0|    13|   0|    0|   36|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 38|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 39|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:10|
# Route    | 40|     0|    12|   0|    0|   35|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 41|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 42|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:10|
# Route    | 43|     0|    15|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 44|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:10|
# Route    | 45|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 46|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 47|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 48|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 49|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 50|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 51|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 52|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:01|  0:00:11|
# Route    | 53|     0|    15|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 54|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:11|
# Route    | 55|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:11|
# Route    | 56|     0|    14|   0|    0|   32|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 57|     0|    13|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:11|
# Route    | 58|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:12|
# Route    | 59|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:12|
# Route    | 60|     0|    12|   0|    0|   33|    0|   0|  7|  0:00:01|  0:00:13|
# Route    | 61|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:13|
# Route    | 62|     0|    12|   0|    0|   35|    0|   0| 14|  0:00:00|  0:00:13|
# Route    | 63|     0|    14|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:13|
# Clean    | 64|     0|    14|  12|    0|   34|    0|   0|   |  0:00:00|  0:00:13|
# Clean    | 65|     0|    14|  12|    0|   34|    0|   0|   |  0:00:00|  0:00:13|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:13
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 8 Total Vias 34
# Percent Connected   79.31
# Manhattan Length 500.4610 Horizontal 324.6561 Vertical 175.8049
# Routed Length 559.5294 Horizontal 370.4117 Vertical 189.1177
# Ratio Actual / Manhattan   1.1180
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Executing 2 clean passes.
# Current time = Sun Jul 24 22:15:27 2016
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 24, at vias 8 Total Vias 34
# Percent Connected   79.31
# Manhattan Length 500.4610 Horizontal 324.6561 Vertical 175.8049
# Routed Length 559.5294 Horizontal 370.4117 Vertical 189.1177
# Ratio Actual / Manhattan   1.1180
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Start Clean Pass 1 of 2
# Routing 97 wires.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 78 Successes 66 Failures 12 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 1 of 2
# Start Clean Pass 2 of 2
# Routing 96 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 14 (Cross: 0, Clear: 14, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 0
# Attempts 78 Successes 66 Failures 12 Vias 34
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# End Pass 2 of 2
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0001 with offset 0.0000
# Layer TOP Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# Layer BOTTOM Orth Signal Wire Grid 0.0001 with offset 0.0000, Width= 0.2000, Clearance= 0.3000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|     0|   0|   55|    9|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    30|    13|   1|    1|   26|    0|   0|  0|  0:00:00|  0:00:00|
# Route    |  2|    23|    17|   0|    0|   26|    0|   0|  6|  0:00:00|  0:00:00|
# Route    |  3|    11|    13|   0|    0|   25|    0|   0| 40|  0:00:00|  0:00:00|
# Route    |  4|     3|    16|   0|    0|   32|    0|   0| 20|  0:00:00|  0:00:00|
# Route    |  5|     2|    15|   0|    0|   32|    0|   0| 10|  0:00:01|  0:00:01|
# Route    |  6|     0|    15|   0|    0|   34|    0|   0| 11|  0:00:00|  0:00:01|
# Route    |  7|     0|    12|   0|    0|   37|    0|   0| 20|  0:00:00|  0:00:01|
# Route    |  8|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:01|  0:00:02|
# Route    |  9|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 10|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:02|
# Route    | 11|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:02|
# Route    | 12|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:03|
# Route    | 13|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:03|
# Route    | 14|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 15|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:03|
# Route    | 16|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:01|  0:00:04|
# Route    | 17|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 18|     0|    12|   0|    0|   38|    0|   0|  7|  0:00:00|  0:00:04|
# Route    | 19|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:04|
# Route    | 20|     0|    13|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:05|
# Route    | 21|     0|    12|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:05|
# Route    | 22|     0|    14|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 23|     0|    12|   0|    0|   37|    0|   0| 14|  0:00:00|  0:00:05|
# Route    | 24|     0|    13|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:05|
# Route    | 25|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:05|
# Clean    | 26|     0|    13|  12|    0|   32|    0|   0|   |  0:00:01|  0:00:06|
# Clean    | 27|     0|    13|  12|    0|   32|    0|   0|   |  0:00:00|  0:00:06|
# Route    | 28|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:01|  0:00:07|
# Route    | 29|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:07|
# Route    | 30|     0|    12|   0|    0|   34|    0|   0|  7|  0:00:01|  0:00:08|
# Route    | 31|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 32|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:08|
# Route    | 33|     0|    15|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 34|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:08|
# Route    | 35|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:08|
# Route    | 36|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:08|
# Route    | 37|     0|    13|   0|    0|   36|    0|   0|  0|  0:00:01|  0:00:09|
# Route    | 38|     0|    13|   0|    0|   32|    0|   0|  0|  0:00:00|  0:00:09|
# Route    | 39|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:10|
# Route    | 40|     0|    12|   0|    0|   35|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 41|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 42|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:00|  0:00:10|
# Route    | 43|     0|    15|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 44|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:10|
# Route    | 45|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 46|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 47|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 48|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 49|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 50|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:10|
# Route    | 51|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:10|
# Route    | 52|     0|    12|   0|    0|   36|    0|   0| 14|  0:00:01|  0:00:11|
# Route    | 53|     0|    15|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 54|     0|    13|   0|    0|   33|    0|   0| 13|  0:00:00|  0:00:11|
# Route    | 55|     0|    12|   0|    0|   36|    0|   0|  7|  0:00:00|  0:00:11|
# Route    | 56|     0|    14|   0|    0|   32|    0|   0|  0|  0:00:00|  0:00:11|
# Route    | 57|     0|    13|   0|    0|   37|    0|   0|  7|  0:00:00|  0:00:11|
# Route    | 58|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:01|  0:00:12|
# Route    | 59|     0|    13|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:12|
# Route    | 60|     0|    12|   0|    0|   33|    0|   0|  7|  0:00:01|  0:00:13|
# Route    | 61|     0|    14|   0|    0|   33|    0|   0|  0|  0:00:00|  0:00:13|
# Route    | 62|     0|    12|   0|    0|   35|    0|   0| 14|  0:00:00|  0:00:13|
# Route    | 63|     0|    14|   0|    0|   34|    0|   0|  0|  0:00:00|  0:00:13|
# Clean    | 64|     0|    14|  12|    0|   34|    0|   0|   |  0:00:00|  0:00:13|
# Clean    | 65|     0|    14|  12|    0|   34|    0|   0|   |  0:00:00|  0:00:13|
# Clean    | 66|     0|    14|  12|    0|   34|    0|   0|   |  0:00:00|  0:00:13|
# Clean    | 67|     0|    14|  12|    0|   34|    0|   0|   |  0:00:00|  0:00:13|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:13
# 
# Wiring Statistics ----------------- E:/mlabviet/Cadence/Alegro/projects/mpu6050_stm8/allegro\MPU6050_STM8.dsn
# Nets 25 Connections 58 Unroutes 0
# Signal Layers 2 Power Layers 0
# Wire Junctions 23, at vias 8 Total Vias 34
# Percent Connected   79.31
# Manhattan Length 499.1589 Horizontal 323.8327 Vertical 175.3262
# Routed Length 558.2273 Horizontal 369.1096 Vertical 189.1177
# Ratio Actual / Manhattan   1.1183
# Unconnected Length   0.0000 Horizontal   0.0000 Vertical   0.0000
# Smart Route: Smart_route finished, completion rate: 79.31.
write routes (changed_only) (reset_changed) C:/Users/QThan/AppData/Local/Temp/#Taaaaal00988.tmp
# Routing Written to File C:/Users/QThan/AppData/Local/Temp/#Taaaaal00988.tmp
quit
