$date
	Wed Sep 10 20:07:26 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module a3_tb $end
$var wire 1 ! o $end
$var reg 8 " a [7:0] $end
$var reg 3 # s [2:0] $end
$scope module mux1 $end
$var wire 8 $ a [7:0] $end
$var wire 3 % s [2:0] $end
$var reg 1 ! o $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 %
b10011 $
b0 #
b10011 "
1!
$end
#10
b1 #
b1 %
b10010011 "
b10010011 $
#20
0!
b10 #
b10 %
b1010011 "
b1010011 $
#30
b11 #
b11 %
b1110001 "
b1110001 $
#40
1!
b100 #
b100 %
b10011 "
b10011 $
#50
0!
b101 #
b101 %
b10010001 "
b10010001 $
#60
