Analysis & Synthesis report for SystemOnChip
Fri Sep 06 14:17:06 2019
Quartus Prime Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis IP Cores Summary
  9. State Machine - |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 10. State Machine - |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state
 11. Registers Protected by Synthesis
 12. Registers Removed During Synthesis
 13. Removed Registers Triggering Further Register Optimizations
 14. General Register Statistics
 15. Inverted Register Statistics
 16. Multiplexer Restructuring Statistics (Restructuring Performed)
 17. Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 18. Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 19. Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 20. Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated
 21. Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 22. Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 23. Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 24. Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 25. Source assignments for SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux
 26. Source assignments for SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux_001
 27. Source assignments for SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux
 28. Source assignments for SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001
 29. Source assignments for SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
 30. Source assignments for SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
 31. Source assignments for SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
 32. Source assignments for SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
 33. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0
 34. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll
 35. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0
 36. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy
 37. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc
 38. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads
 39. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads
 40. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc
 41. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc
 42. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc
 43. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc
 44. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc
 45. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc
 46. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc
 47. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc
 48. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc
 49. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc
 50. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc
 51. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc
 52. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc
 53. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc
 54. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc
 55. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc
 56. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc
 57. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc
 58. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc
 59. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc
 60. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc
 61. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc
 62. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc
 63. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad
 64. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad
 65. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad
 66. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad
 67. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad
 68. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs
 69. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst
 70. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq
 71. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0
 72. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct
 73. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll
 74. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_arm_0_avalon_slave_0_translator
 75. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator
 76. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent
 77. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size
 78. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent
 79. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 80. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo
 81. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo
 82. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent
 83. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor
 84. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo
 85. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo
 86. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router:router|SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode
 87. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router:router_001|SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode
 88. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router_002:router_002|SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
 89. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router_002:router_003|SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode
 90. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter
 91. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter
 92. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter
 93. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
 94. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
 95. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
 96. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
 97. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
 98. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
 99. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
100. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
101. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
102. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
103. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
104. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
105. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
106. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
107. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
108. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
109. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter
110. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter
111. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size
112. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment
113. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min
114. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub
115. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract
116. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub
117. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract
118. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub
119. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract
120. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub
121. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract
122. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub
123. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract
124. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub
125. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract
126. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb
127. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
128. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb
129. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
130. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb
131. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
132. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb
133. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder
134. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter
135. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
136. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter
137. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size
138. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter
139. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
140. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter
141. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor
142. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter
143. Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001
144. Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller
145. Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller
146. Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1
147. Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1
148. Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001
149. Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001
150. Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1
151. Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1
152. Port Connectivity Checks: "SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1"
153. Port Connectivity Checks: "SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001"
154. Port Connectivity Checks: "SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001"
155. Port Connectivity Checks: "SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1"
156. Port Connectivity Checks: "SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller"
157. Port Connectivity Checks: "SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller"
158. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter"
159. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor"
160. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter"
161. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter"
162. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size"
163. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter"
164. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
165. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder"
166. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub"
167. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub"
168. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub"
169. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub"
170. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub"
171. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract"
172. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub"
173. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min"
174. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size"
175. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router_002:router_002|SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode"
176. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router:router|SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode"
177. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo"
178. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo"
179. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent"
180. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo"
181. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo"
182. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent"
183. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size"
184. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent"
185. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator"
186. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_arm_0_avalon_slave_0_translator"
187. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0"
188. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst"
189. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs"
190. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad"
191. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad"
192. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad"
193. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad"
194. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc"
195. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc"
196. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc"
197. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc"
198. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc"
199. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc"
200. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc"
201. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc"
202. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc"
203. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc"
204. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc"
205. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc"
206. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc"
207. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc"
208. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc"
209. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc"
210. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc"
211. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc"
212. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc"
213. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc"
214. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc"
215. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc"
216. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc"
217. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads"
218. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads"
219. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc"
220. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0"
221. Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"
222. Port Connectivity Checks: "SoC_QSYS:u0"
223. Post-Synthesis Netlist Statistics for Top Partition
224. Post-Synthesis Netlist Statistics for Partition SoC_QSYS_hps_0_hps_io_border:border
225. Elapsed Time Per Partition
226. Analysis & Synthesis Messages
227. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2016  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Sep 06 14:17:06 2019       ;
; Quartus Prime Version           ; 16.1.0 Build 196 10/24/2016 SJ Lite Edition ;
; Revision Name                   ; SystemOnChip                                ;
; Top-level Entity Name           ; SystemOnChip                                ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 1188                                        ;
; Total pins                      ; 50                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 0                                           ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 0                                           ;
; Total DLLs                      ; 1                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSXFC6D6F31C6     ;                    ;
; Top-level entity name                                                           ; SystemOnChip       ; SystemOnChip       ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation      ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; OpenCore Plus hardware evaluation                                               ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; PowerPlay Power Optimization During Synthesis                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                                                                                          ;
+-----------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; File Name with User-Entered Path                                                              ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                                                                        ; Library  ;
+-----------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------+
; Bit_Counter.vhd                                                                               ; yes             ; User VHDL File               ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/Bit_Counter.vhd                                                                               ;          ;
; SystemOnChip.vhd                                                                              ; yes             ; User VHDL File               ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd                                                                              ;          ;
; SoC_QSYS/synthesis/SoC_QSYS.vhd                                                               ; yes             ; User VHDL File               ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd                                                               ; SoC_QSYS ;
; SoC_QSYS/synthesis/soc_qsys_rst_controller.vhd                                                ; yes             ; User VHDL File               ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller.vhd                                                ; SoC_QSYS ;
; SoC_QSYS/synthesis/soc_qsys_rst_controller_001.vhd                                            ; yes             ; User VHDL File               ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller_001.vhd                                            ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_reset_controller.v                                       ; yes             ; User Verilog HDL File        ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_reset_controller.v                                       ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                     ; yes             ; User Verilog HDL File        ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v                                     ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v                                    ; yes             ; User Verilog HDL File        ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v                                    ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v                  ; yes             ; User Verilog HDL File        ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v                  ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv                                  ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv                                  ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv                              ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv                              ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv                             ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_rsp_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_rsp_mux.sv                           ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv                                     ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_rsp_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_rsp_demux.sv                         ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_cmd_mux.sv                           ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_cmd_mux.sv                           ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_cmd_demux.sv                         ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_cmd_demux.sv                         ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv                                  ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv                                  ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                             ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv                             ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv                                ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v                                         ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router_002.sv                        ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router_002.sv                        ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router.sv                            ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router.sv                            ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv                                    ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv                                  ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv                                  ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                               ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv                               ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0.v                                                ; yes             ; User Verilog HDL File        ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0.v                                                ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io.v                                         ; yes             ; User Verilog HDL File        ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io.v                                         ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/hps_sdram.v                                                     ; yes             ; User Verilog HDL File        ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram.v                                                     ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                  ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv                  ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                   ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv                                   ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv            ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv            ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                              ; yes             ; User Verilog HDL File        ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v                              ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                   ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv                                   ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv                                                 ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv                                                 ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                           ; yes             ; User Verilog HDL File        ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v                           ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                 ; yes             ; User Verilog HDL File        ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v                                 ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                  ; yes             ; User Verilog HDL File        ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v                                  ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                          ; yes             ; User Verilog HDL File        ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v                                          ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                         ; yes             ; User Verilog HDL File        ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v                                         ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                             ; yes             ; User Verilog HDL File        ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v                             ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                     ; yes             ; User Verilog HDL File        ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_generic_ddio.v                                     ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv                                                ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv                                                ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io_border.sv                                 ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io_border.sv                                 ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_fpga_interfaces.sv                               ; yes             ; User SystemVerilog HDL File  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_fpga_interfaces.sv                               ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/AMMS_to_FPGA.vhd                                                ; yes             ; User VHDL File               ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/AMMS_to_FPGA.vhd                                                ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/Types.vhd                                                       ; yes             ; User VHDL File               ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/Types.vhd                                                       ; SoC_QSYS ;
; SoC_QSYS/synthesis/submodules/AMMS_to_ARM.vhd                                                 ; yes             ; User VHDL File               ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/AMMS_to_ARM.vhd                                                 ; SoC_QSYS ;
; Types.vhd                                                                                     ; yes             ; User VHDL File               ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/Types.vhd                                                                                     ;          ;
; altddio_out.tdf                                                                               ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf                                                                              ;          ;
; aglobal161.inc                                                                                ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/aglobal161.inc                                                                               ;          ;
; stratix_ddio.inc                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_ddio.inc                                                                             ;          ;
; cyclone_ddio.inc                                                                              ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/cyclone_ddio.inc                                                                             ;          ;
; lpm_mux.inc                                                                                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/lpm_mux.inc                                                                                  ;          ;
; stratix_lcell.inc                                                                             ; yes             ; Megafunction                 ; c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/stratix_lcell.inc                                                                            ;          ;
; db/ddio_out_uqe.tdf                                                                           ; yes             ; Auto-Generated Megafunction  ; D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/db/ddio_out_uqe.tdf                                                                           ;          ;
+-----------------------------------------------------------------------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------+


+----------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                    ;
+---------------------------------------------+------------------+
; Resource                                    ; Usage            ;
+---------------------------------------------+------------------+
; Estimate of Logic utilization (ALMs needed) ; 794              ;
;                                             ;                  ;
; Combinational ALUT usage for logic          ; 1187             ;
;     -- 7 input functions                    ; 46               ;
;     -- 6 input functions                    ; 175              ;
;     -- 5 input functions                    ; 205              ;
;     -- 4 input functions                    ; 212              ;
;     -- <=3 input functions                  ; 549              ;
;                                             ;                  ;
; Dedicated logic registers                   ; 1108             ;
;                                             ;                  ;
; I/O pins                                    ; 50               ;
; I/O registers                               ; 80               ;
;                                             ;                  ;
; Total DSP Blocks                            ; 0                ;
;                                             ;                  ;
; Total DLLs                                  ; 1                ;
; Maximum fan-out node                        ; OSC_50_B8A~input ;
; Maximum fan-out                             ; 1100             ;
; Total fan-out                               ; 9336             ;
; Average fan-out                             ; 3.51             ;
+---------------------------------------------+------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                    ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                      ; Entity Name                                       ; Library Name ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
; |SystemOnChip                                                                                 ; 1187 (0)            ; 1108 (0)                  ; 0                 ; 0          ; 50   ; 0            ; |SystemOnChip                                                                                                                                                                                                                                                                                                                                            ; SystemOnChip                                      ; work         ;
;    |SoC_QSYS:u0|                                                                              ; 1083 (0)            ; 1012 (0)                  ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0                                                                                                                                                                                                                                                                                                                                ; SoC_QSYS                                          ; soc_qsys     ;
;       |AMMS_to_ARM:amms_to_arm_0|                                                             ; 0 (0)               ; 128 (128)                 ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|AMMS_to_ARM:amms_to_arm_0                                                                                                                                                                                                                                                                                                      ; AMMS_to_ARM                                       ; soc_qsys     ;
;       |AMMS_to_FPGA:amms_to_fpga_0|                                                           ; 7 (7)               ; 36 (36)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|AMMS_to_FPGA:amms_to_fpga_0                                                                                                                                                                                                                                                                                                    ; AMMS_to_FPGA                                      ; soc_qsys     ;
;       |SoC_QSYS_hps_0:hps_0|                                                                  ; 1 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0                                                                                                                                                                                                                                                                                                           ; SoC_QSYS_hps_0                                    ; SoC_QSYS     ;
;          |SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                            ; SoC_QSYS_hps_0_fpga_interfaces                    ; SoC_QSYS     ;
;          |SoC_QSYS_hps_0_hps_io:hps_io|                                                       ; 1 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                              ; SoC_QSYS_hps_0_hps_io                             ; SoC_QSYS     ;
;             |SoC_QSYS_hps_0_hps_io_border:border|                                             ; 1 (1)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border                                                                                                                                                                                                                                          ; SoC_QSYS_hps_0_hps_io_border                      ; SoC_QSYS     ;
;                |hps_sdram:hps_sdram_inst|                                                     ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                 ; hps_sdram                                         ; SoC_QSYS     ;
;                   |altera_mem_if_dll_cyclonev:dll|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                  ; altera_mem_if_dll_cyclonev                        ; SoC_QSYS     ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                            ; altera_mem_if_hard_memory_controller_top_cyclonev ; SoC_QSYS     ;
;                   |altera_mem_if_oct_cyclonev:oct|                                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                  ; altera_mem_if_oct_cyclonev                        ; SoC_QSYS     ;
;                   |hps_sdram_p0:p0|                                                           ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                 ; hps_sdram_p0                                      ; SoC_QSYS     ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                            ; hps_sdram_p0_acv_hard_memphy                      ; SoC_QSYS     ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                              ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                     ; hps_sdram_p0_acv_hard_io_pads                     ; SoC_QSYS     ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                  ; hps_sdram_p0_acv_hard_addr_cmd_pads               ; SoC_QSYS     ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                          ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                             ; altddio_out                                       ; work         ;
;                                  |ddio_out_uqe:auto_generated|                                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ; ddio_out_uqe                                      ; work         ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|               ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                  ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|                ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc                   ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator| ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator    ; hps_sdram_p0_clock_pair_generator                 ; SoC_QSYS     ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                           ; hps_sdram_p0_generic_ddio                         ; SoC_QSYS     ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                           ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                              ; hps_sdram_p0_generic_ddio                         ; SoC_QSYS     ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                            ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                               ; hps_sdram_p0_generic_ddio                         ; SoC_QSYS     ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                        ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                           ; hps_sdram_p0_generic_ddio                         ; SoC_QSYS     ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                   ; 0 (0)               ; 9 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                      ; hps_sdram_p0_altdqdqs                             ; SoC_QSYS     ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|   ; 0 (0)               ; 9 (9)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst          ; altdq_dqs2_acv_connect_to_hard_phy_cyclonev       ; SoC_QSYS     ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                     ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                            ; hps_sdram_p0_acv_ldc                              ; SoC_QSYS     ;
;                   |hps_sdram_pll:pll|                                                         ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                               ; hps_sdram_pll                                     ; SoC_QSYS     ;
;       |SoC_QSYS_mm_interconnect_0:mm_interconnect_0|                                          ; 1074 (0)            ; 833 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                                                                                                                                                   ; SoC_QSYS_mm_interconnect_0                        ; SoC_QSYS     ;
;          |SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux|                                     ; 6 (6)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                                                                                                                                                    ; SoC_QSYS_mm_interconnect_0_cmd_demux              ; SoC_QSYS     ;
;          |SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|                                     ; 49 (47)             ; 4 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                                                                                                                                                    ; SoC_QSYS_mm_interconnect_0_cmd_mux                ; SoC_QSYS     ;
;             |altera_merlin_arbitrator:arb|                                                    ; 2 (2)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb                                                                                                                                                                                                       ; altera_merlin_arbitrator                          ; SoC_QSYS     ;
;          |SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|                                         ; 48 (43)             ; 5 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                                                                                                                                                        ; SoC_QSYS_mm_interconnect_0_cmd_mux                ; SoC_QSYS     ;
;             |altera_merlin_arbitrator:arb|                                                    ; 5 (5)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                           ; altera_merlin_arbitrator                          ; SoC_QSYS     ;
;          |SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001|                                 ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                                                                                                                                                                ; SoC_QSYS_mm_interconnect_0_rsp_demux              ; SoC_QSYS     ;
;          |SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux|                                     ; 4 (4)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                                                                                                                                                    ; SoC_QSYS_mm_interconnect_0_rsp_demux              ; SoC_QSYS     ;
;          |SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux_001|                                     ; 71 (71)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                                                                                                                                                    ; SoC_QSYS_mm_interconnect_0_rsp_mux                ; SoC_QSYS     ;
;          |SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|                                         ; 13 (13)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                                                                                                                                                        ; SoC_QSYS_mm_interconnect_0_rsp_mux                ; SoC_QSYS     ;
;          |altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo|                ; 134 (134)           ; 258 (258)                 ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                               ; altera_avalon_sc_fifo                             ; SoC_QSYS     ;
;          |altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|                  ; 55 (55)             ; 100 (100)                 ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                 ; altera_avalon_sc_fifo                             ; SoC_QSYS     ;
;          |altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|               ; 0 (0)               ; 1 (1)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo                                                                                                                                                                                                              ; altera_avalon_sc_fifo                             ; SoC_QSYS     ;
;          |altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|                 ; 47 (47)             ; 88 (88)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo                                                                                                                                                                                                                ; altera_avalon_sc_fifo                             ; SoC_QSYS     ;
;          |altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|                          ; 65 (37)             ; 13 (8)                    ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                                                                                                                                                         ; altera_merlin_axi_master_ni                       ; SoC_QSYS     ;
;             |altera_merlin_address_alignment:align_address_to_size|                           ; 28 (28)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                   ; altera_merlin_address_alignment                   ; SoC_QSYS     ;
;          |altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|             ; 115 (0)             ; 78 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                            ; altera_merlin_burst_adapter                       ; SoC_QSYS     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 115 (114)           ; 78 (78)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                            ; altera_merlin_burst_adapter_13_1                  ; SoC_QSYS     ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                      ; altera_merlin_address_alignment                   ; SoC_QSYS     ;
;          |altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|            ; 63 (0)              ; 105 (0)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter                                                                                                                                                                                                           ; altera_merlin_burst_adapter                       ; SoC_QSYS     ;
;             |altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter| ; 63 (62)             ; 105 (105)                 ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter                                                                                                                           ; altera_merlin_burst_adapter_13_1                  ; SoC_QSYS     ;
;                |altera_merlin_address_alignment:align_address_to_size|                        ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size                                                                     ; altera_merlin_address_alignment                   ; SoC_QSYS     ;
;          |altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|                       ; 48 (15)             ; 15 (0)                    ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent                                                                                                                                                                                                                      ; altera_merlin_slave_agent                         ; SoC_QSYS     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 33 (33)             ; 15 (15)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                        ; altera_merlin_burst_uncompressor                  ; SoC_QSYS     ;
;          |altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|                      ; 21 (5)              ; 8 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent                                                                                                                                                                                                                     ; altera_merlin_slave_agent                         ; SoC_QSYS     ;
;             |altera_merlin_burst_uncompressor:uncompressor|                                   ; 16 (16)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                       ; altera_merlin_burst_uncompressor                  ; SoC_QSYS     ;
;          |altera_merlin_slave_translator:amms_to_arm_0_avalon_slave_0_translator|             ; 6 (6)               ; 131 (131)                 ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_arm_0_avalon_slave_0_translator                                                                                                                                                                                                            ; altera_merlin_slave_translator                    ; SoC_QSYS     ;
;          |altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|            ; 3 (3)               ; 2 (2)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator                                                                                                                                                                                                           ; altera_merlin_slave_translator                    ; SoC_QSYS     ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|                   ; 7 (7)               ; 4 (4)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                     ; SoC_QSYS     ;
;          |altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|                   ; 15 (15)             ; 5 (5)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                                                                                                                                                  ; altera_merlin_traffic_limiter                     ; SoC_QSYS     ;
;          |altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|         ; 21 (21)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; SoC_QSYS     ;
;          |altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|         ; 228 (228)           ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter                                                                                                                                                                                                        ; altera_merlin_width_adapter                       ; SoC_QSYS     ;
;          |altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|        ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter                                                                                                                                                                                                       ; altera_merlin_width_adapter                       ; SoC_QSYS     ;
;          |altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|        ; 32 (32)             ; 8 (8)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter                                                                                                                                                                                                       ; altera_merlin_width_adapter                       ; SoC_QSYS     ;
;       |soc_qsys_rst_controller:rst_controller|                                                ; 1 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller                                                                                                                                                                                                                                                                                         ; soc_qsys_rst_controller                           ; soc_qsys     ;
;          |altera_reset_controller:rst_controller|                                             ; 1 (1)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                  ; altera_reset_controller                           ; SoC_QSYS     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                       ; altera_reset_synchronizer                         ; SoC_QSYS     ;
;       |soc_qsys_rst_controller_001:rst_controller_001|                                        ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001                                                                                                                                                                                                                                                                                 ; soc_qsys_rst_controller_001                       ; soc_qsys     ;
;          |altera_reset_controller:rst_controller_001|                                         ; 0 (0)               ; 3 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                      ; altera_reset_controller                           ; SoC_QSYS     ;
;             |altera_reset_synchronizer:alt_rst_sync_uq1|                                      ; 0 (0)               ; 3 (3)                     ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                           ; altera_reset_synchronizer                         ; SoC_QSYS     ;
;    |bit_counter:u1|                                                                           ; 104 (104)           ; 96 (96)                   ; 0                 ; 0          ; 0    ; 0            ; |SystemOnChip|bit_counter:u1                                                                                                                                                                                                                                                                                                                             ; bit_counter                                       ; work         ;
+-----------------------------------------------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                      ;
+--------+--------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name                   ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                        ; IP Include File ;
+--------+--------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; N/A    ; Qsys                           ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0                                                                                                                                                                                              ; SoC_QSYS.qsys   ;
; Altera ; altera_hps                     ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0                                                                                                                                                                         ; SoC_QSYS.qsys   ;
; Altera ; altera_hps_io                  ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io                                                                                                                                            ; SoC_QSYS.qsys   ;
; Altera ; altera_mm_interconnect         ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0                                                                                                                                                 ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_slave_agent      ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent                                                                                    ; SoC_QSYS.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo                                                                             ; SoC_QSYS.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo                                                                               ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_burst_adapter    ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter                                                                          ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_width_adapter    ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter                                                                      ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_width_adapter    ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter                                                                      ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_slave_translator ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_arm_0_avalon_slave_0_translator                                                                          ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_slave_agent      ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent                                                                                   ; SoC_QSYS.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo                                                                            ; SoC_QSYS.qsys   ;
; Altera ; altera_avalon_sc_fifo          ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo                                                                              ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_burst_adapter    ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter                                                                         ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_width_adapter    ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter                                                                     ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_width_adapter    ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter                                                                     ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_slave_translator ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator                                                                         ; SoC_QSYS.qsys   ;
; Altera ; altera_avalon_st_adapter       ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter                                                                                  ; SoC_QSYS.qsys   ;
; Altera ; error_adapter                  ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0     ; SoC_QSYS.qsys   ;
; Altera ; altera_avalon_st_adapter       ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001                                                                              ; SoC_QSYS.qsys   ;
; Altera ; error_adapter                  ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001|SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_demultiplexer    ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux                                                                                                  ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_demultiplexer    ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux_001                                                                                              ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_multiplexer      ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux                                                                                                      ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_multiplexer      ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001                                                                                                  ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_axi_master_ni    ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent                                                                                       ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_traffic_limiter  ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter                                                                                ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_traffic_limiter  ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter                                                                                ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_router           ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router:router                                                                                                        ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_router           ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router:router_001                                                                                                    ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_router           ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router_002:router_002                                                                                                ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_router           ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router_002:router_003                                                                                                ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_demultiplexer    ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux                                                                                                  ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_demultiplexer    ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001                                                                                              ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_multiplexer      ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux                                                                                                      ; SoC_QSYS.qsys   ;
; Altera ; altera_merlin_multiplexer      ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux_001                                                                                                  ; SoC_QSYS.qsys   ;
; Altera ; altera_reset_controller        ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller                                                                                                                ; SoC_QSYS.qsys   ;
; Altera ; altera_reset_controller        ; 16.1    ; N/A          ; N/A          ; |SystemOnChip|SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001                                                                                                    ; SoC_QSYS.qsys   ;
+--------+--------------------------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                              ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                                ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                                ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                                ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                                ;
+-----------------------------+---------------+-----------------------------+-----------------------+--------------------------------------------------------------------------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                        ; state.ST_IDLE ; state.ST_UNCOMP_WR_SUBBURST ; state.ST_UNCOMP_TRANS ; state.ST_COMP_TRANS                                                                                                                             ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; state.ST_IDLE               ; 0             ; 0                           ; 0                     ; 0                                                                                                                                               ;
; state.ST_COMP_TRANS         ; 1             ; 0                           ; 0                     ; 1                                                                                                                                               ;
; state.ST_UNCOMP_TRANS       ; 1             ; 0                           ; 1                     ; 0                                                                                                                                               ;
; state.ST_UNCOMP_WR_SUBBURST ; 1             ; 1                           ; 0                     ; 0                                                                                                                                               ;
+-----------------------------+---------------+-----------------------------+-----------------------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Protected by Synthesis                                                                                                                                                                                                                                                                        ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; Register Name                                                                                                                                                                           ; Protected by Synthesis Attribute or Preserve Register Assignment ; Not to be Touched by Netlist Optimizations ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+
; SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]             ; yes                                                              ; yes                                        ;
; SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]             ; yes                                                              ; yes                                        ;
; SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0] ; yes                                                              ; yes                                        ;
; SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1] ; yes                                                              ; yes                                        ;
; Total number of protected registers is 4                                                                                                                                                ;                                                                  ;                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------+--------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                  ; Reason for Removal                                                                                                                                                                                                                                      ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_use_reg                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                       ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                         ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_use_reg                                                                                                 ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                        ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                          ; Stuck at GND due to stuck port clock_enable                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[0,1]                                                                                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|locked[0,1]                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[166,196]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[166,196]           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[1,4,6,8,13,17,20,22,24,29,32..127]                                                            ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0..3,5..8]   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[0..3,5..8]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[165,168]          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|read_latency_shift_reg[0]                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_startofpacket                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_endofpacket                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[0..31]                                                                                  ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                                 ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[0..20]                                                                               ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                               ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_cmpr_read                                                                                          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[22..24,36..42,52,54..65]                                                                ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_burst_size[0..2]                                                                                   ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_startofpacket                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_endofpacket                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_byteen_field[0..3]                                                                                  ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[0..20]                                                                                ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_byte_cnt_field[0..8]                                                                                ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_cmpr_read                                                                                           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[22..24,36..42,52,54..65]                                                                 ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_burst_size[0..2]                                                                                    ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][128]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][127]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][126]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][125]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][124]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][123]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][122]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][121]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][120]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][119]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][118]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][117]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][116]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][115]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][114]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][113]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][112]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][111]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][110]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][109]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][108]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][107]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][106]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][105]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][104]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][103]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][102]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][101]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][100]                                                                                                      ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][99]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][98]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][97]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][96]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][95]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][94]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][93]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][92]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][91]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][90]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][89]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][88]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][87]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][86]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][85]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][84]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][83]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][82]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][81]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][80]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][79]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][78]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][77]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][76]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][75]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][74]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][73]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][72]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][71]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][70]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][69]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][68]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][67]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][66]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][65]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][64]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][63]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][62]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][61]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][60]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][59]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][58]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][57]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][56]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][55]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][54]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][53]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][52]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][51]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][50]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][49]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][48]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][47]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][46]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][45]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][44]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][43]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][42]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][41]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][40]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][39]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][38]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][37]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][36]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][35]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][34]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][33]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][32]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][31]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][30]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][29]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][28]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][27]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][26]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][25]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][24]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][23]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][22]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][21]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][20]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][19]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][18]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][17]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][16]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][15]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][14]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][13]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][12]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][11]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][10]                                                                                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][9]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][8]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][7]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][6]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][5]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][4]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][3]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][2]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][1]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[1][0]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][129]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][128]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][127]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][126]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][125]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][124]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][123]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][122]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][121]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][120]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][119]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][118]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][117]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][116]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][115]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][114]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][113]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][112]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][111]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][110]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][109]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][108]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][107]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][106]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][105]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][104]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][103]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][102]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][101]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][99]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][98]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][97]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][96]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][95]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][94]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][93]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][92]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][91]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][90]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][89]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][88]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][87]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][86]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][85]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][84]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][83]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][82]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][81]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][80]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][79]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][78]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][77]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][76]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][75]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][74]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][73]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][72]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][71]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][70]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][69]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][68]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][67]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][66]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][65]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][64]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][63]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][62]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][61]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][60]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][59]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][58]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][57]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][56]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][55]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][54]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][53]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][52]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][51]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][50]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][49]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][48]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][47]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][46]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][45]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][44]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][43]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][42]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][41]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][40]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][39]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][38]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][37]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][36]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][35]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][34]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][33]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem_used[0]                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_arm_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                     ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                 ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[0]                                                                                            ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[2]                                                                                         ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[2]                                                                                            ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[3]                                                                                         ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[3]                                                                                            ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                         ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[5]                                                                                            ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                         ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[7]                                                                                            ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[9]                                                                                         ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[9]                                                                                            ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[10]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[11]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[12]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[12]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[14]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[15]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[16]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[16]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[18]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[18]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[19]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[19]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[21]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[21]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[23]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[23]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[25]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[25]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[26]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[26]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[27]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[27]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[28]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[28]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[30]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[30]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[31]                                                                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[31]                                                                                           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold               ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold                  ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[189]           ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[188]           ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[187]           ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[3]            ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[2]            ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]            ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]            ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[2]                 ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[189]            ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[1]                 ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[188]            ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_size_reg[0]                 ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[187]            ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[165]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[168]            ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[3]             ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[3]     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[2]             ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[2]     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[1]             ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[1]     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_masked[0]             ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[0]     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_channel[1]                                                                                                      ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter|last_dest_id[0]                                                                                                   ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][30]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][28]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][27]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][26]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][25]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][23]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][21]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][19]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][18]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][16]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][15]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][14]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][12]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][11]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][10]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][9]                                                                                                        ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][7]                                                                                                        ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][5]                                                                                                        ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][3]                                                                                                        ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][2]                                                                                                        ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][0]                                                                                                        ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][31]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][168]                                                                                                        ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][196]                                                                                                     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[0]                                                                                                          ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][165]                                                                                                         ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][168]                                                                                                      ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][165]                                                                                                        ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][196]                                                                                                     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][168]                                                                                                         ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][165]                                                                                                      ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][168]                                                                                                        ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][165]                                                                                                     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][196]                                                                                                        ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][165]                                                                                                     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo|mem[0][129]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo|mem[0][128]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]              ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]              ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]   ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]              ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]   ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]              ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]   ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]              ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]   ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]              ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]   ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]              ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]   ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]              ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]   ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]              ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]   ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]              ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]   ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]              ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]   ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[20]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[19]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[18]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[17]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[16]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[15]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[14]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[13]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[12]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[11]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[10]               ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10]    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[9]                ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9]     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[8]                ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8]     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[7]                ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7]     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[6]                ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6]     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[5]                ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5]     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_addr_reg[4]                ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4]     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo|mem[1][129]                                                                                                       ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo|mem[1][128]                                                                                                    ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                  ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|count[1]                                                                                               ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|count[0]                                                                                                   ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|count[1]                                                                                                ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]    ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3] ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]    ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1] ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0..2] ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[2]     ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[0]     ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[0..2]  ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][172]                                                                                                        ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][174]                                                                                                     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][171]                                                                                                        ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][173]                                                                                                     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][172]                                                                                                         ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][173]                                                                                                      ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][173]                                                                                                        ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][174]                                                                                                     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][173]                                                                                                         ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][174]                                                                                                      ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][196]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo|mem[1][128]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][196]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1]                                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][165]                                                                                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][176]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][177]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][178]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][179]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][175]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][174]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][173]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][172]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][171]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..9]                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo|mem[0][128]                                                                                                       ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][196]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|count[1]                                                                                                  ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|count[1]                                                                                                   ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][174]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][174]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][171]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][174]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][173]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][172]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][171]                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0..3]                                        ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][179]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][178]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][177]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][176]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][175]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]    ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|startofpacket_reg                                                                                          ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|startofpacket_reg                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|count_eq_zero                                                                                              ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|count_eq_zero                                                                                             ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|count[2..8]                                                                                                ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|count[2..8]                                                                                               ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count_zero_flag                                                                                                                  ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|share_count_zero_flag                                                                                                                      ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0]                                                                                                                         ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0]                                                                                                                             ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|state.ST_COMP_TRANS           ; Stuck at GND due to stuck port data_in                                                                                                                                                                                                                  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_narrow_reg                 ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4..8] ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[4]           ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|new_burst_reg              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5..20]                                                  ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]    ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7]  ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4..20]   ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4..7] ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][164]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][163]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][162]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][161]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][160]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][159]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][158]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][157]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][156]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][155]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][154]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][153]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][152]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][151]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][150]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][149]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][148]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[4..7]                                                                                          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8]                                           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[8]                                                                                             ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9]                                           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[9]                                                                                             ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10]                                          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[10]                                                                                            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11]                                          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[11]                                                                                            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12]                                          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[12]                                                                                            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13]                                          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[13]                                                                                            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14]                                          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[14]                                                                                            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15]                                          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[15]                                                                                            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16]                                          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[16]                                                                                            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17]                                          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[17]                                                                                            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18]                                          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[18]                                                                                            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[19]                                          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[19]                                                                                            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[20]                                          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[20]                                                                                            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4..7]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][164]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][163]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][162]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][161]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][160]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][159]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][158]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][157]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][156]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][155]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][154]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][153]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][152]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][151]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][150]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][149]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][148]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[4..7]                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[8]                                          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[8]                                                                                            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[9]                                          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[9]                                                                                            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[10]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[10]                                                                                           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[11]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[11]                                                                                           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[12]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[12]                                                                                           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[13]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[13]                                                                                           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[14]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[14]                                                                                           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[15]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[15]                                                                                           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[16]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[16]                                                                                           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[17]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[17]                                                                                           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[18]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[18]                                                                                           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[19]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[19]                                                                                           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[20]                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[20]                                                                                           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4..7]                                       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]            ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6..20]       ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5]           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][186]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][164]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][163]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][162]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][161]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][160]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][159]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][158]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][157]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][156]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][155]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][154]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][153]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][152]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][151]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][150]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][185]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][149]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][184]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][148]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][186]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][164]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][163]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][162]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][161]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][160]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][159]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][158]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][157]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][156]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][155]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][154]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][153]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][152]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][151]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][150]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][185]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][149]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][184]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][148]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6]           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][186]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][185]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4]           ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][184]                                                                                                         ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6]          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][186]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5]          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][185]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4]          ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][184]                                                                                                        ; Lost fanout                                                                                                                                                                                                                                             ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|waitrequest_reset_override                                                                                    ; Merged with SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_ready_hold              ;
; Total Number of Removed Registers = 1052                                                                                                                                                                                                       ;                                                                                                                                                                                                                                                         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                               ; Reason for Removal             ; Registers Removed due to This Register                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_use_reg                                                                                             ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                         ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[196],           ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[166],           ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg,   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[168],           ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|read_latency_shift_reg[0],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_startofpacket,                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_endofpacket,                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[31],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[30],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[29],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[28],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[27],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[26],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[25],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[24],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[23],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[22],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[21],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[20],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[19],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[18],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[17],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[16],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[15],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[14],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[13],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[12],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[11],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[10],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[9],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[8],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[7],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[6],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[5],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[4],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[3],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[2],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[1],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_data_field[0],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_byteen_field[3],                                                                                 ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_byteen_field[2],                                                                                 ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_byteen_field[1],                                                                                 ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_byteen_field[0],                                                                                 ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[20],                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[19],                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[18],                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[17],                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[16],                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[15],                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[14],                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[13],                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[12],                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[11],                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[10],                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[9],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[8],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[7],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[6],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[4],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[3],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[2],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[1],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[0],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_byte_cnt_field[8],                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_byte_cnt_field[5],                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_byte_cnt_field[1],                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_byte_cnt_field[0],                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_cmpr_read,                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[65],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[64],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[63],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[62],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[61],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[60],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[59],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[58],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[57],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[56],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[55],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[54],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[52],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[42],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[41],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[40],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[39],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[38],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[37],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[36],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[24],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[23],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[22],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_burst_size[1],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|p0_reg_burst_size[0],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem_used[0],                                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][196],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|burst_bytecount[1],                                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|startofpacket_reg,                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|count_eq_zero,                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|count[2],                                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|share_count[0],                                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_bytecount_reg_zero,      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]         ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_use_reg                                                                                              ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[6],                          ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[5],                          ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4],                          ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                          ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[196],            ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[166],            ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_uncompressed_read_reg,    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_startofpacket,                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_endofpacket,                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_byteen_field[3],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_byteen_field[2],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_byteen_field[1],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_byteen_field[0],                                                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[20],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[19],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[18],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[17],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[16],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[15],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[14],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[13],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[12],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[11],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[10],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[9],                                                                                 ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[8],                                                                                 ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[7],                                                                                 ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[6],                                                                                 ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[4],                                                                                 ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[3],                                                                                 ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[2],                                                                                 ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[1],                                                                                 ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_address_field[0],                                                                                 ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_byte_cnt_field[8],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_byte_cnt_field[5],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_byte_cnt_field[1],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_byte_cnt_field[0],                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_cmpr_read,                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[65],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[64],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[63],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[62],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[61],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[60],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[59],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[58],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[57],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[56],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[55],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[54],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[52],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[42],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[41],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[40],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[39],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[38],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[37],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[36],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[24],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[23],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_last_field[22],                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_burst_size[1],                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|p0_reg_burst_size[0],                                                                                    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][196],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][196],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][174],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][171],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][174],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][173],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][172],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][171],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[3],                                        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                                        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                                        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0],                                        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|startofpacket_reg,                                                                                       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|count_eq_zero,                                                                                           ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|count[2],                                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|share_count[0],                                                                                                                          ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[6],         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[20],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[19],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[18],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[17],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[16],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[15],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[14],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[13],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[12],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[11],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[10],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[9],         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[8],         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[7],         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[6],         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[4]          ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                                  ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][163],                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][162],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][161],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][160],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][159],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14],                                    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][158],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13],                                    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][157],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12],                                    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][156],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11],                                    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][155],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10],                                    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][154],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9],                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][153],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8],                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][152],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7],                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][151],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6],                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][150],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5],                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][149],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4],                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][148],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[8],                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[9],                                                                                         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[10],                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[11],                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[12],                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[13],                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[14],                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[15],                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[16],                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[17],                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][186],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][163],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][162],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][161],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][160],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][159],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][158],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][157],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][156],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][155],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][154],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][153],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][152],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][151],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][150],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][185],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][149],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][184],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][148],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6],       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][186],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5],       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][185],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4],       ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][184]                                                                                                      ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|locked[1]                                                                                                                           ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_channel[1],                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|saved_grant[1],                                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_data_reg[165],           ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][165],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][179],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][179],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[8], ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|count[3],                                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|count[5],                                                                                               ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[20],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[19],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[18],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[17],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[16],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[15],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[13],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[12],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[11],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[10],                                                  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[9],                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[8],                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[7],                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[6],                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[5],                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]         ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]    ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7],  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6],  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5],  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4],  ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_burstwrap_reg[5],         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[5],         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg[4]          ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[20]   ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[19],   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[18],   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[17],   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[16],   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[15],   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[14],   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[13],   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[12],   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[11],   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[10],   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[9],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[8],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[7],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[6],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[5],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_nxt_addr_reg_dly[4],    ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[7], ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[6], ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[5], ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_byte_cnt_narrow_reg[4]  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[127]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter|last_dest_id[0],                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][127],                                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][164],                                                                                                     ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[19],                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[20],                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[20],                                                                                        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][164]                                                                                                      ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                    ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                         ;
;                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                         ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                          ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_busy                                     ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[9],                          ;
;                                                                                                                                                                                                                                             ; due to stuck port clock_enable ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[8],                          ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[7],                          ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[2],                          ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[1],                          ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[0]                           ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem_used[1]                                                                                                   ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][129],                                                                                                   ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][128],                                                                                                   ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|count[1],                                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|count[3],                                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|count[4],                                                                                                ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|count[5]                                                                                                 ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[20]                                     ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][164],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][186],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][164],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[6],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][186]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[5]                                      ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][149],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][185],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][149],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[5],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][185]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[4]                                      ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][148],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][184],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][148],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_burstwrap_reg[4],        ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][184]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8]        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1], ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3], ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[5], ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[4]  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[14]                                     ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][158],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][158]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_byte_cnt_reg[8]         ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[1],  ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[3]   ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[8] ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[7], ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|int_bytes_remaining_reg[6]  ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[19]                                     ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][163],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][163]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[18]                                     ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][162],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][162]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[17]                                     ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][161],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][161]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[16]                                     ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][160],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][160]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[15]                                     ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][159],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][159]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[13]                                     ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][157],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][157]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[12]                                     ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][156],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][156]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[11]                                     ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][155],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][155]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[10]                                     ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][154],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][154]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[9]                                      ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][153],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][153]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[8]                                      ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][152],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][152]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[7]                                      ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][151],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][151]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_offset[6]                                      ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[0][150],                                                                                                      ;
;                                                                                                                                                                                                                                             ;                                ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem[1][150]                                                                                                       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[102]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][102]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[101]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][101]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[100]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][100]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[99]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][99]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[98]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][98]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[97]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][97]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[96]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][96]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[95]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][95]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[94]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][94]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[93]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][93]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[92]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][92]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[91]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][91]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[90]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][90]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[89]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][89]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[88]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][88]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[87]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][87]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[86]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][86]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[85]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][85]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[84]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][84]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[83]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][83]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[82]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][82]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[81]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][81]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[80]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][80]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[79]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][79]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[78]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][78]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[77]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][77]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[76]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][76]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[75]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][75]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[74]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][74]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[73]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][73]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[72]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][72]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[71]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][71]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[70]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][70]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[69]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][69]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[68]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][68]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[67]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][67]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[66]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][66]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[65]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][65]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[64]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][64]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[63]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][63]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[62]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][62]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[61]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][61]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[60]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][60]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[59]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][59]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[58]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][58]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[114]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][114]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[56]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][56]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[55]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][55]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[54]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][54]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[53]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][53]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[52]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][52]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[51]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][51]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[50]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][50]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[49]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][49]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[48]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][48]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[47]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][47]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[46]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][46]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[45]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][45]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[44]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][44]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[43]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][43]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[42]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][42]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[41]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][41]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[40]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][40]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[39]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][39]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[38]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][38]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[37]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][37]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[36]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][36]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[35]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][35]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[34]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][34]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[33]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][33]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[32]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][32]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[29]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][29]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[24]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][24]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[22]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][22]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[20]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][20]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[17]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][17]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[13]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][13]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[8]                                                                                         ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][8]                                                                                                      ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[6]                                                                                         ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][6]                                                                                                      ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[4]                                                                                         ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][4]                                                                                                      ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[1]                                                                                         ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][1]                                                                                                      ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[126]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][126]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[125]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][125]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[124]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][124]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|out_uncomp_byte_cnt_reg[3] ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][174]                                                                                                      ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo|mem[1][128]                                                                                                    ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo|mem[0][128]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][176]                                                                                                     ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][176]                                                                                                      ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][177]                                                                                                     ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][177]                                                                                                      ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][178]                                                                                                     ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][178]                                                                                                      ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[0][175]                                                                                                     ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo|mem[1][175]                                                                                                      ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[123]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][123]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|count[1]                                                                                               ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|count[4]                                                                                                ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[122]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][122]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[121]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][121]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[120]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][120]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[119]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][119]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[118]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][118]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[117]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][117]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[116]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][116]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[115]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][115]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[113]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][113]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[57]                                                                                        ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][57]                                                                                                     ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[112]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][112]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[111]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][111]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[110]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][110]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[109]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][109]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[108]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][108]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[107]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][107]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[106]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][106]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[105]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][105]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[104]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][104]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|av_readdata_pre[103]                                                                                       ; Stuck at GND                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo|mem[0][103]                                                                                                    ;
;                                                                                                                                                                                                                                             ; due to stuck port data_in      ;                                                                                                                                                                                                                                              ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[4]                                                                                          ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4]                                         ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[5]                                                                                          ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5]                                         ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[6]                                                                                          ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6]                                         ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|address_reg[7]                                                                                          ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7]                                         ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[4]                                                                                         ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[4]                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[5]                                                                                         ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[5]                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[6]                                                                                         ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[6]                                        ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|address_reg[7]                                                                                         ; Lost Fanouts                   ; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_address_base[7]                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 1108  ;
; Number of registers using Synchronous Clear  ; 67    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 1003  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 719   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                                        ; Fan out ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out             ; 976     ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|sop_enable                                                            ; 32      ;
; SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]              ; 1       ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]                                     ; 2       ;
; SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; 22      ;
; SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|top_priority_reg[0]                                 ; 1       ;
; SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]              ; 1       ;
; SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[0]  ; 1       ;
; SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain[1]  ; 1       ;
; Total number of inverted registers = 9                                                                                                                                                   ;         ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; Yes        ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_arm_0_avalon_slave_0_translator|wait_latency_counter[1]                                                                                          ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[15]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[10]                ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[4]                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; Yes        ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|burst_uncompress_byte_counter[4]                                             ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|count[5]                                                                                                    ;
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|count[4]                                                                                                     ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|in_byteen_reg[0]                 ;
; 4:1                ; 15 bits   ; 30 LEs        ; 0 LEs                ; 30 LEs                 ; Yes        ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size|address_burst[14]                                                       ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo|mem                                                                                                                   ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[5] ;
; 3:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|nxt_uncomp_subburst_byte_cnt[8]  ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|Add1                                                                                                        ;
; 3:1                ; 17 bits   ; 34 LEs        ; 34 LEs               ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|Add1                                                                                                         ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[128]               ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[129]                ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|int_output_sel[0]                                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|Add1                                                                                                         ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|int_output_sel[1]                                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|Add1                                                                                                        ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[132]               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[139]               ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[141]               ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[135]                ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[136]                ;
; 5:1                ; 3 bits    ; 9 LEs         ; 9 LEs                ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|source0_data[140]                ;
; 5:1                ; 32 bits   ; 96 LEs        ; 96 LEs               ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|out_data[4]                                                                                                  ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector1                                                                                                                     ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |SystemOnChip|SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|Selector8                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------+
; Assignment                            ; Value                 ; From ; To                                                                                           ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_hps_pll ; -    ; -                                                                                            ;
; IP_TOOL_VERSION                       ; 16.1                  ; -    ; -                                                                                            ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                   ; -    ; -                                                                                            ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF                   ; -    ; -                                                                                            ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF                   ; -    ; -                                                                                            ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF                   ; -    ; -                                                                                            ;
+---------------------------------------+-----------------------+------+----------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------+
; Assignment                            ; Value                            ; From ; To                                                                              ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_ddr3_hard_phy_core ; -    ; -                                                                               ;
; IP_TOOL_VERSION                       ; 16.1                             ; -    ; -                                                                               ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100                              ; -    ; -                                                                               ;
+---------------------------------------+----------------------------------+------+---------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment              ; Value       ; From ; To                                                                                                                                                                                                                                                                                     ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADV_NETLIST_OPT_ALLOWED ; NEVER_ALLOW ; -    ; -                                                                                                                                                                                                                                                                                      ;
; PRESERVE_REGISTER       ; ON          ; -    ; output_cell_L                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; LOW         ; -    ; output_cell_L                                                                                                                                                                                                                                                                          ;
; DDIO_OUTPUT_REGISTER    ; HIGH        ; -    ; mux                                                                                                                                                                                                                                                                                    ;
+-------------------------+-------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value   ; From ; To                                                                                                                                                                                                                                                                                                                 ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SYNCHRONIZER_IDENTIFICATION ; OFF     ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
; ADV_NETLIST_OPT_ALLOWED     ; DEFAULT ; -    ; -                                                                                                                                                                                                                                                                                                                  ;
+-----------------------------+---------+------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                  ; Value ; From ; To                                                                                                                                                                                                                                                                                                          ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE             ; 12010 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; MESSAGE_DISABLE             ; 12161 ; -    ; -                                                                                                                                                                                                                                                                                                           ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[0].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[1].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[2].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[3].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[4].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[5].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[6].oe_reg                                                                                                                                                                                                                                                                                   ;
; DONT_MERGE_REGISTER         ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
; FAST_OUTPUT_ENABLE_REGISTER ; on    ; -    ; output_path_gen[7].oe_reg                                                                                                                                                                                                                                                                                   ;
+-----------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value ; From ; To                                                                                                                                              ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100   ; -    ; -                                                                                                                                               ;
+---------------------------------------+-------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                            ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_oct ; -    ; -                                                                                                             ;
; IP_TOOL_VERSION                       ; 16.1              ; -    ; -                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                             ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                            ; Value             ; From ; To                                                                                                            ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+
; IP_TOOL_NAME                          ; altera_mem_if_dll ; -    ; -                                                                                                             ;
; IP_TOOL_VERSION                       ; 16.1              ; -    ; -                                                                                                             ;
; FITTER_ADJUST_HC_SHORT_PATH_GUARDBAND ; 100               ; -    ; -                                                                                                             ;
; ALLOW_SYNCH_CTRL_USAGE                ; OFF               ; -    ; -                                                                                                             ;
; AUTO_CLOCK_ENABLE_RECOGNITION         ; OFF               ; -    ; -                                                                                                             ;
; AUTO_SHIFT_REGISTER_RECOGNITION       ; OFF               ; -    ; -                                                                                                             ;
+---------------------------------------+-------------------+------+---------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                            ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                           ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                         ;
+-----------------+-------+------+-----------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux_001 ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; Assignment      ; Value ; From ; To                                                                                                ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+
; MESSAGE_DISABLE ; 15610 ; -    ; clk                                                                                               ;
; MESSAGE_DISABLE ; 15610 ; -    ; reset                                                                                             ;
+-----------------+-------+------+---------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                       ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                           ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                       ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                   ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                               ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                               ;
+-------------------+-------+------+--------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment        ; Value ; From ; To                                                                                                                                       ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[0]                                                                                                   ;
; PRESERVE_REGISTER ; on    ; -    ; altera_reset_synchronizer_int_chain[1]                                                                                                   ;
+-------------------+-------+------+------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0 ;
+----------------+-------+------------------------------------------------------+
; Parameter Name ; Value ; Type                                                 ;
+----------------+-------+------------------------------------------------------+
; F2S_Width      ; 0     ; Signed Integer                                       ;
; S2F_Width      ; 0     ; Signed Integer                                       ;
+----------------+-------+------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value     ; Type                                                                                                                                             ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY              ; Cyclone V ; String                                                                                                                                           ;
; IS_HHP_HPS                 ; true      ; String                                                                                                                                           ;
; GENERIC_PLL                ; true      ; String                                                                                                                                           ;
; REF_CLK_FREQ               ; 125.0 MHz ; String                                                                                                                                           ;
; REF_CLK_PERIOD_PS          ; 8000      ; Signed Integer                                                                                                                                   ;
; PLL_MEM_CLK_FREQ_STR       ; 300.0 MHz ; String                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_STR     ; 300.0 MHz ; String                                                                                                                                           ;
; PLL_DR_CLK_FREQ_STR        ;           ; String                                                                                                                                           ;
; PLL_MEM_CLK_FREQ_SIM_STR   ; 3334 ps   ; String                                                                                                                                           ;
; PLL_WRITE_CLK_FREQ_SIM_STR ; 3334 ps   ; String                                                                                                                                           ;
; PLL_DR_CLK_FREQ_SIM_STR    ; 0 ps      ; String                                                                                                                                           ;
; MEM_CLK_PHASE              ; 0 ps      ; String                                                                                                                                           ;
; WRITE_CLK_PHASE            ; 2500 ps   ; String                                                                                                                                           ;
; DR_CLK_PHASE               ;           ; String                                                                                                                                           ;
+----------------------------+-----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0 ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                       ; Value            ; Type                                                                                                                          ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                        ; Cyclone V        ; String                                                                                                                        ;
; IS_HHP_HPS                           ; true             ; String                                                                                                                        ;
; ALTERA_ALT_MEM_IF_PHY_FAST_SIM_MODEL ; 0                ; Signed Integer                                                                                                                ;
; OCT_TERM_CONTROL_WIDTH               ; 16               ; Signed Integer                                                                                                                ;
; MEM_IF_ADDR_WIDTH                    ; 13               ; Signed Integer                                                                                                                ;
; MEM_IF_BANKADDR_WIDTH                ; 3                ; Signed Integer                                                                                                                ;
; MEM_IF_CK_WIDTH                      ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_CLK_EN_WIDTH                  ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_CS_WIDTH                      ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_DM_WIDTH                      ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_CONTROL_WIDTH                 ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_DQ_WIDTH                      ; 8                ; Signed Integer                                                                                                                ;
; MEM_IF_DQS_WIDTH                     ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_READ_DQS_WIDTH                ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_WRITE_DQS_WIDTH               ; 1                ; Signed Integer                                                                                                                ;
; MEM_IF_ODT_WIDTH                     ; 1                ; Signed Integer                                                                                                                ;
; DLL_DELAY_CTRL_WIDTH                 ; 7                ; Signed Integer                                                                                                                ;
; SCC_DATA_WIDTH                       ; 1                ; Signed Integer                                                                                                                ;
; READ_VALID_FIFO_SIZE                 ; 16               ; Signed Integer                                                                                                                ;
; READ_FIFO_SIZE                       ; 8                ; Signed Integer                                                                                                                ;
; MR1_ODS                              ; 0                ; Signed Integer                                                                                                                ;
; MR1_RTT                              ; 3                ; Signed Integer                                                                                                                ;
; MR2_RTT_WR                           ; 0                ; Signed Integer                                                                                                                ;
; DLL_OFFSET_CTRL_WIDTH                ; 6                ; Signed Integer                                                                                                                ;
; CALIB_REG_WIDTH                      ; 8                ; Signed Integer                                                                                                                ;
; TB_PROTOCOL                          ; DDR3             ; String                                                                                                                        ;
; TB_MEM_CLK_FREQ                      ; 300.0            ; String                                                                                                                        ;
; TB_RATE                              ; FULL             ; String                                                                                                                        ;
; TB_MEM_DQ_WIDTH                      ; 8                ; String                                                                                                                        ;
; TB_MEM_DQS_WIDTH                     ; 1                ; String                                                                                                                        ;
; TB_PLL_DLL_MASTER                    ; true             ; String                                                                                                                        ;
; FAST_SIM_CALIBRATION                 ; false            ; String                                                                                                                        ;
; AC_ROM_INIT_FILE_NAME                ; hps_AC_ROM.hex   ; String                                                                                                                        ;
; INST_ROM_INIT_FILE_NAME              ; hps_inst_ROM.hex ; String                                                                                                                        ;
+--------------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value            ; Type                                                                                                                                                                    ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V        ; String                                                                                                                                                                  ;
; IS_HHP_HPS                      ; true             ; String                                                                                                                                                                  ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16               ; Signed Integer                                                                                                                                                          ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16               ; Signed Integer                                                                                                                                                          ;
; MEM_ADDRESS_WIDTH               ; 13               ; Signed Integer                                                                                                                                                          ;
; MEM_BANK_WIDTH                  ; 3                ; Signed Integer                                                                                                                                                          ;
; MEM_IF_CS_WIDTH                 ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_CLK_EN_WIDTH                ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_CK_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_ODT_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_DQS_WIDTH                   ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_DM_WIDTH                    ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_CONTROL_WIDTH               ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_DQ_WIDTH                    ; 8                ; Signed Integer                                                                                                                                                          ;
; MEM_READ_DQS_WIDTH              ; 1                ; Signed Integer                                                                                                                                                          ;
; MEM_WRITE_DQS_WIDTH             ; 1                ; Signed Integer                                                                                                                                                          ;
; DLL_DELAY_CTRL_WIDTH            ; 7                ; Signed Integer                                                                                                                                                          ;
; MR1_ODS                         ; 0                ; Signed Integer                                                                                                                                                          ;
; MR1_RTT                         ; 3                ; Signed Integer                                                                                                                                                          ;
; MR2_RTT_WR                      ; 0                ; Signed Integer                                                                                                                                                          ;
; TB_PROTOCOL                     ; DDR3             ; String                                                                                                                                                                  ;
; TB_MEM_CLK_FREQ                 ; 300.0            ; String                                                                                                                                                                  ;
; TB_RATE                         ; FULL             ; String                                                                                                                                                                  ;
; TB_MEM_DQ_WIDTH                 ; 8                ; String                                                                                                                                                                  ;
; TB_MEM_DQS_WIDTH                ; 1                ; String                                                                                                                                                                  ;
; TB_PLL_DLL_MASTER               ; true             ; String                                                                                                                                                                  ;
; FAST_SIM_MODEL                  ; 0                ; Signed Integer                                                                                                                                                          ;
; FAST_SIM_CALIBRATION            ; false            ; String                                                                                                                                                                  ;
; CALIB_REG_WIDTH                 ; 8                ; Signed Integer                                                                                                                                                          ;
; AC_ROM_INIT_FILE_NAME           ; hps_AC_ROM.hex   ; String                                                                                                                                                                  ;
; INST_ROM_INIT_FILE_NAME         ; hps_inst_ROM.hex ; String                                                                                                                                                                  ;
+---------------------------------+------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                          ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                        ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                        ;
+----------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                  ; Value     ; Type                                                                                                                                                                                                                  ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY                   ; Cyclone V ; String                                                                                                                                                                                                                ;
; FAST_SIM_MODEL                  ; 0         ; Signed Integer                                                                                                                                                                                                        ;
; OCT_SERIES_TERM_CONTROL_WIDTH   ; 16        ; Signed Integer                                                                                                                                                                                                        ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH ; 16        ; Signed Integer                                                                                                                                                                                                        ;
; MEM_ADDRESS_WIDTH               ; 13        ; Signed Integer                                                                                                                                                                                                        ;
; MEM_BANK_WIDTH                  ; 3         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CHIP_SELECT_WIDTH           ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CLK_EN_WIDTH                ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CK_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_ODT_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_DQS_WIDTH                   ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_DM_WIDTH                    ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_CONTROL_WIDTH               ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_DQ_WIDTH                    ; 8         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_READ_DQS_WIDTH              ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; MEM_WRITE_DQS_WIDTH             ; 1         ; Signed Integer                                                                                                                                                                                                        ;
; DLL_DELAY_CTRL_WIDTH            ; 7         ; Signed Integer                                                                                                                                                                                                        ;
; ADC_PHASE_SETTING               ; 0         ; Signed Integer                                                                                                                                                                                                        ;
; ADC_INVERT_PHASE                ; true      ; String                                                                                                                                                                                                                ;
; IS_HHP_HPS                      ; true      ; String                                                                                                                                                                                                                ;
+---------------------------------+-----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name        ; Value     ; Type                                                                                                                                                                                                                                                                               ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEVICE_FAMILY         ; Cyclone V ; String                                                                                                                                                                                                                                                                             ;
; MEM_ADDRESS_WIDTH     ; 13        ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_BANK_WIDTH        ; 3         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CHIP_SELECT_WIDTH ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CLK_EN_WIDTH      ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CK_WIDTH          ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_ODT_WIDTH         ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; MEM_CONTROL_WIDTH     ; 1         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_ADDRESS_WIDTH     ; 52        ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_BANK_WIDTH        ; 12        ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_CHIP_SELECT_WIDTH ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_CLK_EN_WIDTH      ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_ODT_WIDTH         ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; AFI_CONTROL_WIDTH     ; 4         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; DLL_WIDTH             ; 7         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADC_PHASE_SETTING     ; 0         ; Signed Integer                                                                                                                                                                                                                                                                     ;
; ADC_INVERT_PHASE      ; true      ; String                                                                                                                                                                                                                                                                             ;
; IS_HHP_HPS            ; true      ; String                                                                                                                                                                                                                                                                             ;
+-----------------------+-----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                   ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                         ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                 ;
+----------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name       ; Value ; Type                                                                                                                                                                                                                                                                                                                                    ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_PHASE_SETTING    ; 0     ; Signed Integer                                                                                                                                                                                                                                                                                                                          ;
; ADC_INVERT_PHASE     ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
; IS_HHP_HPS           ; true  ; String                                                                                                                                                                                                                                                                                                                                  ;
+----------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 13    ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 3     ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 6     ; Signed Integer                                                                                                                                                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 1     ; Signed Integer                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value        ; Type                                                                                                                                                                                                                                                                                                                ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; AUTO_CARRY_CHAINS      ; ON           ; AUTO_CARRY                                                                                                                                                                                                                                                                                                          ;
; IGNORE_CARRY_BUFFERS   ; OFF          ; IGNORE_CARRY                                                                                                                                                                                                                                                                                                        ;
; AUTO_CASCADE_CHAINS    ; ON           ; AUTO_CASCADE                                                                                                                                                                                                                                                                                                        ;
; IGNORE_CASCADE_BUFFERS ; OFF          ; IGNORE_CASCADE                                                                                                                                                                                                                                                                                                      ;
; WIDTH                  ; 1            ; Signed Integer                                                                                                                                                                                                                                                                                                      ;
; POWER_UP_HIGH          ; OFF          ; Untyped                                                                                                                                                                                                                                                                                                             ;
; OE_REG                 ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                             ;
; extend_oe_disable      ; UNUSED       ; Untyped                                                                                                                                                                                                                                                                                                             ;
; INTENDED_DEVICE_FAMILY ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; DEVICE_FAMILY          ; Cyclone V    ; Untyped                                                                                                                                                                                                                                                                                                             ;
; CBXI_PARAMETER         ; ddio_out_uqe ; Untyped                                                                                                                                                                                                                                                                                                             ;
+------------------------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value ; Type                                                                                                                                                                                                                                                                    ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ;       ; String                                                                                                                                                                                                                                                                  ;
+----------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                   ; Value   ; Type                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PIN_WIDTH                        ; 8       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PIN_TYPE                         ; bidir   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_INPUT_PHASE_ALIGNMENT        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_PHASE_ALIGNMENT       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_INPUT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_HALF_RATE_OUTPUT             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_CAPTURE_STROBE      ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPARATE_CAPTURE_STROBE          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; INPUT_FREQ                       ; 300.0   ; Signed Float                                                                                                                                                                                                                                                                                                                      ;
; INPUT_FREQ_PS                    ; 3333 ps ; String                                                                                                                                                                                                                                                                                                                            ;
; DELAY_CHAIN_BUFFER_MODE          ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_PHASE_SETTING                ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_PHASE_SHIFT                  ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DQS_ENABLE_PHASE_SETTING         ; 3       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_DYNAMIC_CONFIG               ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; INVERT_CAPTURE_STROBE            ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SWAP_CAPTURE_STROBE_POLARITY     ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_TERMINATION_CONTROL          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OCT_ENA_IN_FOR_OCT           ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_ENABLE                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_IO_CONFIG                    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_CONFIG                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OFFSET_CTRL                  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HR_DDIO_OUT_HAS_THREE_REGS       ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DIFFERENTIAL_OUTPUT_STROBE       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_OUTPUT_STROBE_RESET          ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_BIDIR_STROBE                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; REVERSE_READ_WORDS               ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; NATURAL_ALIGNMENT                ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; EXTRA_OUTPUT_WIDTH               ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; PREAMBLE_TYPE                    ; high    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DATA_OE_FOR_OCT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_WIDTH                 ; 1       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; EMIF_UNALIGNED_PREAMBLE_SUPPORT  ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; EMIF_BYPASS_OCT_DDIO             ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_2X_FF                        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQS_TRACKING                 ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; SEPERATE_LDC_FOR_WRITE_STROBE    ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_PHASECTRL             ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; DYNAMIC_MODE                     ; dynamic ; String                                                                                                                                                                                                                                                                                                                            ;
; OCT_SERIES_TERM_CONTROL_WIDTH    ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; OCT_PARALLEL_TERM_CONTROL_WIDTH  ; 16      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; DLL_WIDTH                        ; 7       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; REGULAR_WRITE_BUS_ORDERING       ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; ALTERA_ALTDQ_DQS2_FAST_SIM_MODEL ; 0       ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
; USE_HARD_FIFOS                   ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; CALIBRATION_SUPPORT              ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_DQSIN_FOR_VFIFO_READ         ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; HHP_HPS                          ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; USE_LDC_AS_LOW_SKEW_CLOCK        ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DLL_USE_2X_CLK                   ; false   ; String                                                                                                                                                                                                                                                                                                                            ;
; DQS_ENABLE_AFTER_T7              ; true    ; String                                                                                                                                                                                                                                                                                                                            ;
; LFIFO_OCT_EN_MASK                ; -1      ; Signed Integer                                                                                                                                                                                                                                                                                                                    ;
+----------------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                            ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; APB_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; APB_ADDR_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVL_DATA_WIDTH     ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVL_ADDR_WIDTH     ; 16    ; Signed Integer                                                                                                                                                                  ;
; AVL_MMR_DATA_WIDTH ; 32    ; Signed Integer                                                                                                                                                                  ;
; AVL_MMR_ADDR_WIDTH ; 8     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DQS_WIDTH   ; 1     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DQ_WIDTH    ; 8     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_DM_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                  ;
; MEM_IF_CS_WIDTH    ; 1     ; Signed Integer                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; Parameter Name                          ; Value                                                            ; Type                                                                                                            ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
; AVL_SIZE_WIDTH                          ; 3                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH                          ; 22                                                               ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH                          ; 16                                                               ; Signed Integer                                                                                                  ;
; MEM_IF_CLK_PAIR_COUNT                   ; 1                                                                ; Signed Integer                                                                                                  ;
; MEM_IF_CS_WIDTH                         ; 1                                                                ; Signed Integer                                                                                                  ;
; MEM_IF_DQS_WIDTH                        ; 1                                                                ; Signed Integer                                                                                                  ;
; MEM_IF_CHIP_BITS                        ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_ADDR_WIDTH                          ; 13                                                               ; Signed Integer                                                                                                  ;
; AFI_BANKADDR_WIDTH                      ; 3                                                                ; Signed Integer                                                                                                  ;
; AFI_CONTROL_WIDTH                       ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_CS_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_ODT_WIDTH                           ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_DM_WIDTH                            ; 2                                                                ; Signed Integer                                                                                                  ;
; AFI_DQ_WIDTH                            ; 16                                                               ; Signed Integer                                                                                                  ;
; AFI_WRITE_DQS_WIDTH                     ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_RATE_RATIO                          ; 1                                                                ; Signed Integer                                                                                                  ;
; AFI_WLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                  ;
; AFI_RLAT_WIDTH                          ; 6                                                                ; Signed Integer                                                                                                  ;
; CSR_BE_WIDTH                            ; 1                                                                ; Signed Integer                                                                                                  ;
; CSR_ADDR_WIDTH                          ; 10                                                               ; Signed Integer                                                                                                  ;
; CSR_DATA_WIDTH                          ; 8                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_DATA_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_0                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_1                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_2                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_3                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_4                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_ADDR_WIDTH_PORT_5                   ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_0                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_1                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_2                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_3                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_4                  ; 1                                                                ; Signed Integer                                                                                                  ;
; AVL_NUM_SYMBOLS_PORT_5                  ; 1                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_0                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_1                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_2                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_3                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_4                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_WFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; LSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; MSB_RFIFO_PORT_5                        ; 5                                                                ; Signed Integer                                                                                                  ;
; HARD_PHY                                ; 1                                                                ; Signed Integer                                                                                                  ;
; ENUM_ATTR_COUNTER_ONE_RESET             ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ATTR_COUNTER_ZERO_RESET            ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ATTR_STATIC_CONFIG_VALID           ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_0                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_1                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_2                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_3                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_4                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_AUTO_PCH_ENABLE_5                  ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CAL_REQ                            ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CFG_BURST_LENGTH                   ; BL_8                                                             ; String                                                                                                          ;
; ENUM_CFG_INTERFACE_WIDTH                ; DWIDTH_8                                                         ; String                                                                                                          ;
; ENUM_CFG_SELF_RFSH_EXIT_CYCLES          ; SELF_RFSH_EXIT_CYCLES_512                                        ; String                                                                                                          ;
; ENUM_CFG_STARVE_LIMIT                   ; STARVE_LIMIT_10                                                  ; String                                                                                                          ;
; ENUM_CFG_TYPE                           ; DDR3                                                             ; String                                                                                                          ;
; ENUM_CLOCK_OFF_0                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_1                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_2                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_3                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_4                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLOCK_OFF_5                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_CLR_INTR                           ; NO_CLR_INTR                                                      ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_0                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_1                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_2                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_3                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_4                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CMD_PORT_IN_USE_5                  ; FALSE                                                            ; String                                                                                                          ;
; ENUM_CPORT0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT0_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT0_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT0_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT1_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT1_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT1_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT2_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT2_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT2_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT3_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT3_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT3_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT4_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT4_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT4_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT4_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT5_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_CPORT5_RFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CPORT5_TYPE                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_CPORT5_WFIFO_MAP                   ; FIFO_0                                                           ; String                                                                                                          ;
; ENUM_CTL_ADDR_ORDER                     ; CHIP_ROW_BANK_COL                                                ; String                                                                                                          ;
; ENUM_CTL_ECC_ENABLED                    ; CTL_ECC_DISABLED                                                 ; String                                                                                                          ;
; ENUM_CTL_ECC_RMW_ENABLED                ; CTL_ECC_RMW_DISABLED                                             ; String                                                                                                          ;
; ENUM_CTL_REGDIMM_ENABLED                ; REGDIMM_DISABLED                                                 ; String                                                                                                          ;
; ENUM_CTL_USR_REFRESH                    ; CTL_USR_REFRESH_DISABLED                                         ; String                                                                                                          ;
; ENUM_CTRL_WIDTH                         ; DATA_WIDTH_16_BIT                                                ; String                                                                                                          ;
; ENUM_DELAY_BONDING                      ; BONDING_LATENCY_0                                                ; String                                                                                                          ;
; ENUM_DFX_BYPASS_ENABLE                  ; DFX_BYPASS_DISABLED                                              ; String                                                                                                          ;
; ENUM_DISABLE_MERGING                    ; MERGING_ENABLED                                                  ; String                                                                                                          ;
; ENUM_ECC_DQ_WIDTH                       ; ECC_DQ_WIDTH_0                                                   ; String                                                                                                          ;
; ENUM_ENABLE_ATPG                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_0                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_1                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_2                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_3                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_4                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_5                   ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BONDING_WRAPBACK            ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_DQS_TRACKING                ; ENABLED                                                          ; String                                                                                                          ;
; ENUM_ENABLE_ECC_CODE_OVERWRITES         ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_FAST_EXIT_PPD               ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_INTR                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_NO_DM                       ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_PIPELINEGLOBAL              ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_GANGED_ARF                         ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_GEN_DBE                            ; GEN_DBE_DISABLED                                                 ; String                                                                                                          ;
; ENUM_GEN_SBE                            ; GEN_SBE_DISABLED                                                 ; String                                                                                                          ;
; ENUM_INC_SYNC                           ; FIFO_SET_2                                                       ; String                                                                                                          ;
; ENUM_LOCAL_IF_CS_WIDTH                  ; ADDR_WIDTH_0                                                     ; String                                                                                                          ;
; ENUM_MASK_CORR_DROPPED_INTR             ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_MASK_DBE_INTR                      ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_MASK_SBE_INTR                      ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_MEM_IF_AL                          ; AL_0                                                             ; String                                                                                                          ;
; ENUM_MEM_IF_BANKADDR_WIDTH              ; ADDR_WIDTH_3                                                     ; String                                                                                                          ;
; ENUM_MEM_IF_BURSTLENGTH                 ; MEM_IF_BURSTLENGTH_8                                             ; String                                                                                                          ;
; ENUM_MEM_IF_COLADDR_WIDTH               ; ADDR_WIDTH_8                                                     ; String                                                                                                          ;
; ENUM_MEM_IF_CS_PER_RANK                 ; MEM_IF_CS_PER_RANK_1                                             ; String                                                                                                          ;
; ENUM_MEM_IF_CS_WIDTH                    ; MEM_IF_CS_WIDTH_1                                                ; String                                                                                                          ;
; ENUM_MEM_IF_DQ_PER_CHIP                 ; MEM_IF_DQ_PER_CHIP_8                                             ; String                                                                                                          ;
; ENUM_MEM_IF_DQS_WIDTH                   ; DQS_WIDTH_1                                                      ; String                                                                                                          ;
; ENUM_MEM_IF_DWIDTH                      ; MEM_IF_DWIDTH_8                                                  ; String                                                                                                          ;
; ENUM_MEM_IF_MEMTYPE                     ; DDR3_SDRAM                                                       ; String                                                                                                          ;
; ENUM_MEM_IF_ROWADDR_WIDTH               ; ADDR_WIDTH_12                                                    ; String                                                                                                          ;
; ENUM_MEM_IF_SPEEDBIN                    ; DDR3_800_5_5_5                                                   ; String                                                                                                          ;
; ENUM_MEM_IF_TCCD                        ; TCCD_4                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TCL                         ; TCL_7                                                            ; String                                                                                                          ;
; ENUM_MEM_IF_TCWL                        ; TCWL_6                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TFAW                        ; TFAW_12                                                          ; String                                                                                                          ;
; ENUM_MEM_IF_TMRD                        ; TMRD_4                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRAS                        ; TRAS_13                                                          ; String                                                                                                          ;
; ENUM_MEM_IF_TRC                         ; TRC_17                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRCD                        ; TRCD_5                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRP                         ; TRP_5                                                            ; String                                                                                                          ;
; ENUM_MEM_IF_TRRD                        ; TRRD_3                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TRTP                        ; TRTP_3                                                           ; String                                                                                                          ;
; ENUM_MEM_IF_TWR                         ; TWR_5                                                            ; String                                                                                                          ;
; ENUM_MEM_IF_TWTR                        ; TWTR_2                                                           ; String                                                                                                          ;
; ENUM_MMR_CFG_MEM_BL                     ; MP_BL_8                                                          ; String                                                                                                          ;
; ENUM_OUTPUT_REGD                        ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_PDN_EXIT_CYCLES                    ; SLOW_EXIT                                                        ; String                                                                                                          ;
; ENUM_PORT0_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT1_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT2_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT3_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT4_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PORT5_WIDTH                        ; PORT_32_BIT                                                      ; String                                                                                                          ;
; ENUM_PRIORITY_0_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_0_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_1_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_2_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_3_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_4_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_5_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_6_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_0                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_1                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_2                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_3                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_4                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_PRIORITY_7_5                       ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_0               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_1               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_2               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_3               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_4               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_STATIC_WEIGHT_5               ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_0               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_1               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_2               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_3               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_4               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RCFG_USER_PRIORITY_5               ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_RD_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_RD_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_READ_ODT_CHIP                      ; ODT_DISABLED                                                     ; String                                                                                                          ;
; ENUM_REORDER_DATA                       ; DATA_REORDERING                                                  ; String                                                                                                          ;
; ENUM_RFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_RFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_RFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_RFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_SINGLE_READY_0                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_SINGLE_READY_1                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_SINGLE_READY_2                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_SINGLE_READY_3                     ; CONCATENATE_RDY                                                  ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_0                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_1                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_2                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_3                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_4                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_STATIC_WEIGHT_5                    ; WEIGHT_0                                                         ; String                                                                                                          ;
; ENUM_SYNC_MODE_0                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_1                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_2                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_3                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_4                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_SYNC_MODE_5                        ; ASYNCHRONOUS                                                     ; String                                                                                                          ;
; ENUM_TEST_MODE                          ; NORMAL_MODE                                                      ; String                                                                                                          ;
; ENUM_THLD_JAR1_0                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_1                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_2                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_3                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_4                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR1_5                        ; THRESHOLD_32                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_0                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_1                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_2                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_3                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_4                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_THLD_JAR2_5                        ; THRESHOLD_16                                                     ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_0                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_1                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_2                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USE_ALMOST_EMPTY_3                 ; EMPTY                                                            ; String                                                                                                          ;
; ENUM_USER_ECC_EN                        ; DISABLE                                                          ; String                                                                                                          ;
; ENUM_USER_PRIORITY_0                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_1                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_2                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_3                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_4                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_USER_PRIORITY_5                    ; PRIORITY_1                                                       ; String                                                                                                          ;
; ENUM_WFIFO0_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO0_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WFIFO1_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO1_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WFIFO2_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO2_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WFIFO3_CPORT_MAP                   ; CMD_PORT_0                                                       ; String                                                                                                          ;
; ENUM_WFIFO3_RDY_ALMOST_FULL             ; NOT_FULL                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_0                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_1                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_2                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_3                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_4                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_DWIDTH_5                        ; DWIDTH_0                                                         ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_0                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_1                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_2                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_FIFO_IN_USE_3                   ; FALSE                                                            ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_0                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_1                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_2                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_3                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_4                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WR_PORT_INFO_5                     ; USE_NO                                                           ; String                                                                                                          ;
; ENUM_WRITE_ODT_CHIP                     ; WRITE_CHIP0_ODT0_CHIP1                                           ; String                                                                                                          ;
; ENUM_ENABLE_BURST_INTERRUPT             ; DISABLED                                                         ; String                                                                                                          ;
; ENUM_ENABLE_BURST_TERMINATE             ; DISABLED                                                         ; String                                                                                                          ;
; INTG_POWER_SAVING_EXIT_CYCLES           ; 5                                                                ; Signed Integer                                                                                                  ;
; INTG_MEM_CLK_ENTRY_CYCLES               ; 10                                                               ; Signed Integer                                                                                                  ;
; INTG_PRIORITY_REMAP                     ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_MEM_AUTO_PD_CYCLES                 ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_0                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_1                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_2                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_3                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_4                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_CYC_TO_RLD_JARS_5                  ; 1                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_ACT_DIFF_BANK ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_PCH           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ACT_TO_RDWR          ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_PERIOD           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_ARF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_FOUR_ACT_TO_ACT      ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_ALL_TO_VALID     ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PCH_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_PERIOD           ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_PDN_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_RD_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR             ; 2                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_BC          ; 2                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_RD_TO_WR_DIFF_CHIP   ; 2                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_VALID         ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_SRF_TO_ZQ_CAL        ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_AP_TO_VALID       ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_PCH            ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD             ; 3                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_BC          ; 3                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_RD_DIFF_CHIP   ; 3                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_EXTRA_CTL_CLK_WR_TO_WR_DIFF_CHIP   ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_MEM_IF_TREFI                       ; 2101                                                             ; Signed Integer                                                                                                  ;
; INTG_MEM_IF_TRFC                        ; 23                                                               ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_0             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_1             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_2             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_3             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_4             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_5             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_6             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_RCFG_SUM_WT_PRIORITY_7             ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_0                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_1                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_2                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_3                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_4                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_5                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_6                  ; 0                                                                ; Signed Integer                                                                                                  ;
; INTG_SUM_WT_PRIORITY_7                  ; 0                                                                ; Signed Integer                                                                                                  ;
; VECT_ATTR_COUNTER_ONE_MASK              ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_COUNTER_ONE_MATCH             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MASK             ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_COUNTER_ZERO_MATCH            ; 0000000000000000000000000000000000000000000000000000000000000000 ; Unsigned Binary                                                                                                 ;
; VECT_ATTR_DEBUG_SELECT_BYTE             ; 00000000000000000000000000000000                                 ; Unsigned Binary                                                                                                 ;
+-----------------------------------------+------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name         ; Value ; Type                                                                                                                                                                  ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; OCT_TERM_CONTROL_WIDTH ; 16    ; Signed Integer                                                                                                                                                        ;
+------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name             ; Value   ; Type                                                                                                                                                            ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL_DELAY_CTRL_WIDTH       ; 7       ; Signed Integer                                                                                                                                                  ;
; DELAY_BUFFER_MODE          ; HIGH    ; String                                                                                                                                                          ;
; DELAY_CHAIN_LENGTH         ; 8       ; Signed Integer                                                                                                                                                  ;
; DLL_INPUT_FREQUENCY_PS_STR ; 3333 ps ; String                                                                                                                                                          ;
; DLL_OFFSET_CTRL_WIDTH      ; 6       ; Signed Integer                                                                                                                                                  ;
+----------------------------+---------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_arm_0_avalon_slave_0_translator ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                      ;
; AV_DATA_W                      ; 128   ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                      ;
; AV_BYTEENABLE_W                ; 16    ; Signed Integer                                                                                                                      ;
; UAV_BYTEENABLE_W               ; 16    ; Signed Integer                                                                                                                      ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                      ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                      ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                      ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                      ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                      ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                      ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                      ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                      ;
; AV_SYMBOLS_PER_WORD            ; 16    ; Signed Integer                                                                                                                      ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                      ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                      ;
; BITS_PER_WORD                  ; 4     ; Signed Integer                                                                                                                      ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                      ;
; UAV_BURSTCOUNT_W               ; 5     ; Signed Integer                                                                                                                      ;
; UAV_DATA_W                     ; 128   ; Signed Integer                                                                                                                      ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                      ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                      ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                      ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                      ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                      ;
+--------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                 ; Value ; Type                                                                                                                                 ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
; AV_ADDRESS_W                   ; 1     ; Signed Integer                                                                                                                       ;
; AV_DATA_W                      ; 128   ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_W                ; 1     ; Signed Integer                                                                                                                       ;
; AV_BYTEENABLE_W                ; 16    ; Signed Integer                                                                                                                       ;
; UAV_BYTEENABLE_W               ; 16    ; Signed Integer                                                                                                                       ;
; AV_READLATENCY                 ; 0     ; Signed Integer                                                                                                                       ;
; AV_READ_WAIT_CYCLES            ; 1     ; Signed Integer                                                                                                                       ;
; AV_WRITE_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_SETUP_WAIT_CYCLES           ; 0     ; Signed Integer                                                                                                                       ;
; AV_DATA_HOLD_CYCLES            ; 0     ; Signed Integer                                                                                                                       ;
; USE_READDATAVALID              ; 0     ; Signed Integer                                                                                                                       ;
; USE_WAITREQUEST                ; 0     ; Signed Integer                                                                                                                       ;
; USE_READRESPONSE               ; 0     ; Signed Integer                                                                                                                       ;
; USE_WRITERESPONSE              ; 0     ; Signed Integer                                                                                                                       ;
; AV_SYMBOLS_PER_WORD            ; 16    ; Signed Integer                                                                                                                       ;
; AV_ADDRESS_SYMBOLS             ; 0     ; Signed Integer                                                                                                                       ;
; AV_BURSTCOUNT_SYMBOLS          ; 0     ; Signed Integer                                                                                                                       ;
; BITS_PER_WORD                  ; 4     ; Signed Integer                                                                                                                       ;
; UAV_ADDRESS_W                  ; 21    ; Signed Integer                                                                                                                       ;
; UAV_BURSTCOUNT_W               ; 5     ; Signed Integer                                                                                                                       ;
; UAV_DATA_W                     ; 128   ; Signed Integer                                                                                                                       ;
; AV_CONSTANT_BURST_BEHAVIOR     ; 0     ; Signed Integer                                                                                                                       ;
; UAV_CONSTANT_BURST_BEHAVIOR    ; 0     ; Signed Integer                                                                                                                       ;
; CHIPSELECT_THROUGH_READLATENCY ; 0     ; Signed Integer                                                                                                                       ;
; USE_UAV_CLKEN                  ; 0     ; Signed Integer                                                                                                                       ;
; AV_REQUIRE_UNALIGNED_ADDRESSES ; 0     ; Signed Integer                                                                                                                       ;
+--------------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                        ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
; ID_WIDTH                  ; 12    ; Signed Integer                                                                                                              ;
; ADDR_WIDTH                ; 21    ; Signed Integer                                                                                                              ;
; RDATA_WIDTH               ; 32    ; Signed Integer                                                                                                              ;
; WDATA_WIDTH               ; 32    ; Signed Integer                                                                                                              ;
; ADDR_USER_WIDTH           ; 1     ; Signed Integer                                                                                                              ;
; DATA_USER_WIDTH           ; 1     ; Signed Integer                                                                                                              ;
; AXI_LOCK_WIDTH            ; 2     ; Signed Integer                                                                                                              ;
; AXI_BURST_LENGTH_WIDTH    ; 4     ; Signed Integer                                                                                                              ;
; WRITE_ISSUING_CAPABILITY  ; 8     ; Signed Integer                                                                                                              ;
; READ_ISSUING_CAPABILITY   ; 8     ; Signed Integer                                                                                                              ;
; AXI_VERSION               ; AXI3  ; String                                                                                                                      ;
; PKT_THREAD_ID_H           ; 101   ; Signed Integer                                                                                                              ;
; PKT_THREAD_ID_L           ; 90    ; Signed Integer                                                                                                              ;
; PKT_QOS_H                 ; 87    ; Signed Integer                                                                                                              ;
; PKT_QOS_L                 ; 87    ; Signed Integer                                                                                                              ;
; PKT_BEGIN_BURST           ; 86    ; Signed Integer                                                                                                              ;
; PKT_CACHE_H               ; 108   ; Signed Integer                                                                                                              ;
; PKT_CACHE_L               ; 105   ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_H       ; 84    ; Signed Integer                                                                                                              ;
; PKT_ADDR_SIDEBAND_L       ; 84    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_H       ; 85    ; Signed Integer                                                                                                              ;
; PKT_DATA_SIDEBAND_L       ; 85    ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_H          ; 104   ; Signed Integer                                                                                                              ;
; PKT_PROTECTION_L          ; 102   ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_H          ; 81    ; Signed Integer                                                                                                              ;
; PKT_BURST_SIZE_L          ; 79    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_H          ; 83    ; Signed Integer                                                                                                              ;
; PKT_BURST_TYPE_L          ; 82    ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                              ;
; PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_H           ; 78    ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_L           ; 72    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                              ;
; PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                              ;
; PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                              ;
; PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                              ;
; PKT_TRANS_LOCK            ; 61    ; Signed Integer                                                                                                              ;
; PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                              ;
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                              ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                              ;
; PKT_TRANS_READ            ; 60    ; Signed Integer                                                                                                              ;
; PKT_DATA_H                ; 31    ; Signed Integer                                                                                                              ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_L              ; 88    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                              ;
; PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                              ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                              ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                              ;
; ID                        ; 0     ; Signed Integer                                                                                                              ;
; PKT_BURSTWRAP_W           ; 7     ; Signed Integer                                                                                                              ;
; PKT_BYTE_CNT_W            ; 9     ; Signed Integer                                                                                                              ;
; PKT_ADDR_W                ; 21    ; Signed Integer                                                                                                              ;
; PKT_DATA_W                ; 32    ; Signed Integer                                                                                                              ;
; PKT_BYTEEN_W              ; 4     ; Signed Integer                                                                                                              ;
; PKT_SRC_ID_W              ; 1     ; Signed Integer                                                                                                              ;
; PKT_DEST_ID_W             ; 1     ; Signed Integer                                                                                                              ;
+---------------------------+-------+-----------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                      ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                            ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                            ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                            ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                            ;
; INCREMENT_ADDRESS ; 1     ; Signed Integer                                                                                                                                                                            ;
; NUMSYMBOLS        ; 4     ; Signed Integer                                                                                                                                                                            ;
; SELECT_BITS       ; 2     ; Signed Integer                                                                                                                                                                            ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                            ;
; OUT_DATA_W        ; 23    ; Signed Integer                                                                                                                                                                            ;
+-------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 194   ; Signed Integer                                                                                                                 ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                 ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                 ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                 ;
; PKT_ADDR_H                ; 164   ; Signed Integer                                                                                                                 ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                 ;
; PKT_TRANS_LOCK            ; 169   ; Signed Integer                                                                                                                 ;
; PKT_TRANS_COMPRESSED_READ ; 165   ; Signed Integer                                                                                                                 ;
; PKT_TRANS_POSTED          ; 166   ; Signed Integer                                                                                                                 ;
; PKT_TRANS_WRITE           ; 167   ; Signed Integer                                                                                                                 ;
; PKT_TRANS_READ            ; 168   ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_H              ; 196   ; Signed Integer                                                                                                                 ;
; PKT_SRC_ID_L              ; 196   ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_H             ; 197   ; Signed Integer                                                                                                                 ;
; PKT_DEST_ID_L             ; 197   ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_H           ; 186   ; Signed Integer                                                                                                                 ;
; PKT_BURSTWRAP_L           ; 180   ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_H            ; 179   ; Signed Integer                                                                                                                 ;
; PKT_BYTE_CNT_L            ; 171   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_H          ; 212   ; Signed Integer                                                                                                                 ;
; PKT_PROTECTION_L          ; 210   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_H     ; 218   ; Signed Integer                                                                                                                 ;
; PKT_RESPONSE_STATUS_L     ; 217   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_H          ; 189   ; Signed Integer                                                                                                                 ;
; PKT_BURST_SIZE_L          ; 187   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_L      ; 219   ; Signed Integer                                                                                                                 ;
; PKT_ORI_BURST_SIZE_H      ; 221   ; Signed Integer                                                                                                                 ;
; ST_DATA_W                 ; 222   ; Signed Integer                                                                                                                 ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                 ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                 ;
; AVS_DATA_W                ; 128   ; Signed Integer                                                                                                                 ;
; AVS_BURSTCOUNT_W          ; 5     ; Signed Integer                                                                                                                 ;
; PKT_SYMBOLS               ; 16    ; Signed Integer                                                                                                                 ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                 ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                 ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                 ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                 ;
; AVS_BE_W                  ; 16    ; Signed Integer                                                                                                                 ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                 ;
; FIFO_DATA_W               ; 223   ; Signed Integer                                                                                                                 ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                 ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                          ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                          ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                          ;
; PKT_SYMBOLS    ; 16    ; Signed Integer                                                                                                                                                                          ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                      ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                            ;
; BITS_PER_SYMBOL     ; 223   ; Signed Integer                                                                                                                            ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                            ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                            ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                            ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                            ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                            ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                            ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                            ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                            ;
; DATA_WIDTH          ; 223   ; Signed Integer                                                                                                                            ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                            ;
+---------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                        ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                              ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                              ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                              ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                              ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                              ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                              ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                              ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                              ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                              ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                              ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                                              ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                              ;
+---------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 194   ; Signed Integer                                                                                                                  ;
; PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                  ;
; PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOL_W              ; 8     ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                  ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                  ;
; PKT_ADDR_H                ; 164   ; Signed Integer                                                                                                                  ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                  ;
; PKT_TRANS_LOCK            ; 169   ; Signed Integer                                                                                                                  ;
; PKT_TRANS_COMPRESSED_READ ; 165   ; Signed Integer                                                                                                                  ;
; PKT_TRANS_POSTED          ; 166   ; Signed Integer                                                                                                                  ;
; PKT_TRANS_WRITE           ; 167   ; Signed Integer                                                                                                                  ;
; PKT_TRANS_READ            ; 168   ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_H              ; 196   ; Signed Integer                                                                                                                  ;
; PKT_SRC_ID_L              ; 196   ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_H             ; 197   ; Signed Integer                                                                                                                  ;
; PKT_DEST_ID_L             ; 197   ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_H           ; 186   ; Signed Integer                                                                                                                  ;
; PKT_BURSTWRAP_L           ; 180   ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_H            ; 179   ; Signed Integer                                                                                                                  ;
; PKT_BYTE_CNT_L            ; 171   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_H          ; 212   ; Signed Integer                                                                                                                  ;
; PKT_PROTECTION_L          ; 210   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_H     ; 218   ; Signed Integer                                                                                                                  ;
; PKT_RESPONSE_STATUS_L     ; 217   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_H          ; 189   ; Signed Integer                                                                                                                  ;
; PKT_BURST_SIZE_L          ; 187   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_L      ; 219   ; Signed Integer                                                                                                                  ;
; PKT_ORI_BURST_SIZE_H      ; 221   ; Signed Integer                                                                                                                  ;
; ST_DATA_W                 ; 222   ; Signed Integer                                                                                                                  ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                  ;
; ADDR_W                    ; 21    ; Signed Integer                                                                                                                  ;
; AVS_DATA_W                ; 128   ; Signed Integer                                                                                                                  ;
; AVS_BURSTCOUNT_W          ; 5     ; Signed Integer                                                                                                                  ;
; PKT_SYMBOLS               ; 16    ; Signed Integer                                                                                                                  ;
; PREVENT_FIFO_OVERFLOW     ; 1     ; Signed Integer                                                                                                                  ;
; SUPPRESS_0_BYTEEN_CMD     ; 1     ; Signed Integer                                                                                                                  ;
; USE_READRESPONSE          ; 0     ; Signed Integer                                                                                                                  ;
; USE_WRITERESPONSE         ; 0     ; Signed Integer                                                                                                                  ;
; AVS_BE_W                  ; 16    ; Signed Integer                                                                                                                  ;
; BURST_SIZE_W              ; 3     ; Signed Integer                                                                                                                  ;
; FIFO_DATA_W               ; 223   ; Signed Integer                                                                                                                  ;
; ECC_ENABLE                ; 0     ; Signed Integer                                                                                                                  ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                           ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                           ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                           ;
; PKT_SYMBOLS    ; 16    ; Signed Integer                                                                                                                                                                           ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                           ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                       ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                             ;
; BITS_PER_SYMBOL     ; 223   ; Signed Integer                                                                                                                             ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                             ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                             ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
; USE_PACKETS         ; 1     ; Signed Integer                                                                                                                             ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                             ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                             ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                             ;
; EMPTY_LATENCY       ; 1     ; Signed Integer                                                                                                                             ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                             ;
; DATA_WIDTH          ; 223   ; Signed Integer                                                                                                                             ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                             ;
+---------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name      ; Value ; Type                                                                                                                                         ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
; SYMBOLS_PER_BEAT    ; 1     ; Signed Integer                                                                                                                               ;
; BITS_PER_SYMBOL     ; 130   ; Signed Integer                                                                                                                               ;
; FIFO_DEPTH          ; 2     ; Signed Integer                                                                                                                               ;
; CHANNEL_WIDTH       ; 0     ; Signed Integer                                                                                                                               ;
; ERROR_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
; USE_PACKETS         ; 0     ; Signed Integer                                                                                                                               ;
; USE_FILL_LEVEL      ; 0     ; Signed Integer                                                                                                                               ;
; USE_STORE_FORWARD   ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_FULL_IF  ; 0     ; Signed Integer                                                                                                                               ;
; USE_ALMOST_EMPTY_IF ; 0     ; Signed Integer                                                                                                                               ;
; EMPTY_LATENCY       ; 0     ; Signed Integer                                                                                                                               ;
; USE_MEMORY_BLOCKS   ; 0     ; Signed Integer                                                                                                                               ;
; DATA_WIDTH          ; 130   ; Signed Integer                                                                                                                               ;
; EMPTY_WIDTH         ; 0     ; Signed Integer                                                                                                                               ;
+---------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router:router|SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                  ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                        ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                        ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router:router_001|SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                      ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; 0     ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_WR_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_RD_CHANNEL ; -1    ; Signed Integer                                                                                                                                                                            ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                            ;
+--------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router_002:router_002|SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router_002:router_003|SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name     ; Value ; Type                                                                                                                                                                                              ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DEFAULT_CHANNEL    ; -1    ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_WR_CHANNEL ; 0     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_RD_CHANNEL ; 1     ; Signed Integer                                                                                                                                                                                    ;
; DEFAULT_DESTID     ; 0     ; Signed Integer                                                                                                                                                                                    ;
+--------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 88    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                     ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                     ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                     ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                     ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_rd_limiter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                               ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
; PKT_TRANS_POSTED          ; 58    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_H             ; 89    ; Signed Integer                                                                                                                     ;
; PKT_DEST_ID_L             ; 89    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_H              ; 88    ; Signed Integer                                                                                                                     ;
; PKT_SRC_ID_L              ; 88    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                     ;
; PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                     ;
; PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_WRITE           ; 59    ; Signed Integer                                                                                                                     ;
; PKT_TRANS_READ            ; 0     ; Signed Integer                                                                                                                     ;
; ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                     ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                     ;
; MAX_OUTSTANDING_RESPONSES ; 3     ; Signed Integer                                                                                                                     ;
; PIPELINED                 ; 0     ; Signed Integer                                                                                                                     ;
; ENFORCE_ORDER             ; 1     ; Signed Integer                                                                                                                     ;
; VALID_WIDTH               ; 2     ; Signed Integer                                                                                                                     ;
; PREVENT_HAZARDS           ; 0     ; Signed Integer                                                                                                                     ;
; SUPPORTS_POSTED_WRITES    ; 1     ; Signed Integer                                                                                                                     ;
; SUPPORTS_NONPOSTED_WRITES ; 0     ; Signed Integer                                                                                                                     ;
; REORDER                   ; 0     ; Signed Integer                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                     ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                   ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                           ;
; PKT_BEGIN_BURST           ; 194   ; Signed Integer                                                                                                                           ;
; PKT_ADDR_H                ; 164   ; Signed Integer                                                                                                                           ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 179   ; Signed Integer                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 171   ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 186   ; Signed Integer                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 180   ; Signed Integer                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 165   ; Signed Integer                                                                                                                           ;
; PKT_TRANS_WRITE           ; 167   ; Signed Integer                                                                                                                           ;
; PKT_TRANS_READ            ; 168   ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                           ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 191   ; Signed Integer                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 190   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 189   ; Signed Integer                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 187   ; Signed Integer                                                                                                                           ;
; ST_DATA_W                 ; 222   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                           ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                           ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 175   ; Signed Integer                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 186   ; Signed Integer                                                                                                                           ;
+---------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                     ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 194   ; Signed Integer                                                                                                                                                                                                           ;
; PKT_ADDR_H                ; 164   ; Signed Integer                                                                                                                                                                                                           ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_H            ; 179   ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTE_CNT_L            ; 171   ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_H           ; 186   ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_L           ; 180   ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_COMPRESSED_READ ; 165   ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_WRITE           ; 167   ; Signed Integer                                                                                                                                                                                                           ;
; PKT_TRANS_READ            ; 168   ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_H          ; 191   ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_TYPE_L          ; 190   ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_H          ; 189   ; Signed Integer                                                                                                                                                                                                           ;
; PKT_BURST_SIZE_L          ; 187   ; Signed Integer                                                                                                                                                                                                           ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; ST_DATA_W                 ; 222   ; Signed Integer                                                                                                                                                                                                           ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                           ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                           ;
; OUT_BYTE_CNT_H            ; 175   ; Signed Integer                                                                                                                                                                                                           ;
; OUT_BURSTWRAP_H           ; 186   ; Signed Integer                                                                                                                                                                                                           ;
+---------------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                   ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                                                                                         ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                         ;
; OUT_DATA_W        ; 25    ; Signed Integer                                                                                                                                                                                                                                                                         ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                              ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                     ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                           ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                           ;
+-------------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                      ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                            ;
+----------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                      ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; ADAPTER_VERSION           ; 13.1  ; String                                                                                                                                    ;
; COMPRESSED_READ_SUPPORT   ; 1     ; Signed Integer                                                                                                                            ;
; PKT_BEGIN_BURST           ; 194   ; Signed Integer                                                                                                                            ;
; PKT_ADDR_H                ; 164   ; Signed Integer                                                                                                                            ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 179   ; Signed Integer                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 171   ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 186   ; Signed Integer                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 180   ; Signed Integer                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 165   ; Signed Integer                                                                                                                            ;
; PKT_TRANS_WRITE           ; 167   ; Signed Integer                                                                                                                            ;
; PKT_TRANS_READ            ; 168   ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                            ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 191   ; Signed Integer                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 190   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 189   ; Signed Integer                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 187   ; Signed Integer                                                                                                                            ;
; ST_DATA_W                 ; 222   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                            ;
; INCOMPLETE_WRAP_SUPPORT   ; 0     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 175   ; Signed Integer                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 186   ; Signed Integer                                                                                                                            ;
+---------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value ; Type                                                                                                                                                                                                                      ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BEGIN_BURST           ; 194   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_ADDR_H                ; 164   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_H            ; 179   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTE_CNT_L            ; 171   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_H           ; 186   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_L           ; 180   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_COMPRESSED_READ ; 165   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_WRITE           ; 167   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_TRANS_READ            ; 168   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURST_TYPE_H          ; 191   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURST_TYPE_L          ; 190   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_H          ; 189   ; Signed Integer                                                                                                                                                                                                            ;
; PKT_BURST_SIZE_L          ; 187   ; Signed Integer                                                                                                                                                                                                            ;
; IN_NARROW_SIZE            ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; OUT_NARROW_SIZE           ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; OUT_FIXED                 ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; OUT_COMPLETE_WRAP         ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; ST_DATA_W                 ; 222   ; Signed Integer                                                                                                                                                                                                            ;
; ST_CHANNEL_W              ; 2     ; Signed Integer                                                                                                                                                                                                            ;
; BYTEENABLE_SYNTHESIS      ; 1     ; Signed Integer                                                                                                                                                                                                            ;
; BURSTWRAP_CONST_MASK      ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; PIPE_INPUTS               ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; NO_WRAP_SUPPORT           ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; BURSTWRAP_CONST_VALUE     ; 0     ; Signed Integer                                                                                                                                                                                                            ;
; OUT_BYTE_CNT_H            ; 175   ; Signed Integer                                                                                                                                                                                                            ;
; OUT_BURSTWRAP_H           ; 186   ; Signed Integer                                                                                                                                                                                                            ;
+---------------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                                    ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; BURSTWRAP_W       ; 1     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; TYPE_W            ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                                                                                          ;
; IN_DATA_W         ; 24    ; Signed Integer                                                                                                                                                                                                                                                                          ;
; OUT_DATA_W        ; 25    ; Signed Integer                                                                                                                                                                                                                                                                          ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 7     ; Signed Integer                                                                                                                                                                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                                                                      ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PKT_BYTE_CNT_W    ; 9     ; Signed Integer                                                                                                                                                                                                                                                            ;
; PKT_BURSTWRAP_W   ; 7     ; Signed Integer                                                                                                                                                                                                                                                            ;
; PIPELINE_POSITION ; 2     ; Signed Integer                                                                                                                                                                                                                                                            ;
+-------------------+-------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_fpga_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub|altera_merlin_burst_adapter_adder:subtract ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 10    ; Signed Integer                                                                                                                                                                                                                                                                                                                                                        ;
+----------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                           ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                 ;
; SCHEME         ; round-robin ; String                                                                                                                                         ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                 ;
+----------------+-------------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value       ; Type                                                                                                                                               ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2           ; Signed Integer                                                                                                                                     ;
; SCHEME         ; round-robin ; String                                                                                                                                             ;
; PIPELINE       ; 1           ; Signed Integer                                                                                                                                     ;
+----------------+-------------+----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                      ;
; SCHEME         ; no-arb ; String                                                                                                                                              ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                      ;
+----------------+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                               ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                     ;
+----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value  ; Type                                                                                                                                                    ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; NUM_REQUESTERS ; 2      ; Signed Integer                                                                                                                                          ;
; SCHEME         ; no-arb ; String                                                                                                                                                  ;
; PIPELINE       ; 0      ; Signed Integer                                                                                                                                          ;
+----------------+--------+---------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux_001|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                   ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; WIDTH          ; 4     ; Signed Integer                                                                                                                                                                         ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                     ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                           ;
; IN_PKT_ADDR_H                 ; 164   ; Signed Integer                                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                           ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 165   ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 171   ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 179   ; Signed Integer                                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 180   ; Signed Integer                                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 186   ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 187   ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 189   ; Signed Integer                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 217   ; Signed Integer                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 218   ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 170   ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 190   ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 191   ; Signed Integer                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 219   ; Signed Integer                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 221   ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 167   ; Signed Integer                                                                                                                           ;
; IN_ST_DATA_W                  ; 222   ; Signed Integer                                                                                                                           ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                           ;
; OUT_PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 79    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 81    ; Signed Integer                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 82    ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 83    ; Signed Integer                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                           ;
; OUT_ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                           ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                           ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                           ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                 ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                       ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                                       ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                       ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                       ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                       ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                       ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                       ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                       ;
; OUT_DATA_W        ; 25    ; Signed Integer                                                                                                                                                                                                       ;
+-------------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 144   ; Signed Integer                                                                                                                            ;
; IN_PKT_ADDR_H                 ; 164   ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_H                 ; 127   ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 128   ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 143   ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 165   ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 171   ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 179   ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 180   ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 186   ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 187   ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 189   ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 217   ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 218   ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 170   ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 190   ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 191   ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 219   ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 221   ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 167   ; Signed Integer                                                                                                                            ;
; IN_ST_DATA_W                  ; 222   ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_L                ; 36    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_H                ; 56    ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_H                ; 31    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 32    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 35    ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 57    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 63    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 71    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 79    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 81    ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 109   ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 110   ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 62    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 82    ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 83    ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 111   ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 113   ; Signed Integer                                                                                                                            ;
; OUT_ST_DATA_W                 ; 114   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                            ;
; PACKING                       ; 1     ; Signed Integer                                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                            ;
; RESPONSE_PATH                 ; 1     ; Signed Integer                                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name    ; Value ; Type                                                                                                                                                                                                                  ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W            ; 21    ; Signed Integer                                                                                                                                                                                                        ;
; BURSTWRAP_W       ; 7     ; Signed Integer                                                                                                                                                                                                        ;
; TYPE_W            ; 2     ; Signed Integer                                                                                                                                                                                                        ;
; SIZE_W            ; 3     ; Signed Integer                                                                                                                                                                                                        ;
; INCREMENT_ADDRESS ; 0     ; Signed Integer                                                                                                                                                                                                        ;
; NUMSYMBOLS        ; 16    ; Signed Integer                                                                                                                                                                                                        ;
; SELECT_BITS       ; 4     ; Signed Integer                                                                                                                                                                                                        ;
; IN_DATA_W         ; 32    ; Signed Integer                                                                                                                                                                                                        ;
; OUT_DATA_W        ; 25    ; Signed Integer                                                                                                                                                                                                        ;
+-------------------+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                     ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                           ;
; IN_PKT_ADDR_H                 ; 56    ; Signed Integer                                                                                                                           ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                           ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 57    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTE_CNT_L             ; 63    ; Signed Integer                                                                                                                           ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURSTWRAP_H            ; 78    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_SIZE_L           ; 79    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_SIZE_H           ; 81    ; Signed Integer                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_L      ; 109   ; Signed Integer                                                                                                                           ;
; IN_PKT_RESPONSE_STATUS_H      ; 110   ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_EXCLUSIVE        ; 62    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_TYPE_L           ; 82    ; Signed Integer                                                                                                                           ;
; IN_PKT_BURST_TYPE_H           ; 83    ; Signed Integer                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_L       ; 111   ; Signed Integer                                                                                                                           ;
; IN_PKT_ORI_BURST_SIZE_H       ; 113   ; Signed Integer                                                                                                                           ;
; IN_PKT_TRANS_WRITE            ; 59    ; Signed Integer                                                                                                                           ;
; IN_ST_DATA_W                  ; 114   ; Signed Integer                                                                                                                           ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                           ;
; OUT_PKT_ADDR_H                ; 164   ; Signed Integer                                                                                                                           ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                           ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                           ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 165   ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTE_CNT_L            ; 171   ; Signed Integer                                                                                                                           ;
; OUT_PKT_BYTE_CNT_H            ; 179   ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_SIZE_L          ; 187   ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_SIZE_H          ; 189   ; Signed Integer                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_L     ; 217   ; Signed Integer                                                                                                                           ;
; OUT_PKT_RESPONSE_STATUS_H     ; 218   ; Signed Integer                                                                                                                           ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 170   ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_TYPE_L          ; 190   ; Signed Integer                                                                                                                           ;
; OUT_PKT_BURST_TYPE_H          ; 191   ; Signed Integer                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 219   ; Signed Integer                                                                                                                           ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 221   ; Signed Integer                                                                                                                           ;
; OUT_ST_DATA_W                 ; 222   ; Signed Integer                                                                                                                           ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                           ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                           ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                           ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                           ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                           ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                           ;
+-------------------------------+-------+------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                  ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                        ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                        ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                        ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                        ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                        ;
+----------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name                ; Value ; Type                                                                                                                                      ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
; IN_PKT_ADDR_L                 ; 36    ; Signed Integer                                                                                                                            ;
; IN_PKT_ADDR_H                 ; 56    ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_L                 ; 0     ; Signed Integer                                                                                                                            ;
; IN_PKT_DATA_H                 ; 31    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_L               ; 32    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTEEN_H               ; 35    ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_COMPRESSED_READ  ; 57    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_L             ; 63    ; Signed Integer                                                                                                                            ;
; IN_PKT_BYTE_CNT_H             ; 71    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_L            ; 72    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURSTWRAP_H            ; 78    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_L           ; 79    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_SIZE_H           ; 81    ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_L      ; 109   ; Signed Integer                                                                                                                            ;
; IN_PKT_RESPONSE_STATUS_H      ; 110   ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_EXCLUSIVE        ; 62    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_L           ; 82    ; Signed Integer                                                                                                                            ;
; IN_PKT_BURST_TYPE_H           ; 83    ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_L       ; 111   ; Signed Integer                                                                                                                            ;
; IN_PKT_ORI_BURST_SIZE_H       ; 113   ; Signed Integer                                                                                                                            ;
; IN_PKT_TRANS_WRITE            ; 59    ; Signed Integer                                                                                                                            ;
; IN_ST_DATA_W                  ; 114   ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_L                ; 144   ; Signed Integer                                                                                                                            ;
; OUT_PKT_ADDR_H                ; 164   ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_L                ; 0     ; Signed Integer                                                                                                                            ;
; OUT_PKT_DATA_H                ; 127   ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_L              ; 128   ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTEEN_H              ; 143   ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_COMPRESSED_READ ; 165   ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_L            ; 171   ; Signed Integer                                                                                                                            ;
; OUT_PKT_BYTE_CNT_H            ; 179   ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_L          ; 187   ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_SIZE_H          ; 189   ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_L     ; 217   ; Signed Integer                                                                                                                            ;
; OUT_PKT_RESPONSE_STATUS_H     ; 218   ; Signed Integer                                                                                                                            ;
; OUT_PKT_TRANS_EXCLUSIVE       ; 170   ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_L          ; 190   ; Signed Integer                                                                                                                            ;
; OUT_PKT_BURST_TYPE_H          ; 191   ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_L      ; 219   ; Signed Integer                                                                                                                            ;
; OUT_PKT_ORI_BURST_SIZE_H      ; 221   ; Signed Integer                                                                                                                            ;
; OUT_ST_DATA_W                 ; 222   ; Signed Integer                                                                                                                            ;
; ST_CHANNEL_W                  ; 2     ; Signed Integer                                                                                                                            ;
; OPTIMIZE_FOR_RSP              ; 0     ; Signed Integer                                                                                                                            ;
; PACKING                       ; 0     ; Signed Integer                                                                                                                            ;
; CONSTANT_BURST_SIZE           ; 0     ; Signed Integer                                                                                                                            ;
; RESPONSE_PATH                 ; 0     ; Signed Integer                                                                                                                            ;
; ENABLE_ADDRESS_ALIGNMENT      ; 1     ; Signed Integer                                                                                                                            ;
+-------------------------------+-------+-------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                                                   ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ADDR_W         ; 21    ; Signed Integer                                                                                                                                                                                         ;
; BURSTWRAP_W    ; 7     ; Signed Integer                                                                                                                                                                                         ;
; BYTE_CNT_W     ; 9     ; Signed Integer                                                                                                                                                                                         ;
; PKT_SYMBOLS    ; 4     ; Signed Integer                                                                                                                                                                                         ;
; BURST_SIZE_W   ; 3     ; Signed Integer                                                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                       ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 130   ; Signed Integer                                                                                                                             ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                             ;
; inDataWidth     ; 130   ; Signed Integer                                                                                                                             ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                             ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                             ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                             ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                             ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                             ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                             ;
; outDataWidth    ; 130   ; Signed Integer                                                                                                                             ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                             ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                             ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                             ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                             ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                             ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                             ;
+-----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter_001 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
; inBitsPerSymbol ; 130   ; Signed Integer                                                                                                                                 ;
; inUsePackets    ; 0     ; Signed Integer                                                                                                                                 ;
; inDataWidth     ; 130   ; Signed Integer                                                                                                                                 ;
; inChannelWidth  ; 0     ; Signed Integer                                                                                                                                 ;
; inErrorWidth    ; 0     ; Signed Integer                                                                                                                                 ;
; inUseEmptyPort  ; 0     ; Signed Integer                                                                                                                                 ;
; inUseValid      ; 1     ; Signed Integer                                                                                                                                 ;
; inUseReady      ; 1     ; Signed Integer                                                                                                                                 ;
; inReadyLatency  ; 0     ; Signed Integer                                                                                                                                 ;
; outDataWidth    ; 130   ; Signed Integer                                                                                                                                 ;
; outChannelWidth ; 0     ; Signed Integer                                                                                                                                 ;
; outErrorWidth   ; 1     ; Signed Integer                                                                                                                                 ;
; outUseEmptyPort ; 0     ; Signed Integer                                                                                                                                 ;
; outUseValid     ; 1     ; Signed Integer                                                                                                                                 ;
; outUseReady     ; 1     ; Signed Integer                                                                                                                                 ;
; outReadyLatency ; 0     ; Signed Integer                                                                                                                                 ;
+-----------------+-------+------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller ;
+---------------------------+----------+----------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                     ;
+---------------------------+----------+----------------------------------------------------------+
; num_reset_inputs          ; 2        ; Signed Integer                                           ;
; output_reset_sync_edges   ; deassert ; String                                                   ;
; sync_depth                ; 2        ; Signed Integer                                           ;
; reset_request_present     ; 0        ; Signed Integer                                           ;
; reset_req_wait_time       ; 1        ; Signed Integer                                           ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                           ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                           ;
; use_reset_request_in0     ; 0        ; Signed Integer                                           ;
; use_reset_request_in1     ; 0        ; Signed Integer                                           ;
; use_reset_request_in2     ; 0        ; Signed Integer                                           ;
; use_reset_request_in3     ; 0        ; Signed Integer                                           ;
; use_reset_request_in4     ; 0        ; Signed Integer                                           ;
; use_reset_request_in5     ; 0        ; Signed Integer                                           ;
; use_reset_request_in6     ; 0        ; Signed Integer                                           ;
; use_reset_request_in7     ; 0        ; Signed Integer                                           ;
; use_reset_request_in8     ; 0        ; Signed Integer                                           ;
; use_reset_request_in9     ; 0        ; Signed Integer                                           ;
; use_reset_request_in10    ; 0        ; Signed Integer                                           ;
; use_reset_request_in11    ; 0        ; Signed Integer                                           ;
; use_reset_request_in12    ; 0        ; Signed Integer                                           ;
; use_reset_request_in13    ; 0        ; Signed Integer                                           ;
; use_reset_request_in14    ; 0        ; Signed Integer                                           ;
; use_reset_request_in15    ; 0        ; Signed Integer                                           ;
; adapt_reset_request       ; 0        ; Signed Integer                                           ;
+---------------------------+----------+----------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                            ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 2        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                  ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                  ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                          ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                  ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                  ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                  ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                  ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                  ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                  ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                     ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                          ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                           ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                         ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                               ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                               ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001 ;
+---------------------------+----------+------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                             ;
+---------------------------+----------+------------------------------------------------------------------+
; num_reset_inputs          ; 1        ; Signed Integer                                                   ;
; output_reset_sync_edges   ; deassert ; String                                                           ;
; sync_depth                ; 2        ; Signed Integer                                                   ;
; reset_request_present     ; 0        ; Signed Integer                                                   ;
; reset_req_wait_time       ; 1        ; Signed Integer                                                   ;
; min_rst_assertion_time    ; 3        ; Signed Integer                                                   ;
; reset_req_early_dsrt_time ; 1        ; Signed Integer                                                   ;
; use_reset_request_in0     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in1     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in2     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in3     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in4     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in5     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in6     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in7     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in8     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in9     ; 0        ; Signed Integer                                                   ;
; use_reset_request_in10    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in11    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in12    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in13    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in14    ; 0        ; Signed Integer                                                   ;
; use_reset_request_in15    ; 0        ; Signed Integer                                                   ;
; adapt_reset_request       ; 0        ; Signed Integer                                                   ;
+---------------------------+----------+------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001 ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------+
; Parameter Name            ; Value    ; Type                                                                                                        ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------+
; NUM_RESET_INPUTS          ; 1        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN0     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN1     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN2     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN3     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN4     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN5     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN6     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN7     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN8     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN9     ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN10    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN11    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN12    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN13    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN14    ; 0        ; Signed Integer                                                                                              ;
; USE_RESET_REQUEST_IN15    ; 0        ; Signed Integer                                                                                              ;
; OUTPUT_RESET_SYNC_EDGES   ; deassert ; String                                                                                                      ;
; SYNC_DEPTH                ; 2        ; Signed Integer                                                                                              ;
; RESET_REQUEST_PRESENT     ; 0        ; Signed Integer                                                                                              ;
; RESET_REQ_WAIT_TIME       ; 1        ; Signed Integer                                                                                              ;
; MIN_RST_ASSERTION_TIME    ; 3        ; Signed Integer                                                                                              ;
; RESET_REQ_EARLY_DSRT_TIME ; 1        ; Signed Integer                                                                                              ;
; ADAPT_RESET_REQUEST       ; 0        ; Signed Integer                                                                                              ;
+---------------------------+----------+-------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                 ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 1     ; Unsigned Binary                                                                                                                                                      ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                       ;
+----------------+-------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1 ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                                                                                                     ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; ASYNC_RESET    ; 0     ; Signed Integer                                                                                                                                                           ;
; DEPTH          ; 2     ; Signed Integer                                                                                                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                            ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                                       ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                                      ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.          ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                                 ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                                 ;
+----------------+--------+----------+----------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001"                                   ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in1      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+
; reset_in ; Input ; Info     ; Stuck at GND                                                                                                                           ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller"    ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller"                                           ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port           ; Type   ; Severity ; Details                                                                             ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+
; reset_req      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; reset_req_in0  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in1  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in2      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in2  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in3      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in3  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in4      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in4  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in5      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in5  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in6      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in6  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in7      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in7  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in8      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in8  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in9      ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in9  ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in10     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in10 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in11     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in11 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in12     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in12 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in13     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in13 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in14     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in14 ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_in15     ; Input  ; Info     ; Stuck at GND                                                                        ;
; reset_req_in15 ; Input  ; Info     ; Stuck at GND                                                                        ;
+----------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_cmd_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type   ; Severity ; Details                                                                                                                                                            ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; sink_valid           ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; sink_ready           ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; sink_is_compressed   ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sink_burstsize[2]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; sink_burstsize[1]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                       ;
; sink_burstsize[0]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                       ;
; source_startofpacket ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; source_valid         ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; source_addr          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; source_burstwrap     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; source_byte_cnt      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                ;
; source_is_compressed ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
; source_burstsize     ; Output ; Info     ; Explicitly unconnected                                                                                                                                             ;
+----------------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                               ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                          ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_fpga_0_avalon_slave_0_rsp_width_adapter" ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                                ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                           ;
+----------------------+-------+----------+------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                  ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; in_data[31..24]  ; Input  ; Info     ; Stuck at GND                                                                                                                                                                             ;
; out_data[24..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                      ;
; in_valid         ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; in_sop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; in_eop           ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                   ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter" ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; Port                 ; Type  ; Severity ; Details                                                                                                               ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+
; in_command_size_data ; Input ; Info     ; Stuck at GND                                                                                                          ;
+----------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                      ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..1] ; Input  ; Info     ; Stuck at GND                                                                                                                                                 ;
; b[0]    ; Input  ; Info     ; Stuck at VCC                                                                                                                                                 ;
; sum     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                          ;
+---------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                       ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; b[3..2] ; Input ; Info     ; Stuck at GND                                                                                                                                                  ;
+---------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:dc_sub" ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                             ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; b[9..7] ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                        ;
; diff    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                 ;
+---------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:db_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[9..7]    ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                                                            ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; cin  ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                                                                       ;
+------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                          ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; a[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; b[9]       ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                                                                     ;
; diff[8..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                              ;
+------------+--------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                                                                                                ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; d[8..5] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                           ;
; d[3..0] ; Input ; Info     ; Stuck at GND                                                                                                                                                                                                                                           ;
; d[4]    ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                           ;
+---------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                                                                                                                    ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; clk              ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; reset            ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; in_valid         ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; in_sop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; in_eop           ; Input  ; Info     ; Stuck at GND                                                                                                                                                                                                                                               ;
; out_ready        ; Input  ; Info     ; Explicitly unconnected                                                                                                                                                                                                                                     ;
; out_data[24..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                        ;
+------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router_002:router_002|SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                                                                          ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_destination_id ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
; default_src_channel    ; Output ; Info     ; Explicitly unconnected                                                                                                                                           ;
+------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router:router|SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; default_wr_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
; default_rd_channel ; Output ; Info     ; Explicitly unconnected                                                                                                                                   ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                           ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                            ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                      ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                            ;
+-------------------+--------+----------+-------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_fpga_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                         ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+-------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_fpga_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                 ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                            ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                            ;
+-----------------------+-------+----------+---------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo" ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                          ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_startofpacket  ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; in_endofpacket    ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_startofpacket ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; out_endofpacket   ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                           ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                     ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                           ;
+-------------------+--------+----------+------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo" ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port              ; Type   ; Severity ; Details                                                                                                        ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; csr_address       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_read          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_write         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; csr_readdata      ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; csr_writedata     ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; almost_full_data  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; almost_empty_data ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_empty          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_empty         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_error          ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_error         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; in_channel        ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; out_channel       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
+-------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent" ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; Port                  ; Type  ; Severity ; Details                                                                                                ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+
; m0_response           ; Input ; Info     ; Stuck at GND                                                                                           ;
; m0_writeresponsevalid ; Input ; Info     ; Stuck at GND                                                                                           ;
+-----------------------+-------+----------+--------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type   ; Severity ; Details                                                                                                                                                       ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; out_data[22..21] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                           ;
+------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port     ; Type   ; Severity ; Details                                                                                                         ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; awuser   ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; aruser   ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; awqos    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; arqos    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; awregion ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; arregion ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; wuser    ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; ruser    ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; buser    ; Output ; Info     ; Explicitly unconnected                                                                                          ;
+----------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_fpga_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                         ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_read                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdata[31..30]    ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_readdata[28..25]    ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_readdata[19..18]    ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_readdata[16..14]    ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_readdata[12..9]     ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_readdata[3..2]      ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_readdata[127..32]   ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdata[29]        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdata[24]        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdata[23]        ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_readdata[22]        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdata[21]        ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_readdata[20]        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdata[17]        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdata[13]        ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdata[8]         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdata[7]         ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_readdata[6]         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdata[5]         ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_readdata[4]         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdata[1]         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_readdata[0]         ; Input  ; Info     ; Stuck at VCC                                                                                                    ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                    ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                          ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                    ;
+------------------------+--------+----------+-----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_arm_0_avalon_slave_0_translator" ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; Port                   ; Type   ; Severity ; Details                                                                                                        ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+
; av_address             ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_write               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writedata           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_begintransfer       ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_beginbursttransfer  ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_burstcount          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_byteenable          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_readdatavalid       ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_waitrequest         ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_writebyteenable     ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_lock                ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_chipselect          ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_clken               ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_clken              ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; av_debugaccess         ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_outputenable        ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; uav_response           ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_response            ; Input  ; Info     ; Stuck at GND                                                                                                   ;
; uav_writeresponsevalid ; Output ; Info     ; Explicitly unconnected                                                                                         ;
; av_writeresponsevalid  ; Input  ; Info     ; Stuck at GND                                                                                                   ;
+------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                    ; Type   ; Severity ; Details                                                                                                                                                       ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+
; local_init_done         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_cal_success       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_cal_fail          ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_init_req            ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_cal_req             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_seq_busy            ; Input  ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_ctl_refresh_done    ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; afi_ctl_long_idle       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; mp_cmd_clk_0            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_0        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_1        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_2        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_3        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_4            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_4        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_cmd_clk_5            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_cmd_reset_n_5        ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_0      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_1      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_2      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_rfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_rfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; mp_wfifo_clk_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; mp_wfifo_reset_n_3      ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; csr_clk                 ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_reset_n             ; Input  ; Info     ; Stuck at VCC                                                                                                                                                  ;
; avl_ready_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_0        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_0       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_0             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_0             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_0                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_0          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_0         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_0              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_1        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_1       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_1             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_1             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_1                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_1          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_1         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_1              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_2        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_2       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_2             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_2             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_2                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_2          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_2         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_2              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_3        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_3       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_3             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_3             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_3                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_3          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_3         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_3              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_4        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_4       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_4             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_4             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_4                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_4          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_4         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_4              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_ready_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_burstbegin_5        ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_addr_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_rdata_valid_5       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_rdata_5             ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; avl_wdata_5             ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_be_5                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_read_req_5          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_write_req_5         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; avl_size_5              ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_write_req           ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_read_req            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_waitrequest         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; csr_addr                ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_be                  ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_wdata               ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; csr_rdata               ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; csr_rdata_valid         ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_multicast         ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_refresh_req       ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_refresh_chip      ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_refresh_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_self_rfsh_req     ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_self_rfsh_chip    ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_self_rfsh_ack     ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_deep_powerdn_req  ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_deep_powerdn_chip ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; local_deep_powerdn_ack  ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_powerdn_ack       ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; local_priority          ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_in_1            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_in_2            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_in_3            ; Input  ; Info     ; Stuck at GND                                                                                                                                                  ;
; bonding_out_1           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; bonding_out_2           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; bonding_out_3           ; Output ; Info     ; Explicitly unconnected                                                                                                                                        ;
; ctl_init_req            ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                      ;
; local_sts_ctl_empty     ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                      ;
+-------------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                             ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; dll_offsetdelay_in  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; capture_strobe_in   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; capture_strobe_n_in ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; capture_strobe_ena  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; output_strobe_out   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; output_strobe_n_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
; dr_clock_in         ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; read_data_in        ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                                                                                                                                        ;
; write_data_out      ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                            ;
+---------------------+--------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port               ; Type   ; Severity ; Details                                                                                                                                                                                                                                                  ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; capture_strobe_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed.                                                                                                                                                                      ;
+--------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                              ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                         ;
+----------------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                               ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                          ;
+----------------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                                                                                                                                                                                  ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; halfratebypass ; Input ; Info     ; Stuck at VCC                                                                                                                                                                                                                                                                                             ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc" ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                 ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                                ;
+---------+--------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc" ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                                                                                                                                                                                                                                                                ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; afi_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; avl_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; adc_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
; hr_clk  ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                                                                                                                               ;
+---------+--------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port             ; Type  ; Severity ; Details                                                                                                                                                                                                                                                         ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_address ; Input ; Warning  ; Input port expression (64 bits) is wider than the input port (52 bits) it drives.  The 12 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                             ;
; phy_ddio_cs_n    ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
; phy_ddio_cke     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
; phy_ddio_odt     ; Input ; Warning  ; Input port expression (8 bits) is wider than the input port (4 bits) it drives.  The 4 most-significant bit(s) in the expression will be dangling if they have no other fanouts.                                                                                ;
+------------------+-------+----------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port                        ; Type  ; Severity ; Details                                                                                                                                                                                           ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; phy_ddio_dmdout             ; Input ; Warning  ; Input port expression (20 bits) is smaller than the input port (25 bits) it drives.  Extra input bit(s) "phy_ddio_dmdout[24..20]" will be connected to GND.                                       ;
; seq_read_latency_counter    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                      ;
; seq_read_increment_vfifo_fr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                      ;
; seq_read_increment_vfifo_hr ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND.                                                      ;
+-----------------------------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                                                                                                                                                        ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; hr_clk ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                                                                                       ;
+--------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; Port                      ; Type   ; Severity ; Details                                                                                                                ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+
; afi_reset_export_n        ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_clk                   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_reset_n               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_address               ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_write                 ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_writedata             ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_read                  ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_readdata              ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; avl_waitrequest           ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_data                  ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dqs_ena               ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dqs_io_ena            ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dq_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_dm_ena                ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; capture_strobe_tracking   ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; scc_upd                   ; Input  ; Info     ; Explicitly unconnected                                                                                                 ;
; csr_soft_reset_req        ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intaddrdout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intbadout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intcasndout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intckdout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intckedout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intckndout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intcsndout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdmdout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqdin               ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; io_intdqdout              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqoe                ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsbdout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsboe              ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsdout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicdqsena      ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicfiforeset   ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicincrdataen  ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicincwrptr    ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicoct         ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqslogicrdatavalid  ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; io_intdqslogicreadlatency ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intdqsoe               ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intodtdout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intrasndout            ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intresetndout          ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intwendout             ; Input  ; Info     ; Stuck at GND                                                                                                           ;
; io_intafirlat             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; io_intafiwlat             ; Output ; Info     ; Explicitly unconnected                                                                                                 ;
; phy_clk                   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
; phy_reset_n               ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.               ;
+---------------------------+--------+----------+------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst"                           ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port           ; Type  ; Severity ; Details                                                                                                                                      ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; pll_ref_clk    ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; global_reset_n ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; soft_reset_n   ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "SoC_QSYS:u0"                                                                                                            ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; Port                                     ; Type   ; Severity ; Details                                                                             ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+
; amms_to_fpga_0_custom_logic_export[2..1] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------------------------------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition        ;
+----------------------------------------------------+-------+
; Type                                               ; Count ;
+----------------------------------------------------+-------+
; arriav_ff                                          ; 1099  ;
;     CLR                                            ; 380   ;
;     ENA                                            ; 96    ;
;     ENA CLR                                        ; 556   ;
;     ENA CLR SCLR                                   ; 67    ;
; arriav_hps_interface_boot_from_fpga                ; 1     ;
; arriav_hps_interface_clocks_resets                 ; 1     ;
; arriav_hps_interface_dbg_apb                       ; 1     ;
; arriav_hps_interface_fpga2hps                      ; 1     ;
; arriav_hps_interface_fpga2sdram                    ; 1     ;
; arriav_hps_interface_hps2fpga                      ; 1     ;
; arriav_hps_interface_hps2fpga_light_weight         ; 1     ;
; arriav_hps_interface_tpiu_trace                    ; 1     ;
; arriav_lcell_comb                                  ; 1187  ;
;     arith                                          ; 145   ;
;         1 data inputs                              ; 101   ;
;         2 data inputs                              ; 13    ;
;         3 data inputs                              ; 2     ;
;         4 data inputs                              ; 12    ;
;         5 data inputs                              ; 17    ;
;     extend                                         ; 46    ;
;         7 data inputs                              ; 46    ;
;     normal                                         ; 996   ;
;         1 data inputs                              ; 8     ;
;         2 data inputs                              ; 121   ;
;         3 data inputs                              ; 304   ;
;         4 data inputs                              ; 200   ;
;         5 data inputs                              ; 188   ;
;         6 data inputs                              ; 175   ;
; blackbox                                           ; 1     ;
;                 oC_QSYS_hps_0_hps_io_border:border ; 1     ;
; boundary_port                                      ; 50    ;
;                                                    ;       ;
; Max LUT depth                                      ; 8.00  ;
; Average LUT depth                                  ; 3.01  ;
+----------------------------------------------------+-------+


+-------------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition SoC_QSYS_hps_0_hps_io_border:border ;
+------------------------------------+------------------------------------------------+
; Type                               ; Count                                          ;
+------------------------------------+------------------------------------------------+
; arriav_clk_phase_select            ; 29                                             ;
; arriav_ddio_in                     ; 8                                              ;
; arriav_ddio_oe                     ; 1                                              ;
; arriav_ddio_out                    ; 114                                            ;
; arriav_delay_chain                 ; 31                                             ;
; arriav_dll                         ; 1                                              ;
; arriav_dqs_config                  ; 1                                              ;
; arriav_dqs_delay_chain             ; 1                                              ;
; arriav_dqs_enable_ctrl             ; 1                                              ;
; arriav_ff                          ; 9                                              ;
;     plain                          ; 9                                              ;
; arriav_hps_sdram_pll               ; 1                                              ;
; arriav_io_config                   ; 10                                             ;
; arriav_io_ibuf                     ; 9                                              ;
; arriav_io_obuf                     ; 13                                             ;
; arriav_ir_fifo_userdes             ; 8                                              ;
; arriav_lcell_comb                  ; 1                                              ;
;     normal                         ; 1                                              ;
;         0 data inputs              ; 1                                              ;
; arriav_leveling_delay_chain        ; 29                                             ;
; arriav_lfifo                       ; 1                                              ;
; arriav_mem_phy                     ; 1                                              ;
; arriav_read_fifo_read_clock_select ; 8                                              ;
; arriav_vfifo                       ; 1                                              ;
; boundary_port                      ; 37                                             ;
; cyclonev_hmc                       ; 1                                              ;
; cyclonev_termination               ; 1                                              ;
; cyclonev_termination_logic         ; 1                                              ;
; stratixv_pseudo_diff_out           ; 2                                              ;
;                                    ;                                                ;
; Max LUT depth                      ; 0.00                                           ;
; Average LUT depth                  ; 0.00                                           ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------+
; Elapsed Time Per Partition                         ;
+-------------------------------------+--------------+
; Partition Name                      ; Elapsed Time ;
+-------------------------------------+--------------+
; Top                                 ; 00:00:06     ;
; SoC_QSYS_hps_0_hps_io_border:border ; 00:00:01     ;
+-------------------------------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition
    Info: Processing started: Fri Sep 06 14:13:01 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off SystemOnChip -c SystemOnChip
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file bit_counter.vhd
    Info (12022): Found design unit 1: bit_counter-arch File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/Bit_Counter.vhd Line: 18
    Info (12023): Found entity 1: bit_counter File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/Bit_Counter.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file systemonchip.vhd
    Info (12022): Found design unit 1: SystemOnChip-arch File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 40
    Info (12023): Found entity 1: SystemOnChip File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file soc_qsys/synthesis/soc_qsys.vhd
    Info (12022): Found design unit 1: SoC_QSYS-rtl File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd Line: 34
    Info (12023): Found entity 1: SoC_QSYS File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file soc_qsys/synthesis/soc_qsys_rst_controller.vhd
    Info (12022): Found design unit 1: soc_qsys_rst_controller-rtl File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller.vhd Line: 75
    Info (12023): Found entity 1: soc_qsys_rst_controller File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file soc_qsys/synthesis/soc_qsys_rst_controller_001.vhd
    Info (12022): Found design unit 1: soc_qsys_rst_controller_001-rtl File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller_001.vhd Line: 75
    Info (12023): Found entity 1: soc_qsys_rst_controller_001 File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller_001.vhd Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_reset_controller.v
    Info (12023): Found entity 1: altera_reset_controller File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 42
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_reset_synchronizer.v
    Info (12023): Found entity 1: altera_reset_synchronizer File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_reset_synchronizer.v Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0.v
    Info (12023): Found entity 1: SoC_QSYS_mm_interconnect_0 File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_avalon_st_adapter.v
    Info (12023): Found entity 1: SoC_QSYS_mm_interconnect_0_avalon_st_adapter File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv
    Info (12023): Found entity 1: SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0 File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv Line: 66
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_width_adapter.sv
    Info (12023): Found entity 1: altera_merlin_width_adapter File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_address_alignment.sv
    Info (12023): Found entity 1: altera_merlin_address_alignment File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_burst_uncompressor.sv
    Info (12023): Found entity 1: altera_merlin_burst_uncompressor File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv Line: 40
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_rsp_mux.sv
    Info (12023): Found entity 1: SoC_QSYS_mm_interconnect_0_rsp_mux File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_rsp_mux.sv Line: 51
Info (12021): Found 2 design units, including 2 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_arbitrator.sv
    Info (12023): Found entity 1: altera_merlin_arbitrator File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 103
    Info (12023): Found entity 2: altera_merlin_arb_adder File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 228
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_rsp_demux.sv
    Info (12023): Found entity 1: SoC_QSYS_mm_interconnect_0_rsp_demux File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_rsp_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_cmd_mux.sv
    Info (12023): Found entity 1: SoC_QSYS_mm_interconnect_0_cmd_mux File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_cmd_mux.sv Line: 51
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_cmd_demux.sv
    Info (12023): Found entity 1: SoC_QSYS_mm_interconnect_0_cmd_demux File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_cmd_demux.sv Line: 43
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_burst_adapter.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_uncompressed_only File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv Line: 39
Info (12021): Found 5 design units, including 5 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_burstwrap_increment File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 40
    Info (12023): Found entity 2: altera_merlin_burst_adapter_adder File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 55
    Info (12023): Found entity 3: altera_merlin_burst_adapter_subtractor File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 77
    Info (12023): Found entity 4: altera_merlin_burst_adapter_min File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 98
    Info (12023): Found entity 5: altera_merlin_burst_adapter_13_1 File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 264
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_burst_adapter_new.sv
    Info (12023): Found entity 1: altera_merlin_burst_adapter_new File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_new.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_incr_burst_converter.sv
    Info (12023): Found entity 1: altera_incr_burst_converter File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_incr_burst_converter.sv Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_wrap_burst_converter.sv
    Info (12023): Found entity 1: altera_wrap_burst_converter File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_wrap_burst_converter.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_default_burst_converter.sv
    Info (12023): Found entity 1: altera_default_burst_converter File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_default_burst_converter.sv Line: 30
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_stage.sv
    Info (12023): Found entity 1: altera_avalon_st_pipeline_stage File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_stage.sv Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_avalon_st_pipeline_base.v
    Info (12023): Found entity 1: altera_avalon_st_pipeline_base File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_traffic_limiter.sv
    Info (12023): Found entity 1: altera_merlin_traffic_limiter File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_traffic_limiter.sv Line: 49
Info (12021): Found 2 design units, including 2 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_reorder_memory.sv
    Info (12023): Found entity 1: altera_merlin_reorder_memory File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 28
    Info (12023): Found entity 2: memory_pointer_controller File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_reorder_memory.sv Line: 185
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_avalon_sc_fifo.v
    Info (12023): Found entity 1: altera_avalon_sc_fifo File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v Line: 21
Info (12021): Found 2 design units, including 2 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_router_002.sv
    Info (12023): Found entity 1: SoC_QSYS_mm_interconnect_0_router_002_default_decode File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router_002.sv Line: 45
    Info (12023): Found entity 2: SoC_QSYS_mm_interconnect_0_router_002 File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router_002.sv Line: 84
Info (12021): Found 2 design units, including 2 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_mm_interconnect_0_router.sv
    Info (12023): Found entity 1: SoC_QSYS_mm_interconnect_0_router_default_decode File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router.sv Line: 45
    Info (12023): Found entity 2: SoC_QSYS_mm_interconnect_0_router File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router.sv Line: 84
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_slave_agent.sv
    Info (12023): Found entity 1: altera_merlin_slave_agent File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 34
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_axi_master_ni.sv
    Info (12023): Found entity 1: altera_merlin_axi_master_ni File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_merlin_slave_translator.sv
    Info (12023): Found entity 1: altera_merlin_slave_translator File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_slave_translator.sv Line: 35
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_hps_0.v
    Info (12023): Found entity 1: SoC_QSYS_hps_0 File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_hps_0_hps_io.v
    Info (12023): Found entity 1: SoC_QSYS_hps_0_hps_io File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram.v
    Info (12023): Found entity 1: hps_sdram File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv
    Info (12023): Found entity 1: altdq_dqs2_acv_connect_to_hard_phy_cyclonev File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altdq_dqs2_acv_connect_to_hard_phy_cyclonev.sv Line: 19
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_mem_if_dll_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_dll_cyclonev File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_dll_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_hard_memory_controller_top_cyclonev File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v
    Info (12023): Found entity 1: altera_mem_if_hhp_qseq_synth_top File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hhp_qseq_synth_top.v Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/altera_mem_if_oct_cyclonev.sv
    Info (12023): Found entity 1: altera_mem_if_oct_cyclonev File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_oct_cyclonev.sv Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0.sv
    Info (12023): Found entity 1: hps_sdram_p0 File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_addr_cmd_pads File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_io_pads File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_hard_memphy File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 21
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_acv_ldc.v
    Info (12023): Found entity 1: hps_sdram_p0_acv_ldc File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_altdqdqs.v
    Info (12023): Found entity 1: hps_sdram_p0_altdqdqs File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v
    Info (12023): Found entity 1: hps_sdram_p0_clock_pair_generator File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_clock_pair_generator.v Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_generic_ddio.v
    Info (12023): Found entity 1: hps_sdram_p0_generic_ddio File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_generic_ddio.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_iss_probe.v
    Info (12023): Found entity 1: hps_sdram_p0_iss_probe File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_iss_probe.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_phy_csr.sv
    Info (12023): Found entity 1: hps_sdram_p0_phy_csr File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_phy_csr.sv Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_reset.v
    Info (12023): Found entity 1: hps_sdram_p0_reset File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset.v Line: 18
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_p0_reset_sync.v
    Info (12023): Found entity 1: hps_sdram_p0_reset_sync File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_reset_sync.v Line: 17
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/hps_sdram_pll.sv
    Info (12023): Found entity 1: hps_sdram_pll File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_hps_0_hps_io_border.sv
    Info (12023): Found entity 1: SoC_QSYS_hps_0_hps_io_border File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io_border.sv Line: 14
Info (12021): Found 1 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/soc_qsys_hps_0_fpga_interfaces.sv
    Info (12023): Found entity 1: SoC_QSYS_hps_0_fpga_interfaces File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_fpga_interfaces.sv Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/amms_to_fpga.vhd
    Info (12022): Found design unit 1: AMMS_to_FPGA-arch File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/AMMS_to_FPGA.vhd Line: 25
    Info (12023): Found entity 1: AMMS_to_FPGA File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/AMMS_to_FPGA.vhd Line: 12
Info (12021): Found 1 design units, including 0 entities, in source file soc_qsys/synthesis/submodules/types.vhd
    Info (12022): Found design unit 1: Types (soc_qsys) File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/Types.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file soc_qsys/synthesis/submodules/amms_to_arm.vhd
    Info (12022): Found design unit 1: AMMS_to_ARM-arch File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/AMMS_to_ARM.vhd Line: 22
    Info (12023): Found entity 1: AMMS_to_ARM File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/AMMS_to_ARM.vhd Line: 11
Info (12021): Found 1 design units, including 0 entities, in source file types.vhd
    Info (12022): Found design unit 1: Types File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/Types.vhd Line: 10
Info (12021): Found 2 design units, including 1 entities, in source file amms_to_fpga.vhd
    Info (12022): Found design unit 1: AMMS_to_FPGA-arch File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/AMMS_to_FPGA.vhd Line: 25
    Info (12023): Found entity 1: AMMS_to_FPGA File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/AMMS_to_FPGA.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file amms_to_arm.vhd
    Info (12022): Found design unit 1: AMMS_to_ARM-arch File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/AMMS_to_ARM.vhd Line: 22
    Info (12023): Found entity 1: AMMS_to_ARM File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/AMMS_to_ARM.vhd Line: 11
Warning (10236): Verilog HDL Implicit Net warning at hps_sdram_pll.sv(168): created implicit net for "pll_dr_clk" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv Line: 168
Info (12127): Elaborating entity "SystemOnChip" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at SystemOnChip.vhd(88): object "AMMS_clk" assigned a value but never read File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 88
Warning (10036): Verilog HDL or VHDL warning at SystemOnChip.vhd(88): object "AMMS_write" assigned a value but never read File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 88
Info (12128): Elaborating entity "SoC_QSYS" for hierarchy "SoC_QSYS:u0" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 135
Info (12128): Elaborating entity "AMMS_to_ARM" for hierarchy "SoC_QSYS:u0|AMMS_to_ARM:amms_to_arm_0" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd Line: 349
Info (12128): Elaborating entity "AMMS_to_FPGA" for hierarchy "SoC_QSYS:u0|AMMS_to_FPGA:amms_to_fpga_0" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd Line: 358
Info (12128): Elaborating entity "SoC_QSYS_hps_0" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd Line: 368
Info (12128): Elaborating entity "SoC_QSYS_hps_0_fpga_interfaces" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_fpga_interfaces:fpga_interfaces" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0.v Line: 134
Info (12128): Elaborating entity "SoC_QSYS_hps_0_hps_io" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0.v Line: 153
Info (12128): Elaborating entity "SoC_QSYS_hps_0_hps_io_border" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io.v Line: 45
Info (12128): Elaborating entity "hps_sdram" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_hps_0_hps_io_border.sv Line: 84
Info (12128): Elaborating entity "hps_sdram_pll" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram.v Line: 105
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_pll.sv(168): object "pll_dr_clk" assigned a value but never read File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv Line: 168
Warning (10034): Output port "pll_locked" at hps_sdram_pll.sv(91) has no driver File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_pll.sv Line: 91
Info (12128): Elaborating entity "hps_sdram_p0" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram.v Line: 230
Info (10648): Verilog HDL Display System Task info at hps_sdram_p0.sv(405): Using Regular core emif simulation models File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv Line: 405
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_memphy" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0.sv Line: 573
Warning (10858): Verilog HDL warning at hps_sdram_p0_acv_hard_memphy.v(420): object reset_n_seq_clk used but never assigned File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10230): Verilog HDL assignment warning at hps_sdram_p0_acv_hard_memphy.v(557): truncated value with size 4 to match size of target (1) File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 557
Warning (10030): Net "reset_n_seq_clk" at hps_sdram_p0_acv_hard_memphy.v(420) has no driver or initial value, using a default initial value '0' File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 420
Warning (10034): Output port "ctl_reset_export_n" at hps_sdram_p0_acv_hard_memphy.v(222) has no driver File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 222
Info (12128): Elaborating entity "hps_sdram_p0_acv_ldc" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 554
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(45): object "phy_clk_dq" assigned a value but never read File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 45
Warning (10036): Verilog HDL or VHDL warning at hps_sdram_p0_acv_ldc.v(47): object "phy_clk_dqs_2x" assigned a value but never read File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_ldc.v Line: 47
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_io_pads" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_memphy.v Line: 780
Warning (10034): Output port "ddio_phy_dqdin[179..32]" at hps_sdram_p0_acv_hard_io_pads.v(191) has no driver File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 191
Info (12128): Elaborating entity "hps_sdram_p0_acv_hard_addr_cmd_pads" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 244
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 157
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 166
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 189
Info (12128): Elaborating entity "hps_sdram_p0_generic_ddio" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 198
Info (12128): Elaborating entity "altddio_out" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12130): Elaborated megafunction instantiation "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
Info (12133): Instantiated megafunction "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad" with the following parameter: File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 317
    Info (12134): Parameter "extend_oe_disable" = "UNUSED"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "invert_output" = "OFF"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altddio_out"
    Info (12134): Parameter "oe_reg" = "UNUSED"
    Info (12134): Parameter "power_up_high" = "OFF"
    Info (12134): Parameter "width" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/ddio_out_uqe.tdf
    Info (12023): Found entity 1: ddio_out_uqe File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/db/ddio_out_uqe.tdf Line: 28
Info (12128): Elaborating entity "ddio_out_uqe" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated" File: c:/intelfpga_lite/16.1/quartus/libraries/megafunctions/altddio_out.tdf Line: 101
Info (12128): Elaborating entity "hps_sdram_p0_clock_pair_generator" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_addr_cmd_pads.v Line: 337
Info (12128): Elaborating entity "hps_sdram_p0_altdqdqs" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_acv_hard_io_pads.v Line: 317
Info (12128): Elaborating entity "altdq_dqs2_acv_connect_to_hard_phy_cyclonev" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram_p0_altdqdqs.v Line: 146
Info (12128): Elaborating entity "altera_mem_if_hhp_qseq_synth_top" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hhp_qseq_synth_top:seq" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram.v Line: 238
Info (12128): Elaborating entity "altera_mem_if_hard_memory_controller_top_cyclonev" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram.v Line: 794
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1166): truncated value with size 320 to match size of target (1) File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1166
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1167): truncated value with size 320 to match size of target (1) File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1167
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1168): truncated value with size 320 to match size of target (1) File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1168
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1169): truncated value with size 320 to match size of target (1) File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1169
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1170): truncated value with size 320 to match size of target (1) File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1170
Warning (10230): Verilog HDL assignment warning at altera_mem_if_hard_memory_controller_top_cyclonev.sv(1171): truncated value with size 320 to match size of target (1) File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_mem_if_hard_memory_controller_top_cyclonev.sv Line: 1171
Info (12128): Elaborating entity "altera_mem_if_oct_cyclonev" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram.v Line: 802
Info (12128): Elaborating entity "altera_mem_if_dll_cyclonev" for hierarchy "SoC_QSYS:u0|SoC_QSYS_hps_0:hps_0|SoC_QSYS_hps_0_hps_io:hps_io|SoC_QSYS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/hps_sdram.v Line: 814
Info (12128): Elaborating entity "SoC_QSYS_mm_interconnect_0" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd Line: 430
Info (12128): Elaborating entity "altera_merlin_slave_translator" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_translator:amms_to_arm_0_avalon_slave_0_translator" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 357
Info (12128): Elaborating entity "altera_merlin_axi_master_ni" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 549
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:hps_0_h2f_lw_axi_master_agent|altera_merlin_address_alignment:align_address_to_size" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_axi_master_ni.sv Line: 485
Info (12128): Elaborating entity "altera_merlin_slave_agent" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 633
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_slave_agent:amms_to_arm_0_avalon_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_slave_agent.sv Line: 608
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rsp_fifo" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 674
Info (12128): Elaborating entity "altera_avalon_sc_fifo" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_avalon_sc_fifo:amms_to_arm_0_avalon_slave_0_agent_rdata_fifo" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 715
Info (12128): Elaborating entity "SoC_QSYS_mm_interconnect_0_router" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router:router" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 897
Info (12128): Elaborating entity "SoC_QSYS_mm_interconnect_0_router_default_decode" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router:router|SoC_QSYS_mm_interconnect_0_router_default_decode:the_default_decode" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router.sv Line: 187
Info (12128): Elaborating entity "SoC_QSYS_mm_interconnect_0_router_002" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router_002:router_002" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 929
Info (12128): Elaborating entity "SoC_QSYS_mm_interconnect_0_router_002_default_decode" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_router_002:router_002|SoC_QSYS_mm_interconnect_0_router_002_default_decode:the_default_decode" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_router_002.sv Line: 181
Info (12128): Elaborating entity "altera_merlin_traffic_limiter" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_traffic_limiter:hps_0_h2f_lw_axi_master_wr_limiter" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 995
Info (12128): Elaborating entity "altera_merlin_burst_adapter" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 1095
Info (12128): Elaborating entity "altera_merlin_burst_adapter_13_1" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter.sv Line: 181
Warning (10230): Verilog HDL assignment warning at altera_merlin_burst_adapter_13_1.sv(794): truncated value with size 9 to match size of target (7) File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 794
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_address_alignment:align_address_to_size" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 778
Info (12128): Elaborating entity "altera_merlin_burst_adapter_burstwrap_increment" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_burstwrap_increment:the_burstwrap_increment" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 979
Info (12128): Elaborating entity "altera_merlin_burst_adapter_min" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 1004
Info (12128): Elaborating entity "altera_merlin_burst_adapter_subtractor" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 157
Info (12128): Elaborating entity "altera_merlin_burst_adapter_adder" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_burst_adapter:amms_to_arm_0_avalon_slave_0_burst_adapter|altera_merlin_burst_adapter_13_1:altera_merlin_burst_adapter_13_1.burst_adapter|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv Line: 88
Info (12128): Elaborating entity "SoC_QSYS_mm_interconnect_0_cmd_demux" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_demux:cmd_demux" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 1168
Info (12128): Elaborating entity "SoC_QSYS_mm_interconnect_0_cmd_mux" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 1214
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_cmd_mux.sv Line: 287
Info (12128): Elaborating entity "altera_merlin_arb_adder" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_cmd_mux:cmd_mux|altera_merlin_arbitrator:arb|altera_merlin_arb_adder:adder" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv Line: 169
Info (12128): Elaborating entity "SoC_QSYS_mm_interconnect_0_rsp_demux" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_demux:rsp_demux" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 1260
Info (12128): Elaborating entity "SoC_QSYS_mm_interconnect_0_rsp_mux" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 1306
Info (12128): Elaborating entity "altera_merlin_arbitrator" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_rsp_mux:rsp_mux|altera_merlin_arbitrator:arb" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_rsp_mux.sv Line: 310
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 1395
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "data_reg", which holds its previous value in one or more paths through the always construct File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Warning (10240): Verilog HDL Always Construct warning at altera_merlin_width_adapter.sv(459): inferring latch(es) for variable "byteen_reg", which holds its previous value in one or more paths through the always construct File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 459
Info (12128): Elaborating entity "altera_merlin_address_alignment" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_rsp_width_adapter|altera_merlin_address_alignment:check_and_align_address_to_size" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 388
Info (12128): Elaborating entity "altera_merlin_width_adapter" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 1527
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object "in_write" assigned a value but never read File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 283
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object "aligned_addr" assigned a value but never read File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 742
Warning (10036): Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object "aligned_byte_cnt" assigned a value but never read File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 743
Info (12128): Elaborating entity "altera_merlin_burst_uncompressor" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:amms_to_arm_0_avalon_slave_0_cmd_width_adapter|altera_merlin_burst_uncompressor:uncompressor" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_merlin_width_adapter.sv Line: 954
Info (12128): Elaborating entity "SoC_QSYS_mm_interconnect_0_avalon_st_adapter" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0.v Line: 1622
Info (12128): Elaborating entity "SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0" for hierarchy "SoC_QSYS:u0|SoC_QSYS_mm_interconnect_0:mm_interconnect_0|SoC_QSYS_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter|SoC_QSYS_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/SoC_QSYS_mm_interconnect_0_avalon_st_adapter.v Line: 200
Info (12128): Elaborating entity "soc_qsys_rst_controller" for hierarchy "SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd Line: 478
Warning (10541): VHDL Signal Declaration warning at soc_qsys_rst_controller.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller.vhd Line: 144
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 208
Info (12128): Elaborating entity "altera_reset_synchronizer" for hierarchy "SoC_QSYS:u0|soc_qsys_rst_controller:rst_controller|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_req_sync_uq1" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/submodules/altera_reset_controller.v Line: 220
Info (12128): Elaborating entity "soc_qsys_rst_controller_001" for hierarchy "SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/SoC_QSYS.vhd Line: 543
Warning (10541): VHDL Signal Declaration warning at soc_qsys_rst_controller_001.vhd(55): used implicit default value for signal "reset_req" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller_001.vhd Line: 55
Info (12128): Elaborating entity "altera_reset_controller" for hierarchy "SoC_QSYS:u0|soc_qsys_rst_controller_001:rst_controller_001|altera_reset_controller:rst_controller_001" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SoC_QSYS/synthesis/soc_qsys_rst_controller_001.vhd Line: 144
Info (12128): Elaborating entity "bit_counter" for hierarchy "bit_counter:u1" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 159
Warning (12241): 30 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "memory_mem_dq[0]~synth" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 31
    Warning (13010): Node "memory_mem_dq[1]~synth" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 31
    Warning (13010): Node "memory_mem_dq[2]~synth" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 31
    Warning (13010): Node "memory_mem_dq[3]~synth" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 31
    Warning (13010): Node "memory_mem_dq[4]~synth" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 31
    Warning (13010): Node "memory_mem_dq[5]~synth" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 31
    Warning (13010): Node "memory_mem_dq[6]~synth" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 31
    Warning (13010): Node "memory_mem_dq[7]~synth" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 31
    Warning (13010): Node "memory_mem_dqs~synth" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 32
    Warning (13010): Node "memory_mem_dqs_n~synth" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 33
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (17049): 623 registers lost all their fanouts during netlist optimizations.
Info (286031): Timing-Driven Synthesis is running on partition "SoC_QSYS_hps_0_hps_io_border:border"
Info (144001): Generated suppressed messages file D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/output_files/SystemOnChip.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 10 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 6 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[0]" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 16
    Warning (15610): No output dependent on input pin "KEY[1]" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 16
    Warning (15610): No output dependent on input pin "KEY[2]" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 16
    Warning (15610): No output dependent on input pin "SW[0]" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[1]" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 17
    Warning (15610): No output dependent on input pin "SW[2]" File: D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/SystemOnChip.vhd Line: 17
Info (21057): Implemented 2310 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 10 input pins
    Info (21059): Implemented 30 output pins
    Info (21060): Implemented 10 bidirectional pins
    Info (21061): Implemented 2001 logic cells
    Info (21066): Implemented 1 delay-locked loops
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 46 warnings
    Info: Peak virtual memory: 913 megabytes
    Info: Processing ended: Fri Sep 06 14:17:09 2019
    Info: Elapsed time: 00:04:08
    Info: Total CPU time (on all processors): 00:04:05


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in D:/ICAT3170 - SoC-FPGA/Harkka_BitCounter/SystemOnChip/output_files/SystemOnChip.map.smsg.


