

================================================================
== Vivado HLS Report for 'operator_long_div6'
================================================================
* Date:           Fri Aug  3 11:31:06 2018

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        operator_long_div
* Solution:       div6
* Product family: kintex7
* Target device:  xc7k160tfbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|    28.424|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    1|    1|    1|    1|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |                           |                |  Latency  |  Interval | Pipeline|
        |          Instance         |     Module     | min | max | min | max |   Type  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+
        |grp_lut_div3_chunk_fu_98   |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_105  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_111  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_117  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_123  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_129  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_135  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        |grp_lut_div3_chunk_fu_141  |lut_div3_chunk  |    0|    0|    0|    0|   none  |
        +---------------------------+----------------+-----+-----+-----+-----+---------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 28.4>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%in_read = call i64 @_ssdm_op_Read.ap_auto.i64(i64 %in_r) nounwind"   --->   Operation 3 'read' 'in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%p_Result_i_i = call i3 @_ssdm_op_PartSelect.i3.i64.i32.i32(i64 %in_read, i32 61, i32 63)" [test.cpp:2718->test.cpp:2733->test.cpp:2739]   --->   Operation 4 'partselect' 'p_Result_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%d_chunk_V = zext i3 %p_Result_i_i to i4" [test.cpp:2718->test.cpp:2733->test.cpp:2739]   --->   Operation 5 'zext' 'd_chunk_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (3.55ns)   --->   "%call_ret_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %d_chunk_V, i2 0) nounwind" [test.cpp:2719->test.cpp:2733->test.cpp:2739]   --->   Operation 6 'call' 'call_ret_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%q_chunk_V = extractvalue { i4, i2 } %call_ret_i_i, 0" [test.cpp:2719->test.cpp:2733->test.cpp:2739]   --->   Operation 7 'extractvalue' 'q_chunk_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%r_V = extractvalue { i4, i2 } %call_ret_i_i, 1" [test.cpp:2719->test.cpp:2733->test.cpp:2739]   --->   Operation 8 'extractvalue' 'r_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp = trunc i4 %q_chunk_V to i3" [test.cpp:2720->test.cpp:2733->test.cpp:2739]   --->   Operation 9 'trunc' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%p_Result_19_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 57, i32 60)" [test.cpp:2724->test.cpp:2733->test.cpp:2739]   --->   Operation 10 'partselect' 'p_Result_19_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (3.55ns)   --->   "%call_ret4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_19_i_i, i2 %r_V) nounwind" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 11 'call' 'call_ret4_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_i_i = extractvalue { i4, i2 } %call_ret4_i_i, 0" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 12 'extractvalue' 'q_chunk_V_ret2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%r_V_ret3_i_i = extractvalue { i4, i2 } %call_ret4_i_i, 1" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 13 'extractvalue' 'r_V_ret3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%p_Result_19_1_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 53, i32 56)" [test.cpp:2724->test.cpp:2733->test.cpp:2739]   --->   Operation 14 'partselect' 'p_Result_19_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (3.55ns)   --->   "%call_ret4_1_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_19_1_i_i, i2 %r_V_ret3_i_i) nounwind" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 15 'call' 'call_ret4_1_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_1_i_i = extractvalue { i4, i2 } %call_ret4_1_i_i, 0" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 16 'extractvalue' 'q_chunk_V_ret2_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%r_V_ret3_1_i_i = extractvalue { i4, i2 } %call_ret4_1_i_i, 1" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 17 'extractvalue' 'r_V_ret3_1_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%p_Result_19_2_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 49, i32 52)" [test.cpp:2724->test.cpp:2733->test.cpp:2739]   --->   Operation 18 'partselect' 'p_Result_19_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (3.55ns)   --->   "%call_ret4_2_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_19_2_i_i, i2 %r_V_ret3_1_i_i) nounwind" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 19 'call' 'call_ret4_2_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_2_i_i = extractvalue { i4, i2 } %call_ret4_2_i_i, 0" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 20 'extractvalue' 'q_chunk_V_ret2_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%r_V_ret3_2_i_i = extractvalue { i4, i2 } %call_ret4_2_i_i, 1" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 21 'extractvalue' 'r_V_ret3_2_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%p_Result_19_3_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 45, i32 48)" [test.cpp:2724->test.cpp:2733->test.cpp:2739]   --->   Operation 22 'partselect' 'p_Result_19_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (3.55ns)   --->   "%call_ret4_3_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_19_3_i_i, i2 %r_V_ret3_2_i_i) nounwind" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 23 'call' 'call_ret4_3_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_3_i_i = extractvalue { i4, i2 } %call_ret4_3_i_i, 0" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 24 'extractvalue' 'q_chunk_V_ret2_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%r_V_ret3_3_i_i = extractvalue { i4, i2 } %call_ret4_3_i_i, 1" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 25 'extractvalue' 'r_V_ret3_3_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%p_Result_19_4_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 41, i32 44)" [test.cpp:2724->test.cpp:2733->test.cpp:2739]   --->   Operation 26 'partselect' 'p_Result_19_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (3.55ns)   --->   "%call_ret4_4_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_19_4_i_i, i2 %r_V_ret3_3_i_i) nounwind" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 27 'call' 'call_ret4_4_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_4_i_i = extractvalue { i4, i2 } %call_ret4_4_i_i, 0" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 28 'extractvalue' 'q_chunk_V_ret2_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%r_V_ret3_4_i_i = extractvalue { i4, i2 } %call_ret4_4_i_i, 1" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 29 'extractvalue' 'r_V_ret3_4_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%p_Result_19_5_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 37, i32 40)" [test.cpp:2724->test.cpp:2733->test.cpp:2739]   --->   Operation 30 'partselect' 'p_Result_19_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (3.55ns)   --->   "%call_ret4_5_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_19_5_i_i, i2 %r_V_ret3_4_i_i) nounwind" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 31 'call' 'call_ret4_5_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_5_i_i = extractvalue { i4, i2 } %call_ret4_5_i_i, 0" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 32 'extractvalue' 'q_chunk_V_ret2_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%r_V_ret3_5_i_i = extractvalue { i4, i2 } %call_ret4_5_i_i, 1" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 33 'extractvalue' 'r_V_ret3_5_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%p_Result_19_6_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 33, i32 36)" [test.cpp:2724->test.cpp:2733->test.cpp:2739]   --->   Operation 34 'partselect' 'p_Result_19_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (3.55ns)   --->   "%call_ret4_6_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_19_6_i_i, i2 %r_V_ret3_5_i_i) nounwind" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 35 'call' 'call_ret4_6_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_6_i_i = extractvalue { i4, i2 } %call_ret4_6_i_i, 0" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 36 'extractvalue' 'q_chunk_V_ret2_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%r_V_ret3_6_i_i = extractvalue { i4, i2 } %call_ret4_6_i_i, 1" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 37 'extractvalue' 'r_V_ret3_6_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%p_Result_19_7_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 29, i32 32)" [test.cpp:2724->test.cpp:2733->test.cpp:2739]   --->   Operation 38 'partselect' 'p_Result_19_7_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%p_Result_19_8_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 25, i32 28)" [test.cpp:2724->test.cpp:2733->test.cpp:2739]   --->   Operation 39 'partselect' 'p_Result_19_8_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%p_Result_19_9_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 21, i32 24)" [test.cpp:2724->test.cpp:2733->test.cpp:2739]   --->   Operation 40 'partselect' 'p_Result_19_9_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%p_Result_19_i_i_4 = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 17, i32 20)" [test.cpp:2724->test.cpp:2733->test.cpp:2739]   --->   Operation 41 'partselect' 'p_Result_19_i_i_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_Result_19_10_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 13, i32 16)" [test.cpp:2724->test.cpp:2733->test.cpp:2739]   --->   Operation 42 'partselect' 'p_Result_19_10_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_Result_19_11_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 9, i32 12)" [test.cpp:2724->test.cpp:2733->test.cpp:2739]   --->   Operation 43 'partselect' 'p_Result_19_11_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_19_12_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 5, i32 8)" [test.cpp:2724->test.cpp:2733->test.cpp:2739]   --->   Operation 44 'partselect' 'p_Result_19_12_i_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_Result_19_13_i_i = call i4 @_ssdm_op_PartSelect.i4.i64.i32.i32(i64 %in_read, i32 1, i32 4)" [test.cpp:2724->test.cpp:2733->test.cpp:2739]   --->   Operation 45 'partselect' 'p_Result_19_13_i_i' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 28.4>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 %in_r) nounwind, !map !362"   --->   Operation 46 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i64 0) nounwind, !map !368"   --->   Operation 47 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([19 x i8]* @operator_long_div6_s) nounwind"   --->   Operation 48 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLatency(i32 0, i32 1, [1 x i8]* @p_str) nounwind" [test.cpp:2737]   --->   Operation 49 'speclatency' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (3.55ns)   --->   "%call_ret4_7_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_19_7_i_i, i2 %r_V_ret3_6_i_i) nounwind" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 50 'call' 'call_ret4_7_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_7_i_i = extractvalue { i4, i2 } %call_ret4_7_i_i, 0" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 51 'extractvalue' 'q_chunk_V_ret2_7_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "%r_V_ret3_7_i_i = extractvalue { i4, i2 } %call_ret4_7_i_i, 1" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 52 'extractvalue' 'r_V_ret3_7_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (3.55ns)   --->   "%call_ret4_8_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_19_8_i_i, i2 %r_V_ret3_7_i_i) nounwind" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 53 'call' 'call_ret4_8_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_8_i_i = extractvalue { i4, i2 } %call_ret4_8_i_i, 0" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 54 'extractvalue' 'q_chunk_V_ret2_8_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%r_V_ret3_8_i_i = extractvalue { i4, i2 } %call_ret4_8_i_i, 1" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 55 'extractvalue' 'r_V_ret3_8_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (3.55ns)   --->   "%call_ret4_9_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_19_9_i_i, i2 %r_V_ret3_8_i_i) nounwind" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 56 'call' 'call_ret4_9_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_9_i_i = extractvalue { i4, i2 } %call_ret4_9_i_i, 0" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 57 'extractvalue' 'q_chunk_V_ret2_9_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%r_V_ret3_9_i_i = extractvalue { i4, i2 } %call_ret4_9_i_i, 1" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 58 'extractvalue' 'r_V_ret3_9_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (3.55ns)   --->   "%call_ret4_i_i_5 = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_19_i_i_4, i2 %r_V_ret3_9_i_i) nounwind" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 59 'call' 'call_ret4_i_i_5' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_i_i_6 = extractvalue { i4, i2 } %call_ret4_i_i_5, 0" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 60 'extractvalue' 'q_chunk_V_ret2_i_i_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%r_V_ret3_i_i_7 = extractvalue { i4, i2 } %call_ret4_i_i_5, 1" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 61 'extractvalue' 'r_V_ret3_i_i_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (3.55ns)   --->   "%call_ret4_10_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_19_10_i_i, i2 %r_V_ret3_i_i_7) nounwind" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 62 'call' 'call_ret4_10_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_10_i_s = extractvalue { i4, i2 } %call_ret4_10_i_i, 0" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 63 'extractvalue' 'q_chunk_V_ret2_10_i_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 64 [1/1] (0.00ns)   --->   "%r_V_ret3_10_i_i = extractvalue { i4, i2 } %call_ret4_10_i_i, 1" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 64 'extractvalue' 'r_V_ret3_10_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 65 [1/1] (3.55ns)   --->   "%call_ret4_11_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_19_11_i_i, i2 %r_V_ret3_10_i_i) nounwind" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 65 'call' 'call_ret4_11_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_11_i_s = extractvalue { i4, i2 } %call_ret4_11_i_i, 0" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 66 'extractvalue' 'q_chunk_V_ret2_11_i_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%r_V_ret3_11_i_i = extractvalue { i4, i2 } %call_ret4_11_i_i, 1" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 67 'extractvalue' 'r_V_ret3_11_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (3.55ns)   --->   "%call_ret4_12_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_19_12_i_i, i2 %r_V_ret3_11_i_i) nounwind" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 68 'call' 'call_ret4_12_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_12_i_s = extractvalue { i4, i2 } %call_ret4_12_i_i, 0" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 69 'extractvalue' 'q_chunk_V_ret2_12_i_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%r_V_ret3_12_i_i = extractvalue { i4, i2 } %call_ret4_12_i_i, 1" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 70 'extractvalue' 'r_V_ret3_12_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (3.55ns)   --->   "%call_ret4_13_i_i = call fastcc { i4, i2 } @lut_div3_chunk(i4 %p_Result_19_13_i_i, i2 %r_V_ret3_12_i_i) nounwind" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 71 'call' 'call_ret4_13_i_i' <Predicate = true> <Delay = 3.55> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%q_chunk_V_ret2_13_i_s = extractvalue { i4, i2 } %call_ret4_13_i_i, 0" [test.cpp:2725->test.cpp:2733->test.cpp:2739]   --->   Operation 72 'extractvalue' 'q_chunk_V_ret2_13_i_s' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%p_Result_16_i_i = call i63 @_ssdm_op_BitConcatenate.i63.i3.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4(i3 %tmp, i4 %q_chunk_V_ret2_i_i, i4 %q_chunk_V_ret2_1_i_i, i4 %q_chunk_V_ret2_2_i_i, i4 %q_chunk_V_ret2_3_i_i, i4 %q_chunk_V_ret2_4_i_i, i4 %q_chunk_V_ret2_5_i_i, i4 %q_chunk_V_ret2_6_i_i, i4 %q_chunk_V_ret2_7_i_i, i4 %q_chunk_V_ret2_8_i_i, i4 %q_chunk_V_ret2_9_i_i, i4 %q_chunk_V_ret2_i_i_6, i4 %q_chunk_V_ret2_10_i_s, i4 %q_chunk_V_ret2_11_i_s, i4 %q_chunk_V_ret2_12_i_s, i4 %q_chunk_V_ret2_13_i_s) nounwind" [test.cpp:2726->test.cpp:2733->test.cpp:2739]   --->   Operation 73 'bitconcatenate' 'p_Result_16_i_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%agg_result_V_i = zext i63 %p_Result_16_i_i to i64" [test.cpp:2733->test.cpp:2739]   --->   Operation 74 'zext' 'agg_result_V_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "ret i64 %agg_result_V_i" [test.cpp:2739]   --->   Operation 75 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ in_r]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
in_read               (read          ) [ 000]
p_Result_i_i          (partselect    ) [ 000]
d_chunk_V             (zext          ) [ 000]
call_ret_i_i          (call          ) [ 000]
q_chunk_V             (extractvalue  ) [ 000]
r_V                   (extractvalue  ) [ 000]
tmp                   (trunc         ) [ 001]
p_Result_19_i_i       (partselect    ) [ 000]
call_ret4_i_i         (call          ) [ 000]
q_chunk_V_ret2_i_i    (extractvalue  ) [ 001]
r_V_ret3_i_i          (extractvalue  ) [ 000]
p_Result_19_1_i_i     (partselect    ) [ 000]
call_ret4_1_i_i       (call          ) [ 000]
q_chunk_V_ret2_1_i_i  (extractvalue  ) [ 001]
r_V_ret3_1_i_i        (extractvalue  ) [ 000]
p_Result_19_2_i_i     (partselect    ) [ 000]
call_ret4_2_i_i       (call          ) [ 000]
q_chunk_V_ret2_2_i_i  (extractvalue  ) [ 001]
r_V_ret3_2_i_i        (extractvalue  ) [ 000]
p_Result_19_3_i_i     (partselect    ) [ 000]
call_ret4_3_i_i       (call          ) [ 000]
q_chunk_V_ret2_3_i_i  (extractvalue  ) [ 001]
r_V_ret3_3_i_i        (extractvalue  ) [ 000]
p_Result_19_4_i_i     (partselect    ) [ 000]
call_ret4_4_i_i       (call          ) [ 000]
q_chunk_V_ret2_4_i_i  (extractvalue  ) [ 001]
r_V_ret3_4_i_i        (extractvalue  ) [ 000]
p_Result_19_5_i_i     (partselect    ) [ 000]
call_ret4_5_i_i       (call          ) [ 000]
q_chunk_V_ret2_5_i_i  (extractvalue  ) [ 001]
r_V_ret3_5_i_i        (extractvalue  ) [ 000]
p_Result_19_6_i_i     (partselect    ) [ 000]
call_ret4_6_i_i       (call          ) [ 000]
q_chunk_V_ret2_6_i_i  (extractvalue  ) [ 001]
r_V_ret3_6_i_i        (extractvalue  ) [ 001]
p_Result_19_7_i_i     (partselect    ) [ 001]
p_Result_19_8_i_i     (partselect    ) [ 001]
p_Result_19_9_i_i     (partselect    ) [ 001]
p_Result_19_i_i_4     (partselect    ) [ 001]
p_Result_19_10_i_i    (partselect    ) [ 001]
p_Result_19_11_i_i    (partselect    ) [ 001]
p_Result_19_12_i_i    (partselect    ) [ 001]
p_Result_19_13_i_i    (partselect    ) [ 001]
StgValue_46           (specbitsmap   ) [ 000]
StgValue_47           (specbitsmap   ) [ 000]
StgValue_48           (spectopmodule ) [ 000]
StgValue_49           (speclatency   ) [ 000]
call_ret4_7_i_i       (call          ) [ 000]
q_chunk_V_ret2_7_i_i  (extractvalue  ) [ 000]
r_V_ret3_7_i_i        (extractvalue  ) [ 000]
call_ret4_8_i_i       (call          ) [ 000]
q_chunk_V_ret2_8_i_i  (extractvalue  ) [ 000]
r_V_ret3_8_i_i        (extractvalue  ) [ 000]
call_ret4_9_i_i       (call          ) [ 000]
q_chunk_V_ret2_9_i_i  (extractvalue  ) [ 000]
r_V_ret3_9_i_i        (extractvalue  ) [ 000]
call_ret4_i_i_5       (call          ) [ 000]
q_chunk_V_ret2_i_i_6  (extractvalue  ) [ 000]
r_V_ret3_i_i_7        (extractvalue  ) [ 000]
call_ret4_10_i_i      (call          ) [ 000]
q_chunk_V_ret2_10_i_s (extractvalue  ) [ 000]
r_V_ret3_10_i_i       (extractvalue  ) [ 000]
call_ret4_11_i_i      (call          ) [ 000]
q_chunk_V_ret2_11_i_s (extractvalue  ) [ 000]
r_V_ret3_11_i_i       (extractvalue  ) [ 000]
call_ret4_12_i_i      (call          ) [ 000]
q_chunk_V_ret2_12_i_s (extractvalue  ) [ 000]
r_V_ret3_12_i_i       (extractvalue  ) [ 000]
call_ret4_13_i_i      (call          ) [ 000]
q_chunk_V_ret2_13_i_s (extractvalue  ) [ 000]
p_Result_16_i_i       (bitconcatenate) [ 000]
agg_result_V_i        (zext          ) [ 000]
StgValue_75           (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="in_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/></StgValue>
</bind>
</comp>

<comp id="2" class="1001" name="const_2">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i3.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="lut_div3_chunk"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="operator_long_div6_s"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLatency"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i63.i3.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4.i4"/></StgValue>
</bind>
</comp>

<comp id="92" class="1004" name="in_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="64" slack="0"/>
<pin id="94" dir="0" index="1" bw="64" slack="0"/>
<pin id="95" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="grp_lut_div3_chunk_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="6" slack="0"/>
<pin id="100" dir="0" index="1" bw="4" slack="0"/>
<pin id="101" dir="0" index="2" bw="2" slack="0"/>
<pin id="102" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret_i_i/1 call_ret4_7_i_i/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_lut_div3_chunk_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="6" slack="0"/>
<pin id="107" dir="0" index="1" bw="4" slack="0"/>
<pin id="108" dir="0" index="2" bw="2" slack="0"/>
<pin id="109" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_i_i/1 call_ret4_8_i_i/2 "/>
</bind>
</comp>

<comp id="111" class="1004" name="grp_lut_div3_chunk_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="6" slack="0"/>
<pin id="113" dir="0" index="1" bw="4" slack="0"/>
<pin id="114" dir="0" index="2" bw="2" slack="0"/>
<pin id="115" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_1_i_i/1 call_ret4_9_i_i/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="grp_lut_div3_chunk_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="6" slack="0"/>
<pin id="119" dir="0" index="1" bw="4" slack="0"/>
<pin id="120" dir="0" index="2" bw="2" slack="0"/>
<pin id="121" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_2_i_i/1 call_ret4_i_i_5/2 "/>
</bind>
</comp>

<comp id="123" class="1004" name="grp_lut_div3_chunk_fu_123">
<pin_list>
<pin id="124" dir="0" index="0" bw="6" slack="0"/>
<pin id="125" dir="0" index="1" bw="4" slack="0"/>
<pin id="126" dir="0" index="2" bw="2" slack="0"/>
<pin id="127" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_3_i_i/1 call_ret4_10_i_i/2 "/>
</bind>
</comp>

<comp id="129" class="1004" name="grp_lut_div3_chunk_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="6" slack="0"/>
<pin id="131" dir="0" index="1" bw="4" slack="0"/>
<pin id="132" dir="0" index="2" bw="2" slack="0"/>
<pin id="133" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_4_i_i/1 call_ret4_11_i_i/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="grp_lut_div3_chunk_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="6" slack="0"/>
<pin id="137" dir="0" index="1" bw="4" slack="0"/>
<pin id="138" dir="0" index="2" bw="2" slack="0"/>
<pin id="139" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_5_i_i/1 call_ret4_12_i_i/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_lut_div3_chunk_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="6" slack="0"/>
<pin id="143" dir="0" index="1" bw="4" slack="0"/>
<pin id="144" dir="0" index="2" bw="2" slack="0"/>
<pin id="145" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret4_6_i_i/1 call_ret4_13_i_i/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="grp_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="6" slack="0"/>
<pin id="149" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V/1 q_chunk_V_ret2_7_i_i/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="6" slack="0"/>
<pin id="153" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V/1 r_V_ret3_7_i_i/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="grp_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="6" slack="0"/>
<pin id="158" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_i_i/1 q_chunk_V_ret2_8_i_i/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="6" slack="0"/>
<pin id="162" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_i_i/1 r_V_ret3_8_i_i/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="grp_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="6" slack="0"/>
<pin id="167" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_1_i_i/1 q_chunk_V_ret2_9_i_i/2 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="6" slack="0"/>
<pin id="171" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_1_i_i/1 r_V_ret3_9_i_i/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="grp_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="6" slack="0"/>
<pin id="176" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_2_i_i/1 q_chunk_V_ret2_i_i_6/2 "/>
</bind>
</comp>

<comp id="178" class="1004" name="grp_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="6" slack="0"/>
<pin id="180" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_2_i_i/1 r_V_ret3_i_i_7/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="grp_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="6" slack="0"/>
<pin id="185" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_3_i_i/1 q_chunk_V_ret2_10_i_s/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="grp_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="6" slack="0"/>
<pin id="189" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_3_i_i/1 r_V_ret3_10_i_i/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="grp_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="6" slack="0"/>
<pin id="194" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_4_i_i/1 q_chunk_V_ret2_11_i_s/2 "/>
</bind>
</comp>

<comp id="196" class="1004" name="grp_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="6" slack="0"/>
<pin id="198" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_4_i_i/1 r_V_ret3_11_i_i/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="grp_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="6" slack="0"/>
<pin id="203" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_5_i_i/1 q_chunk_V_ret2_12_i_s/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="grp_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="6" slack="0"/>
<pin id="207" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_5_i_i/1 r_V_ret3_12_i_i/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="grp_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="6" slack="0"/>
<pin id="212" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="q_chunk_V_ret2_6_i_i/1 q_chunk_V_ret2_13_i_s/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="p_Result_i_i_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="3" slack="0"/>
<pin id="216" dir="0" index="1" bw="64" slack="0"/>
<pin id="217" dir="0" index="2" bw="7" slack="0"/>
<pin id="218" dir="0" index="3" bw="7" slack="0"/>
<pin id="219" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_i_i/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="d_chunk_V_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="3" slack="0"/>
<pin id="226" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="d_chunk_V/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="4" slack="0"/>
<pin id="231" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="p_Result_19_i_i_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="4" slack="0"/>
<pin id="235" dir="0" index="1" bw="64" slack="0"/>
<pin id="236" dir="0" index="2" bw="7" slack="0"/>
<pin id="237" dir="0" index="3" bw="7" slack="0"/>
<pin id="238" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_i_i/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="p_Result_19_1_i_i_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="4" slack="0"/>
<pin id="246" dir="0" index="1" bw="64" slack="0"/>
<pin id="247" dir="0" index="2" bw="7" slack="0"/>
<pin id="248" dir="0" index="3" bw="7" slack="0"/>
<pin id="249" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_1_i_i/1 "/>
</bind>
</comp>

<comp id="255" class="1004" name="p_Result_19_2_i_i_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="4" slack="0"/>
<pin id="257" dir="0" index="1" bw="64" slack="0"/>
<pin id="258" dir="0" index="2" bw="7" slack="0"/>
<pin id="259" dir="0" index="3" bw="7" slack="0"/>
<pin id="260" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_2_i_i/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_Result_19_3_i_i_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="0" index="1" bw="64" slack="0"/>
<pin id="269" dir="0" index="2" bw="7" slack="0"/>
<pin id="270" dir="0" index="3" bw="7" slack="0"/>
<pin id="271" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_3_i_i/1 "/>
</bind>
</comp>

<comp id="277" class="1004" name="p_Result_19_4_i_i_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="4" slack="0"/>
<pin id="279" dir="0" index="1" bw="64" slack="0"/>
<pin id="280" dir="0" index="2" bw="7" slack="0"/>
<pin id="281" dir="0" index="3" bw="7" slack="0"/>
<pin id="282" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_4_i_i/1 "/>
</bind>
</comp>

<comp id="288" class="1004" name="p_Result_19_5_i_i_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="4" slack="0"/>
<pin id="290" dir="0" index="1" bw="64" slack="0"/>
<pin id="291" dir="0" index="2" bw="7" slack="0"/>
<pin id="292" dir="0" index="3" bw="7" slack="0"/>
<pin id="293" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_5_i_i/1 "/>
</bind>
</comp>

<comp id="299" class="1004" name="p_Result_19_6_i_i_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="64" slack="0"/>
<pin id="302" dir="0" index="2" bw="7" slack="0"/>
<pin id="303" dir="0" index="3" bw="7" slack="0"/>
<pin id="304" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_6_i_i/1 "/>
</bind>
</comp>

<comp id="310" class="1004" name="r_V_ret3_6_i_i_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="6" slack="0"/>
<pin id="312" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="r_V_ret3_6_i_i/1 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_Result_19_7_i_i_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="4" slack="0"/>
<pin id="316" dir="0" index="1" bw="64" slack="0"/>
<pin id="317" dir="0" index="2" bw="6" slack="0"/>
<pin id="318" dir="0" index="3" bw="7" slack="0"/>
<pin id="319" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_7_i_i/1 "/>
</bind>
</comp>

<comp id="324" class="1004" name="p_Result_19_8_i_i_fu_324">
<pin_list>
<pin id="325" dir="0" index="0" bw="4" slack="0"/>
<pin id="326" dir="0" index="1" bw="64" slack="0"/>
<pin id="327" dir="0" index="2" bw="6" slack="0"/>
<pin id="328" dir="0" index="3" bw="6" slack="0"/>
<pin id="329" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_8_i_i/1 "/>
</bind>
</comp>

<comp id="334" class="1004" name="p_Result_19_9_i_i_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="4" slack="0"/>
<pin id="336" dir="0" index="1" bw="64" slack="0"/>
<pin id="337" dir="0" index="2" bw="6" slack="0"/>
<pin id="338" dir="0" index="3" bw="6" slack="0"/>
<pin id="339" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_9_i_i/1 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_Result_19_i_i_4_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="4" slack="0"/>
<pin id="346" dir="0" index="1" bw="64" slack="0"/>
<pin id="347" dir="0" index="2" bw="6" slack="0"/>
<pin id="348" dir="0" index="3" bw="6" slack="0"/>
<pin id="349" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_i_i_4/1 "/>
</bind>
</comp>

<comp id="354" class="1004" name="p_Result_19_10_i_i_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="0"/>
<pin id="356" dir="0" index="1" bw="64" slack="0"/>
<pin id="357" dir="0" index="2" bw="5" slack="0"/>
<pin id="358" dir="0" index="3" bw="6" slack="0"/>
<pin id="359" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_10_i_i/1 "/>
</bind>
</comp>

<comp id="364" class="1004" name="p_Result_19_11_i_i_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="4" slack="0"/>
<pin id="366" dir="0" index="1" bw="64" slack="0"/>
<pin id="367" dir="0" index="2" bw="5" slack="0"/>
<pin id="368" dir="0" index="3" bw="5" slack="0"/>
<pin id="369" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_11_i_i/1 "/>
</bind>
</comp>

<comp id="374" class="1004" name="p_Result_19_12_i_i_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="4" slack="0"/>
<pin id="376" dir="0" index="1" bw="64" slack="0"/>
<pin id="377" dir="0" index="2" bw="4" slack="0"/>
<pin id="378" dir="0" index="3" bw="5" slack="0"/>
<pin id="379" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_12_i_i/1 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_Result_19_13_i_i_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="4" slack="0"/>
<pin id="386" dir="0" index="1" bw="64" slack="0"/>
<pin id="387" dir="0" index="2" bw="1" slack="0"/>
<pin id="388" dir="0" index="3" bw="4" slack="0"/>
<pin id="389" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="p_Result_19_13_i_i/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="p_Result_16_i_i_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="63" slack="0"/>
<pin id="396" dir="0" index="1" bw="3" slack="1"/>
<pin id="397" dir="0" index="2" bw="4" slack="1"/>
<pin id="398" dir="0" index="3" bw="4" slack="1"/>
<pin id="399" dir="0" index="4" bw="4" slack="1"/>
<pin id="400" dir="0" index="5" bw="4" slack="1"/>
<pin id="401" dir="0" index="6" bw="4" slack="1"/>
<pin id="402" dir="0" index="7" bw="4" slack="1"/>
<pin id="403" dir="0" index="8" bw="4" slack="1"/>
<pin id="404" dir="0" index="9" bw="4" slack="0"/>
<pin id="405" dir="0" index="10" bw="4" slack="0"/>
<pin id="406" dir="0" index="11" bw="4" slack="0"/>
<pin id="407" dir="0" index="12" bw="4" slack="0"/>
<pin id="408" dir="0" index="13" bw="4" slack="0"/>
<pin id="409" dir="0" index="14" bw="4" slack="0"/>
<pin id="410" dir="0" index="15" bw="4" slack="0"/>
<pin id="411" dir="0" index="16" bw="4" slack="0"/>
<pin id="412" dir="1" index="17" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_16_i_i/2 "/>
</bind>
</comp>

<comp id="422" class="1004" name="agg_result_V_i_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="63" slack="0"/>
<pin id="424" dir="1" index="1" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="agg_result_V_i/2 "/>
</bind>
</comp>

<comp id="426" class="1005" name="tmp_reg_426">
<pin_list>
<pin id="427" dir="0" index="0" bw="3" slack="1"/>
<pin id="428" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="431" class="1005" name="q_chunk_V_ret2_i_i_reg_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="4" slack="1"/>
<pin id="433" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_i_i "/>
</bind>
</comp>

<comp id="436" class="1005" name="q_chunk_V_ret2_1_i_i_reg_436">
<pin_list>
<pin id="437" dir="0" index="0" bw="4" slack="1"/>
<pin id="438" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_1_i_i "/>
</bind>
</comp>

<comp id="441" class="1005" name="q_chunk_V_ret2_2_i_i_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="4" slack="1"/>
<pin id="443" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_2_i_i "/>
</bind>
</comp>

<comp id="446" class="1005" name="q_chunk_V_ret2_3_i_i_reg_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="4" slack="1"/>
<pin id="448" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_3_i_i "/>
</bind>
</comp>

<comp id="451" class="1005" name="q_chunk_V_ret2_4_i_i_reg_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="4" slack="1"/>
<pin id="453" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_4_i_i "/>
</bind>
</comp>

<comp id="456" class="1005" name="q_chunk_V_ret2_5_i_i_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="4" slack="1"/>
<pin id="458" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_5_i_i "/>
</bind>
</comp>

<comp id="461" class="1005" name="q_chunk_V_ret2_6_i_i_reg_461">
<pin_list>
<pin id="462" dir="0" index="0" bw="4" slack="1"/>
<pin id="463" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="q_chunk_V_ret2_6_i_i "/>
</bind>
</comp>

<comp id="466" class="1005" name="r_V_ret3_6_i_i_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="2" slack="1"/>
<pin id="468" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="r_V_ret3_6_i_i "/>
</bind>
</comp>

<comp id="471" class="1005" name="p_Result_19_7_i_i_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="4" slack="1"/>
<pin id="473" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_7_i_i "/>
</bind>
</comp>

<comp id="476" class="1005" name="p_Result_19_8_i_i_reg_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="4" slack="1"/>
<pin id="478" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_8_i_i "/>
</bind>
</comp>

<comp id="481" class="1005" name="p_Result_19_9_i_i_reg_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="4" slack="1"/>
<pin id="483" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_9_i_i "/>
</bind>
</comp>

<comp id="486" class="1005" name="p_Result_19_i_i_4_reg_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="4" slack="1"/>
<pin id="488" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_i_i_4 "/>
</bind>
</comp>

<comp id="491" class="1005" name="p_Result_19_10_i_i_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="4" slack="1"/>
<pin id="493" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_10_i_i "/>
</bind>
</comp>

<comp id="496" class="1005" name="p_Result_19_11_i_i_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="4" slack="1"/>
<pin id="498" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_11_i_i "/>
</bind>
</comp>

<comp id="501" class="1005" name="p_Result_19_12_i_i_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="1"/>
<pin id="503" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_12_i_i "/>
</bind>
</comp>

<comp id="506" class="1005" name="p_Result_19_13_i_i_reg_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="4" slack="1"/>
<pin id="508" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="p_Result_19_13_i_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="96"><net_src comp="2" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="0" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="103"><net_src comp="10" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="12" pin="0"/><net_sink comp="98" pin=2"/></net>

<net id="110"><net_src comp="10" pin="0"/><net_sink comp="105" pin=0"/></net>

<net id="116"><net_src comp="10" pin="0"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="10" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="123" pin=0"/></net>

<net id="134"><net_src comp="10" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="140"><net_src comp="10" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="10" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="150"><net_src comp="98" pin="3"/><net_sink comp="147" pin=0"/></net>

<net id="154"><net_src comp="98" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="155"><net_src comp="151" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="159"><net_src comp="105" pin="3"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="105" pin="3"/><net_sink comp="160" pin=0"/></net>

<net id="164"><net_src comp="160" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="168"><net_src comp="111" pin="3"/><net_sink comp="165" pin=0"/></net>

<net id="172"><net_src comp="111" pin="3"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="177"><net_src comp="117" pin="3"/><net_sink comp="174" pin=0"/></net>

<net id="181"><net_src comp="117" pin="3"/><net_sink comp="178" pin=0"/></net>

<net id="182"><net_src comp="178" pin="1"/><net_sink comp="123" pin=2"/></net>

<net id="186"><net_src comp="123" pin="3"/><net_sink comp="183" pin=0"/></net>

<net id="190"><net_src comp="123" pin="3"/><net_sink comp="187" pin=0"/></net>

<net id="191"><net_src comp="187" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="195"><net_src comp="129" pin="3"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="129" pin="3"/><net_sink comp="196" pin=0"/></net>

<net id="200"><net_src comp="196" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="204"><net_src comp="135" pin="3"/><net_sink comp="201" pin=0"/></net>

<net id="208"><net_src comp="135" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="209"><net_src comp="205" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="213"><net_src comp="141" pin="3"/><net_sink comp="210" pin=0"/></net>

<net id="220"><net_src comp="4" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="92" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="6" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="8" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="227"><net_src comp="214" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="232"><net_src comp="147" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="239"><net_src comp="14" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="92" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="16" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="18" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="243"><net_src comp="233" pin="4"/><net_sink comp="105" pin=1"/></net>

<net id="250"><net_src comp="14" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="251"><net_src comp="92" pin="2"/><net_sink comp="244" pin=1"/></net>

<net id="252"><net_src comp="20" pin="0"/><net_sink comp="244" pin=2"/></net>

<net id="253"><net_src comp="22" pin="0"/><net_sink comp="244" pin=3"/></net>

<net id="254"><net_src comp="244" pin="4"/><net_sink comp="111" pin=1"/></net>

<net id="261"><net_src comp="14" pin="0"/><net_sink comp="255" pin=0"/></net>

<net id="262"><net_src comp="92" pin="2"/><net_sink comp="255" pin=1"/></net>

<net id="263"><net_src comp="24" pin="0"/><net_sink comp="255" pin=2"/></net>

<net id="264"><net_src comp="26" pin="0"/><net_sink comp="255" pin=3"/></net>

<net id="265"><net_src comp="255" pin="4"/><net_sink comp="117" pin=1"/></net>

<net id="272"><net_src comp="14" pin="0"/><net_sink comp="266" pin=0"/></net>

<net id="273"><net_src comp="92" pin="2"/><net_sink comp="266" pin=1"/></net>

<net id="274"><net_src comp="28" pin="0"/><net_sink comp="266" pin=2"/></net>

<net id="275"><net_src comp="30" pin="0"/><net_sink comp="266" pin=3"/></net>

<net id="276"><net_src comp="266" pin="4"/><net_sink comp="123" pin=1"/></net>

<net id="283"><net_src comp="14" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="284"><net_src comp="92" pin="2"/><net_sink comp="277" pin=1"/></net>

<net id="285"><net_src comp="32" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="286"><net_src comp="34" pin="0"/><net_sink comp="277" pin=3"/></net>

<net id="287"><net_src comp="277" pin="4"/><net_sink comp="129" pin=1"/></net>

<net id="294"><net_src comp="14" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="92" pin="2"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="36" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="38" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="298"><net_src comp="288" pin="4"/><net_sink comp="135" pin=1"/></net>

<net id="305"><net_src comp="14" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="92" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="40" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="42" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="309"><net_src comp="299" pin="4"/><net_sink comp="141" pin=1"/></net>

<net id="313"><net_src comp="141" pin="3"/><net_sink comp="310" pin=0"/></net>

<net id="320"><net_src comp="14" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="321"><net_src comp="92" pin="2"/><net_sink comp="314" pin=1"/></net>

<net id="322"><net_src comp="44" pin="0"/><net_sink comp="314" pin=2"/></net>

<net id="323"><net_src comp="46" pin="0"/><net_sink comp="314" pin=3"/></net>

<net id="330"><net_src comp="14" pin="0"/><net_sink comp="324" pin=0"/></net>

<net id="331"><net_src comp="92" pin="2"/><net_sink comp="324" pin=1"/></net>

<net id="332"><net_src comp="48" pin="0"/><net_sink comp="324" pin=2"/></net>

<net id="333"><net_src comp="50" pin="0"/><net_sink comp="324" pin=3"/></net>

<net id="340"><net_src comp="14" pin="0"/><net_sink comp="334" pin=0"/></net>

<net id="341"><net_src comp="92" pin="2"/><net_sink comp="334" pin=1"/></net>

<net id="342"><net_src comp="52" pin="0"/><net_sink comp="334" pin=2"/></net>

<net id="343"><net_src comp="54" pin="0"/><net_sink comp="334" pin=3"/></net>

<net id="350"><net_src comp="14" pin="0"/><net_sink comp="344" pin=0"/></net>

<net id="351"><net_src comp="92" pin="2"/><net_sink comp="344" pin=1"/></net>

<net id="352"><net_src comp="56" pin="0"/><net_sink comp="344" pin=2"/></net>

<net id="353"><net_src comp="58" pin="0"/><net_sink comp="344" pin=3"/></net>

<net id="360"><net_src comp="14" pin="0"/><net_sink comp="354" pin=0"/></net>

<net id="361"><net_src comp="92" pin="2"/><net_sink comp="354" pin=1"/></net>

<net id="362"><net_src comp="60" pin="0"/><net_sink comp="354" pin=2"/></net>

<net id="363"><net_src comp="62" pin="0"/><net_sink comp="354" pin=3"/></net>

<net id="370"><net_src comp="14" pin="0"/><net_sink comp="364" pin=0"/></net>

<net id="371"><net_src comp="92" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="372"><net_src comp="64" pin="0"/><net_sink comp="364" pin=2"/></net>

<net id="373"><net_src comp="66" pin="0"/><net_sink comp="364" pin=3"/></net>

<net id="380"><net_src comp="14" pin="0"/><net_sink comp="374" pin=0"/></net>

<net id="381"><net_src comp="92" pin="2"/><net_sink comp="374" pin=1"/></net>

<net id="382"><net_src comp="68" pin="0"/><net_sink comp="374" pin=2"/></net>

<net id="383"><net_src comp="70" pin="0"/><net_sink comp="374" pin=3"/></net>

<net id="390"><net_src comp="14" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="391"><net_src comp="92" pin="2"/><net_sink comp="384" pin=1"/></net>

<net id="392"><net_src comp="72" pin="0"/><net_sink comp="384" pin=2"/></net>

<net id="393"><net_src comp="74" pin="0"/><net_sink comp="384" pin=3"/></net>

<net id="413"><net_src comp="90" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="414"><net_src comp="147" pin="1"/><net_sink comp="394" pin=9"/></net>

<net id="415"><net_src comp="156" pin="1"/><net_sink comp="394" pin=10"/></net>

<net id="416"><net_src comp="165" pin="1"/><net_sink comp="394" pin=11"/></net>

<net id="417"><net_src comp="174" pin="1"/><net_sink comp="394" pin=12"/></net>

<net id="418"><net_src comp="183" pin="1"/><net_sink comp="394" pin=13"/></net>

<net id="419"><net_src comp="192" pin="1"/><net_sink comp="394" pin=14"/></net>

<net id="420"><net_src comp="201" pin="1"/><net_sink comp="394" pin=15"/></net>

<net id="421"><net_src comp="210" pin="1"/><net_sink comp="394" pin=16"/></net>

<net id="425"><net_src comp="394" pin="17"/><net_sink comp="422" pin=0"/></net>

<net id="429"><net_src comp="229" pin="1"/><net_sink comp="426" pin=0"/></net>

<net id="430"><net_src comp="426" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="434"><net_src comp="156" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="435"><net_src comp="431" pin="1"/><net_sink comp="394" pin=2"/></net>

<net id="439"><net_src comp="165" pin="1"/><net_sink comp="436" pin=0"/></net>

<net id="440"><net_src comp="436" pin="1"/><net_sink comp="394" pin=3"/></net>

<net id="444"><net_src comp="174" pin="1"/><net_sink comp="441" pin=0"/></net>

<net id="445"><net_src comp="441" pin="1"/><net_sink comp="394" pin=4"/></net>

<net id="449"><net_src comp="183" pin="1"/><net_sink comp="446" pin=0"/></net>

<net id="450"><net_src comp="446" pin="1"/><net_sink comp="394" pin=5"/></net>

<net id="454"><net_src comp="192" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="455"><net_src comp="451" pin="1"/><net_sink comp="394" pin=6"/></net>

<net id="459"><net_src comp="201" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="394" pin=7"/></net>

<net id="464"><net_src comp="210" pin="1"/><net_sink comp="461" pin=0"/></net>

<net id="465"><net_src comp="461" pin="1"/><net_sink comp="394" pin=8"/></net>

<net id="469"><net_src comp="310" pin="1"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="474"><net_src comp="314" pin="4"/><net_sink comp="471" pin=0"/></net>

<net id="475"><net_src comp="471" pin="1"/><net_sink comp="98" pin=1"/></net>

<net id="479"><net_src comp="324" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="480"><net_src comp="476" pin="1"/><net_sink comp="105" pin=1"/></net>

<net id="484"><net_src comp="334" pin="4"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="489"><net_src comp="344" pin="4"/><net_sink comp="486" pin=0"/></net>

<net id="490"><net_src comp="486" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="494"><net_src comp="354" pin="4"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="123" pin=1"/></net>

<net id="499"><net_src comp="364" pin="4"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="129" pin=1"/></net>

<net id="504"><net_src comp="374" pin="4"/><net_sink comp="501" pin=0"/></net>

<net id="505"><net_src comp="501" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="509"><net_src comp="384" pin="4"/><net_sink comp="506" pin=0"/></net>

<net id="510"><net_src comp="506" pin="1"/><net_sink comp="141" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: operator_long_div6 : in_r | {1 }
  - Chain level:
	State 1
		d_chunk_V : 1
		call_ret_i_i : 2
		q_chunk_V : 3
		r_V : 3
		tmp : 4
		call_ret4_i_i : 4
		q_chunk_V_ret2_i_i : 5
		r_V_ret3_i_i : 5
		call_ret4_1_i_i : 6
		q_chunk_V_ret2_1_i_i : 7
		r_V_ret3_1_i_i : 7
		call_ret4_2_i_i : 8
		q_chunk_V_ret2_2_i_i : 9
		r_V_ret3_2_i_i : 9
		call_ret4_3_i_i : 10
		q_chunk_V_ret2_3_i_i : 11
		r_V_ret3_3_i_i : 11
		call_ret4_4_i_i : 12
		q_chunk_V_ret2_4_i_i : 13
		r_V_ret3_4_i_i : 13
		call_ret4_5_i_i : 14
		q_chunk_V_ret2_5_i_i : 15
		r_V_ret3_5_i_i : 15
		call_ret4_6_i_i : 16
		q_chunk_V_ret2_6_i_i : 17
		r_V_ret3_6_i_i : 17
	State 2
		q_chunk_V_ret2_7_i_i : 1
		r_V_ret3_7_i_i : 1
		call_ret4_8_i_i : 2
		q_chunk_V_ret2_8_i_i : 3
		r_V_ret3_8_i_i : 3
		call_ret4_9_i_i : 4
		q_chunk_V_ret2_9_i_i : 5
		r_V_ret3_9_i_i : 5
		call_ret4_i_i_5 : 6
		q_chunk_V_ret2_i_i_6 : 7
		r_V_ret3_i_i_7 : 7
		call_ret4_10_i_i : 8
		q_chunk_V_ret2_10_i_s : 9
		r_V_ret3_10_i_i : 9
		call_ret4_11_i_i : 10
		q_chunk_V_ret2_11_i_s : 11
		r_V_ret3_11_i_i : 11
		call_ret4_12_i_i : 12
		q_chunk_V_ret2_12_i_s : 13
		r_V_ret3_12_i_i : 13
		call_ret4_13_i_i : 14
		q_chunk_V_ret2_13_i_s : 15
		p_Result_16_i_i : 16
		agg_result_V_i : 17
		StgValue_75 : 18


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------|---------|---------|
| Operation|      Functional Unit      |    FF   |   LUT   |
|----------|---------------------------|---------|---------|
|          |  grp_lut_div3_chunk_fu_98 |    0    |   1638  |
|          | grp_lut_div3_chunk_fu_105 |    0    |   1638  |
|          | grp_lut_div3_chunk_fu_111 |    0    |   1638  |
|   call   | grp_lut_div3_chunk_fu_117 |    0    |   1638  |
|          | grp_lut_div3_chunk_fu_123 |    0    |   1638  |
|          | grp_lut_div3_chunk_fu_129 |    0    |   1638  |
|          | grp_lut_div3_chunk_fu_135 |    0    |   1638  |
|          | grp_lut_div3_chunk_fu_141 |    0    |   1638  |
|----------|---------------------------|---------|---------|
|   read   |     in_read_read_fu_92    |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |         grp_fu_147        |    0    |    0    |
|          |         grp_fu_151        |    0    |    0    |
|          |         grp_fu_156        |    0    |    0    |
|          |         grp_fu_160        |    0    |    0    |
|          |         grp_fu_165        |    0    |    0    |
|          |         grp_fu_169        |    0    |    0    |
|          |         grp_fu_174        |    0    |    0    |
|extractvalue|         grp_fu_178        |    0    |    0    |
|          |         grp_fu_183        |    0    |    0    |
|          |         grp_fu_187        |    0    |    0    |
|          |         grp_fu_192        |    0    |    0    |
|          |         grp_fu_196        |    0    |    0    |
|          |         grp_fu_201        |    0    |    0    |
|          |         grp_fu_205        |    0    |    0    |
|          |         grp_fu_210        |    0    |    0    |
|          |   r_V_ret3_6_i_i_fu_310   |    0    |    0    |
|----------|---------------------------|---------|---------|
|          |    p_Result_i_i_fu_214    |    0    |    0    |
|          |   p_Result_19_i_i_fu_233  |    0    |    0    |
|          |  p_Result_19_1_i_i_fu_244 |    0    |    0    |
|          |  p_Result_19_2_i_i_fu_255 |    0    |    0    |
|          |  p_Result_19_3_i_i_fu_266 |    0    |    0    |
|          |  p_Result_19_4_i_i_fu_277 |    0    |    0    |
|          |  p_Result_19_5_i_i_fu_288 |    0    |    0    |
|partselect|  p_Result_19_6_i_i_fu_299 |    0    |    0    |
|          |  p_Result_19_7_i_i_fu_314 |    0    |    0    |
|          |  p_Result_19_8_i_i_fu_324 |    0    |    0    |
|          |  p_Result_19_9_i_i_fu_334 |    0    |    0    |
|          |  p_Result_19_i_i_4_fu_344 |    0    |    0    |
|          | p_Result_19_10_i_i_fu_354 |    0    |    0    |
|          | p_Result_19_11_i_i_fu_364 |    0    |    0    |
|          | p_Result_19_12_i_i_fu_374 |    0    |    0    |
|          | p_Result_19_13_i_i_fu_384 |    0    |    0    |
|----------|---------------------------|---------|---------|
|   zext   |      d_chunk_V_fu_224     |    0    |    0    |
|          |   agg_result_V_i_fu_422   |    0    |    0    |
|----------|---------------------------|---------|---------|
|   trunc  |         tmp_fu_229        |    0    |    0    |
|----------|---------------------------|---------|---------|
|bitconcatenate|   p_Result_16_i_i_fu_394  |    0    |    0    |
|----------|---------------------------|---------|---------|
|   Total  |                           |    0    |  13104  |
|----------|---------------------------|---------|---------|

Memories:
N/A

* Register list:
+----------------------------+--------+
|                            |   FF   |
+----------------------------+--------+
| p_Result_19_10_i_i_reg_491 |    4   |
| p_Result_19_11_i_i_reg_496 |    4   |
| p_Result_19_12_i_i_reg_501 |    4   |
| p_Result_19_13_i_i_reg_506 |    4   |
|  p_Result_19_7_i_i_reg_471 |    4   |
|  p_Result_19_8_i_i_reg_476 |    4   |
|  p_Result_19_9_i_i_reg_481 |    4   |
|  p_Result_19_i_i_4_reg_486 |    4   |
|q_chunk_V_ret2_1_i_i_reg_436|    4   |
|q_chunk_V_ret2_2_i_i_reg_441|    4   |
|q_chunk_V_ret2_3_i_i_reg_446|    4   |
|q_chunk_V_ret2_4_i_i_reg_451|    4   |
|q_chunk_V_ret2_5_i_i_reg_456|    4   |
|q_chunk_V_ret2_6_i_i_reg_461|    4   |
| q_chunk_V_ret2_i_i_reg_431 |    4   |
|   r_V_ret3_6_i_i_reg_466   |    2   |
|         tmp_reg_426        |    3   |
+----------------------------+--------+
|            Total           |   65   |
+----------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------|------|------|------|--------||---------||---------|
|            Comp           |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------|------|------|------|--------||---------||---------|
|  grp_lut_div3_chunk_fu_98 |  p1  |   2  |   4  |    8   ||    9    |
|  grp_lut_div3_chunk_fu_98 |  p2  |   2  |   2  |    4   ||    9    |
| grp_lut_div3_chunk_fu_105 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_111 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_117 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_123 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_129 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_135 |  p1  |   2  |   4  |    8   ||    9    |
| grp_lut_div3_chunk_fu_141 |  p1  |   2  |   4  |    8   ||    9    |
|---------------------------|------|------|------|--------||---------||---------|
|           Total           |      |      |      |   68   ||  9.549  ||    81   |
|---------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |  13104 |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    9   |    -   |   81   |
|  Register |    -   |   65   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   65   |  13185 |
+-----------+--------+--------+--------+
