** Generated for: hspiceD
** Generated on: Jul 18 11:20:50 2021
** Design library name: VLSIC_CAM_EXTENSION
** Design cell name: D_ARR_CELL_CONV_6T_sim
** Design view name: schematic

** Library name: VLSIC_CAM_EXTENSION
** Cell name: D_ARR_CELL_CONV_6T_sim
** View name: schematic
xn3 qb wl blb vss nfet w=200e-9 l=30e-9 nf=1 ps=552e-9 pd=552e-9 as=15.2e-15 ad=15.2e-15 sa=76e-9 sb=76e-9 sd=96e-9 ptwell=0 plorient=1 pccrit=0 p_vta=dvt_pgr p_la=0 ngcon=1
xn2 q wl blt vss nfet w=200e-9 l=30e-9 nf=1 ps=552e-9 pd=552e-9 as=15.2e-15 ad=15.2e-15 sa=76e-9 sb=76e-9 sd=96e-9 ptwell=0 plorient=1 pccrit=0 p_vta=dvt_pgl p_la=0 ngcon=1
xn1 qb q vss vss nfet w=200e-9 l=30e-9 nf=1 ps=552e-9 pd=552e-9 as=15.2e-15 ad=15.2e-15 sa=76e-9 sb=76e-9 sd=96e-9 ptwell=0 plorient=1 pccrit=0 p_vta=dvt_pdr p_la=0 ngcon=1
xn0 q qb vss vss nfet w=200e-9 l=30e-9 nf=1 ps=552e-9 pd=552e-9 as=15.2e-15 ad=15.2e-15 sa=76e-9 sb=76e-9 sd=96e-9 ptwell=0 plorient=1 pccrit=0 p_vta=dvt_pdl p_la=0 ngcon=1
xp1 qb q vdd vdd pfet w=200e-9 l=30e-9 nf=1 ps=552e-9 pd=552e-9 as=15.2e-15 ad=15.2e-15 sa=76e-9 sb=76e-9 sd=96e-9 ptwell=0 plorient=1 pccrit=0 p_vta=dvt_pur p_la=0 ngcon=1
xp0 q qb vdd vdd pfet w=200e-9 l=30e-9 nf=1 ps=552e-9 pd=552e-9 as=15.2e-15 ad=15.2e-15 sa=76e-9 sb=76e-9 sd=96e-9 ptwell=0 plorient=1 pccrit=0 p_vta=dvt_pul p_la=0 ngcon=1
