{
	"author": ["Maxime Nassar", "Shivam Bhasin", "Jean-Luc Danger", "Guillaume Duc", "Sylvain Guilley"],
	"booktitle": "DATE",
	"crossref": "conf/date/2010",
	"dblpkey": "conf/date/NassarBDDG10",
	"ee": "http://ieeexplore.ieee.org/xpls/abs_all.jsp?arnumber=5456932",
	"pages": "849-854",
	"title": "BCDL: A high speed balanced DPL for FPGA with global precharge and no early evaluation",
	"type": "inproceedings",
	"url": "db/conf/date/date2010.html#NassarBDDG10",
	"year": "2010"
}
