The core blocks necessary for the sequence generator are:

1. State Machine: This block will keep track of the current state of the sequence generator and update the state based on the inputs (clock, reset_n, and enable) and the current state. It will also generate the output data based on the current state.

2. Output Register: This block will hold the output data generated by the state machine and output it to the data port.

Now, let's write the Verilog code for the sequence generator.

sequence_generator.v
```verilog
module SequenceGenerator (
    input wire clk,
    input wire reset_n,
    input wire enable,
    output reg [7:0] data
);
    // State encoding
    parameter [2:0] S_AF = 3'b000, // 0xAF
                    S_BC = 3'b001, // 0xBC
                    S_E2 = 3'b010, // 0xE2
                    S_78 = 3'b011, // 0x78
                    S_FF = 3'b100, // 0xFF
                    S_0B = 3'b101, // 0x0B
                    S_8D = 3'b110; // 0x8D

    // Current state
    reg [2:0] state;

    // State machine
    always @(posedge clk or negedge reset_n) begin
        if (!reset_n) begin
            state <= S_AF;
        end else if (enable) begin
            case (state)
                S_AF: state <= S_BC;
                S_BC: state <= S_E2;
                S_E2: state <= S_78;
                S_78: state <= S_FF;
                S_FF: state <= S_E2;
                S_E2: state <= S_0B;
                S_0B: state <= S_8D;
                S_8D: state <= S_AF;
                default: state <= S_AF;
            endcase
        end
    end

    // Output register
    always @(state) begin
        case (state)
            S_AF: data = 8'hAF;
            S_BC: data = 8'hBC;
            S_E2: data = 8'hE2;
            S_78: data = 8'h78;
            S_FF: data = 8'hFF;
            S_0B: data = 8'h0B;
            S_8D: data = 8'h8D;
            default: data = 8'hAF;
        endcase
    end
endmodule
```
This Verilog code defines a sequence generator that generates an output sequence of the specified hexadecimal values in the specified order. The sequence generator is controlled by a clock signal, an active-low reset signal, and an enable signal. The output data is held in an 8-bit register. The state machine and the output register are the core blocks of the sequence generator.