{
  "creator": "Yosys 0.48+45 (git sha1 8acc77c1e, g++ 11.4.0-1ubuntu1~22.04 -fPIC -O3)",
  "modules": {
    "reg_unit": {
      "attributes": {
        "dynports": 1,
        "blackbox": 1,
        "cells_not_processed": 1,
        "src": "myProject/Tile/PE/reg_unit.v:1.1-13.10"
      },
      "parameter_default_values": {
        "NoConfigBits": 3,
        "WIDTH": 32
      },
      "ports": {
        "rst": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "en": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "reg_in": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "reg_out": {
          "direction": "output",
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ]
        },
        "ConfigBits": {
          "direction": "input",
          "bits": [ 69, 70, 71, 72 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ConfigBits": {
          "hide_name": 0,
          "bits": [ 69, 70, 71, 72 ],
          "attributes": {
            "CONFIG_BIT": 1,
            "FABulous": 1,
            "INIT": 1,
            "src": "myProject/Tile/PE/reg_unit.v:10.61-10.71"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "FABulous": 1,
            "USER_CLK": 1,
            "src": "myProject/Tile/PE/reg_unit.v:7.41-7.44"
          }
        },
        "en": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "myProject/Tile/PE/reg_unit.v:6.16-6.18"
          }
        },
        "reg_in": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "BUS": 1,
            "FABulous": 1,
            "src": "myProject/Tile/PE/reg_unit.v:8.49-8.55"
          }
        },
        "reg_out": {
          "hide_name": 0,
          "bits": [ 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68 ],
          "attributes": {
            "BUS": 1,
            "FABulous": 1,
            "src": "myProject/Tile/PE/reg_unit.v:9.49-9.56"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "myProject/Tile/PE/reg_unit.v:5.16-5.19"
          }
        }
      }
    }
  }
}
