P5 Printout for CS 3410
----------------------------------
Trace  		trace.2t.long.txt
Instruction Limit 	none
 *** Cache Configuration *** 
capacity   		65536 B
block_size 		  128 B
associativity 		4-way
n_set 			128
n_cache_line 	512
tag: 18, index: 7, offset: 7
Coherence Protocol: 	msi
lru_on_invalidate_f: 	false
Processing trace...
2 2
Processed 500000 lines.
    *** Results for Core 0 ***
0.n_cpu_accesses 	250001
0.n_loads 		192500
0.n_stores 		57501
0.n_hits 		249837
0.n_misses 		164
0.hit_rate 		99.93
0.miss_rate 		0.07
0.n_upgrade_miss 	156
0.n_bus_snoops 	184
0.n_snoop_hits 	124
0.n_writebacks 	58
Memory Traffic:
0.B_written_bus_to_cache 	20992
0.B_written_cache_to_bus_wb 	7424
0.B_written_cache_to_bus_wt 	0
0.B_total_traffic_wb 	28416
0.B_total_traffic_wt 	0
    *** Results for Core 1 ***
1.n_cpu_accesses 	249999
1.n_loads 		166714
1.n_stores 		83285
1.n_hits 		249815
1.n_misses 		184
1.hit_rate 		99.93
1.miss_rate 		0.07
1.n_upgrade_miss 	135
1.n_bus_snoops 	164
1.n_snoop_hits 	68
1.n_writebacks 	28
Memory Traffic:
1.B_written_bus_to_cache 	23552
1.B_written_cache_to_bus_wb 	3584
1.B_written_cache_to_bus_wt 	0
1.B_total_traffic_wb 	27136
1.B_total_traffic_wt 	0
