#! /d/a/fpga-toolchain-build/fpga-toolchain-build/iverilog/_install/bin/vvp
:ivl_version "11.0 (stable)" "(d3b0992)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\va_math.vpi";
:vpi_module "C:\PROGRA~3\CHOCOL~1\lib\iverilog\tools\lib\ivl\v2009.vpi";
S_00000246718eede0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0000024671867420 .scope module, "ImmSrc_de" "ImmSrc_de" 3 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "ImmSrc_de_input";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clrBU";
    .port_info 4 /OUTPUT 3 "ImmSrc_de_output";
o000002467192f3d8 .functor BUFZ 3, C4<zzz>; HiZ drive
v0000024671919360_0 .net "ImmSrc_de_input", 2 0, o000002467192f3d8;  0 drivers
v00000246719188c0_0 .var "ImmSrc_de_output", 2 0;
o000002467192f438 .functor BUFZ 1, C4<z>; HiZ drive
v0000024671918320_0 .net "clk", 0 0, o000002467192f438;  0 drivers
o000002467192f468 .functor BUFZ 1, C4<z>; HiZ drive
v0000024671918280_0 .net "clrBU", 0 0, o000002467192f468;  0 drivers
o000002467192f498 .functor BUFZ 1, C4<z>; HiZ drive
v0000024671918dc0_0 .net "enable", 0 0, o000002467192f498;  0 drivers
E_00000246718fddc0 .event posedge, v0000024671918320_0;
S_00000246718675b0 .scope module, "PC_fe" "PC_fe" 4 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 32 "pc_input";
    .port_info 3 /OUTPUT 32 "pc_out";
o000002467192f5b8 .functor BUFZ 1, C4<z>; HiZ drive
v00000246719181e0_0 .net "clk", 0 0, o000002467192f5b8;  0 drivers
o000002467192f5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0000024671919ae0_0 .net "enable", 0 0, o000002467192f5e8;  0 drivers
v0000024671918640_0 .var "first_time", 0 0;
o000002467192f648 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v00000246719183c0_0 .net "pc_input", 31 0, o000002467192f648;  0 drivers
v0000024671919ea0_0 .var "pc_out", 31 0;
E_00000246718fda40 .event posedge, v00000246719181e0_0;
S_0000024671867740 .scope module, "Processor_tb" "Processor_tb" 5 1;
 .timescale 0 0;
L_00000246718e0770 .functor BUFZ 32, v0000024671989410_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000246718e0460 .functor BUFZ 32, v0000024671982800_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000246718dfac0 .functor BUFZ 32, L_0000024671989c30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000002467198a688 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024671988b50_0 .net *"_ivl_13", 26 0, L_000002467198a688;  1 drivers
L_000002467198a640 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000024671988bf0_0 .net *"_ivl_9", 26 0, L_000002467198a640;  1 drivers
v0000024671988f10_0 .var "clk", 0 0;
v0000024671989190_0 .net "instruction", 31 0, L_00000246718dfac0;  1 drivers
v0000024671989230_0 .net "pc_input", 31 0, L_00000246718e0770;  1 drivers
v00000246719895f0_0 .net "pc_output", 31 0, L_00000246718e0460;  1 drivers
v0000024671989730_0 .net "rs1", 31 0, L_00000246719e3b20;  1 drivers
v0000024671989eb0_0 .net "rs2", 31 0, L_00000246719e2ae0;  1 drivers
L_00000246719e3b20 .concat [ 5 27 0 0], L_00000246719e4340, L_000002467198a640;
L_00000246719e2ae0 .concat [ 5 27 0 0], L_00000246719e3580, L_000002467198a688;
S_00000246718377c0 .scope module, "dut" "Processor" 5 7, 6 48 0, S_0000024671867740;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
v00000246719861b0_0 .var "A", 31 0;
v0000024671984db0_0 .net "ALUASrc", 0 0, v0000024671909bf0_0;  1 drivers
v0000024671984e50_0 .net "ALUASrc_ex_output", 0 0, v0000024671918780_0;  1 drivers
v0000024671985990_0 .net "ALUBSrc", 0 0, v00000246719095b0_0;  1 drivers
v0000024671984770_0 .net "ALUBSrc_ex_output", 0 0, v0000024671919040_0;  1 drivers
v0000024671986250_0 .net "ALUOp", 3 0, v0000024671974750_0;  1 drivers
v0000024671984810_0 .net "ALUOp_ex_output", 3 0, v0000024671918960_0;  1 drivers
v0000024671984950_0 .net "ALURes_me_output", 31 0, v0000024671919540_0;  1 drivers
v00000246719846d0_0 .net "ALURes_wb_output", 31 0, v0000024671919720_0;  1 drivers
v0000024671985c10_0 .var "B", 31 0;
v00000246719850d0_0 .net "BUOp_ex_output", 4 0, v0000024671909fb0_0;  1 drivers
v00000246719849f0_0 .net "BrOp", 4 0, v00000246719737b0_0;  1 drivers
v0000024671984ef0_0 .net "DMCtrl", 2 0, v00000246719738f0_0;  1 drivers
v0000024671984b30_0 .net "DMCtrl_ex_output", 2 0, v00000246719747f0_0;  1 drivers
v0000024671985170_0 .net "DMCtrl_me_output", 2 0, v00000246719746b0_0;  1 drivers
v0000024671986390_0 .net "DMDataRd_wb_output", 31 0, v0000024671973d50_0;  1 drivers
v00000246719844f0_0 .net "DMRd", 0 0, v0000024671973a30_0;  1 drivers
o0000024671930968 .functor BUFZ 1, C4<z>; HiZ drive
v0000024671985cb0_0 .net "DMRd_ex", 0 0, o0000024671930968;  0 drivers
v0000024671984bd0_0 .net "DMRd_ex_output", 0 0, v0000024671974070_0;  1 drivers
v0000024671984590_0 .net "DMWr", 0 0, v0000024671974bb0_0;  1 drivers
v0000024671984f90_0 .net "DMWr_ex_output", 0 0, v0000024671974390_0;  1 drivers
v0000024671984630_0 .net "DMWr_me_output", 0 0, v0000024671974430_0;  1 drivers
v0000024671985030_0 .net "DataRd", 31 0, v0000024671974d90_0;  1 drivers
v00000246719853f0_0 .var "DataWr", 31 0;
v0000024671985210_0 .var "FUAMux", 31 0;
v0000024671985670_0 .net "FUASrc", 1 0, v0000024671974570_0;  1 drivers
v00000246719852b0_0 .var "FUBMux", 31 0;
v0000024671985df0_0 .net "FUBSrc", 1 0, v00000246719749d0_0;  1 drivers
v00000246719855d0_0 .net "HDUStall", 0 0, v000002467197faa0_0;  1 drivers
v0000024671985350_0 .net "ImmExt", 31 0, v0000024671980180_0;  1 drivers
v0000024671985490_0 .net "ImmExt_ex_output", 31 0, v000002467197f0a0_0;  1 drivers
v0000024671985850_0 .net "ImmSrc", 2 0, v0000024671973cb0_0;  1 drivers
v0000024671985e90_0 .net "Inst_de_output", 31 0, v000002467197ffa0_0;  1 drivers
v0000024671985d50_0 .net "NextPCSrc", 0 0, v00000246719197c0_0;  1 drivers
v0000024671989690_0 .net "PCInc_de_output", 31 0, v000002467197f3c0_0;  1 drivers
v0000024671989ff0_0 .net "PCInc_ex_output", 31 0, v000002467197f640_0;  1 drivers
v0000024671989370_0 .net "PCInc_me_output", 31 0, v000002467197fb40_0;  1 drivers
v0000024671988510_0 .net "PCInc_wb_output", 31 0, v000002467197f780_0;  1 drivers
v0000024671989cd0_0 .net "PC_de_output", 31 0, v000002467197fa00_0;  1 drivers
v0000024671988830_0 .net "PC_ex_output", 31 0, v000002467197e600_0;  1 drivers
v000002467198a270_0 .net "RUDataWrSrc", 1 0, v0000024671973ad0_0;  1 drivers
v000002467198a090_0 .net "RUDataWrSrc_ex_output", 1 0, v0000024671983de0_0;  1 drivers
v0000024671988650_0 .net "RUDataWrSrc_me_output", 1 0, v0000024671983160_0;  1 drivers
v000002467198a3b0_0 .net "RUDataWrSrc_wb_output", 1 0, v00000246719826c0_0;  1 drivers
v0000024671989f50_0 .net "RURs1", 31 0, L_00000246718e0380;  1 drivers
v000002467198a130_0 .net "RURs2", 31 0, L_00000246718e0b60;  1 drivers
v0000024671988c90_0 .net "RUWr", 0 0, v0000024671974110_0;  1 drivers
v00000246719888d0_0 .net "RUWr_ex_output", 0 0, v0000024671983340_0;  1 drivers
v0000024671988790_0 .net "RUWr_me_output", 0 0, v00000246719824e0_0;  1 drivers
o0000024671932258 .functor BUFZ 1, C4<z>; HiZ drive
v0000024671988dd0_0 .net "RUWr_wb", 0 0, o0000024671932258;  0 drivers
v0000024671989d70_0 .net "RUWr_wb_output", 0 0, v0000024671983ca0_0;  1 drivers
v00000246719892d0_0 .net "RUrs1_ex_output", 31 0, v0000024671983d40_0;  1 drivers
v00000246719894b0_0 .net "RUrs2_ex_output", 31 0, v0000024671983fc0_0;  1 drivers
v0000024671988fb0_0 .net "RUrs2_me_output", 31 0, v00000246719841a0_0;  1 drivers
v00000246719885b0_0 .net "S", 31 0, v00000246719186e0_0;  1 drivers
v00000246719886f0_0 .net "clk", 0 0, v0000024671988f10_0;  1 drivers
v0000024671989050_0 .net "instruction", 31 0, L_0000024671989c30;  1 drivers
v0000024671989410_0 .var "pc_input", 31 0;
v0000024671988970_0 .net "pc_out", 31 0, v0000024671982800_0;  1 drivers
v0000024671988a10_0 .var "pc_out_plus_4", 31 0;
v0000024671988ab0_0 .net "rd", 4 0, L_00000246719e4160;  1 drivers
v0000024671989550_0 .net "rd_ex_output", 4 0, v0000024671984a90_0;  1 drivers
v0000024671988d30_0 .net "rd_me_output", 4 0, v0000024671985530_0;  1 drivers
v000002467198a1d0_0 .net "rd_wb_output", 4 0, v00000246719848b0_0;  1 drivers
v0000024671988e70_0 .net "rs1", 4 0, L_00000246719e4340;  1 drivers
v0000024671989e10_0 .net "rs1_ex_output", 4 0, v0000024671984c70_0;  1 drivers
v00000246719890f0_0 .net "rs2", 4 0, L_00000246719e3580;  1 drivers
v000002467198a310_0 .net "rs2_ex_output", 4 0, v0000024671985b70_0;  1 drivers
E_00000246718fda80/0 .event edge, v000002467197f1e0_0, v0000024671974570_0, v00000246719832a0_0, v0000024671919540_0;
E_00000246718fda80/1 .event edge, v0000024671983d40_0, v00000246719749d0_0, v0000024671983fc0_0, v0000024671918780_0;
E_00000246718fda80/2 .event edge, v000002467197e600_0, v0000024671919e00_0, v0000024671919040_0, v000002467197f0a0_0;
E_00000246718fda80/3 .event edge, v0000024671919d60_0, v0000024671918820_0, v00000246719186e0_0, v000002467197f140_0;
E_00000246718fda80/4 .event edge, v00000246719826c0_0, v000002467197f780_0, v0000024671973d50_0, v0000024671919720_0;
E_00000246718fda80 .event/or E_00000246718fda80/0, E_00000246718fda80/1, E_00000246718fda80/2, E_00000246718fda80/3, E_00000246718fda80/4;
L_00000246719e4200 .part v000002467197ffa0_0, 0, 7;
L_00000246719e33a0 .part v000002467197ffa0_0, 12, 3;
L_00000246719e29a0 .part v000002467197ffa0_0, 25, 7;
L_00000246719e4340 .part v000002467197ffa0_0, 15, 5;
L_00000246719e3580 .part v000002467197ffa0_0, 20, 5;
L_00000246719e4160 .part v000002467197ffa0_0, 7, 5;
L_00000246719e3a80 .part v000002467197ffa0_0, 7, 25;
S_0000024671837a00 .scope module, "ALU" "ALU" 6 469, 7 2 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /INPUT 4 "AluOp";
    .port_info 3 /OUTPUT 32 "S";
v0000024671919f40_0 .net "A", 31 0, v00000246719861b0_0;  1 drivers
v0000024671918be0_0 .net "AluOp", 3 0, v0000024671918960_0;  alias, 1 drivers
v00000246719185a0_0 .net "B", 31 0, v0000024671985c10_0;  1 drivers
v00000246719186e0_0 .var "S", 31 0;
E_00000246718fd180 .event edge, v0000024671918be0_0, v0000024671919f40_0, v00000246719185a0_0;
S_0000024671874e30 .scope module, "ALUASrc_ex" "ALUASrc_ex" 6 262, 8 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ALUASrc_ex_input";
    .port_info 2 /INPUT 1 "clrHDU";
    .port_info 3 /INPUT 1 "clrBU";
    .port_info 4 /OUTPUT 1 "ALUASrc_ex_output";
v0000024671918d20_0 .net "ALUASrc_ex_input", 0 0, v0000024671909bf0_0;  alias, 1 drivers
v0000024671918780_0 .var "ALUASrc_ex_output", 0 0;
v0000024671918460_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v0000024671918820_0 .net "clrBU", 0 0, v00000246719197c0_0;  alias, 1 drivers
v00000246719190e0_0 .net "clrHDU", 0 0, v000002467197faa0_0;  alias, 1 drivers
E_00000246718fd1c0 .event posedge, v0000024671918460_0;
S_0000024671874fc0 .scope module, "ALUBSrc_ex" "ALUBSrc_ex" 6 271, 9 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ALUBSrc_ex_input";
    .port_info 2 /INPUT 1 "clrHDU";
    .port_info 3 /INPUT 1 "clrBU";
    .port_info 4 /OUTPUT 1 "ALUBSrc_ex_output";
v00000246719199a0_0 .net "ALUBSrc_ex_input", 0 0, v00000246719095b0_0;  alias, 1 drivers
v0000024671919040_0 .var "ALUBSrc_ex_output", 0 0;
v0000024671918f00_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v0000024671919680_0 .net "clrBU", 0 0, v00000246719197c0_0;  alias, 1 drivers
v00000246719194a0_0 .net "clrHDU", 0 0, v000002467197faa0_0;  alias, 1 drivers
S_0000024671875150 .scope module, "ALUOP_ex" "ALUOp_ex" 6 280, 10 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 4 "ALUOp_ex_input";
    .port_info 2 /INPUT 1 "clrHDU";
    .port_info 3 /INPUT 1 "clrBU";
    .port_info 4 /OUTPUT 4 "ALUOp_ex_output";
v00000246719195e0_0 .net "ALUOp_ex_input", 3 0, v0000024671974750_0;  alias, 1 drivers
v0000024671918960_0 .var "ALUOp_ex_output", 3 0;
v0000024671919b80_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v0000024671919fe0_0 .net "clrBU", 0 0, v00000246719197c0_0;  alias, 1 drivers
v00000246719192c0_0 .net "clrHDU", 0 0, v000002467197faa0_0;  alias, 1 drivers
S_0000024671882cd0 .scope module, "ALURes_me" "ALURes_me" 6 509, 11 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ALURes_me_input";
    .port_info 2 /OUTPUT 32 "ALURes_me_output";
v0000024671919c20_0 .net "ALURes_me_input", 31 0, v00000246719186e0_0;  alias, 1 drivers
v0000024671919540_0 .var "ALURes_me_output", 31 0;
v0000024671919cc0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_0000024671882e60 .scope module, "ALURes_wb" "ALURes_wb" 6 566, 12 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ALURes_wb_input";
    .port_info 2 /OUTPUT 32 "ALURes_wb_output";
v0000024671918e60_0 .net "ALURes_wb_input", 31 0, v0000024671919540_0;  alias, 1 drivers
v0000024671919720_0 .var "ALURes_wb_output", 31 0;
v0000024671918a00_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_0000024671882ff0 .scope module, "BU" "BranchUnit" 6 392, 13 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "RURs1";
    .port_info 1 /INPUT 32 "RURs2";
    .port_info 2 /INPUT 5 "BrOp";
    .port_info 3 /OUTPUT 1 "NextPCSrc";
v0000024671918aa0_0 .net "BrOp", 4 0, v0000024671909fb0_0;  alias, 1 drivers
v00000246719197c0_0 .var "NextPCSrc", 0 0;
v0000024671919e00_0 .net "RURs1", 31 0, v0000024671985210_0;  1 drivers
v0000024671919d60_0 .net "RURs2", 31 0, v00000246719852b0_0;  1 drivers
E_00000246718fdb00 .event edge, v0000024671918aa0_0, v0000024671919e00_0, v0000024671919d60_0;
S_000002467187bce0 .scope module, "BUOp_ex" "BUOp_ex" 6 289, 14 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "BUOp_ex_input";
    .port_info 2 /INPUT 1 "clrHDU";
    .port_info 3 /INPUT 1 "clrBU";
    .port_info 4 /OUTPUT 5 "BUOp_ex_output";
v0000024671918fa0_0 .net "BUOp_ex_input", 4 0, v00000246719737b0_0;  alias, 1 drivers
v0000024671909fb0_0 .var "BUOp_ex_output", 4 0;
v0000024671909330_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v00000246719093d0_0 .net "clrBU", 0 0, v00000246719197c0_0;  alias, 1 drivers
v0000024671909970_0 .net "clrHDU", 0 0, v000002467197faa0_0;  alias, 1 drivers
S_000002467187be70 .scope module, "CO" "ControlUnit" 6 215, 15 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "Funct3";
    .port_info 2 /INPUT 7 "Funct7";
    .port_info 3 /OUTPUT 1 "RUWr";
    .port_info 4 /OUTPUT 4 "ALUOp";
    .port_info 5 /OUTPUT 3 "ImmSrc";
    .port_info 6 /OUTPUT 1 "ALUASrc";
    .port_info 7 /OUTPUT 1 "ALUBSrc";
    .port_info 8 /OUTPUT 1 "DMWr";
    .port_info 9 /OUTPUT 3 "DMCtrl";
    .port_info 10 /OUTPUT 5 "BrOp";
    .port_info 11 /OUTPUT 2 "RUDataWrSrc";
    .port_info 12 /OUTPUT 1 "DMRd";
v0000024671909bf0_0 .var "ALUASrc", 0 0;
v00000246719095b0_0 .var "ALUBSrc", 0 0;
v0000024671974750_0 .var "ALUOp", 3 0;
v00000246719737b0_0 .var "BrOp", 4 0;
v00000246719738f0_0 .var "DMCtrl", 2 0;
v0000024671973a30_0 .var "DMRd", 0 0;
v0000024671974bb0_0 .var "DMWr", 0 0;
v0000024671973490_0 .net "Funct3", 2 0, L_00000246719e33a0;  1 drivers
v0000024671973850_0 .net "Funct7", 6 0, L_00000246719e29a0;  1 drivers
v0000024671973cb0_0 .var "ImmSrc", 2 0;
v0000024671973ad0_0 .var "RUDataWrSrc", 1 0;
v0000024671974110_0 .var "RUWr", 0 0;
v0000024671973990_0 .net "opcode", 6 0, L_00000246719e4200;  1 drivers
E_00000246718fde00 .event edge, v0000024671973990_0, v0000024671973850_0, v0000024671973490_0;
S_000002467187c000 .scope module, "DM" "DataMemory" 6 527, 16 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Address";
    .port_info 1 /INPUT 32 "DataWr";
    .port_info 2 /INPUT 1 "DMWr";
    .port_info 3 /INPUT 3 "DMCtrl";
    .port_info 4 /OUTPUT 32 "DataRd";
v00000246719741b0_0 .net "Address", 31 0, v0000024671919540_0;  alias, 1 drivers
v00000246719751f0_0 .net "DMCtrl", 2 0, v00000246719746b0_0;  alias, 1 drivers
v0000024671975150_0 .net "DMWr", 0 0, v0000024671974430_0;  alias, 1 drivers
v0000024671974d90_0 .var "DataRd", 31 0;
v0000024671973530_0 .net "DataWr", 31 0, v00000246719841a0_0;  alias, 1 drivers
v0000024671974a70 .array "Memory", 2048 0, 7 0;
E_00000246718fd7c0 .event edge, v0000024671975150_0, v00000246719751f0_0, v0000024671973530_0, v0000024671919540_0;
S_000002467187c220 .scope module, "DMCtrl_ex" "DMCtrl_ex" 6 298, 17 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "DMCtrl_ex_input";
    .port_info 2 /INPUT 1 "clrHDU";
    .port_info 3 /INPUT 1 "clrBU";
    .port_info 4 /OUTPUT 3 "DMCtrl_ex_output";
v0000024671974890_0 .net "DMCtrl_ex_input", 2 0, v00000246719738f0_0;  alias, 1 drivers
v00000246719747f0_0 .var "DMCtrl_ex_output", 2 0;
v0000024671973c10_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v0000024671975010_0 .net "clrBU", 0 0, v00000246719197c0_0;  alias, 1 drivers
v0000024671973b70_0 .net "clrHDU", 0 0, v000002467197faa0_0;  alias, 1 drivers
S_000002467187c3b0 .scope module, "DMCtrl_me" "DMCtrl_me" 6 478, 18 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 3 "DMCtrl_me_input";
    .port_info 2 /OUTPUT 3 "DMCtrl_me_output";
v0000024671974930_0 .net "DMCtrl_me_input", 2 0, v00000246719747f0_0;  alias, 1 drivers
v00000246719746b0_0 .var "DMCtrl_me_output", 2 0;
v0000024671974250_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_0000024671975f90 .scope module, "DMDataRd_wb" "DMDataRd_wb" 6 560, 19 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "DMDataRd_wb_input";
    .port_info 2 /OUTPUT 32 "DMDataRd_wb_output";
v0000024671973f30_0 .net "DMDataRd_wb_input", 31 0, v0000024671974d90_0;  alias, 1 drivers
v0000024671973d50_0 .var "DMDataRd_wb_output", 31 0;
v0000024671973670_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_00000246719754a0 .scope module, "DMRd_ex" "DMRd_ex" 6 307, 20 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "DMRd_ex_input";
    .port_info 2 /INPUT 1 "clrHDU";
    .port_info 3 /INPUT 1 "clrBU";
    .port_info 4 /OUTPUT 1 "DMRd_ex_output";
v0000024671974610_0 .net "DMRd_ex_input", 0 0, o0000024671930968;  alias, 0 drivers
v0000024671974070_0 .var "DMRd_ex_output", 0 0;
v00000246719742f0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v0000024671974b10_0 .net "clrBU", 0 0, v00000246719197c0_0;  alias, 1 drivers
v00000246719735d0_0 .net "clrHDU", 0 0, v000002467197faa0_0;  alias, 1 drivers
S_0000024671976120 .scope module, "DMWr_ex" "DMWr_ex" 6 316, 21 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "DMWr_ex_input";
    .port_info 2 /INPUT 1 "clrHDU";
    .port_info 3 /INPUT 1 "clrBU";
    .port_info 4 /OUTPUT 1 "DMWr_ex_output";
v0000024671974e30_0 .net "DMWr_ex_input", 0 0, v0000024671974bb0_0;  alias, 1 drivers
v0000024671974390_0 .var "DMWr_ex_output", 0 0;
v0000024671973e90_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v0000024671975290_0 .net "clrBU", 0 0, v00000246719197c0_0;  alias, 1 drivers
v0000024671973fd0_0 .net "clrHDU", 0 0, v000002467197faa0_0;  alias, 1 drivers
S_0000024671975630 .scope module, "DMWr_me" "DMWr_me" 6 484, 22 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "DMWr_me_input";
    .port_info 2 /OUTPUT 1 "DMWr_me_output";
v0000024671973df0_0 .net "DMWr_me_input", 0 0, v0000024671974390_0;  alias, 1 drivers
v0000024671974430_0 .var "DMWr_me_output", 0 0;
v00000246719744d0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_0000024671975950 .scope module, "FU" "ForwardingUnit" 6 399, 23 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1_ex";
    .port_info 1 /INPUT 5 "rs2_ex";
    .port_info 2 /INPUT 5 "rd_me";
    .port_info 3 /INPUT 1 "RUWr_me";
    .port_info 4 /INPUT 1 "RUWr_wb";
    .port_info 5 /INPUT 5 "rd_wb";
    .port_info 6 /OUTPUT 2 "FUASrc";
    .port_info 7 /OUTPUT 2 "FUBSrc";
v0000024671974570_0 .var "FUASrc", 1 0;
v00000246719749d0_0 .var "FUBSrc", 1 0;
v00000246719750b0_0 .net "RUWr_me", 0 0, v00000246719824e0_0;  alias, 1 drivers
v0000024671975330_0 .net "RUWr_wb", 0 0, v0000024671983ca0_0;  alias, 1 drivers
v0000024671974c50_0 .net "rd_me", 4 0, v0000024671985530_0;  alias, 1 drivers
v0000024671974cf0_0 .net "rd_wb", 4 0, v00000246719848b0_0;  alias, 1 drivers
v0000024671973710_0 .net "rs1_ex", 4 0, v0000024671984c70_0;  alias, 1 drivers
v0000024671974ed0_0 .net "rs2_ex", 4 0, v0000024671985b70_0;  alias, 1 drivers
E_00000246718f7a40/0 .event edge, v00000246719750b0_0, v0000024671974c50_0, v0000024671973710_0, v0000024671975330_0;
E_00000246718f7a40/1 .event edge, v0000024671974cf0_0, v0000024671974ed0_0;
E_00000246718f7a40 .event/or E_00000246718f7a40/0, E_00000246718f7a40/1;
S_0000024671975ae0 .scope module, "HDU" "HazardDetectionUnit" 6 236, 24 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "rs1_de";
    .port_info 1 /INPUT 5 "rs2_de";
    .port_info 2 /INPUT 5 "rd_ex";
    .port_info 3 /INPUT 1 "DMRd_ex";
    .port_info 4 /OUTPUT 1 "HDUStall";
v0000024671974f70_0 .net "DMRd_ex", 0 0, o0000024671930968;  alias, 0 drivers
v000002467197faa0_0 .var "HDUStall", 0 0;
v000002467197fe60_0 .net "rd_ex", 4 0, v0000024671984a90_0;  alias, 1 drivers
v000002467197ed80_0 .net "rs1_de", 4 0, L_00000246719e4340;  alias, 1 drivers
v000002467197e6a0_0 .net "rs2_de", 4 0, L_00000246719e3580;  alias, 1 drivers
E_00000246718f9300 .event edge, v0000024671974610_0, v000002467197ed80_0, v000002467197fe60_0, v000002467197e6a0_0;
S_0000024671975c70 .scope module, "IG" "ImmediateGenerator" 6 255, 25 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "Inst";
    .port_info 1 /INPUT 3 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v0000024671980180_0 .var "ImmExt", 31 0;
v000002467197ec40_0 .net "ImmSrc", 2 0, v0000024671973cb0_0;  alias, 1 drivers
v00000246719802c0_0 .net "Inst", 24 0, L_00000246719e3a80;  1 drivers
E_00000246718f99c0 .event edge, v0000024671973cb0_0, v00000246719802c0_0;
S_00000246719762b0 .scope module, "IM" "InstructionMemory" 6 180, 26 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "instruction";
v000002467197eba0_0 .net *"_ivl_0", 7 0, L_00000246719897d0;  1 drivers
L_000002467198a520 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v000002467197e740_0 .net/2u *"_ivl_10", 31 0, L_000002467198a520;  1 drivers
v000002467197f000_0 .net *"_ivl_12", 31 0, L_0000024671989a50;  1 drivers
v000002467197eec0_0 .net *"_ivl_14", 7 0, L_0000024671989af0;  1 drivers
L_000002467198a568 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0000024671980360_0 .net/2u *"_ivl_16", 31 0, L_000002467198a568;  1 drivers
v000002467197eb00_0 .net *"_ivl_18", 31 0, L_0000024671989b90;  1 drivers
v000002467197ef60_0 .net *"_ivl_2", 7 0, L_0000024671989870;  1 drivers
L_000002467198a4d8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000002467197ff00_0 .net/2u *"_ivl_4", 31 0, L_000002467198a4d8;  1 drivers
v000002467197e880_0 .net *"_ivl_6", 31 0, L_0000024671989910;  1 drivers
v000002467197e7e0_0 .net *"_ivl_8", 7 0, L_00000246719899b0;  1 drivers
v000002467197f1e0_0 .net "address", 31 0, v0000024671982800_0;  alias, 1 drivers
v000002467197f960_0 .net "instruction", 31 0, L_0000024671989c30;  alias, 1 drivers
v000002467197f500 .array "memory", 256 0, 7 0;
L_00000246719897d0 .array/port v000002467197f500, v0000024671982800_0;
L_0000024671989870 .array/port v000002467197f500, L_0000024671989910;
L_0000024671989910 .arith/sum 32, v0000024671982800_0, L_000002467198a4d8;
L_00000246719899b0 .array/port v000002467197f500, L_0000024671989a50;
L_0000024671989a50 .arith/sum 32, v0000024671982800_0, L_000002467198a520;
L_0000024671989af0 .array/port v000002467197f500, L_0000024671989b90;
L_0000024671989b90 .arith/sum 32, v0000024671982800_0, L_000002467198a568;
L_0000024671989c30 .concat [ 8 8 8 8], L_0000024671989af0, L_00000246719899b0, L_0000024671989870, L_00000246719897d0;
S_00000246719757c0 .scope module, "ImmExt_ex" "ImmExt_ex" 6 343, 27 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "ImmExt_ex_input";
    .port_info 2 /OUTPUT 32 "ImmExt_ex_output";
v000002467197ee20_0 .net "ImmExt_ex_input", 31 0, v0000024671980180_0;  alias, 1 drivers
v000002467197f0a0_0 .var "ImmExt_ex_output", 31 0;
v000002467197f320_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_0000024671975e00 .scope module, "Inst_de" "Inst_de" 6 201, 28 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "Inst_de_input";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clrBU";
    .port_info 4 /OUTPUT 32 "Inst_de_output";
v000002467197f280_0 .net "Inst_de_input", 31 0, L_0000024671989c30;  alias, 1 drivers
v000002467197ffa0_0 .var "Inst_de_output", 31 0;
v000002467197fc80_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v000002467197e4c0_0 .net "clrBU", 0 0, v00000246719197c0_0;  alias, 1 drivers
v00000246719800e0_0 .net "enable", 0 0, v000002467197faa0_0;  alias, 1 drivers
S_0000024671981920 .scope module, "PCInc_de" "PCInc_de" 6 185, 29 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PCInc_de_input";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clrBU";
    .port_info 4 /OUTPUT 32 "PCInc_de_output";
v000002467197f140_0 .net "PCInc_de_input", 31 0, v0000024671988a10_0;  1 drivers
v000002467197f3c0_0 .var "PCInc_de_output", 31 0;
v000002467197e9c0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v000002467197f460_0 .net "clrBU", 0 0, v00000246719197c0_0;  alias, 1 drivers
v000002467197f5a0_0 .net "enable", 0 0, v000002467197faa0_0;  alias, 1 drivers
S_00000246719820f0 .scope module, "PCInc_ex" "PCInc_ex" 6 349, 30 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PCInc_ex_input";
    .port_info 2 /OUTPUT 32 "PCInc_ex_output";
v0000024671980040_0 .net "PCInc_ex_input", 31 0, v000002467197f3c0_0;  alias, 1 drivers
v000002467197f640_0 .var "PCInc_ex_output", 31 0;
v000002467197f6e0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_0000024671981150 .scope module, "PCInc_me" "PCInc_me" 6 503, 31 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PCInc_me_input";
    .port_info 2 /OUTPUT 32 "PCInc_me_output";
v000002467197ea60_0 .net "PCInc_me_input", 31 0, v000002467197f640_0;  alias, 1 drivers
v000002467197fb40_0 .var "PCInc_me_output", 31 0;
v000002467197fbe0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_00000246719807f0 .scope module, "PCInc_wb" "PCInc_wb" 6 554, 32 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PCInc_wb_input";
    .port_info 2 /OUTPUT 32 "PCInc_wb_output";
v0000024671980220_0 .net "PCInc_wb_input", 31 0, v000002467197fb40_0;  alias, 1 drivers
v000002467197f780_0 .var "PCInc_wb_output", 31 0;
v000002467197f820_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_0000024671980980 .scope module, "PC_de" "PC_de" 6 193, 33 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PC_de_input";
    .port_info 2 /INPUT 1 "enable";
    .port_info 3 /INPUT 1 "clrBU";
    .port_info 4 /OUTPUT 32 "PC_de_output";
v000002467197fd20_0 .net "PC_de_input", 31 0, v0000024671982800_0;  alias, 1 drivers
v000002467197fa00_0 .var "PC_de_output", 31 0;
v000002467197ece0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v000002467197e560_0 .net "clrBU", 0 0, v00000246719197c0_0;  alias, 1 drivers
v000002467197f8c0_0 .net "enable", 0 0, v000002467197faa0_0;  alias, 1 drivers
S_0000024671980660 .scope module, "PC_ex" "PC_ex" 6 355, 34 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "PC_ex_input";
    .port_info 2 /OUTPUT 32 "PC_ex_output";
v000002467197fdc0_0 .net "PC_ex_input", 31 0, v000002467197fa00_0;  alias, 1 drivers
v000002467197e600_0 .var "PC_ex_output", 31 0;
v000002467197e920_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_0000024671980b10 .scope module, "PC_fe" "ProgramCounter" 6 173, 35 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "pc_input";
    .port_info 2 /OUTPUT 32 "pc_out";
v0000024671982da0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v0000024671982f80_0 .var "first_time", 0 0;
v0000024671982ee0_0 .net "pc_input", 31 0, v0000024671989410_0;  1 drivers
v0000024671982800_0 .var "pc_out", 31 0;
S_0000024671980ca0 .scope module, "RUDataWrSrc_ex" "RUDataWrSrc_ex" 6 325, 36 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "RUDataWrSrc_ex_input";
    .port_info 2 /INPUT 1 "clrHDU";
    .port_info 3 /INPUT 1 "clrBU";
    .port_info 4 /OUTPUT 2 "RUDataWrSrc_ex_output";
v00000246719830c0_0 .net "RUDataWrSrc_ex_input", 1 0, v0000024671973ad0_0;  alias, 1 drivers
v0000024671983de0_0 .var "RUDataWrSrc_ex_output", 1 0;
v0000024671983520_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v00000246719829e0_0 .net "clrBU", 0 0, v00000246719197c0_0;  alias, 1 drivers
v0000024671983c00_0 .net "clrHDU", 0 0, v000002467197faa0_0;  alias, 1 drivers
S_0000024671981ab0 .scope module, "RUDataWrSrc_me" "RUDataWrSrc_me" 6 490, 37 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "RUDataWrSrc_me_input";
    .port_info 2 /OUTPUT 2 "RUDataWrSrc_me_output";
v0000024671982a80_0 .net "RUDataWrSrc_me_input", 1 0, v0000024671983de0_0;  alias, 1 drivers
v0000024671983160_0 .var "RUDataWrSrc_me_output", 1 0;
v00000246719835c0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_00000246719812e0 .scope module, "RUDataWrSrc_wb" "RUDataWrSrc_wb" 6 536, 38 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "RUDataWrSrc_wb_input";
    .port_info 2 /OUTPUT 2 "RUDataWrSrc_wb_output";
v0000024671983200_0 .net "RUDataWrSrc_wb_input", 1 0, v0000024671983de0_0;  alias, 1 drivers
v00000246719826c0_0 .var "RUDataWrSrc_wb_output", 1 0;
v00000246719842e0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_0000024671981c40 .scope module, "RUWr_ex" "RUWr_ex" 6 334, 39 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RUWr_ex_input";
    .port_info 2 /INPUT 1 "clrHDU";
    .port_info 3 /INPUT 1 "clrBU";
    .port_info 4 /OUTPUT 1 "RUWr_ex_output";
v0000024671982b20_0 .net "RUWr_ex_input", 0 0, v0000024671974110_0;  alias, 1 drivers
v0000024671983340_0 .var "RUWr_ex_output", 0 0;
v0000024671983980_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v0000024671982d00_0 .net "clrBU", 0 0, v00000246719197c0_0;  alias, 1 drivers
v0000024671983e80_0 .net "clrHDU", 0 0, v000002467197faa0_0;  alias, 1 drivers
S_0000024671980e30 .scope module, "RUWr_me" "RUWr_me" 6 496, 40 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RUWr_me_input";
    .port_info 2 /OUTPUT 1 "RUWr_me_output";
v0000024671983020_0 .net "RUWr_me_input", 0 0, v0000024671983340_0;  alias, 1 drivers
v00000246719824e0_0 .var "RUWr_me_output", 0 0;
v0000024671983660_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_00000246719804d0 .scope module, "RUWr_wb" "RUWr_wb" 6 542, 41 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RUWr_wb_input";
    .port_info 2 /OUTPUT 1 "RUWr_wb_output";
v0000024671984380_0 .net "RUWr_wb_input", 0 0, v0000024671983340_0;  alias, 1 drivers
v0000024671983ca0_0 .var "RUWr_wb_output", 0 0;
v00000246719828a0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_0000024671981dd0 .scope module, "RUnit" "RegisterUnit" 6 244, 42 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1";
    .port_info 2 /INPUT 5 "rs2";
    .port_info 3 /INPUT 5 "rd";
    .port_info 4 /INPUT 32 "DataWr";
    .port_info 5 /INPUT 1 "RUWr";
    .port_info 6 /OUTPUT 32 "RURs1";
    .port_info 7 /OUTPUT 32 "RURs2";
L_00000246718e0380 .functor BUFZ 32, L_00000246719e2c20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_00000246718e0b60 .functor BUFZ 32, L_00000246719e2cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000246719832a0_0 .net "DataWr", 31 0, v00000246719853f0_0;  1 drivers
v0000024671982bc0 .array "RU", 31 0, 31 0;
v0000024671982580_0 .net "RURs1", 31 0, L_00000246718e0380;  alias, 1 drivers
v0000024671982c60_0 .net "RURs2", 31 0, L_00000246718e0b60;  alias, 1 drivers
v0000024671982e40_0 .net "RUWr", 0 0, o0000024671932258;  alias, 0 drivers
v00000246719833e0_0 .net *"_ivl_0", 31 0, L_00000246719e2c20;  1 drivers
v0000024671983480_0 .net *"_ivl_10", 6 0, L_00000246719e43e0;  1 drivers
L_000002467198a5f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024671982620_0 .net *"_ivl_13", 1 0, L_000002467198a5f8;  1 drivers
v0000024671982760_0 .net *"_ivl_2", 6 0, L_00000246719e39e0;  1 drivers
L_000002467198a5b0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0000024671983a20_0 .net *"_ivl_5", 1 0, L_000002467198a5b0;  1 drivers
v0000024671983700_0 .net *"_ivl_8", 31 0, L_00000246719e2cc0;  1 drivers
v00000246719837a0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v0000024671983840_0 .net "rd", 4 0, L_00000246719e4160;  alias, 1 drivers
v00000246719838e0_0 .net "rs1", 4 0, L_00000246719e4340;  alias, 1 drivers
v0000024671983ac0_0 .net "rs2", 4 0, L_00000246719e3580;  alias, 1 drivers
L_00000246719e2c20 .array/port v0000024671982bc0, L_00000246719e39e0;
L_00000246719e39e0 .concat [ 5 2 0 0], L_00000246719e4340, L_000002467198a5b0;
L_00000246719e2cc0 .array/port v0000024671982bc0, L_00000246719e43e0;
L_00000246719e43e0 .concat [ 5 2 0 0], L_00000246719e3580, L_000002467198a5f8;
S_0000024671980fc0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 42 15, 42 15 0, S_0000024671981dd0;
 .timescale 0 0;
v0000024671982940_0 .var/2s "i", 31 0;
S_0000024671981f60 .scope module, "RUrs1_ex" "RUrs1_ex" 6 361, 43 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "RUrs1_ex_input";
    .port_info 2 /OUTPUT 32 "RUrs1_ex_output";
v0000024671983b60_0 .net "RUrs1_ex_input", 31 0, L_00000246718e0380;  alias, 1 drivers
v0000024671983d40_0 .var "RUrs1_ex_output", 31 0;
v0000024671984100_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_0000024671982280 .scope module, "RUrs2_ex" "RUrs2_ex" 6 367, 44 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "RUrs2_ex_input";
    .port_info 2 /OUTPUT 32 "RUrs2_ex_output";
v0000024671983f20_0 .net "RUrs2_ex_input", 31 0, L_00000246718e0b60;  alias, 1 drivers
v0000024671983fc0_0 .var "RUrs2_ex_output", 31 0;
v0000024671984240_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_0000024671981470 .scope module, "RUrs2_me" "RUrs2_me" 6 515, 45 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 32 "RUrs2_me_input";
    .port_info 2 /OUTPUT 32 "RUrs2_me_output";
v0000024671984060_0 .net "RUrs2_me_input", 31 0, v0000024671983fc0_0;  alias, 1 drivers
v00000246719841a0_0 .var "RUrs2_me_output", 31 0;
v00000246719857b0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
S_0000024671981600 .scope module, "rd_ex" "rd_ex" 6 373, 46 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rd_ex_input";
    .port_info 2 /OUTPUT 5 "rd_ex_output";
v0000024671985fd0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v0000024671985ad0_0 .net "rd_ex_input", 4 0, L_00000246719e4160;  alias, 1 drivers
v0000024671984a90_0 .var "rd_ex_output", 4 0;
S_0000024671981790 .scope module, "rd_me" "rd_me" 6 521, 47 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rd_me_input";
    .port_info 2 /OUTPUT 5 "rd_me_output";
v00000246719858f0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v0000024671985f30_0 .net "rd_me_input", 4 0, v0000024671984a90_0;  alias, 1 drivers
v0000024671985530_0 .var "rd_me_output", 4 0;
S_0000024671987ae0 .scope module, "rd_wb" "rd_wb" 6 548, 48 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rd_wb_input";
    .port_info 2 /OUTPUT 5 "rd_wb_output";
v0000024671985710_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v0000024671986070_0 .net "rd_wb_input", 4 0, v0000024671985530_0;  alias, 1 drivers
v00000246719848b0_0 .var "rd_wb_output", 4 0;
S_00000246719882b0 .scope module, "rs1_ex" "rs1_ex" 6 379, 49 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs1_ex_input";
    .port_info 2 /OUTPUT 5 "rs1_ex_output";
v00000246719862f0_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v0000024671986110_0 .net "rs1_ex_input", 4 0, L_00000246719e4340;  alias, 1 drivers
v0000024671984c70_0 .var "rs1_ex_output", 4 0;
S_0000024671987950 .scope module, "rs2_ex" "rs2_ex" 6 385, 50 1 0, S_00000246718377c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 5 "rs2_ex_input";
    .port_info 2 /OUTPUT 5 "rs2_ex_output";
v0000024671984d10_0 .net "clk", 0 0, v0000024671988f10_0;  alias, 1 drivers
v0000024671985a30_0 .net "rs2_ex_input", 4 0, L_00000246719e3580;  alias, 1 drivers
v0000024671985b70_0 .var "rs2_ex_output", 4 0;
    .scope S_0000024671867420;
T_0 ;
    %wait E_00000246718fddc0;
    %load/vec4 v0000024671918280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v00000246719188c0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000024671918dc0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000024671919360_0;
    %assign/vec4 v00000246719188c0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_00000246718675b0;
T_1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024671918640_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_00000246718675b0;
T_2 ;
    %wait E_00000246718fda40;
    %load/vec4 v0000024671918640_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024671919ea0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024671918640_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v0000024671919ae0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000246719183c0_0;
    %assign/vec4 v0000024671919ea0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000024671980b10;
T_3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024671982f80_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0000024671980b10;
T_4 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671982f80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0000024671982800_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024671982f80_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v0000024671982ee0_0;
    %assign/vec4 v0000024671982800_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_00000246719762b0;
T_5 ;
    %vpi_call/w 26 7 "$readmemh", "test.mem", v000002467197f500 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0000024671981920;
T_6 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v000002467197f460_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002467197f3c0_0, 0;
T_6.0 ;
    %load/vec4 v000002467197f5a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v000002467197f140_0;
    %assign/vec4 v000002467197f3c0_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0000024671980980;
T_7 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v000002467197e560_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002467197fa00_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v000002467197f8c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000002467197fd20_0;
    %assign/vec4 v000002467197fa00_0, 0;
T_7.2 ;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0000024671975e00;
T_8 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v000002467197e4c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000002467197ffa0_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v00000246719800e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000002467197f280_0;
    %assign/vec4 v000002467197ffa0_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000002467187be70;
T_9 ;
    %wait E_00000246718fde00;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 51, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 19, 0, 7;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 3, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_9.0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024671974110_0, 0, 1;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 51, 0, 7;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0000024671973850_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000024671973490_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024671974750_0, 0, 4;
    %jmp T_9.3;
T_9.2 ;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 19, 0, 7;
    %jmp/0xz  T_9.4, 4;
    %load/vec4 v0000024671973490_0;
    %cmpi/e 1, 0, 3;
    %flag_mov 8, 4;
    %load/vec4 v0000024671973490_0;
    %cmpi/e 5, 0, 3;
    %flag_or 4, 8;
    %jmp/0xz  T_9.6, 4;
    %load/vec4 v0000024671973850_0;
    %parti/s 1, 5, 4;
    %load/vec4 v0000024671973490_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024671974750_0, 0, 4;
    %jmp T_9.7;
T_9.6 ;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000024671973490_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024671974750_0, 0, 4;
T_9.7 ;
    %jmp T_9.5;
T_9.4 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024671974750_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000024671973a30_0, 0, 1;
T_9.5 ;
T_9.3 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024671973cb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024671909bf0_0, 0, 1;
    %load/vec4 v0000024671973990_0;
    %parti/s 1, 5, 4;
    %inv;
    %store/vec4 v00000246719095b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024671974bb0_0, 0, 1;
    %load/vec4 v0000024671973490_0;
    %store/vec4 v00000246719738f0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000246719737b0_0, 0, 5;
    %pushi/vec4 0, 0, 1;
    %load/vec4 v0000024671973990_0;
    %parti/s 1, 4, 4;
    %inv;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024671973ad0_0, 0, 2;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 99, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 111, 0, 7;
    %flag_or 4, 8;
    %flag_mov 8, 4;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 35, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_9.8, 4;
    %load/vec4 v0000024671973990_0;
    %parti/s 1, 3, 3;
    %store/vec4 v0000024671974110_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024671974750_0, 0, 4;
    %load/vec4 v0000024671973990_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0000024671909bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246719095b0_0, 0, 1;
    %load/vec4 v0000024671973990_0;
    %parti/s 1, 6, 4;
    %inv;
    %store/vec4 v0000024671974bb0_0, 0, 1;
    %load/vec4 v0000024671973490_0;
    %store/vec4 v00000246719738f0_0, 0, 3;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 99, 0, 7;
    %jmp/0xz  T_9.10, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0000024671973cb0_0, 0, 3;
    %pushi/vec4 1, 0, 2;
    %load/vec4 v0000024671973490_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000246719737b0_0, 0, 5;
    %jmp T_9.11;
T_9.10 ;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 111, 0, 7;
    %jmp/0xz  T_9.12, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0000024671973cb0_0, 0, 3;
    %pushi/vec4 16, 0, 5;
    %store/vec4 v00000246719737b0_0, 0, 5;
    %jmp T_9.13;
T_9.12 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0000024671973cb0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000246719737b0_0, 0, 5;
T_9.13 ;
T_9.11 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024671973ad0_0, 0, 2;
    %jmp T_9.9;
T_9.8 ;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 103, 0, 7;
    %flag_mov 8, 4;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 55, 0, 7;
    %flag_or 4, 8;
    %jmp/0xz  T_9.14, 4;
    %load/vec4 v0000024671973990_0;
    %parti/s 1, 6, 4;
    %store/vec4 v0000024671974110_0, 0, 1;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 103, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_9.16, 8;
    %pushi/vec4 0, 0, 4;
    %jmp/1 T_9.17, 8;
T_9.16 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_9.17, 8;
 ; End of false expr.
    %blend;
T_9.17;
    %store/vec4 v0000024671974750_0, 0, 4;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 103, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_9.18, 8;
    %pushi/vec4 0, 0, 3;
    %jmp/1 T_9.19, 8;
T_9.18 ; End of true expr.
    %pushi/vec4 2, 0, 3;
    %jmp/0 T_9.19, 8;
 ; End of false expr.
    %blend;
T_9.19;
    %store/vec4 v0000024671973cb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024671909bf0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000246719095b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024671974bb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000246719738f0_0, 0, 3;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 103, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_9.20, 8;
    %pushi/vec4 16, 0, 5;
    %jmp/1 T_9.21, 8;
T_9.20 ; End of true expr.
    %pushi/vec4 0, 0, 5;
    %jmp/0 T_9.21, 8;
 ; End of false expr.
    %blend;
T_9.21;
    %store/vec4 v00000246719737b0_0, 0, 5;
    %load/vec4 v0000024671973990_0;
    %cmpi/e 103, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_9.22, 8;
    %pushi/vec4 2, 0, 2;
    %jmp/1 T_9.23, 8;
T_9.22 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_9.23, 8;
 ; End of false expr.
    %blend;
T_9.23;
    %store/vec4 v0000024671973ad0_0, 0, 2;
    %jmp T_9.15;
T_9.14 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024671974110_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000024671974750_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0000024671973cb0_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024671909bf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000246719095b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024671974bb0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000246719738f0_0, 0, 3;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000246719737b0_0, 0, 5;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024671973ad0_0, 0, 2;
T_9.15 ;
T_9.9 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_0000024671975ae0;
T_10 ;
Ewait_0 .event/or E_00000246718f9300, E_0x0;
    %wait Ewait_0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002467197faa0_0, 0, 1;
    %load/vec4 v0000024671974f70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v000002467197ed80_0;
    %load/vec4 v000002467197fe60_0;
    %cmp/e;
    %flag_mov 8, 4;
    %load/vec4 v000002467197e6a0_0;
    %load/vec4 v000002467197fe60_0;
    %cmp/e;
    %flag_or 4, 8;
    %jmp/0xz  T_10.2, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002467197faa0_0, 0, 1;
T_10.2 ;
T_10.0 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000024671981dd0;
T_11 ;
    %fork t_1, S_0000024671980fc0;
    %jmp t_0;
    .scope S_0000024671980fc0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024671982940_0, 0, 32;
T_11.0 ;
    %load/vec4 v0000024671982940_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_11.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0000024671982940_0;
    %store/vec4a v0000024671982bc0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000024671982940_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0000024671982940_0, 0, 32;
    %jmp T_11.0;
T_11.1 ;
    %end;
    .scope S_0000024671981dd0;
t_0 %join;
    %pushi/vec4 1000, 0, 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000024671982bc0, 4, 0;
    %end;
    .thread T_11;
    .scope S_0000024671981dd0;
T_12 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671982e40_0;
    %load/vec4 v0000024671983840_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v00000246719832a0_0;
    %load/vec4 v0000024671983840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024671982bc0, 0, 4;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_0000024671975c70;
T_13 ;
    %wait E_00000246718f99c0;
    %load/vec4 v000002467197ec40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_13.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000024671980180_0, 0, 32;
    %jmp T_13.6;
T_13.0 ;
    %load/vec4 v00000246719802c0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000246719802c0_0;
    %parti/s 12, 13, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024671980180_0, 0, 32;
    %jmp T_13.6;
T_13.1 ;
    %load/vec4 v00000246719802c0_0;
    %parti/s 1, 24, 6;
    %replicate 20;
    %load/vec4 v00000246719802c0_0;
    %parti/s 7, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000246719802c0_0;
    %parti/s 5, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024671980180_0, 0, 32;
    %jmp T_13.6;
T_13.2 ;
    %load/vec4 v00000246719802c0_0;
    %parti/s 1, 24, 6;
    %replicate 19;
    %load/vec4 v00000246719802c0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000246719802c0_0;
    %parti/s 1, 0, 2;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000246719802c0_0;
    %parti/s 6, 18, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000246719802c0_0;
    %parti/s 4, 1, 2;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000024671980180_0, 0, 32;
    %jmp T_13.6;
T_13.3 ;
    %load/vec4 v00000246719802c0_0;
    %parti/s 1, 24, 6;
    %replicate 12;
    %load/vec4 v00000246719802c0_0;
    %parti/s 20, 5, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024671980180_0, 0, 32;
    %jmp T_13.6;
T_13.4 ;
    %load/vec4 v00000246719802c0_0;
    %parti/s 1, 24, 6;
    %replicate 11;
    %load/vec4 v00000246719802c0_0;
    %parti/s 1, 24, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000246719802c0_0;
    %parti/s 8, 5, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000246719802c0_0;
    %parti/s 1, 13, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000246719802c0_0;
    %parti/s 10, 14, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v0000024671980180_0, 0, 32;
    %jmp T_13.6;
T_13.6 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0000024671874e30;
T_14 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v00000246719190e0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000024671918820_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_14.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024671918780_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v0000024671918d20_0;
    %assign/vec4 v0000024671918780_0, 0;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_0000024671874fc0;
T_15 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v00000246719194a0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000024671919680_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_15.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024671919040_0, 0;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000246719199a0_0;
    %assign/vec4 v0000024671919040_0, 0;
T_15.1 ;
    %jmp T_15;
    .thread T_15;
    .scope S_0000024671875150;
T_16 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v00000246719192c0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000024671919fe0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_16.0, 9;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000024671918960_0, 0;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000246719195e0_0;
    %assign/vec4 v0000024671918960_0, 0;
T_16.1 ;
    %jmp T_16;
    .thread T_16;
    .scope S_000002467187bce0;
T_17 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671909970_0;
    %flag_set/vec4 8;
    %load/vec4 v00000246719093d0_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_17.0, 9;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0000024671909fb0_0, 0;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v0000024671918fa0_0;
    %assign/vec4 v0000024671909fb0_0, 0;
T_17.1 ;
    %jmp T_17;
    .thread T_17;
    .scope S_000002467187c220;
T_18 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671974890_0;
    %assign/vec4 v00000246719747f0_0, 0;
    %jmp T_18;
    .thread T_18;
    .scope S_00000246719754a0;
T_19 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v00000246719735d0_0;
    %flag_set/vec4 8;
    %load/vec4 v0000024671974b10_0;
    %flag_set/vec4 9;
    %flag_or 9, 8;
    %jmp/0xz  T_19.0, 9;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000024671974070_0, 0;
    %jmp T_19.1;
T_19.0 ;
    %load/vec4 v0000024671974610_0;
    %assign/vec4 v0000024671974070_0, 0;
T_19.1 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0000024671976120;
T_20 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671974e30_0;
    %assign/vec4 v0000024671974390_0, 0;
    %jmp T_20;
    .thread T_20;
    .scope S_0000024671980ca0;
T_21 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v00000246719830c0_0;
    %assign/vec4 v0000024671983de0_0, 0;
    %jmp T_21;
    .thread T_21;
    .scope S_0000024671981c40;
T_22 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671982b20_0;
    %assign/vec4 v0000024671983340_0, 0;
    %jmp T_22;
    .thread T_22;
    .scope S_00000246719757c0;
T_23 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v000002467197ee20_0;
    %assign/vec4 v000002467197f0a0_0, 0;
    %jmp T_23;
    .thread T_23;
    .scope S_00000246719820f0;
T_24 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671980040_0;
    %assign/vec4 v000002467197f640_0, 0;
    %jmp T_24;
    .thread T_24;
    .scope S_0000024671980660;
T_25 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v000002467197fdc0_0;
    %assign/vec4 v000002467197e600_0, 0;
    %jmp T_25;
    .thread T_25;
    .scope S_0000024671981f60;
T_26 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671983b60_0;
    %assign/vec4 v0000024671983d40_0, 0;
    %jmp T_26;
    .thread T_26;
    .scope S_0000024671982280;
T_27 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671983f20_0;
    %assign/vec4 v0000024671983fc0_0, 0;
    %jmp T_27;
    .thread T_27;
    .scope S_0000024671981600;
T_28 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671985ad0_0;
    %assign/vec4 v0000024671984a90_0, 0;
    %jmp T_28;
    .thread T_28;
    .scope S_00000246719882b0;
T_29 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671986110_0;
    %assign/vec4 v0000024671984c70_0, 0;
    %jmp T_29;
    .thread T_29;
    .scope S_0000024671987950;
T_30 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671985a30_0;
    %assign/vec4 v0000024671985b70_0, 0;
    %jmp T_30;
    .thread T_30;
    .scope S_0000024671882ff0;
T_31 ;
    %wait E_00000246718fdb00;
    %load/vec4 v0000024671918aa0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_31.0, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000246719197c0_0, 0;
    %jmp T_31.1;
T_31.0 ;
    %load/vec4 v0000024671918aa0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024671918aa0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.2, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000246719197c0_0, 0;
    %jmp T_31.3;
T_31.2 ;
    %load/vec4 v0000024671918aa0_0;
    %parti/s 1, 4, 4;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024671918aa0_0;
    %parti/s 1, 3, 3;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_31.4, 8;
    %load/vec4 v0000024671918aa0_0;
    %parti/s 3, 0, 2;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_31.6, 4;
    %load/vec4 v0000024671919e00_0;
    %load/vec4 v0000024671919d60_0;
    %cmp/e;
    %flag_get/vec4 4;
    %assign/vec4 v00000246719197c0_0, 0;
    %jmp T_31.7;
T_31.6 ;
    %load/vec4 v0000024671918aa0_0;
    %parti/s 3, 0, 2;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_31.8, 4;
    %load/vec4 v0000024671919e00_0;
    %load/vec4 v0000024671919d60_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %assign/vec4 v00000246719197c0_0, 0;
    %jmp T_31.9;
T_31.8 ;
    %load/vec4 v0000024671918aa0_0;
    %parti/s 3, 0, 2;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_31.10, 4;
    %load/vec4 v0000024671919e00_0;
    %load/vec4 v0000024671919d60_0;
    %cmp/s;
    %flag_get/vec4 5;
    %assign/vec4 v00000246719197c0_0, 0;
    %jmp T_31.11;
T_31.10 ;
    %load/vec4 v0000024671918aa0_0;
    %parti/s 3, 0, 2;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_31.12, 4;
    %load/vec4 v0000024671919d60_0;
    %load/vec4 v0000024671919e00_0;
    %cmp/s;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v00000246719197c0_0, 0;
    %jmp T_31.13;
T_31.12 ;
    %load/vec4 v0000024671918aa0_0;
    %parti/s 3, 0, 2;
    %cmpi/e 6, 0, 3;
    %jmp/0xz  T_31.14, 4;
    %load/vec4 v0000024671919e00_0;
    %load/vec4 v0000024671919d60_0;
    %cmp/u;
    %flag_get/vec4 5;
    %assign/vec4 v00000246719197c0_0, 0;
    %jmp T_31.15;
T_31.14 ;
    %load/vec4 v0000024671918aa0_0;
    %parti/s 3, 0, 2;
    %cmpi/e 7, 0, 3;
    %jmp/0xz  T_31.16, 4;
    %load/vec4 v0000024671919d60_0;
    %load/vec4 v0000024671919e00_0;
    %cmp/u;
    %flag_get/vec4 4;
    %flag_get/vec4 5;
    %or;
    %assign/vec4 v00000246719197c0_0, 0;
T_31.16 ;
T_31.15 ;
T_31.13 ;
T_31.11 ;
T_31.9 ;
T_31.7 ;
T_31.4 ;
T_31.3 ;
T_31.1 ;
    %jmp T_31;
    .thread T_31, $push;
    .scope S_0000024671975950;
T_32 ;
Ewait_1 .event/or E_00000246718f7a40, E_0x0;
    %wait Ewait_1;
    %load/vec4 v00000246719750b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024671974c50_0;
    %load/vec4 v0000024671973710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.0, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0000024671974570_0, 0, 2;
    %jmp T_32.1;
T_32.0 ;
    %load/vec4 v0000024671975330_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024671974cf0_0;
    %load/vec4 v0000024671973710_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.2, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0000024671974570_0, 0, 2;
    %jmp T_32.3;
T_32.2 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0000024671974570_0, 0, 2;
T_32.3 ;
T_32.1 ;
    %load/vec4 v00000246719750b0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024671974c50_0;
    %load/vec4 v0000024671974ed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.4, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000246719749d0_0, 0, 2;
    %jmp T_32.5;
T_32.4 ;
    %load/vec4 v0000024671975330_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0000024671974cf0_0;
    %load/vec4 v0000024671974ed0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_32.6, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000246719749d0_0, 0, 2;
    %jmp T_32.7;
T_32.6 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000246719749d0_0, 0, 2;
T_32.7 ;
T_32.5 ;
    %jmp T_32;
    .thread T_32, $push;
    .scope S_0000024671837a00;
T_33 ;
    %wait E_00000246718fd180;
    %load/vec4 v0000024671918be0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_33.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_33.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_33.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_33.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_33.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_33.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_33.6, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_33.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_33.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_33.9, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000246719186e0_0, 0, 32;
    %jmp T_33.11;
T_33.0 ;
    %load/vec4 v0000024671919f40_0;
    %load/vec4 v00000246719185a0_0;
    %add;
    %store/vec4 v00000246719186e0_0, 0, 32;
    %jmp T_33.11;
T_33.1 ;
    %load/vec4 v0000024671919f40_0;
    %load/vec4 v00000246719185a0_0;
    %sub;
    %store/vec4 v00000246719186e0_0, 0, 32;
    %jmp T_33.11;
T_33.2 ;
    %load/vec4 v0000024671919f40_0;
    %load/vec4 v00000246719185a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftl 4;
    %store/vec4 v00000246719186e0_0, 0, 32;
    %jmp T_33.11;
T_33.3 ;
    %load/vec4 v0000024671919f40_0;
    %load/vec4 v00000246719185a0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_33.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_33.13, 8;
T_33.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_33.13, 8;
 ; End of false expr.
    %blend;
T_33.13;
    %store/vec4 v00000246719186e0_0, 0, 32;
    %jmp T_33.11;
T_33.4 ;
    %load/vec4 v0000024671919f40_0;
    %load/vec4 v00000246719185a0_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_33.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_33.15, 8;
T_33.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_33.15, 8;
 ; End of false expr.
    %blend;
T_33.15;
    %store/vec4 v00000246719186e0_0, 0, 32;
    %jmp T_33.11;
T_33.5 ;
    %load/vec4 v0000024671919f40_0;
    %load/vec4 v00000246719185a0_0;
    %xor;
    %store/vec4 v00000246719186e0_0, 0, 32;
    %jmp T_33.11;
T_33.6 ;
    %load/vec4 v0000024671919f40_0;
    %load/vec4 v00000246719185a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr 4;
    %store/vec4 v00000246719186e0_0, 0, 32;
    %jmp T_33.11;
T_33.7 ;
    %load/vec4 v0000024671919f40_0;
    %load/vec4 v00000246719185a0_0;
    %parti/s 5, 0, 2;
    %ix/vec4 4;
    %shiftr/s 4;
    %store/vec4 v00000246719186e0_0, 0, 32;
    %jmp T_33.11;
T_33.8 ;
    %load/vec4 v0000024671919f40_0;
    %load/vec4 v00000246719185a0_0;
    %or;
    %store/vec4 v00000246719186e0_0, 0, 32;
    %jmp T_33.11;
T_33.9 ;
    %load/vec4 v0000024671919f40_0;
    %load/vec4 v00000246719185a0_0;
    %and;
    %store/vec4 v00000246719186e0_0, 0, 32;
    %jmp T_33.11;
T_33.11 ;
    %pop/vec4 1;
    %jmp T_33;
    .thread T_33, $push;
    .scope S_000002467187c3b0;
T_34 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671974930_0;
    %assign/vec4 v00000246719746b0_0, 0;
    %jmp T_34;
    .thread T_34;
    .scope S_0000024671975630;
T_35 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671973df0_0;
    %assign/vec4 v0000024671974430_0, 0;
    %jmp T_35;
    .thread T_35;
    .scope S_0000024671981ab0;
T_36 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671982a80_0;
    %assign/vec4 v0000024671983160_0, 0;
    %jmp T_36;
    .thread T_36;
    .scope S_0000024671980e30;
T_37 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671983020_0;
    %assign/vec4 v00000246719824e0_0, 0;
    %jmp T_37;
    .thread T_37;
    .scope S_0000024671981150;
T_38 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v000002467197ea60_0;
    %assign/vec4 v000002467197fb40_0, 0;
    %jmp T_38;
    .thread T_38;
    .scope S_0000024671882cd0;
T_39 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671919c20_0;
    %assign/vec4 v0000024671919540_0, 0;
    %jmp T_39;
    .thread T_39;
    .scope S_0000024671981470;
T_40 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671984060_0;
    %assign/vec4 v00000246719841a0_0, 0;
    %jmp T_40;
    .thread T_40;
    .scope S_0000024671981790;
T_41 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671985f30_0;
    %assign/vec4 v0000024671985530_0, 0;
    %jmp T_41;
    .thread T_41;
    .scope S_000002467187c000;
T_42 ;
    %wait E_00000246718fd7c0;
    %load/vec4 v00000246719751f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_42.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_42.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_42.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_42.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_42.4, 6;
    %ix/getv 4, v00000246719741b0_0;
    %load/vec4a v0000024671974a70, 4;
    %pad/u 32;
    %store/vec4 v0000024671974d90_0, 0, 32;
    %jmp T_42.6;
T_42.0 ;
    %ix/getv 4, v00000246719741b0_0;
    %load/vec4a v0000024671974a70, 4;
    %parti/s 1, 7, 4;
    %replicate 24;
    %ix/getv 4, v00000246719741b0_0;
    %load/vec4a v0000024671974a70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024671974d90_0, 0, 32;
    %jmp T_42.6;
T_42.1 ;
    %load/vec4 v00000246719741b0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000024671974a70, 4;
    %parti/s 1, 7, 4;
    %replicate 16;
    %load/vec4 v00000246719741b0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000024671974a70, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000246719741b0_0;
    %load/vec4a v0000024671974a70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024671974d90_0, 0, 32;
    %jmp T_42.6;
T_42.2 ;
    %load/vec4 v00000246719741b0_0;
    %addi 3, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000024671974a70, 4;
    %load/vec4 v00000246719741b0_0;
    %addi 2, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000024671974a70, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000246719741b0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000024671974a70, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000246719741b0_0;
    %load/vec4a v0000024671974a70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024671974d90_0, 0, 32;
    %jmp T_42.6;
T_42.3 ;
    %pushi/vec4 0, 0, 24;
    %ix/getv 4, v00000246719741b0_0;
    %load/vec4a v0000024671974a70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024671974d90_0, 0, 32;
    %jmp T_42.6;
T_42.4 ;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v00000246719741b0_0;
    %addi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0000024671974a70, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v00000246719741b0_0;
    %load/vec4a v0000024671974a70, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0000024671974d90_0, 0, 32;
    %jmp T_42.6;
T_42.6 ;
    %pop/vec4 1;
    %load/vec4 v0000024671975150_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_42.7, 8;
    %delay 1, 0;
    %load/vec4 v00000246719751f0_0;
    %cmpi/e 0, 0, 3;
    %jmp/0xz  T_42.9, 4;
    %load/vec4 v0000024671973530_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000246719741b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024671974a70, 0, 4;
    %jmp T_42.10;
T_42.9 ;
    %load/vec4 v00000246719751f0_0;
    %cmpi/e 1, 0, 3;
    %jmp/0xz  T_42.11, 4;
    %load/vec4 v0000024671973530_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000246719741b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024671974a70, 0, 4;
    %load/vec4 v0000024671973530_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000246719741b0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024671974a70, 0, 4;
    %jmp T_42.12;
T_42.11 ;
    %load/vec4 v00000246719751f0_0;
    %cmpi/e 2, 0, 3;
    %jmp/0xz  T_42.13, 4;
    %load/vec4 v0000024671973530_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000246719741b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024671974a70, 0, 4;
    %load/vec4 v0000024671973530_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000246719741b0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024671974a70, 0, 4;
    %load/vec4 v0000024671973530_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000246719741b0_0;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024671974a70, 0, 4;
    %load/vec4 v0000024671973530_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000246719741b0_0;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024671974a70, 0, 4;
    %jmp T_42.14;
T_42.13 ;
    %load/vec4 v00000246719751f0_0;
    %cmpi/e 4, 0, 3;
    %jmp/0xz  T_42.15, 4;
    %load/vec4 v0000024671973530_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000246719741b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024671974a70, 0, 4;
    %jmp T_42.16;
T_42.15 ;
    %load/vec4 v00000246719751f0_0;
    %cmpi/e 5, 0, 3;
    %jmp/0xz  T_42.17, 4;
    %load/vec4 v0000024671973530_0;
    %parti/s 8, 0, 2;
    %ix/getv 3, v00000246719741b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024671974a70, 0, 4;
    %load/vec4 v0000024671973530_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000246719741b0_0;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0000024671974a70, 0, 4;
T_42.17 ;
T_42.16 ;
T_42.14 ;
T_42.12 ;
T_42.10 ;
T_42.7 ;
    %jmp T_42;
    .thread T_42, $push;
    .scope S_00000246719812e0;
T_43 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671983200_0;
    %assign/vec4 v00000246719826c0_0, 0;
    %jmp T_43;
    .thread T_43;
    .scope S_00000246719804d0;
T_44 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671984380_0;
    %assign/vec4 v0000024671983ca0_0, 0;
    %jmp T_44;
    .thread T_44;
    .scope S_0000024671987ae0;
T_45 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671986070_0;
    %assign/vec4 v00000246719848b0_0, 0;
    %jmp T_45;
    .thread T_45;
    .scope S_00000246719807f0;
T_46 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671980220_0;
    %assign/vec4 v000002467197f780_0, 0;
    %jmp T_46;
    .thread T_46;
    .scope S_0000024671975f90;
T_47 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671973f30_0;
    %assign/vec4 v0000024671973d50_0, 0;
    %jmp T_47;
    .thread T_47;
    .scope S_0000024671882e60;
T_48 ;
    %wait E_00000246718fd1c0;
    %load/vec4 v0000024671918e60_0;
    %assign/vec4 v0000024671919720_0, 0;
    %jmp T_48;
    .thread T_48;
    .scope S_00000246718377c0;
T_49 ;
    %wait E_00000246718fda80;
    %load/vec4 v0000024671988970_0;
    %addi 4, 0, 32;
    %store/vec4 v0000024671988a10_0, 0, 32;
    %load/vec4 v0000024671985670_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_49.0, 4;
    %load/vec4 v00000246719853f0_0;
    %store/vec4 v0000024671985210_0, 0, 32;
    %jmp T_49.1;
T_49.0 ;
    %load/vec4 v0000024671985670_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_49.2, 4;
    %load/vec4 v0000024671984950_0;
    %store/vec4 v0000024671985210_0, 0, 32;
    %jmp T_49.3;
T_49.2 ;
    %load/vec4 v0000024671985670_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_49.4, 4;
    %load/vec4 v00000246719892d0_0;
    %store/vec4 v0000024671985210_0, 0, 32;
T_49.4 ;
T_49.3 ;
T_49.1 ;
    %load/vec4 v0000024671985df0_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_49.6, 4;
    %load/vec4 v00000246719853f0_0;
    %store/vec4 v00000246719852b0_0, 0, 32;
    %jmp T_49.7;
T_49.6 ;
    %load/vec4 v0000024671985df0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_49.8, 4;
    %load/vec4 v0000024671984950_0;
    %store/vec4 v00000246719852b0_0, 0, 32;
    %jmp T_49.9;
T_49.8 ;
    %load/vec4 v0000024671985df0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_49.10, 4;
    %load/vec4 v00000246719894b0_0;
    %store/vec4 v00000246719852b0_0, 0, 32;
T_49.10 ;
T_49.9 ;
T_49.7 ;
    %load/vec4 v0000024671984e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.12, 8;
    %load/vec4 v0000024671988830_0;
    %assign/vec4 v00000246719861b0_0, 0;
    %jmp T_49.13;
T_49.12 ;
    %load/vec4 v0000024671985210_0;
    %assign/vec4 v00000246719861b0_0, 0;
T_49.13 ;
    %load/vec4 v0000024671984770_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.14, 8;
    %load/vec4 v0000024671985490_0;
    %assign/vec4 v0000024671985c10_0, 0;
    %jmp T_49.15;
T_49.14 ;
    %load/vec4 v00000246719852b0_0;
    %assign/vec4 v0000024671985c10_0, 0;
T_49.15 ;
    %load/vec4 v0000024671985d50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_49.16, 8;
    %load/vec4 v00000246719885b0_0;
    %assign/vec4 v0000024671989410_0, 0;
    %jmp T_49.17;
T_49.16 ;
    %load/vec4 v0000024671988a10_0;
    %assign/vec4 v0000024671989410_0, 0;
T_49.17 ;
    %load/vec4 v000002467198a3b0_0;
    %cmpi/e 2, 0, 2;
    %jmp/0xz  T_49.18, 4;
    %load/vec4 v0000024671988510_0;
    %assign/vec4 v00000246719853f0_0, 0;
    %jmp T_49.19;
T_49.18 ;
    %load/vec4 v000002467198a3b0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_49.20, 4;
    %load/vec4 v0000024671986390_0;
    %assign/vec4 v00000246719853f0_0, 0;
    %jmp T_49.21;
T_49.20 ;
    %load/vec4 v000002467198a3b0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_49.22, 4;
    %load/vec4 v00000246719846d0_0;
    %assign/vec4 v00000246719853f0_0, 0;
T_49.22 ;
T_49.21 ;
T_49.19 ;
    %jmp T_49;
    .thread T_49, $push;
    .scope S_0000024671867740;
T_50 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000024671988f10_0, 0, 1;
T_50.0 ;
    %delay 5, 0;
    %load/vec4 v0000024671988f10_0;
    %inv;
    %store/vec4 v0000024671988f10_0, 0, 1;
    %jmp T_50.0;
    %end;
    .thread T_50;
    .scope S_0000024671867740;
T_51 ;
    %wait E_00000246718fd1c0;
    %vpi_call/w 5 27 "$display", "rs1 %h rs2 %h", v0000024671989730_0, v0000024671989eb0_0 {0 0 0};
    %jmp T_51;
    .thread T_51;
    .scope S_0000024671867740;
T_52 ;
    %vpi_call/w 5 32 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 5 33 "$dumpvars", 32'sb00000000000000000000000000000000, S_0000024671867740 {0 0 0};
    %delay 4000, 0;
    %vpi_call/w 5 35 "$finish" {0 0 0};
    %end;
    .thread T_52;
# The file index is used to find the file name in the following table.
:file_names 51;
    "N/A";
    "<interactive>";
    "-";
    "./../Registers/littleRegisters/ControlSignals/DECODE/ImmSrc_de.sv";
    "./../Registers/littleRegisters/FETCH/PC_fe.sv";
    "Processor_tb.sv";
    "Processor.sv";
    "./../ALUOP/ALU.sv";
    "./../Registers/littleRegisters/ControlSignals/EXECUTE/ALUASrc_ex.sv";
    "./../Registers/littleRegisters/ControlSignals/EXECUTE/ALUBSrc_ex.sv";
    "./../Registers/littleRegisters/ControlSignals/EXECUTE/ALUOP_ex.sv";
    "./../Registers/littleRegisters/MEMORY/ALURes_me.sv";
    "./../Registers/littleRegisters/WRITEBACK/ALURes_wb.sv";
    "./../BranchUnit/BranchUnit.sv";
    "./../Registers/littleRegisters/ControlSignals/EXECUTE/BUOp_ex.sv";
    "./../ControlUnit/ControlUnit.sv";
    "./../DataMemory/DataMemory.sv";
    "./../Registers/littleRegisters/ControlSignals/EXECUTE/DMCtrl_ex.sv";
    "./../Registers/littleRegisters/ControlSignals/MEMORY/DMCtrl_me.sv";
    "./../Registers/littleRegisters/WRITEBACK/DMDataRd_wb.sv";
    "./../Registers/littleRegisters/ControlSignals/EXECUTE/DMRd_ex.sv";
    "./../Registers/littleRegisters/ControlSignals/EXECUTE/DMWr_ex.sv";
    "./../Registers/littleRegisters/ControlSignals/MEMORY/DMWr_me.sv";
    "./../ForwardingUnit/ForwardingUnit.sv";
    "./../HazardDetectionUnit/HazardDetectionUnit.sv";
    "./../ImmediateGenerator/ImmediateGenerator.sv";
    "./../InstructionMemory/InstructionMemory.sv";
    "./../Registers/littleRegisters/EXECUTE/ImmExt_ex.sv";
    "./../Registers/littleRegisters/DECODE/Inst_de.sv";
    "./../Registers/littleRegisters/DECODE/PCInc_de.sv";
    "./../Registers/littleRegisters/EXECUTE/PCInc_ex.sv";
    "./../Registers/littleRegisters/MEMORY/PCInc_me.sv";
    "./../Registers/littleRegisters/WRITEBACK/PCInc_wb.sv";
    "./../Registers/littleRegisters/DECODE/PC_de.sv";
    "./../Registers/littleRegisters/EXECUTE/PC_ex.sv";
    "./../ProgramCounter/ProgramCounter.sv";
    "./../Registers/littleRegisters/ControlSignals/EXECUTE/RUDataWrSrc_ex.sv";
    "./../Registers/littleRegisters/ControlSignals/MEMORY/RUDataWrSrc_me.sv";
    "./../Registers/littleRegisters/ControlSignals/WRITEBACK/RUDataWrSrc_wb.sv";
    "./../Registers/littleRegisters/ControlSignals/EXECUTE/RUWr_ex.sv";
    "./../Registers/littleRegisters/ControlSignals/MEMORY/RUWr_me.sv";
    "./../Registers/littleRegisters/ControlSignals/WRITEBACK/RUWr_wb.sv";
    "./../Registers/RegisterUnit.sv";
    "./../Registers/littleRegisters/EXECUTE/RUrs1_ex.sv";
    "./../Registers/littleRegisters/EXECUTE/RUrs2_ex.sv";
    "./../Registers/littleRegisters/MEMORY/RUrs2_me.sv";
    "./../Registers/littleRegisters/EXECUTE/rd_ex.sv";
    "./../Registers/littleRegisters/MEMORY/rd_me.sv";
    "./../Registers/littleRegisters/WRITEBACK/rd_wb.sv";
    "./../Registers/littleRegisters/EXECUTE/rs1_ex.sv";
    "./../Registers/littleRegisters/EXECUTE/rs2_ex.sv";
