/*
Developer   - Sriram Venkata Krishna
Date        - 09-09-2025
Platform    - HDL Bits
*/

//052. 2-Bit Equality

module top_module 
    ( 
        input [1:0] A, B, 
        output z 
    ); 
    
    assign z = (~(A[1] ^ B[1]) & ~(A[0] ^ B[0]));

endmodule
