Oh no...

Cycle: 5
RARS instruction number: 6	Instruction: srl x5,x6,x7
Expected:	Register Write to Reg: 0x05 Val: 0x0000000C
Got     :	Register Write to Reg: 0x05 Val: 0x00000067
Incorrect write

Cycle: 8
RARS instruction number: 9	Instruction: srl x5,x6,x7
Expected:	Register Write to Reg: 0x05 Val: 0x00000001
Got     :	Register Write to Reg: 0x05 Val: 0x0000000B
Incorrect write

Cycle: 11
RARS instruction number: 12	Instruction: srl x5,x6,x7
Expected:	Register Write to Reg: 0x05 Val: 0x00000001
Got     :	Register Write to Reg: 0x05 Val: 0x8000001F
Incorrect write

You have reached the maximum mismatches (3)

Helpful resources for Debugging:
ms.trace : output from the VHDL testbench during program execution on your processor
rars.trace : output from RARS containing expected output
vsim.wlf: waveform file generated by processor simulation, you can display this simulation in ModelSim without resimulating your processor by hand


