
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//ss_gcc_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004023f0 <.init>:
  4023f0:	stp	x29, x30, [sp, #-16]!
  4023f4:	mov	x29, sp
  4023f8:	bl	402bf0 <ferror@plt+0x60>
  4023fc:	ldp	x29, x30, [sp], #16
  402400:	ret

Disassembly of section .plt:

0000000000402410 <memcpy@plt-0x20>:
  402410:	stp	x16, x30, [sp, #-16]!
  402414:	adrp	x16, 438000 <ferror@plt+0x35470>
  402418:	ldr	x17, [x16, #4088]
  40241c:	add	x16, x16, #0xff8
  402420:	br	x17
  402424:	nop
  402428:	nop
  40242c:	nop

0000000000402430 <memcpy@plt>:
  402430:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402434:	ldr	x17, [x16]
  402438:	add	x16, x16, #0x0
  40243c:	br	x17

0000000000402440 <recvmsg@plt>:
  402440:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402444:	ldr	x17, [x16, #8]
  402448:	add	x16, x16, #0x8
  40244c:	br	x17

0000000000402450 <strtoul@plt>:
  402450:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402454:	ldr	x17, [x16, #16]
  402458:	add	x16, x16, #0x10
  40245c:	br	x17

0000000000402460 <strlen@plt>:
  402460:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402464:	ldr	x17, [x16, #24]
  402468:	add	x16, x16, #0x18
  40246c:	br	x17

0000000000402470 <exit@plt>:
  402470:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402474:	ldr	x17, [x16, #32]
  402478:	add	x16, x16, #0x20
  40247c:	br	x17

0000000000402480 <mount@plt>:
  402480:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402484:	ldr	x17, [x16, #40]
  402488:	add	x16, x16, #0x28
  40248c:	br	x17

0000000000402490 <perror@plt>:
  402490:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402494:	ldr	x17, [x16, #48]
  402498:	add	x16, x16, #0x30
  40249c:	br	x17

00000000004024a0 <__cmsg_nxthdr@plt>:
  4024a0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4024a4:	ldr	x17, [x16, #56]
  4024a8:	add	x16, x16, #0x38
  4024ac:	br	x17

00000000004024b0 <htonl@plt>:
  4024b0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4024b4:	ldr	x17, [x16, #64]
  4024b8:	add	x16, x16, #0x40
  4024bc:	br	x17

00000000004024c0 <strtoll@plt>:
  4024c0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4024c4:	ldr	x17, [x16, #72]
  4024c8:	add	x16, x16, #0x48
  4024cc:	br	x17

00000000004024d0 <strnlen@plt>:
  4024d0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4024d4:	ldr	x17, [x16, #80]
  4024d8:	add	x16, x16, #0x50
  4024dc:	br	x17

00000000004024e0 <strtod@plt>:
  4024e0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4024e4:	ldr	x17, [x16, #88]
  4024e8:	add	x16, x16, #0x58
  4024ec:	br	x17

00000000004024f0 <geteuid@plt>:
  4024f0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4024f4:	ldr	x17, [x16, #96]
  4024f8:	add	x16, x16, #0x60
  4024fc:	br	x17

0000000000402500 <sethostent@plt>:
  402500:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402504:	ldr	x17, [x16, #104]
  402508:	add	x16, x16, #0x68
  40250c:	br	x17

0000000000402510 <bind@plt>:
  402510:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402514:	ldr	x17, [x16, #112]
  402518:	add	x16, x16, #0x70
  40251c:	br	x17

0000000000402520 <ntohl@plt>:
  402520:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402524:	ldr	x17, [x16, #120]
  402528:	add	x16, x16, #0x78
  40252c:	br	x17

0000000000402530 <setbuffer@plt>:
  402530:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402534:	ldr	x17, [x16, #128]
  402538:	add	x16, x16, #0x80
  40253c:	br	x17

0000000000402540 <readlink@plt>:
  402540:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402544:	ldr	x17, [x16, #136]
  402548:	add	x16, x16, #0x88
  40254c:	br	x17

0000000000402550 <ftell@plt>:
  402550:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402554:	ldr	x17, [x16, #144]
  402558:	add	x16, x16, #0x90
  40255c:	br	x17

0000000000402560 <sprintf@plt>:
  402560:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402564:	ldr	x17, [x16, #152]
  402568:	add	x16, x16, #0x98
  40256c:	br	x17

0000000000402570 <getuid@plt>:
  402570:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402574:	ldr	x17, [x16, #160]
  402578:	add	x16, x16, #0xa0
  40257c:	br	x17

0000000000402580 <putc@plt>:
  402580:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402584:	ldr	x17, [x16, #168]
  402588:	add	x16, x16, #0xa8
  40258c:	br	x17

0000000000402590 <opendir@plt>:
  402590:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402594:	ldr	x17, [x16, #176]
  402598:	add	x16, x16, #0xb0
  40259c:	br	x17

00000000004025a0 <strftime@plt>:
  4025a0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4025a4:	ldr	x17, [x16, #184]
  4025a8:	add	x16, x16, #0xb8
  4025ac:	br	x17

00000000004025b0 <fputc@plt>:
  4025b0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4025b4:	ldr	x17, [x16, #192]
  4025b8:	add	x16, x16, #0xc0
  4025bc:	br	x17

00000000004025c0 <getprotobyname@plt>:
  4025c0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4025c4:	ldr	x17, [x16, #200]
  4025c8:	add	x16, x16, #0xc8
  4025cc:	br	x17

00000000004025d0 <unshare@plt>:
  4025d0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4025d4:	ldr	x17, [x16, #208]
  4025d8:	add	x16, x16, #0xd0
  4025dc:	br	x17

00000000004025e0 <snprintf@plt>:
  4025e0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4025e4:	ldr	x17, [x16, #216]
  4025e8:	add	x16, x16, #0xd8
  4025ec:	br	x17

00000000004025f0 <umount2@plt>:
  4025f0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4025f4:	ldr	x17, [x16, #224]
  4025f8:	add	x16, x16, #0xe0
  4025fc:	br	x17

0000000000402600 <fileno@plt>:
  402600:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402604:	ldr	x17, [x16, #232]
  402608:	add	x16, x16, #0xe8
  40260c:	br	x17

0000000000402610 <localtime@plt>:
  402610:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402614:	ldr	x17, [x16, #240]
  402618:	add	x16, x16, #0xf0
  40261c:	br	x17

0000000000402620 <fclose@plt>:
  402620:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402624:	ldr	x17, [x16, #248]
  402628:	add	x16, x16, #0xf8
  40262c:	br	x17

0000000000402630 <atoi@plt>:
  402630:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402634:	ldr	x17, [x16, #256]
  402638:	add	x16, x16, #0x100
  40263c:	br	x17

0000000000402640 <time@plt>:
  402640:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402644:	ldr	x17, [x16, #264]
  402648:	add	x16, x16, #0x108
  40264c:	br	x17

0000000000402650 <ntohs@plt>:
  402650:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402654:	ldr	x17, [x16, #272]
  402658:	add	x16, x16, #0x110
  40265c:	br	x17

0000000000402660 <malloc@plt>:
  402660:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402664:	ldr	x17, [x16, #280]
  402668:	add	x16, x16, #0x118
  40266c:	br	x17

0000000000402670 <setsockopt@plt>:
  402670:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402674:	ldr	x17, [x16, #288]
  402678:	add	x16, x16, #0x120
  40267c:	br	x17

0000000000402680 <popen@plt>:
  402680:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402684:	ldr	x17, [x16, #296]
  402688:	add	x16, x16, #0x128
  40268c:	br	x17

0000000000402690 <__isoc99_fscanf@plt>:
  402690:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402694:	ldr	x17, [x16, #304]
  402698:	add	x16, x16, #0x130
  40269c:	br	x17

00000000004026a0 <strncmp@plt>:
  4026a0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4026a4:	ldr	x17, [x16, #312]
  4026a8:	add	x16, x16, #0x138
  4026ac:	br	x17

00000000004026b0 <__libc_start_main@plt>:
  4026b0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4026b4:	ldr	x17, [x16, #320]
  4026b8:	add	x16, x16, #0x140
  4026bc:	br	x17

00000000004026c0 <strcat@plt>:
  4026c0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4026c4:	ldr	x17, [x16, #328]
  4026c8:	add	x16, x16, #0x148
  4026cc:	br	x17

00000000004026d0 <if_indextoname@plt>:
  4026d0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4026d4:	ldr	x17, [x16, #336]
  4026d8:	add	x16, x16, #0x150
  4026dc:	br	x17

00000000004026e0 <memset@plt>:
  4026e0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4026e4:	ldr	x17, [x16, #344]
  4026e8:	add	x16, x16, #0x158
  4026ec:	br	x17

00000000004026f0 <gettimeofday@plt>:
  4026f0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4026f4:	ldr	x17, [x16, #352]
  4026f8:	add	x16, x16, #0x160
  4026fc:	br	x17

0000000000402700 <sendmsg@plt>:
  402700:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402704:	ldr	x17, [x16, #360]
  402708:	add	x16, x16, #0x168
  40270c:	br	x17

0000000000402710 <calloc@plt>:
  402710:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402714:	ldr	x17, [x16, #368]
  402718:	add	x16, x16, #0x170
  40271c:	br	x17

0000000000402720 <cap_get_flag@plt>:
  402720:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402724:	ldr	x17, [x16, #376]
  402728:	add	x16, x16, #0x178
  40272c:	br	x17

0000000000402730 <strcasecmp@plt>:
  402730:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402734:	ldr	x17, [x16, #384]
  402738:	add	x16, x16, #0x180
  40273c:	br	x17

0000000000402740 <realloc@plt>:
  402740:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402744:	ldr	x17, [x16, #392]
  402748:	add	x16, x16, #0x188
  40274c:	br	x17

0000000000402750 <htons@plt>:
  402750:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402754:	ldr	x17, [x16, #400]
  402758:	add	x16, x16, #0x190
  40275c:	br	x17

0000000000402760 <cap_set_proc@plt>:
  402760:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402764:	ldr	x17, [x16, #408]
  402768:	add	x16, x16, #0x198
  40276c:	br	x17

0000000000402770 <strdup@plt>:
  402770:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402774:	ldr	x17, [x16, #416]
  402778:	add	x16, x16, #0x1a0
  40277c:	br	x17

0000000000402780 <closedir@plt>:
  402780:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402784:	ldr	x17, [x16, #424]
  402788:	add	x16, x16, #0x1a8
  40278c:	br	x17

0000000000402790 <strerror@plt>:
  402790:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402794:	ldr	x17, [x16, #432]
  402798:	add	x16, x16, #0x1b0
  40279c:	br	x17

00000000004027a0 <close@plt>:
  4027a0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4027a4:	ldr	x17, [x16, #440]
  4027a8:	add	x16, x16, #0x1b8
  4027ac:	br	x17

00000000004027b0 <strrchr@plt>:
  4027b0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4027b4:	ldr	x17, [x16, #448]
  4027b8:	add	x16, x16, #0x1c0
  4027bc:	br	x17

00000000004027c0 <recv@plt>:
  4027c0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4027c4:	ldr	x17, [x16, #456]
  4027c8:	add	x16, x16, #0x1c8
  4027cc:	br	x17

00000000004027d0 <__gmon_start__@plt>:
  4027d0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4027d4:	ldr	x17, [x16, #464]
  4027d8:	add	x16, x16, #0x1d0
  4027dc:	br	x17

00000000004027e0 <abort@plt>:
  4027e0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4027e4:	ldr	x17, [x16, #472]
  4027e8:	add	x16, x16, #0x1d8
  4027ec:	br	x17

00000000004027f0 <getservbyport@plt>:
  4027f0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4027f4:	ldr	x17, [x16, #480]
  4027f8:	add	x16, x16, #0x1e0
  4027fc:	br	x17

0000000000402800 <gnu_dev_major@plt>:
  402800:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402804:	ldr	x17, [x16, #488]
  402808:	add	x16, x16, #0x1e8
  40280c:	br	x17

0000000000402810 <feof@plt>:
  402810:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402814:	ldr	x17, [x16, #496]
  402818:	add	x16, x16, #0x1f0
  40281c:	br	x17

0000000000402820 <puts@plt>:
  402820:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402824:	ldr	x17, [x16, #504]
  402828:	add	x16, x16, #0x1f8
  40282c:	br	x17

0000000000402830 <gethostbyname2@plt>:
  402830:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402834:	ldr	x17, [x16, #512]
  402838:	add	x16, x16, #0x200
  40283c:	br	x17

0000000000402840 <memcmp@plt>:
  402840:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402844:	ldr	x17, [x16, #520]
  402848:	add	x16, x16, #0x208
  40284c:	br	x17

0000000000402850 <getopt_long@plt>:
  402850:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402854:	ldr	x17, [x16, #528]
  402858:	add	x16, x16, #0x210
  40285c:	br	x17

0000000000402860 <strcmp@plt>:
  402860:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402864:	ldr	x17, [x16, #536]
  402868:	add	x16, x16, #0x218
  40286c:	br	x17

0000000000402870 <__ctype_b_loc@plt>:
  402870:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402874:	ldr	x17, [x16, #544]
  402878:	add	x16, x16, #0x220
  40287c:	br	x17

0000000000402880 <strtol@plt>:
  402880:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402884:	ldr	x17, [x16, #552]
  402888:	add	x16, x16, #0x228
  40288c:	br	x17

0000000000402890 <cap_get_proc@plt>:
  402890:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402894:	ldr	x17, [x16, #560]
  402898:	add	x16, x16, #0x230
  40289c:	br	x17

00000000004028a0 <fread@plt>:
  4028a0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4028a4:	ldr	x17, [x16, #568]
  4028a8:	add	x16, x16, #0x238
  4028ac:	br	x17

00000000004028b0 <getline@plt>:
  4028b0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4028b4:	ldr	x17, [x16, #576]
  4028b8:	add	x16, x16, #0x240
  4028bc:	br	x17

00000000004028c0 <gethostbyaddr@plt>:
  4028c0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4028c4:	ldr	x17, [x16, #584]
  4028c8:	add	x16, x16, #0x248
  4028cc:	br	x17

00000000004028d0 <statvfs64@plt>:
  4028d0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4028d4:	ldr	x17, [x16, #592]
  4028d8:	add	x16, x16, #0x250
  4028dc:	br	x17

00000000004028e0 <free@plt>:
  4028e0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4028e4:	ldr	x17, [x16, #600]
  4028e8:	add	x16, x16, #0x258
  4028ec:	br	x17

00000000004028f0 <inet_pton@plt>:
  4028f0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4028f4:	ldr	x17, [x16, #608]
  4028f8:	add	x16, x16, #0x260
  4028fc:	br	x17

0000000000402900 <readdir64@plt>:
  402900:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402904:	ldr	x17, [x16, #616]
  402908:	add	x16, x16, #0x268
  40290c:	br	x17

0000000000402910 <send@plt>:
  402910:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402914:	ldr	x17, [x16, #624]
  402918:	add	x16, x16, #0x270
  40291c:	br	x17

0000000000402920 <strspn@plt>:
  402920:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402924:	ldr	x17, [x16, #632]
  402928:	add	x16, x16, #0x278
  40292c:	br	x17

0000000000402930 <strchr@plt>:
  402930:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402934:	ldr	x17, [x16, #640]
  402938:	add	x16, x16, #0x280
  40293c:	br	x17

0000000000402940 <strtoull@plt>:
  402940:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402944:	ldr	x17, [x16, #648]
  402948:	add	x16, x16, #0x288
  40294c:	br	x17

0000000000402950 <fwrite@plt>:
  402950:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402954:	ldr	x17, [x16, #656]
  402958:	add	x16, x16, #0x290
  40295c:	br	x17

0000000000402960 <fnmatch@plt>:
  402960:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402964:	ldr	x17, [x16, #664]
  402968:	add	x16, x16, #0x298
  40296c:	br	x17

0000000000402970 <socket@plt>:
  402970:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402974:	ldr	x17, [x16, #672]
  402978:	add	x16, x16, #0x2a0
  40297c:	br	x17

0000000000402980 <fflush@plt>:
  402980:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402984:	ldr	x17, [x16, #680]
  402988:	add	x16, x16, #0x2a8
  40298c:	br	x17

0000000000402990 <gnu_dev_minor@plt>:
  402990:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402994:	ldr	x17, [x16, #688]
  402998:	add	x16, x16, #0x2b0
  40299c:	br	x17

00000000004029a0 <strcpy@plt>:
  4029a0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4029a4:	ldr	x17, [x16, #696]
  4029a8:	add	x16, x16, #0x2b8
  4029ac:	br	x17

00000000004029b0 <getprotobynumber@plt>:
  4029b0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4029b4:	ldr	x17, [x16, #704]
  4029b8:	add	x16, x16, #0x2c0
  4029bc:	br	x17

00000000004029c0 <fopen64@plt>:
  4029c0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4029c4:	ldr	x17, [x16, #712]
  4029c8:	add	x16, x16, #0x2c8
  4029cc:	br	x17

00000000004029d0 <setns@plt>:
  4029d0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4029d4:	ldr	x17, [x16, #720]
  4029d8:	add	x16, x16, #0x2d0
  4029dc:	br	x17

00000000004029e0 <cap_clear@plt>:
  4029e0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4029e4:	ldr	x17, [x16, #728]
  4029e8:	add	x16, x16, #0x2d8
  4029ec:	br	x17

00000000004029f0 <isatty@plt>:
  4029f0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  4029f4:	ldr	x17, [x16, #736]
  4029f8:	add	x16, x16, #0x2e0
  4029fc:	br	x17

0000000000402a00 <sysconf@plt>:
  402a00:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402a04:	ldr	x17, [x16, #744]
  402a08:	add	x16, x16, #0x2e8
  402a0c:	br	x17

0000000000402a10 <open64@plt>:
  402a10:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402a14:	ldr	x17, [x16, #752]
  402a18:	add	x16, x16, #0x2f0
  402a1c:	br	x17

0000000000402a20 <asctime@plt>:
  402a20:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402a24:	ldr	x17, [x16, #760]
  402a28:	add	x16, x16, #0x2f8
  402a2c:	br	x17

0000000000402a30 <cap_free@plt>:
  402a30:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402a34:	ldr	x17, [x16, #768]
  402a38:	add	x16, x16, #0x300
  402a3c:	br	x17

0000000000402a40 <setservent@plt>:
  402a40:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402a44:	ldr	x17, [x16, #776]
  402a48:	add	x16, x16, #0x308
  402a4c:	br	x17

0000000000402a50 <if_nametoindex@plt>:
  402a50:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402a54:	ldr	x17, [x16, #784]
  402a58:	add	x16, x16, #0x310
  402a5c:	br	x17

0000000000402a60 <strchrnul@plt>:
  402a60:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402a64:	ldr	x17, [x16, #792]
  402a68:	add	x16, x16, #0x318
  402a6c:	br	x17

0000000000402a70 <strstr@plt>:
  402a70:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402a74:	ldr	x17, [x16, #800]
  402a78:	add	x16, x16, #0x320
  402a7c:	br	x17

0000000000402a80 <__isoc99_sscanf@plt>:
  402a80:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402a84:	ldr	x17, [x16, #808]
  402a88:	add	x16, x16, #0x328
  402a8c:	br	x17

0000000000402a90 <vsnprintf@plt>:
  402a90:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402a94:	ldr	x17, [x16, #816]
  402a98:	add	x16, x16, #0x330
  402a9c:	br	x17

0000000000402aa0 <strncpy@plt>:
  402aa0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402aa4:	ldr	x17, [x16, #824]
  402aa8:	add	x16, x16, #0x338
  402aac:	br	x17

0000000000402ab0 <pclose@plt>:
  402ab0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402ab4:	ldr	x17, [x16, #832]
  402ab8:	add	x16, x16, #0x340
  402abc:	br	x17

0000000000402ac0 <strcspn@plt>:
  402ac0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402ac4:	ldr	x17, [x16, #840]
  402ac8:	add	x16, x16, #0x348
  402acc:	br	x17

0000000000402ad0 <vfprintf@plt>:
  402ad0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402ad4:	ldr	x17, [x16, #848]
  402ad8:	add	x16, x16, #0x350
  402adc:	br	x17

0000000000402ae0 <printf@plt>:
  402ae0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402ae4:	ldr	x17, [x16, #856]
  402ae8:	add	x16, x16, #0x358
  402aec:	br	x17

0000000000402af0 <__assert_fail@plt>:
  402af0:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402af4:	ldr	x17, [x16, #864]
  402af8:	add	x16, x16, #0x360
  402afc:	br	x17

0000000000402b00 <__errno_location@plt>:
  402b00:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402b04:	ldr	x17, [x16, #872]
  402b08:	add	x16, x16, #0x368
  402b0c:	br	x17

0000000000402b10 <getenv@plt>:
  402b10:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402b14:	ldr	x17, [x16, #880]
  402b18:	add	x16, x16, #0x370
  402b1c:	br	x17

0000000000402b20 <putchar@plt>:
  402b20:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402b24:	ldr	x17, [x16, #888]
  402b28:	add	x16, x16, #0x378
  402b2c:	br	x17

0000000000402b30 <getsockname@plt>:
  402b30:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402b34:	ldr	x17, [x16, #896]
  402b38:	add	x16, x16, #0x380
  402b3c:	br	x17

0000000000402b40 <getservbyname@plt>:
  402b40:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402b44:	ldr	x17, [x16, #904]
  402b48:	add	x16, x16, #0x388
  402b4c:	br	x17

0000000000402b50 <fprintf@plt>:
  402b50:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402b54:	ldr	x17, [x16, #912]
  402b58:	add	x16, x16, #0x390
  402b5c:	br	x17

0000000000402b60 <fgets@plt>:
  402b60:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402b64:	ldr	x17, [x16, #920]
  402b68:	add	x16, x16, #0x398
  402b6c:	br	x17

0000000000402b70 <inet_ntop@plt>:
  402b70:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402b74:	ldr	x17, [x16, #928]
  402b78:	add	x16, x16, #0x3a0
  402b7c:	br	x17

0000000000402b80 <ioctl@plt>:
  402b80:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402b84:	ldr	x17, [x16, #936]
  402b88:	add	x16, x16, #0x3a8
  402b8c:	br	x17

0000000000402b90 <ferror@plt>:
  402b90:	adrp	x16, 439000 <memcpy@GLIBC_2.17>
  402b94:	ldr	x17, [x16, #944]
  402b98:	add	x16, x16, #0x3b0
  402b9c:	br	x17

Disassembly of section .text:

0000000000402ba0 <.text>:
  402ba0:	mov	x29, #0x0                   	// #0
  402ba4:	mov	x30, #0x0                   	// #0
  402ba8:	mov	x5, x0
  402bac:	ldr	x1, [sp]
  402bb0:	add	x2, sp, #0x8
  402bb4:	mov	x6, sp
  402bb8:	movz	x0, #0x0, lsl #48
  402bbc:	movk	x0, #0x0, lsl #32
  402bc0:	movk	x0, #0x40, lsl #16
  402bc4:	movk	x0, #0xf7e0
  402bc8:	movz	x3, #0x0, lsl #48
  402bcc:	movk	x3, #0x0, lsl #32
  402bd0:	movk	x3, #0x41, lsl #16
  402bd4:	movk	x3, #0xed10
  402bd8:	movz	x4, #0x0, lsl #48
  402bdc:	movk	x4, #0x0, lsl #32
  402be0:	movk	x4, #0x41, lsl #16
  402be4:	movk	x4, #0xed90
  402be8:	bl	4026b0 <__libc_start_main@plt>
  402bec:	bl	4027e0 <abort@plt>
  402bf0:	adrp	x0, 438000 <ferror@plt+0x35470>
  402bf4:	ldr	x0, [x0, #4040]
  402bf8:	cbz	x0, 402c00 <ferror@plt+0x70>
  402bfc:	b	4027d0 <__gmon_start__@plt>
  402c00:	ret
  402c04:	stp	x29, x30, [sp, #-32]!
  402c08:	mov	x29, sp
  402c0c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  402c10:	add	x0, x0, #0xe90
  402c14:	str	x0, [sp, #24]
  402c18:	ldr	x0, [sp, #24]
  402c1c:	str	x0, [sp, #24]
  402c20:	ldr	x1, [sp, #24]
  402c24:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  402c28:	add	x0, x0, #0xe90
  402c2c:	cmp	x1, x0
  402c30:	b.eq	402c6c <ferror@plt+0xdc>  // b.none
  402c34:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  402c38:	add	x0, x0, #0xdb0
  402c3c:	ldr	x0, [x0]
  402c40:	str	x0, [sp, #16]
  402c44:	ldr	x0, [sp, #16]
  402c48:	str	x0, [sp, #16]
  402c4c:	ldr	x0, [sp, #16]
  402c50:	cmp	x0, #0x0
  402c54:	b.eq	402c70 <ferror@plt+0xe0>  // b.none
  402c58:	ldr	x1, [sp, #16]
  402c5c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  402c60:	add	x0, x0, #0xe90
  402c64:	blr	x1
  402c68:	b	402c70 <ferror@plt+0xe0>
  402c6c:	nop
  402c70:	ldp	x29, x30, [sp], #32
  402c74:	ret
  402c78:	stp	x29, x30, [sp, #-48]!
  402c7c:	mov	x29, sp
  402c80:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  402c84:	add	x0, x0, #0xe90
  402c88:	str	x0, [sp, #40]
  402c8c:	ldr	x0, [sp, #40]
  402c90:	str	x0, [sp, #40]
  402c94:	ldr	x1, [sp, #40]
  402c98:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  402c9c:	add	x0, x0, #0xe90
  402ca0:	sub	x0, x1, x0
  402ca4:	asr	x0, x0, #3
  402ca8:	lsr	x1, x0, #63
  402cac:	add	x0, x1, x0
  402cb0:	asr	x0, x0, #1
  402cb4:	str	x0, [sp, #32]
  402cb8:	ldr	x0, [sp, #32]
  402cbc:	cmp	x0, #0x0
  402cc0:	b.eq	402d00 <ferror@plt+0x170>  // b.none
  402cc4:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  402cc8:	add	x0, x0, #0xdb8
  402ccc:	ldr	x0, [x0]
  402cd0:	str	x0, [sp, #24]
  402cd4:	ldr	x0, [sp, #24]
  402cd8:	str	x0, [sp, #24]
  402cdc:	ldr	x0, [sp, #24]
  402ce0:	cmp	x0, #0x0
  402ce4:	b.eq	402d04 <ferror@plt+0x174>  // b.none
  402ce8:	ldr	x2, [sp, #24]
  402cec:	ldr	x1, [sp, #32]
  402cf0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  402cf4:	add	x0, x0, #0xe90
  402cf8:	blr	x2
  402cfc:	b	402d04 <ferror@plt+0x174>
  402d00:	nop
  402d04:	ldp	x29, x30, [sp], #48
  402d08:	ret
  402d0c:	stp	x29, x30, [sp, #-16]!
  402d10:	mov	x29, sp
  402d14:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  402d18:	add	x0, x0, #0xeb8
  402d1c:	ldrb	w0, [x0]
  402d20:	and	x0, x0, #0xff
  402d24:	cmp	x0, #0x0
  402d28:	b.ne	402d44 <ferror@plt+0x1b4>  // b.any
  402d2c:	bl	402c04 <ferror@plt+0x74>
  402d30:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  402d34:	add	x0, x0, #0xeb8
  402d38:	mov	w1, #0x1                   	// #1
  402d3c:	strb	w1, [x0]
  402d40:	b	402d48 <ferror@plt+0x1b8>
  402d44:	nop
  402d48:	ldp	x29, x30, [sp], #16
  402d4c:	ret
  402d50:	stp	x29, x30, [sp, #-16]!
  402d54:	mov	x29, sp
  402d58:	bl	402c78 <ferror@plt+0xe8>
  402d5c:	nop
  402d60:	ldp	x29, x30, [sp], #16
  402d64:	ret
  402d68:	sub	sp, sp, #0x10
  402d6c:	str	x0, [sp, #8]
  402d70:	ldr	x0, [sp, #8]
  402d74:	ldrb	w0, [x0, #4]
  402d78:	add	sp, sp, #0x10
  402d7c:	ret
  402d80:	sub	sp, sp, #0x10
  402d84:	str	x0, [sp, #8]
  402d88:	ldr	x0, [sp, #8]
  402d8c:	ldrh	w0, [x0, #4]
  402d90:	add	sp, sp, #0x10
  402d94:	ret
  402d98:	sub	sp, sp, #0x10
  402d9c:	str	x0, [sp, #8]
  402da0:	ldr	x0, [sp, #8]
  402da4:	ldr	w0, [x0, #4]
  402da8:	add	sp, sp, #0x10
  402dac:	ret
  402db0:	sub	sp, sp, #0x20
  402db4:	str	x0, [sp, #8]
  402db8:	ldr	x0, [sp, #8]
  402dbc:	add	x0, x0, #0x4
  402dc0:	ldr	x0, [x0]
  402dc4:	str	x0, [sp, #24]
  402dc8:	ldr	x0, [sp, #24]
  402dcc:	add	sp, sp, #0x20
  402dd0:	ret
  402dd4:	sub	sp, sp, #0x10
  402dd8:	str	x0, [sp, #8]
  402ddc:	ldr	x0, [sp, #8]
  402de0:	add	x0, x0, #0x4
  402de4:	add	sp, sp, #0x10
  402de8:	ret
  402dec:	stp	x29, x30, [sp, #-16]!
  402df0:	mov	x29, sp
  402df4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  402df8:	add	x0, x0, #0x764
  402dfc:	ldr	w0, [x0]
  402e00:	cmp	w0, #0x0
  402e04:	b.ne	402e1c <ferror@plt+0x28c>  // b.any
  402e08:	bl	413f2c <ferror@plt+0x1139c>
  402e0c:	mov	w1, w0
  402e10:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  402e14:	add	x0, x0, #0x764
  402e18:	str	w1, [x0]
  402e1c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  402e20:	add	x0, x0, #0x764
  402e24:	ldr	w0, [x0]
  402e28:	ldp	x29, x30, [sp], #16
  402e2c:	ret
  402e30:	mov	w0, #0xffffffff            	// #-1
  402e34:	ret
  402e38:	sub	sp, sp, #0x10
  402e3c:	str	w0, [sp, #12]
  402e40:	str	x1, [sp]
  402e44:	ldr	x0, [sp]
  402e48:	str	xzr, [x0]
  402e4c:	mov	w0, #0xffffffff            	// #-1
  402e50:	add	sp, sp, #0x10
  402e54:	ret
  402e58:	sub	sp, sp, #0x10
  402e5c:	str	x0, [sp, #8]
  402e60:	str	x1, [sp]
  402e64:	ldr	x0, [sp]
  402e68:	str	xzr, [x0]
  402e6c:	mov	w0, #0xffffffff            	// #-1
  402e70:	add	sp, sp, #0x10
  402e74:	ret
  402e78:	sub	sp, sp, #0x10
  402e7c:	str	x0, [sp, #8]
  402e80:	str	x1, [sp]
  402e84:	ldr	x0, [sp]
  402e88:	str	xzr, [x0]
  402e8c:	mov	w0, #0xffffffff            	// #-1
  402e90:	add	sp, sp, #0x10
  402e94:	ret
  402e98:	sub	sp, sp, #0x10
  402e9c:	str	x0, [sp, #8]
  402ea0:	str	w1, [sp, #4]
  402ea4:	strb	w2, [sp, #3]
  402ea8:	ldrb	w0, [sp, #3]
  402eac:	cmp	w0, #0x0
  402eb0:	b.eq	402f10 <ferror@plt+0x380>  // b.none
  402eb4:	ldr	x0, [sp, #8]
  402eb8:	ldr	w2, [x0, #4]
  402ebc:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  402ec0:	add	x3, x0, #0xe48
  402ec4:	ldrsw	x1, [sp, #4]
  402ec8:	mov	x0, x1
  402ecc:	lsl	x0, x0, #2
  402ed0:	add	x0, x0, x1
  402ed4:	lsl	x0, x0, #3
  402ed8:	add	x0, x3, x0
  402edc:	ldr	w0, [x0, #4]
  402ee0:	orr	w1, w2, w0
  402ee4:	ldr	x0, [sp, #8]
  402ee8:	str	w1, [x0, #4]
  402eec:	ldr	x0, [sp, #8]
  402ef0:	ldr	w1, [x0]
  402ef4:	ldr	w0, [sp, #4]
  402ef8:	mov	w2, #0x1                   	// #1
  402efc:	lsl	w0, w2, w0
  402f00:	orr	w1, w1, w0
  402f04:	ldr	x0, [sp, #8]
  402f08:	str	w1, [x0]
  402f0c:	b	402f34 <ferror@plt+0x3a4>
  402f10:	ldr	x0, [sp, #8]
  402f14:	ldr	w1, [x0]
  402f18:	ldr	w0, [sp, #4]
  402f1c:	mov	w2, #0x1                   	// #1
  402f20:	lsl	w0, w2, w0
  402f24:	mvn	w0, w0
  402f28:	and	w1, w1, w0
  402f2c:	ldr	x0, [sp, #8]
  402f30:	str	w1, [x0]
  402f34:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  402f38:	add	x0, x0, #0x588
  402f3c:	str	wzr, [x0]
  402f40:	nop
  402f44:	add	sp, sp, #0x10
  402f48:	ret
  402f4c:	sub	sp, sp, #0x780
  402f50:	stp	x29, x30, [sp]
  402f54:	mov	x29, sp
  402f58:	str	x0, [sp, #24]
  402f5c:	str	x1, [sp, #16]
  402f60:	add	x0, sp, #0x20
  402f64:	mov	x1, #0x750                 	// #1872
  402f68:	mov	x2, x1
  402f6c:	mov	w1, #0x0                   	// #0
  402f70:	bl	4026e0 <memset@plt>
  402f74:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  402f78:	add	x0, x0, #0x7a8
  402f7c:	str	x0, [sp, #32]
  402f80:	mov	w0, #0x2                   	// #2
  402f84:	str	w0, [sp, #40]
  402f88:	mov	w0, #0x1                   	// #1
  402f8c:	str	w0, [sp, #44]
  402f90:	mov	w0, #0x3                   	// #3
  402f94:	str	w0, [sp, #52]
  402f98:	mov	w0, #0x5                   	// #5
  402f9c:	str	w0, [sp, #56]
  402fa0:	mov	w0, #0x4                   	// #4
  402fa4:	str	w0, [sp, #60]
  402fa8:	mov	w0, #0x6                   	// #6
  402fac:	str	w0, [sp, #64]
  402fb0:	mov	w0, #0x8                   	// #8
  402fb4:	str	w0, [sp, #68]
  402fb8:	mov	w0, #0x7                   	// #7
  402fbc:	str	w0, [sp, #72]
  402fc0:	mov	w0, #0x9                   	// #9
  402fc4:	str	w0, [sp, #76]
  402fc8:	mov	w0, #0xa                   	// #10
  402fcc:	str	w0, [sp, #80]
  402fd0:	mov	w0, #0xb                   	// #11
  402fd4:	str	w0, [sp, #84]
  402fd8:	mov	w0, #0xc                   	// #12
  402fdc:	str	w0, [sp, #88]
  402fe0:	mov	w0, #0xe                   	// #14
  402fe4:	str	w0, [sp, #92]
  402fe8:	mov	w0, #0xf                   	// #15
  402fec:	str	w0, [sp, #96]
  402ff0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  402ff4:	add	x0, x0, #0x7b0
  402ff8:	str	x0, [sp, #104]
  402ffc:	mov	w0, #0x2                   	// #2
  403000:	str	w0, [sp, #112]
  403004:	mov	w0, #0x1                   	// #1
  403008:	str	w0, [sp, #116]
  40300c:	mov	w0, #0xa                   	// #10
  403010:	str	w0, [sp, #124]
  403014:	mov	w0, #0x3                   	// #3
  403018:	str	w0, [sp, #128]
  40301c:	mov	w0, #0xf                   	// #15
  403020:	str	w0, [sp, #132]
  403024:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  403028:	add	x0, x0, #0xe38
  40302c:	str	x0, [sp, #176]
  403030:	mov	w0, #0x2                   	// #2
  403034:	str	w0, [sp, #184]
  403038:	mov	w0, #0xf                   	// #15
  40303c:	str	w0, [sp, #188]
  403040:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403044:	add	x0, x0, #0x7b8
  403048:	str	x0, [sp, #248]
  40304c:	mov	w0, #0x1                   	// #1
  403050:	str	w0, [sp, #256]
  403054:	mov	w0, #0xf                   	// #15
  403058:	str	w0, [sp, #260]
  40305c:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  403060:	add	x0, x0, #0xe28
  403064:	str	x0, [sp, #320]
  403068:	mov	w0, #0xf                   	// #15
  40306c:	str	w0, [sp, #332]
  403070:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  403074:	add	x0, x0, #0xe30
  403078:	str	x0, [sp, #392]
  40307c:	mov	w0, #0xa                   	// #10
  403080:	str	w0, [sp, #400]
  403084:	mov	w0, #0xf                   	// #15
  403088:	str	w0, [sp, #404]
  40308c:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  403090:	add	x0, x0, #0xe40
  403094:	str	x0, [sp, #464]
  403098:	mov	w0, #0x3                   	// #3
  40309c:	str	w0, [sp, #472]
  4030a0:	mov	w0, #0xf                   	// #15
  4030a4:	str	w0, [sp, #476]
  4030a8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4030ac:	add	x0, x0, #0x7c0
  4030b0:	str	x0, [sp, #536]
  4030b4:	mov	w0, #0x5                   	// #5
  4030b8:	str	w0, [sp, #544]
  4030bc:	mov	w0, #0x4                   	// #4
  4030c0:	str	w0, [sp, #548]
  4030c4:	mov	w0, #0x6                   	// #6
  4030c8:	str	w0, [sp, #552]
  4030cc:	mov	w0, #0xf                   	// #15
  4030d0:	str	w0, [sp, #556]
  4030d4:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4030d8:	add	x0, x0, #0x7c8
  4030dc:	str	x0, [sp, #608]
  4030e0:	mov	w0, #0x5                   	// #5
  4030e4:	str	w0, [sp, #616]
  4030e8:	mov	w0, #0xf                   	// #15
  4030ec:	str	w0, [sp, #620]
  4030f0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4030f4:	add	x0, x0, #0x7d8
  4030f8:	str	x0, [sp, #680]
  4030fc:	mov	w0, #0x5                   	// #5
  403100:	str	w0, [sp, #688]
  403104:	mov	w0, #0xf                   	// #15
  403108:	str	w0, [sp, #692]
  40310c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403110:	add	x0, x0, #0x7e0
  403114:	str	x0, [sp, #752]
  403118:	mov	w0, #0x4                   	// #4
  40311c:	str	w0, [sp, #760]
  403120:	mov	w0, #0xf                   	// #15
  403124:	str	w0, [sp, #764]
  403128:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40312c:	add	x0, x0, #0x7f0
  403130:	str	x0, [sp, #824]
  403134:	mov	w0, #0x4                   	// #4
  403138:	str	w0, [sp, #832]
  40313c:	mov	w0, #0xf                   	// #15
  403140:	str	w0, [sp, #836]
  403144:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403148:	add	x0, x0, #0x7f8
  40314c:	str	x0, [sp, #896]
  403150:	mov	w0, #0x6                   	// #6
  403154:	str	w0, [sp, #904]
  403158:	mov	w0, #0xf                   	// #15
  40315c:	str	w0, [sp, #908]
  403160:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403164:	add	x0, x0, #0x808
  403168:	str	x0, [sp, #968]
  40316c:	mov	w0, #0x6                   	// #6
  403170:	str	w0, [sp, #976]
  403174:	mov	w0, #0xf                   	// #15
  403178:	str	w0, [sp, #980]
  40317c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403180:	add	x0, x0, #0x810
  403184:	str	x0, [sp, #1040]
  403188:	mov	w0, #0x8                   	// #8
  40318c:	str	w0, [sp, #1048]
  403190:	mov	w0, #0x7                   	// #7
  403194:	str	w0, [sp, #1052]
  403198:	mov	w0, #0xf                   	// #15
  40319c:	str	w0, [sp, #1056]
  4031a0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4031a4:	add	x0, x0, #0x818
  4031a8:	str	x0, [sp, #1112]
  4031ac:	mov	w0, #0x8                   	// #8
  4031b0:	str	w0, [sp, #1120]
  4031b4:	mov	w0, #0xf                   	// #15
  4031b8:	str	w0, [sp, #1124]
  4031bc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4031c0:	add	x0, x0, #0x828
  4031c4:	str	x0, [sp, #1184]
  4031c8:	mov	w0, #0x8                   	// #8
  4031cc:	str	w0, [sp, #1192]
  4031d0:	mov	w0, #0xf                   	// #15
  4031d4:	str	w0, [sp, #1196]
  4031d8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4031dc:	add	x0, x0, #0x830
  4031e0:	str	x0, [sp, #1256]
  4031e4:	mov	w0, #0x7                   	// #7
  4031e8:	str	w0, [sp, #1264]
  4031ec:	mov	w0, #0xf                   	// #15
  4031f0:	str	w0, [sp, #1268]
  4031f4:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4031f8:	add	x0, x0, #0x840
  4031fc:	str	x0, [sp, #1328]
  403200:	mov	w0, #0x7                   	// #7
  403204:	str	w0, [sp, #1336]
  403208:	mov	w0, #0xf                   	// #15
  40320c:	str	w0, [sp, #1340]
  403210:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403214:	add	x0, x0, #0x848
  403218:	str	x0, [sp, #1400]
  40321c:	mov	w0, #0x9                   	// #9
  403220:	str	w0, [sp, #1408]
  403224:	mov	w0, #0xf                   	// #15
  403228:	str	w0, [sp, #1412]
  40322c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403230:	add	x0, x0, #0x850
  403234:	str	x0, [sp, #1472]
  403238:	mov	w0, #0xb                   	// #11
  40323c:	str	w0, [sp, #1480]
  403240:	mov	w0, #0xc                   	// #12
  403244:	str	w0, [sp, #1484]
  403248:	mov	w0, #0xf                   	// #15
  40324c:	str	w0, [sp, #1488]
  403250:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403254:	add	x0, x0, #0x858
  403258:	str	x0, [sp, #1544]
  40325c:	mov	w0, #0xb                   	// #11
  403260:	str	w0, [sp, #1552]
  403264:	mov	w0, #0xf                   	// #15
  403268:	str	w0, [sp, #1556]
  40326c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403270:	add	x0, x0, #0x868
  403274:	str	x0, [sp, #1616]
  403278:	mov	w0, #0xb                   	// #11
  40327c:	str	w0, [sp, #1624]
  403280:	mov	w0, #0xf                   	// #15
  403284:	str	w0, [sp, #1628]
  403288:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40328c:	add	x0, x0, #0x870
  403290:	str	x0, [sp, #1688]
  403294:	mov	w0, #0xc                   	// #12
  403298:	str	w0, [sp, #1696]
  40329c:	mov	w0, #0xf                   	// #15
  4032a0:	str	w0, [sp, #1700]
  4032a4:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4032a8:	add	x0, x0, #0x880
  4032ac:	str	x0, [sp, #1760]
  4032b0:	mov	w0, #0xc                   	// #12
  4032b4:	str	w0, [sp, #1768]
  4032b8:	mov	w0, #0xf                   	// #15
  4032bc:	str	w0, [sp, #1772]
  4032c0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4032c4:	add	x0, x0, #0x888
  4032c8:	str	x0, [sp, #1832]
  4032cc:	mov	w0, #0xe                   	// #14
  4032d0:	str	w0, [sp, #1840]
  4032d4:	mov	w0, #0xf                   	// #15
  4032d8:	str	w0, [sp, #1844]
  4032dc:	mov	w0, #0x1                   	// #1
  4032e0:	strb	w0, [sp, #1919]
  4032e4:	ldr	x0, [sp, #16]
  4032e8:	ldrb	w0, [x0]
  4032ec:	cmp	w0, #0x21
  4032f0:	b.ne	403304 <ferror@plt+0x774>  // b.any
  4032f4:	strb	wzr, [sp, #1919]
  4032f8:	ldr	x0, [sp, #16]
  4032fc:	add	x0, x0, #0x1
  403300:	str	x0, [sp, #16]
  403304:	str	wzr, [sp, #1912]
  403308:	b	4033b0 <ferror@plt+0x820>
  40330c:	ldr	w1, [sp, #1912]
  403310:	mov	x0, x1
  403314:	lsl	x0, x0, #3
  403318:	add	x0, x0, x1
  40331c:	lsl	x0, x0, #3
  403320:	add	x1, sp, #0x20
  403324:	ldr	x0, [x1, x0]
  403328:	mov	x1, x0
  40332c:	ldr	x0, [sp, #16]
  403330:	bl	402860 <strcmp@plt>
  403334:	cmp	w0, #0x0
  403338:	b.eq	40334c <ferror@plt+0x7bc>  // b.none
  40333c:	ldr	w0, [sp, #1912]
  403340:	add	w0, w0, #0x1
  403344:	str	w0, [sp, #1912]
  403348:	b	4033b0 <ferror@plt+0x820>
  40334c:	add	x2, sp, #0x20
  403350:	ldr	w1, [sp, #1912]
  403354:	mov	x0, x1
  403358:	lsl	x0, x0, #3
  40335c:	add	x0, x0, x1
  403360:	lsl	x0, x0, #3
  403364:	add	x0, x2, x0
  403368:	add	x0, x0, #0x8
  40336c:	str	x0, [sp, #1904]
  403370:	b	403398 <ferror@plt+0x808>
  403374:	ldr	x0, [sp, #1904]
  403378:	ldr	w0, [x0]
  40337c:	ldrb	w2, [sp, #1919]
  403380:	mov	w1, w0
  403384:	ldr	x0, [sp, #24]
  403388:	bl	402e98 <ferror@plt+0x308>
  40338c:	ldr	x0, [sp, #1904]
  403390:	add	x0, x0, #0x4
  403394:	str	x0, [sp, #1904]
  403398:	ldr	x0, [sp, #1904]
  40339c:	ldr	w0, [x0]
  4033a0:	cmp	w0, #0xf
  4033a4:	b.ne	403374 <ferror@plt+0x7e4>  // b.any
  4033a8:	mov	w0, #0x0                   	// #0
  4033ac:	b	4033c0 <ferror@plt+0x830>
  4033b0:	ldr	w0, [sp, #1912]
  4033b4:	cmp	w0, #0x19
  4033b8:	b.ls	40330c <ferror@plt+0x77c>  // b.plast
  4033bc:	mov	w0, #0xffffffff            	// #-1
  4033c0:	ldp	x29, x30, [sp]
  4033c4:	add	sp, sp, #0x780
  4033c8:	ret
  4033cc:	sub	sp, sp, #0x10
  4033d0:	str	x0, [sp, #8]
  4033d4:	str	w1, [sp, #4]
  4033d8:	ldr	x0, [sp, #8]
  4033dc:	ldr	w2, [x0, #4]
  4033e0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4033e4:	add	x3, x0, #0xa0
  4033e8:	ldrsw	x1, [sp, #4]
  4033ec:	mov	x0, x1
  4033f0:	lsl	x0, x0, #2
  4033f4:	add	x0, x0, x1
  4033f8:	lsl	x0, x0, #3
  4033fc:	add	x0, x3, x0
  403400:	ldr	w0, [x0, #4]
  403404:	orr	w1, w2, w0
  403408:	ldr	x0, [sp, #8]
  40340c:	str	w1, [x0, #4]
  403410:	ldr	x0, [sp, #8]
  403414:	ldr	x1, [x0, #8]
  403418:	ldr	w0, [sp, #4]
  40341c:	mov	x2, #0x1                   	// #1
  403420:	lsl	x0, x2, x0
  403424:	orr	x1, x1, x0
  403428:	ldr	x0, [sp, #8]
  40342c:	str	x1, [x0, #8]
  403430:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  403434:	add	x0, x0, #0x588
  403438:	str	wzr, [x0]
  40343c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  403440:	add	x0, x0, #0xec0
  403444:	ldr	w1, [sp, #4]
  403448:	str	w1, [x0]
  40344c:	nop
  403450:	add	sp, sp, #0x10
  403454:	ret
  403458:	sub	sp, sp, #0x10
  40345c:	str	x0, [sp, #8]
  403460:	str	w1, [sp, #4]
  403464:	ldr	x0, [sp, #8]
  403468:	ldr	x1, [x0, #8]
  40346c:	ldr	w0, [sp, #4]
  403470:	lsr	x0, x1, x0
  403474:	and	x0, x0, #0x1
  403478:	cmp	x0, #0x0
  40347c:	cset	w0, ne  // ne = any
  403480:	and	w0, w0, #0xff
  403484:	add	sp, sp, #0x10
  403488:	ret
  40348c:	sub	sp, sp, #0x10
  403490:	str	x0, [sp, #8]
  403494:	str	w1, [sp, #4]
  403498:	ldr	w0, [sp, #4]
  40349c:	cmp	w0, #0x0
  4034a0:	b.eq	4034b0 <ferror@plt+0x920>  // b.none
  4034a4:	ldr	x0, [sp, #8]
  4034a8:	ldr	w1, [sp, #4]
  4034ac:	str	w1, [x0, #4]
  4034b0:	nop
  4034b4:	add	sp, sp, #0x10
  4034b8:	ret
  4034bc:	sub	sp, sp, #0x20
  4034c0:	str	x0, [sp, #8]
  4034c4:	str	wzr, [sp, #28]
  4034c8:	b	40356c <ferror@plt+0x9dc>
  4034cc:	ldr	x0, [sp, #8]
  4034d0:	ldr	w1, [x0]
  4034d4:	ldr	w0, [sp, #28]
  4034d8:	asr	w0, w1, w0
  4034dc:	and	w0, w0, #0x1
  4034e0:	cmp	w0, #0x0
  4034e4:	b.eq	40355c <ferror@plt+0x9cc>  // b.none
  4034e8:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  4034ec:	add	x2, x0, #0xe48
  4034f0:	ldrsw	x1, [sp, #28]
  4034f4:	mov	x0, x1
  4034f8:	lsl	x0, x0, #2
  4034fc:	add	x0, x0, x1
  403500:	lsl	x0, x0, #3
  403504:	add	x0, x2, x0
  403508:	ldr	x1, [x0, #8]
  40350c:	ldr	x0, [sp, #8]
  403510:	ldr	x0, [x0, #8]
  403514:	and	x0, x1, x0
  403518:	cmp	x0, #0x0
  40351c:	b.ne	403560 <ferror@plt+0x9d0>  // b.any
  403520:	ldr	x0, [sp, #8]
  403524:	ldr	x2, [x0, #8]
  403528:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40352c:	add	x3, x0, #0xe48
  403530:	ldrsw	x1, [sp, #28]
  403534:	mov	x0, x1
  403538:	lsl	x0, x0, #2
  40353c:	add	x0, x0, x1
  403540:	lsl	x0, x0, #3
  403544:	add	x0, x3, x0
  403548:	ldr	x0, [x0, #8]
  40354c:	orr	x1, x2, x0
  403550:	ldr	x0, [sp, #8]
  403554:	str	x1, [x0, #8]
  403558:	b	403560 <ferror@plt+0x9d0>
  40355c:	nop
  403560:	ldr	w0, [sp, #28]
  403564:	add	w0, w0, #0x1
  403568:	str	w0, [sp, #28]
  40356c:	ldr	w0, [sp, #28]
  403570:	cmp	w0, #0xe
  403574:	b.le	4034cc <ferror@plt+0x93c>
  403578:	str	wzr, [sp, #24]
  40357c:	b	403620 <ferror@plt+0xa90>
  403580:	ldr	x0, [sp, #8]
  403584:	ldr	x1, [x0, #8]
  403588:	ldr	w0, [sp, #24]
  40358c:	lsr	x0, x1, x0
  403590:	and	x0, x0, #0x1
  403594:	cmp	x0, #0x0
  403598:	b.eq	403610 <ferror@plt+0xa80>  // b.none
  40359c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4035a0:	add	x2, x0, #0xa0
  4035a4:	ldrsw	x1, [sp, #24]
  4035a8:	mov	x0, x1
  4035ac:	lsl	x0, x0, #2
  4035b0:	add	x0, x0, x1
  4035b4:	lsl	x0, x0, #3
  4035b8:	add	x0, x2, x0
  4035bc:	ldr	w1, [x0]
  4035c0:	ldr	x0, [sp, #8]
  4035c4:	ldr	w0, [x0]
  4035c8:	and	w0, w1, w0
  4035cc:	cmp	w0, #0x0
  4035d0:	b.ne	403614 <ferror@plt+0xa84>  // b.any
  4035d4:	ldr	x0, [sp, #8]
  4035d8:	ldr	w2, [x0]
  4035dc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4035e0:	add	x3, x0, #0xa0
  4035e4:	ldrsw	x1, [sp, #24]
  4035e8:	mov	x0, x1
  4035ec:	lsl	x0, x0, #2
  4035f0:	add	x0, x0, x1
  4035f4:	lsl	x0, x0, #3
  4035f8:	add	x0, x3, x0
  4035fc:	ldr	w0, [x0]
  403600:	orr	w1, w2, w0
  403604:	ldr	x0, [sp, #8]
  403608:	str	w1, [x0]
  40360c:	b	403614 <ferror@plt+0xa84>
  403610:	nop
  403614:	ldr	w0, [sp, #24]
  403618:	add	w0, w0, #0x1
  40361c:	str	w0, [sp, #24]
  403620:	ldr	w0, [sp, #24]
  403624:	cmp	w0, #0x2c
  403628:	b.le	403580 <ferror@plt+0x9f0>
  40362c:	nop
  403630:	nop
  403634:	add	sp, sp, #0x20
  403638:	ret
  40363c:	stp	x29, x30, [sp, #-176]!
  403640:	mov	x29, sp
  403644:	str	x0, [sp, #24]
  403648:	str	x1, [sp, #16]
  40364c:	ldr	x0, [sp, #24]
  403650:	bl	402b10 <getenv@plt>
  403654:	str	x0, [sp, #168]
  403658:	ldr	x0, [sp, #168]
  40365c:	cmp	x0, #0x0
  403660:	b.ne	4036ac <ferror@plt+0xb1c>  // b.any
  403664:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403668:	add	x0, x0, #0x890
  40366c:	bl	402b10 <getenv@plt>
  403670:	cmp	x0, #0x0
  403674:	b.ne	403680 <ferror@plt+0xaf0>  // b.any
  403678:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40367c:	add	x0, x0, #0x8a0
  403680:	str	x0, [sp, #168]
  403684:	add	x5, sp, #0x28
  403688:	ldr	x4, [sp, #16]
  40368c:	ldr	x3, [sp, #168]
  403690:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403694:	add	x2, x0, #0x8a8
  403698:	mov	x1, #0x7f                  	// #127
  40369c:	mov	x0, x5
  4036a0:	bl	4025e0 <snprintf@plt>
  4036a4:	add	x0, sp, #0x28
  4036a8:	str	x0, [sp, #168]
  4036ac:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4036b0:	add	x1, x0, #0x8b0
  4036b4:	ldr	x0, [sp, #168]
  4036b8:	bl	4029c0 <fopen64@plt>
  4036bc:	ldp	x29, x30, [sp], #176
  4036c0:	ret
  4036c4:	sub	sp, sp, #0x20
  4036c8:	str	w0, [sp, #12]
  4036cc:	ldr	w0, [sp, #12]
  4036d0:	lsr	w1, w0, #24
  4036d4:	ldr	w0, [sp, #12]
  4036d8:	lsr	w0, w0, #16
  4036dc:	eor	w1, w1, w0
  4036e0:	ldr	w0, [sp, #12]
  4036e4:	lsr	w0, w0, #8
  4036e8:	eor	w1, w1, w0
  4036ec:	ldr	w0, [sp, #12]
  4036f0:	eor	w0, w1, w0
  4036f4:	str	w0, [sp, #28]
  4036f8:	ldr	w0, [sp, #28]
  4036fc:	and	w0, w0, #0xff
  403700:	add	sp, sp, #0x20
  403704:	ret
  403708:	stp	x29, x30, [sp, #-80]!
  40370c:	mov	x29, sp
  403710:	str	w0, [sp, #60]
  403714:	str	x1, [sp, #48]
  403718:	str	w2, [sp, #56]
  40371c:	str	w3, [sp, #44]
  403720:	str	x4, [sp, #32]
  403724:	str	x5, [sp, #24]
  403728:	mov	x0, #0x30                  	// #48
  40372c:	bl	402660 <malloc@plt>
  403730:	str	x0, [sp, #72]
  403734:	ldr	x0, [sp, #72]
  403738:	cmp	x0, #0x0
  40373c:	b.ne	403768 <ferror@plt+0xbd8>  // b.any
  403740:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  403744:	add	x0, x0, #0xe90
  403748:	ldr	x0, [x0]
  40374c:	mov	x3, x0
  403750:	mov	x2, #0x1c                  	// #28
  403754:	mov	x1, #0x1                   	// #1
  403758:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40375c:	add	x0, x0, #0x8b8
  403760:	bl	402950 <fwrite@plt>
  403764:	bl	4027e0 <abort@plt>
  403768:	ldr	x0, [sp, #72]
  40376c:	str	xzr, [x0]
  403770:	ldr	x0, [sp, #72]
  403774:	ldr	w1, [sp, #60]
  403778:	str	w1, [x0, #8]
  40377c:	ldr	x0, [sp, #72]
  403780:	ldr	w1, [sp, #56]
  403784:	str	w1, [x0, #12]
  403788:	ldr	x0, [sp, #72]
  40378c:	ldr	w1, [sp, #44]
  403790:	str	w1, [x0, #16]
  403794:	ldr	x0, [sp, #48]
  403798:	bl	402770 <strdup@plt>
  40379c:	mov	x1, x0
  4037a0:	ldr	x0, [sp, #72]
  4037a4:	str	x1, [x0, #24]
  4037a8:	ldr	x0, [sp, #32]
  4037ac:	bl	402770 <strdup@plt>
  4037b0:	mov	x1, x0
  4037b4:	ldr	x0, [sp, #72]
  4037b8:	str	x1, [x0, #32]
  4037bc:	ldr	x0, [sp, #24]
  4037c0:	bl	402770 <strdup@plt>
  4037c4:	mov	x1, x0
  4037c8:	ldr	x0, [sp, #72]
  4037cc:	str	x1, [x0, #40]
  4037d0:	ldr	w0, [sp, #60]
  4037d4:	bl	4036c4 <ferror@plt+0xb34>
  4037d8:	sxtw	x0, w0
  4037dc:	lsl	x1, x0, #3
  4037e0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4037e4:	add	x0, x0, #0xf40
  4037e8:	add	x0, x1, x0
  4037ec:	str	x0, [sp, #64]
  4037f0:	ldr	x0, [sp, #64]
  4037f4:	ldr	x1, [x0]
  4037f8:	ldr	x0, [sp, #72]
  4037fc:	str	x1, [x0]
  403800:	ldr	x0, [sp, #64]
  403804:	ldr	x1, [sp, #72]
  403808:	str	x1, [x0]
  40380c:	nop
  403810:	ldp	x29, x30, [sp], #80
  403814:	ret
  403818:	stp	x29, x30, [sp, #-48]!
  40381c:	mov	x29, sp
  403820:	str	wzr, [sp, #36]
  403824:	b	403898 <ferror@plt+0xd08>
  403828:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40382c:	add	x0, x0, #0xf40
  403830:	ldrsw	x1, [sp, #36]
  403834:	ldr	x0, [x0, x1, lsl #3]
  403838:	str	x0, [sp, #40]
  40383c:	b	403880 <ferror@plt+0xcf0>
  403840:	ldr	x0, [sp, #40]
  403844:	ldr	x0, [x0, #24]
  403848:	bl	4028e0 <free@plt>
  40384c:	ldr	x0, [sp, #40]
  403850:	ldr	x0, [x0, #32]
  403854:	bl	4028e0 <free@plt>
  403858:	ldr	x0, [sp, #40]
  40385c:	ldr	x0, [x0, #40]
  403860:	bl	4028e0 <free@plt>
  403864:	ldr	x0, [sp, #40]
  403868:	ldr	x0, [x0]
  40386c:	str	x0, [sp, #24]
  403870:	ldr	x0, [sp, #40]
  403874:	bl	4028e0 <free@plt>
  403878:	ldr	x0, [sp, #24]
  40387c:	str	x0, [sp, #40]
  403880:	ldr	x0, [sp, #40]
  403884:	cmp	x0, #0x0
  403888:	b.ne	403840 <ferror@plt+0xcb0>  // b.any
  40388c:	ldr	w0, [sp, #36]
  403890:	add	w0, w0, #0x1
  403894:	str	w0, [sp, #36]
  403898:	ldr	w0, [sp, #36]
  40389c:	cmp	w0, #0x100
  4038a0:	b.ne	403828 <ferror@plt+0xc98>  // b.any
  4038a4:	nop
  4038a8:	nop
  4038ac:	ldp	x29, x30, [sp], #48
  4038b0:	ret
  4038b4:	sub	sp, sp, #0x8e0
  4038b8:	stp	x29, x30, [sp]
  4038bc:	mov	x29, sp
  4038c0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4038c4:	add	x0, x0, #0x890
  4038c8:	bl	402b10 <getenv@plt>
  4038cc:	cmp	x0, #0x0
  4038d0:	b.ne	4038dc <ferror@plt+0xd4c>  // b.any
  4038d4:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4038d8:	add	x0, x0, #0x8d8
  4038dc:	str	x0, [sp, #2264]
  4038e0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4038e4:	add	x0, x0, #0x8e0
  4038e8:	str	x0, [sp, #2256]
  4038ec:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4038f0:	add	x0, x0, #0x74c
  4038f4:	ldr	w0, [x0]
  4038f8:	cmp	w0, #0x0
  4038fc:	b.ne	403c8c <ferror@plt+0x10fc>  // b.any
  403900:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  403904:	add	x0, x0, #0x74c
  403908:	mov	w1, #0x1                   	// #1
  40390c:	str	w1, [x0]
  403910:	add	x0, sp, #0x480
  403914:	mov	x2, #0x400                 	// #1024
  403918:	ldr	x1, [sp, #2264]
  40391c:	bl	4155ac <ferror@plt+0x12a1c>
  403920:	add	x0, sp, #0x480
  403924:	ldrb	w0, [x0]
  403928:	cmp	w0, #0x0
  40392c:	b.eq	40394c <ferror@plt+0xdbc>  // b.none
  403930:	add	x0, sp, #0x480
  403934:	bl	402460 <strlen@plt>
  403938:	sub	x0, x0, #0x1
  40393c:	add	x1, sp, #0x480
  403940:	ldrb	w0, [x1, x0]
  403944:	cmp	w0, #0x2f
  403948:	b.eq	403968 <ferror@plt+0xdd8>  // b.none
  40394c:	add	x0, sp, #0x480
  403950:	bl	402460 <strlen@plt>
  403954:	mov	x1, x0
  403958:	add	x0, sp, #0x480
  40395c:	add	x0, x0, x1
  403960:	mov	w1, #0x2f                  	// #47
  403964:	strh	w1, [x0]
  403968:	add	x0, sp, #0x480
  40396c:	bl	402460 <strlen@plt>
  403970:	str	w0, [sp, #2252]
  403974:	add	x0, sp, #0x480
  403978:	bl	402590 <opendir@plt>
  40397c:	str	x0, [sp, #2240]
  403980:	ldr	x0, [sp, #2240]
  403984:	cmp	x0, #0x0
  403988:	b.eq	403c94 <ferror@plt+0x1104>  // b.none
  40398c:	b	403c68 <ferror@plt+0x10d8>
  403990:	ldr	x0, [sp, #2232]
  403994:	add	x4, x0, #0x13
  403998:	add	x1, sp, #0x45b
  40399c:	add	x0, sp, #0x45c
  4039a0:	mov	x3, x1
  4039a4:	mov	x2, x0
  4039a8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4039ac:	add	x1, x0, #0x8f0
  4039b0:	mov	x0, x4
  4039b4:	bl	402a80 <__isoc99_sscanf@plt>
  4039b8:	cmp	w0, #0x1
  4039bc:	b.ne	403c64 <ferror@plt+0x10d4>  // b.any
  4039c0:	ldr	w0, [sp, #1116]
  4039c4:	add	x1, sp, #0x478
  4039c8:	bl	402e38 <ferror@plt+0x2a8>
  4039cc:	cmp	w0, #0x0
  4039d0:	b.eq	4039e0 <ferror@plt+0xe50>  // b.none
  4039d4:	ldr	x0, [sp, #2256]
  4039d8:	bl	402770 <strdup@plt>
  4039dc:	str	x0, [sp, #1144]
  4039e0:	ldrsw	x0, [sp, #2252]
  4039e4:	add	x1, sp, #0x480
  4039e8:	add	x4, x1, x0
  4039ec:	ldrsw	x0, [sp, #2252]
  4039f0:	mov	x1, #0x400                 	// #1024
  4039f4:	sub	x1, x1, x0
  4039f8:	ldr	w0, [sp, #1116]
  4039fc:	mov	w3, w0
  403a00:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403a04:	add	x2, x0, #0x8f8
  403a08:	mov	x0, x4
  403a0c:	bl	4025e0 <snprintf@plt>
  403a10:	add	x0, sp, #0x480
  403a14:	bl	402460 <strlen@plt>
  403a18:	str	w0, [sp, #2228]
  403a1c:	add	x0, sp, #0x480
  403a20:	bl	402590 <opendir@plt>
  403a24:	str	x0, [sp, #2216]
  403a28:	ldr	x0, [sp, #2216]
  403a2c:	cmp	x0, #0x0
  403a30:	b.ne	403a40 <ferror@plt+0xeb0>  // b.any
  403a34:	ldr	x0, [sp, #1144]
  403a38:	bl	4028e0 <free@plt>
  403a3c:	b	403c68 <ferror@plt+0x10d8>
  403a40:	strb	wzr, [sp, #1120]
  403a44:	add	x0, sp, #0x460
  403a48:	str	x0, [sp, #2208]
  403a4c:	b	403c38 <ferror@plt+0x10a8>
  403a50:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403a54:	add	x0, x0, #0x900
  403a58:	str	x0, [sp, #2192]
  403a5c:	ldr	x0, [sp, #2200]
  403a60:	add	x4, x0, #0x13
  403a64:	add	x1, sp, #0x45b
  403a68:	add	x0, sp, #0x450
  403a6c:	mov	x3, x1
  403a70:	mov	x2, x0
  403a74:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403a78:	add	x1, x0, #0x8f0
  403a7c:	mov	x0, x4
  403a80:	bl	402a80 <__isoc99_sscanf@plt>
  403a84:	cmp	w0, #0x1
  403a88:	b.ne	403c24 <ferror@plt+0x1094>  // b.any
  403a8c:	ldrsw	x0, [sp, #2228]
  403a90:	add	x1, sp, #0x480
  403a94:	add	x4, x1, x0
  403a98:	ldrsw	x0, [sp, #2228]
  403a9c:	mov	x1, #0x400                 	// #1024
  403aa0:	sub	x1, x1, x0
  403aa4:	ldr	w0, [sp, #1104]
  403aa8:	mov	w3, w0
  403aac:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403ab0:	add	x2, x0, #0x910
  403ab4:	mov	x0, x4
  403ab8:	bl	4025e0 <snprintf@plt>
  403abc:	add	x1, sp, #0x10
  403ac0:	add	x0, sp, #0x480
  403ac4:	mov	x2, #0x3f                  	// #63
  403ac8:	bl	402540 <readlink@plt>
  403acc:	str	x0, [sp, #2184]
  403ad0:	ldr	x0, [sp, #2184]
  403ad4:	cmn	x0, #0x1
  403ad8:	b.eq	403c2c <ferror@plt+0x109c>  // b.none
  403adc:	ldr	x0, [sp, #2184]
  403ae0:	add	x1, sp, #0x10
  403ae4:	strb	wzr, [x1, x0]
  403ae8:	ldr	x0, [sp, #2192]
  403aec:	bl	402460 <strlen@plt>
  403af0:	mov	x1, x0
  403af4:	add	x0, sp, #0x10
  403af8:	mov	x2, x1
  403afc:	ldr	x1, [sp, #2192]
  403b00:	bl	4026a0 <strncmp@plt>
  403b04:	cmp	w0, #0x0
  403b08:	b.ne	403c34 <ferror@plt+0x10a4>  // b.any
  403b0c:	add	x0, sp, #0x454
  403b10:	add	x3, sp, #0x10
  403b14:	mov	x2, x0
  403b18:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403b1c:	add	x1, x0, #0x918
  403b20:	mov	x0, x3
  403b24:	bl	402a80 <__isoc99_sscanf@plt>
  403b28:	ldr	w1, [sp, #1116]
  403b2c:	ldr	x0, [sp, #2200]
  403b30:	add	x0, x0, #0x13
  403b34:	add	x6, sp, #0x50
  403b38:	mov	x5, x0
  403b3c:	mov	w4, w1
  403b40:	ldr	x3, [sp, #2264]
  403b44:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403b48:	add	x2, x0, #0x928
  403b4c:	mov	x1, #0x400                 	// #1024
  403b50:	mov	x0, x6
  403b54:	bl	4025e0 <snprintf@plt>
  403b58:	add	x1, sp, #0x470
  403b5c:	add	x0, sp, #0x50
  403b60:	bl	402e58 <ferror@plt+0x2c8>
  403b64:	cmp	w0, #0x0
  403b68:	b.gt	403b78 <ferror@plt+0xfe8>
  403b6c:	ldr	x0, [sp, #2256]
  403b70:	bl	402770 <strdup@plt>
  403b74:	str	x0, [sp, #1136]
  403b78:	ldr	x0, [sp, #2208]
  403b7c:	ldrb	w0, [x0]
  403b80:	cmp	w0, #0x0
  403b84:	b.ne	403bec <ferror@plt+0x105c>  // b.any
  403b88:	ldr	w0, [sp, #1116]
  403b8c:	add	x5, sp, #0x50
  403b90:	mov	w4, w0
  403b94:	ldr	x3, [sp, #2264]
  403b98:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403b9c:	add	x2, x0, #0x938
  403ba0:	mov	x1, #0x400                 	// #1024
  403ba4:	mov	x0, x5
  403ba8:	bl	4025e0 <snprintf@plt>
  403bac:	add	x2, sp, #0x50
  403bb0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403bb4:	add	x1, x0, #0x8b0
  403bb8:	mov	x0, x2
  403bbc:	bl	4029c0 <fopen64@plt>
  403bc0:	str	x0, [sp, #2176]
  403bc4:	ldr	x0, [sp, #2176]
  403bc8:	cmp	x0, #0x0
  403bcc:	b.eq	403bec <ferror@plt+0x105c>  // b.none
  403bd0:	ldr	x2, [sp, #2208]
  403bd4:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403bd8:	add	x1, x0, #0x948
  403bdc:	ldr	x0, [sp, #2176]
  403be0:	bl	402690 <__isoc99_fscanf@plt>
  403be4:	ldr	x0, [sp, #2176]
  403be8:	bl	402620 <fclose@plt>
  403bec:	ldr	w0, [sp, #1108]
  403bf0:	ldr	w1, [sp, #1116]
  403bf4:	ldr	w2, [sp, #1104]
  403bf8:	ldr	x3, [sp, #1144]
  403bfc:	ldr	x4, [sp, #1136]
  403c00:	mov	x5, x4
  403c04:	mov	x4, x3
  403c08:	mov	w3, w2
  403c0c:	mov	w2, w1
  403c10:	ldr	x1, [sp, #2208]
  403c14:	bl	403708 <ferror@plt+0xb78>
  403c18:	ldr	x0, [sp, #1136]
  403c1c:	bl	4028e0 <free@plt>
  403c20:	b	403c38 <ferror@plt+0x10a8>
  403c24:	nop
  403c28:	b	403c38 <ferror@plt+0x10a8>
  403c2c:	nop
  403c30:	b	403c38 <ferror@plt+0x10a8>
  403c34:	nop
  403c38:	ldr	x0, [sp, #2216]
  403c3c:	bl	402900 <readdir64@plt>
  403c40:	str	x0, [sp, #2200]
  403c44:	ldr	x0, [sp, #2200]
  403c48:	cmp	x0, #0x0
  403c4c:	b.ne	403a50 <ferror@plt+0xec0>  // b.any
  403c50:	ldr	x0, [sp, #1144]
  403c54:	bl	4028e0 <free@plt>
  403c58:	ldr	x0, [sp, #2216]
  403c5c:	bl	402780 <closedir@plt>
  403c60:	b	403c68 <ferror@plt+0x10d8>
  403c64:	nop
  403c68:	ldr	x0, [sp, #2240]
  403c6c:	bl	402900 <readdir64@plt>
  403c70:	str	x0, [sp, #2232]
  403c74:	ldr	x0, [sp, #2232]
  403c78:	cmp	x0, #0x0
  403c7c:	b.ne	403990 <ferror@plt+0xe00>  // b.any
  403c80:	ldr	x0, [sp, #2240]
  403c84:	bl	402780 <closedir@plt>
  403c88:	b	403c98 <ferror@plt+0x1108>
  403c8c:	nop
  403c90:	b	403c98 <ferror@plt+0x1108>
  403c94:	nop
  403c98:	ldp	x29, x30, [sp]
  403c9c:	add	sp, sp, #0x8e0
  403ca0:	ret
  403ca4:	stp	x29, x30, [sp, #-80]!
  403ca8:	mov	x29, sp
  403cac:	str	w0, [sp, #28]
  403cb0:	str	x1, [sp, #16]
  403cb4:	str	w2, [sp, #24]
  403cb8:	str	wzr, [sp, #68]
  403cbc:	str	wzr, [sp, #60]
  403cc0:	str	wzr, [sp, #56]
  403cc4:	ldr	w0, [sp, #28]
  403cc8:	cmp	w0, #0x0
  403ccc:	b.ne	403cd8 <ferror@plt+0x1148>  // b.any
  403cd0:	mov	w0, #0x0                   	// #0
  403cd4:	b	403f98 <ferror@plt+0x1408>
  403cd8:	ldr	w0, [sp, #28]
  403cdc:	bl	4036c4 <ferror@plt+0xb34>
  403ce0:	mov	w1, w0
  403ce4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  403ce8:	add	x0, x0, #0xf40
  403cec:	sxtw	x1, w1
  403cf0:	ldr	x0, [x0, x1, lsl #3]
  403cf4:	str	x0, [sp, #72]
  403cf8:	ldr	x0, [sp, #16]
  403cfc:	str	xzr, [x0]
  403d00:	ldr	x0, [sp, #16]
  403d04:	ldr	x0, [x0]
  403d08:	str	x0, [sp, #48]
  403d0c:	b	403f5c <ferror@plt+0x13cc>
  403d10:	ldr	x0, [sp, #72]
  403d14:	ldr	w0, [x0, #8]
  403d18:	ldr	w1, [sp, #28]
  403d1c:	cmp	w1, w0
  403d20:	b.ne	403f4c <ferror@plt+0x13bc>  // b.any
  403d24:	ldr	x0, [sp, #16]
  403d28:	ldr	x1, [x0]
  403d2c:	ldrsw	x0, [sp, #60]
  403d30:	add	x0, x1, x0
  403d34:	str	x0, [sp, #48]
  403d38:	ldr	w0, [sp, #24]
  403d3c:	cmp	w0, #0x2
  403d40:	b.eq	403e10 <ferror@plt+0x1280>  // b.none
  403d44:	ldr	w0, [sp, #24]
  403d48:	cmp	w0, #0x2
  403d4c:	b.gt	403e74 <ferror@plt+0x12e4>
  403d50:	ldr	w0, [sp, #24]
  403d54:	cmp	w0, #0x0
  403d58:	b.eq	403d6c <ferror@plt+0x11dc>  // b.none
  403d5c:	ldr	w0, [sp, #24]
  403d60:	cmp	w0, #0x1
  403d64:	b.eq	403db8 <ferror@plt+0x1228>  // b.none
  403d68:	b	403e74 <ferror@plt+0x12e4>
  403d6c:	ldr	w1, [sp, #56]
  403d70:	ldr	w0, [sp, #60]
  403d74:	sub	w0, w1, w0
  403d78:	sxtw	x1, w0
  403d7c:	ldr	x0, [sp, #72]
  403d80:	ldr	x2, [x0, #24]
  403d84:	ldr	x0, [sp, #72]
  403d88:	ldr	w3, [x0, #12]
  403d8c:	ldr	x0, [sp, #72]
  403d90:	ldr	w0, [x0, #16]
  403d94:	mov	w5, w0
  403d98:	mov	w4, w3
  403d9c:	mov	x3, x2
  403da0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403da4:	add	x2, x0, #0x958
  403da8:	ldr	x0, [sp, #48]
  403dac:	bl	4025e0 <snprintf@plt>
  403db0:	str	w0, [sp, #64]
  403db4:	b	403e98 <ferror@plt+0x1308>
  403db8:	ldr	w1, [sp, #56]
  403dbc:	ldr	w0, [sp, #60]
  403dc0:	sub	w0, w1, w0
  403dc4:	sxtw	x1, w0
  403dc8:	ldr	x0, [sp, #72]
  403dcc:	ldr	x2, [x0, #24]
  403dd0:	ldr	x0, [sp, #72]
  403dd4:	ldr	w3, [x0, #12]
  403dd8:	ldr	x0, [sp, #72]
  403ddc:	ldr	x4, [x0, #32]
  403de0:	ldr	x0, [sp, #72]
  403de4:	ldr	w0, [x0, #16]
  403de8:	mov	w6, w0
  403dec:	mov	x5, x4
  403df0:	mov	w4, w3
  403df4:	mov	x3, x2
  403df8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403dfc:	add	x2, x0, #0x970
  403e00:	ldr	x0, [sp, #48]
  403e04:	bl	4025e0 <snprintf@plt>
  403e08:	str	w0, [sp, #64]
  403e0c:	b	403e98 <ferror@plt+0x1308>
  403e10:	ldr	w1, [sp, #56]
  403e14:	ldr	w0, [sp, #60]
  403e18:	sub	w0, w1, w0
  403e1c:	sxtw	x1, w0
  403e20:	ldr	x0, [sp, #72]
  403e24:	ldr	x2, [x0, #24]
  403e28:	ldr	x0, [sp, #72]
  403e2c:	ldr	w3, [x0, #12]
  403e30:	ldr	x0, [sp, #72]
  403e34:	ldr	x4, [x0, #32]
  403e38:	ldr	x0, [sp, #72]
  403e3c:	ldr	w5, [x0, #16]
  403e40:	ldr	x0, [sp, #72]
  403e44:	ldr	x0, [x0, #40]
  403e48:	mov	x7, x0
  403e4c:	mov	w6, w5
  403e50:	mov	x5, x4
  403e54:	mov	w4, w3
  403e58:	mov	x3, x2
  403e5c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403e60:	add	x2, x0, #0x998
  403e64:	ldr	x0, [sp, #48]
  403e68:	bl	4025e0 <snprintf@plt>
  403e6c:	str	w0, [sp, #64]
  403e70:	b	403e98 <ferror@plt+0x1308>
  403e74:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  403e78:	add	x0, x0, #0xe90
  403e7c:	ldr	x3, [x0]
  403e80:	ldr	w2, [sp, #24]
  403e84:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403e88:	add	x1, x0, #0x9c8
  403e8c:	mov	x0, x3
  403e90:	bl	402b50 <fprintf@plt>
  403e94:	bl	4027e0 <abort@plt>
  403e98:	ldr	w0, [sp, #64]
  403e9c:	cmp	w0, #0x0
  403ea0:	b.lt	403ebc <ferror@plt+0x132c>  // b.tstop
  403ea4:	ldr	w1, [sp, #56]
  403ea8:	ldr	w0, [sp, #60]
  403eac:	sub	w0, w1, w0
  403eb0:	ldr	w1, [sp, #64]
  403eb4:	cmp	w1, w0
  403eb8:	b.lt	403f28 <ferror@plt+0x1398>  // b.tstop
  403ebc:	ldr	w0, [sp, #56]
  403ec0:	add	w0, w0, #0x200
  403ec4:	str	w0, [sp, #44]
  403ec8:	ldr	x0, [sp, #16]
  403ecc:	ldr	x0, [x0]
  403ed0:	ldrsw	x1, [sp, #44]
  403ed4:	bl	402740 <realloc@plt>
  403ed8:	str	x0, [sp, #32]
  403edc:	ldr	x0, [sp, #32]
  403ee0:	cmp	x0, #0x0
  403ee4:	b.ne	403f10 <ferror@plt+0x1380>  // b.any
  403ee8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  403eec:	add	x0, x0, #0xe90
  403ef0:	ldr	x0, [x0]
  403ef4:	mov	x3, x0
  403ef8:	mov	x2, #0x1c                  	// #28
  403efc:	mov	x1, #0x1                   	// #1
  403f00:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  403f04:	add	x0, x0, #0x8b8
  403f08:	bl	402950 <fwrite@plt>
  403f0c:	bl	4027e0 <abort@plt>
  403f10:	ldr	x0, [sp, #16]
  403f14:	ldr	x1, [sp, #32]
  403f18:	str	x1, [x0]
  403f1c:	ldr	w0, [sp, #44]
  403f20:	str	w0, [sp, #56]
  403f24:	b	403d24 <ferror@plt+0x1194>
  403f28:	ldr	w1, [sp, #60]
  403f2c:	ldr	w0, [sp, #64]
  403f30:	add	w0, w1, w0
  403f34:	str	w0, [sp, #60]
  403f38:	nop
  403f3c:	ldr	w0, [sp, #68]
  403f40:	add	w0, w0, #0x1
  403f44:	str	w0, [sp, #68]
  403f48:	b	403f50 <ferror@plt+0x13c0>
  403f4c:	nop
  403f50:	ldr	x0, [sp, #72]
  403f54:	ldr	x0, [x0]
  403f58:	str	x0, [sp, #72]
  403f5c:	ldr	x0, [sp, #72]
  403f60:	cmp	x0, #0x0
  403f64:	b.ne	403d10 <ferror@plt+0x1180>  // b.any
  403f68:	ldr	w0, [sp, #60]
  403f6c:	cmp	w0, #0x0
  403f70:	b.eq	403f94 <ferror@plt+0x1404>  // b.none
  403f74:	ldr	x0, [sp, #16]
  403f78:	ldr	x1, [x0]
  403f7c:	ldrsw	x0, [sp, #60]
  403f80:	add	x0, x1, x0
  403f84:	str	x0, [sp, #48]
  403f88:	ldr	x0, [sp, #48]
  403f8c:	sub	x0, x0, #0x1
  403f90:	strb	wzr, [x0]
  403f94:	ldr	w0, [sp, #68]
  403f98:	ldp	x29, x30, [sp], #80
  403f9c:	ret
  403fa0:	sub	sp, sp, #0x10
  403fa4:	str	x0, [sp, #8]
  403fa8:	ldr	x0, [sp, #8]
  403fac:	add	x0, x0, #0x4
  403fb0:	ldr	w0, [x0]
  403fb4:	mov	w0, w0
  403fb8:	lsl	x1, x0, #32
  403fbc:	ldr	x0, [sp, #8]
  403fc0:	ldr	w0, [x0]
  403fc4:	mov	w0, w0
  403fc8:	orr	x0, x1, x0
  403fcc:	add	sp, sp, #0x10
  403fd0:	ret
  403fd4:	stp	x29, x30, [sp, #-32]!
  403fd8:	mov	x29, sp
  403fdc:	str	x0, [sp, #24]
  403fe0:	str	x1, [sp, #16]
  403fe4:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  403fe8:	add	x1, x0, #0xe30
  403fec:	ldr	x0, [sp, #16]
  403ff0:	bl	402860 <strcmp@plt>
  403ff4:	cmp	w0, #0x0
  403ff8:	b.eq	404004 <ferror@plt+0x1474>  // b.none
  403ffc:	mov	w0, #0x0                   	// #0
  404000:	b	404040 <ferror@plt+0x14b0>
  404004:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404008:	add	x0, x0, #0xee4
  40400c:	ldr	w0, [x0]
  404010:	cmp	w0, #0x0
  404014:	b.eq	404034 <ferror@plt+0x14a4>  // b.none
  404018:	ldr	x0, [sp, #24]
  40401c:	ldr	w0, [x0, #564]
  404020:	adrp	x1, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404024:	add	x1, x1, #0xee4
  404028:	ldr	w1, [x1]
  40402c:	cmp	w0, w1
  404030:	b.eq	40403c <ferror@plt+0x14ac>  // b.none
  404034:	mov	w0, #0x0                   	// #0
  404038:	b	404040 <ferror@plt+0x14b0>
  40403c:	mov	w0, #0x1                   	// #1
  404040:	ldp	x29, x30, [sp], #32
  404044:	ret
  404048:	sub	sp, sp, #0x10
  40404c:	str	w0, [sp, #12]
  404050:	ldr	w0, [sp, #12]
  404054:	cmp	w0, #0x1
  404058:	b.eq	40406c <ferror@plt+0x14dc>  // b.none
  40405c:	ldr	w0, [sp, #12]
  404060:	cmp	w0, #0x5
  404064:	b.eq	404078 <ferror@plt+0x14e8>  // b.none
  404068:	b	404084 <ferror@plt+0x14f4>
  40406c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  404070:	add	x0, x0, #0x7d8
  404074:	b	40408c <ferror@plt+0x14fc>
  404078:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40407c:	add	x0, x0, #0x808
  404080:	b	40408c <ferror@plt+0x14fc>
  404084:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  404088:	add	x0, x0, #0x7f0
  40408c:	add	sp, sp, #0x10
  404090:	ret
  404094:	sub	sp, sp, #0x10
  404098:	str	w0, [sp, #12]
  40409c:	ldr	w0, [sp, #12]
  4040a0:	cmp	w0, #0x84
  4040a4:	b.eq	40413c <ferror@plt+0x15ac>  // b.none
  4040a8:	ldr	w0, [sp, #12]
  4040ac:	cmp	w0, #0x84
  4040b0:	b.gt	404160 <ferror@plt+0x15d0>
  4040b4:	ldr	w0, [sp, #12]
  4040b8:	cmp	w0, #0x3a
  4040bc:	b.eq	404154 <ferror@plt+0x15c4>  // b.none
  4040c0:	ldr	w0, [sp, #12]
  4040c4:	cmp	w0, #0x3a
  4040c8:	b.gt	404160 <ferror@plt+0x15d0>
  4040cc:	ldr	w0, [sp, #12]
  4040d0:	cmp	w0, #0x21
  4040d4:	b.eq	404148 <ferror@plt+0x15b8>  // b.none
  4040d8:	ldr	w0, [sp, #12]
  4040dc:	cmp	w0, #0x21
  4040e0:	b.gt	404160 <ferror@plt+0x15d0>
  4040e4:	ldr	w0, [sp, #12]
  4040e8:	cmp	w0, #0x11
  4040ec:	b.eq	404124 <ferror@plt+0x1594>  // b.none
  4040f0:	ldr	w0, [sp, #12]
  4040f4:	cmp	w0, #0x11
  4040f8:	b.gt	404160 <ferror@plt+0x15d0>
  4040fc:	ldr	w0, [sp, #12]
  404100:	cmp	w0, #0x0
  404104:	b.eq	404118 <ferror@plt+0x1588>  // b.none
  404108:	ldr	w0, [sp, #12]
  40410c:	cmp	w0, #0x6
  404110:	b.eq	404130 <ferror@plt+0x15a0>  // b.none
  404114:	b	404160 <ferror@plt+0x15d0>
  404118:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40411c:	add	x0, x0, #0xe40
  404120:	b	404168 <ferror@plt+0x15d8>
  404124:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  404128:	add	x0, x0, #0xe38
  40412c:	b	404168 <ferror@plt+0x15d8>
  404130:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  404134:	add	x0, x0, #0xe28
  404138:	b	404168 <ferror@plt+0x15d8>
  40413c:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  404140:	add	x0, x0, #0xe30
  404144:	b	404168 <ferror@plt+0x15d8>
  404148:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40414c:	add	x0, x0, #0x7b8
  404150:	b	404168 <ferror@plt+0x15d8>
  404154:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  404158:	add	x0, x0, #0xac0
  40415c:	b	404168 <ferror@plt+0x15d8>
  404160:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  404164:	add	x0, x0, #0xac8
  404168:	add	sp, sp, #0x10
  40416c:	ret
  404170:	sub	sp, sp, #0x10
  404174:	str	w0, [sp, #12]
  404178:	ldr	w0, [sp, #12]
  40417c:	cmp	w0, #0x1
  404180:	b.eq	404194 <ferror@plt+0x1604>  // b.none
  404184:	ldr	w0, [sp, #12]
  404188:	cmp	w0, #0x2
  40418c:	b.eq	4041a0 <ferror@plt+0x1610>  // b.none
  404190:	b	4041ac <ferror@plt+0x161c>
  404194:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  404198:	add	x0, x0, #0x868
  40419c:	b	4041b4 <ferror@plt+0x1624>
  4041a0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4041a4:	add	x0, x0, #0x880
  4041a8:	b	4041b4 <ferror@plt+0x1624>
  4041ac:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4041b0:	add	x0, x0, #0xac8
  4041b4:	add	sp, sp, #0x10
  4041b8:	ret
  4041bc:	sub	sp, sp, #0x10
  4041c0:	str	w0, [sp, #12]
  4041c4:	ldr	w0, [sp, #12]
  4041c8:	cmp	w0, #0x5
  4041cc:	b.eq	404234 <ferror@plt+0x16a4>  // b.none
  4041d0:	ldr	w0, [sp, #12]
  4041d4:	cmp	w0, #0x5
  4041d8:	b.gt	404240 <ferror@plt+0x16b0>
  4041dc:	ldr	w0, [sp, #12]
  4041e0:	cmp	w0, #0x4
  4041e4:	b.eq	404228 <ferror@plt+0x1698>  // b.none
  4041e8:	ldr	w0, [sp, #12]
  4041ec:	cmp	w0, #0x4
  4041f0:	b.gt	404240 <ferror@plt+0x16b0>
  4041f4:	ldr	w0, [sp, #12]
  4041f8:	cmp	w0, #0x1
  4041fc:	b.eq	404210 <ferror@plt+0x1680>  // b.none
  404200:	ldr	w0, [sp, #12]
  404204:	cmp	w0, #0x2
  404208:	b.eq	40421c <ferror@plt+0x168c>  // b.none
  40420c:	b	404240 <ferror@plt+0x16b0>
  404210:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  404214:	add	x0, x0, #0xad0
  404218:	b	404248 <ferror@plt+0x16b8>
  40421c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  404220:	add	x0, x0, #0xad8
  404224:	b	404248 <ferror@plt+0x16b8>
  404228:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40422c:	add	x0, x0, #0xae0
  404230:	b	404248 <ferror@plt+0x16b8>
  404234:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  404238:	add	x0, x0, #0xae8
  40423c:	b	404248 <ferror@plt+0x16b8>
  404240:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  404244:	add	x0, x0, #0xac8
  404248:	add	sp, sp, #0x10
  40424c:	ret
  404250:	stp	x29, x30, [sp, #-32]!
  404254:	mov	x29, sp
  404258:	mov	x0, #0x100000              	// #1048576
  40425c:	bl	402660 <malloc@plt>
  404260:	str	x0, [sp, #24]
  404264:	ldr	x0, [sp, #24]
  404268:	cmp	x0, #0x0
  40426c:	b.ne	404274 <ferror@plt+0x16e4>  // b.any
  404270:	bl	4027e0 <abort@plt>
  404274:	ldr	x0, [sp, #24]
  404278:	str	xzr, [x0]
  40427c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404280:	add	x0, x0, #0xef0
  404284:	ldr	x1, [sp, #24]
  404288:	str	x1, [x0, #16]
  40428c:	ldr	x0, [sp, #24]
  404290:	add	x1, x0, #0x10
  404294:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404298:	add	x0, x0, #0xef0
  40429c:	str	x1, [x0]
  4042a0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4042a4:	add	x0, x0, #0xef0
  4042a8:	ldr	x0, [x0]
  4042ac:	strh	wzr, [x0]
  4042b0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4042b4:	add	x0, x0, #0xef0
  4042b8:	ldr	x0, [x0]
  4042bc:	add	x1, x0, #0x2
  4042c0:	ldr	x0, [sp, #24]
  4042c4:	str	x1, [x0, #8]
  4042c8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4042cc:	add	x0, x0, #0xef0
  4042d0:	ldr	w0, [x0, #24]
  4042d4:	add	w1, w0, #0x1
  4042d8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4042dc:	add	x0, x0, #0xef0
  4042e0:	str	w1, [x0, #24]
  4042e4:	ldr	x0, [sp, #24]
  4042e8:	ldp	x29, x30, [sp], #32
  4042ec:	ret
  4042f0:	sub	sp, sp, #0x10
  4042f4:	str	x0, [sp, #8]
  4042f8:	ldr	x0, [sp, #8]
  4042fc:	ldr	x1, [x0, #8]
  404300:	ldr	x0, [sp, #8]
  404304:	add	x0, x0, #0x10
  404308:	sub	x0, x1, x0
  40430c:	mov	w1, w0
  404310:	mov	w0, #0xffff0               	// #1048560
  404314:	sub	w0, w0, w1
  404318:	add	sp, sp, #0x10
  40431c:	ret
  404320:	stp	x29, x30, [sp, #-64]!
  404324:	mov	x29, sp
  404328:	str	w0, [sp, #28]
  40432c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404330:	add	x0, x0, #0xef0
  404334:	ldr	x0, [x0, #16]
  404338:	str	x0, [sp, #56]
  40433c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404340:	add	x0, x0, #0xef0
  404344:	ldr	x0, [x0]
  404348:	str	x0, [sp, #48]
  40434c:	ldr	x0, [sp, #56]
  404350:	bl	4042f0 <ferror@plt+0x1760>
  404354:	mov	w1, w0
  404358:	ldr	w0, [sp, #28]
  40435c:	cmp	w0, w1
  404360:	b.ge	404370 <ferror@plt+0x17e0>  // b.tcont
  404364:	ldr	w0, [sp, #28]
  404368:	cmn	w0, #0x1
  40436c:	b.ne	404384 <ferror@plt+0x17f4>  // b.any
  404370:	ldr	x0, [sp, #56]
  404374:	add	x0, x0, #0x10
  404378:	ldr	x1, [sp, #48]
  40437c:	cmp	x1, x0
  404380:	b.ne	404420 <ferror@plt+0x1890>  // b.any
  404384:	ldr	w0, [sp, #28]
  404388:	str	w0, [sp, #44]
  40438c:	ldr	x0, [sp, #56]
  404390:	bl	4042f0 <ferror@plt+0x1760>
  404394:	str	w0, [sp, #40]
  404398:	ldr	w1, [sp, #40]
  40439c:	ldr	w0, [sp, #44]
  4043a0:	cmp	w1, w0
  4043a4:	csel	w0, w1, w0, le
  4043a8:	str	w0, [sp, #28]
  4043ac:	ldr	w0, [sp, #28]
  4043b0:	str	w0, [sp, #36]
  4043b4:	ldr	x0, [sp, #48]
  4043b8:	ldrh	w0, [x0]
  4043bc:	mov	w1, w0
  4043c0:	mov	w0, #0xffff                	// #65535
  4043c4:	sub	w0, w0, w1
  4043c8:	str	w0, [sp, #32]
  4043cc:	ldr	w1, [sp, #32]
  4043d0:	ldr	w0, [sp, #36]
  4043d4:	cmp	w1, w0
  4043d8:	csel	w0, w1, w0, le
  4043dc:	str	w0, [sp, #28]
  4043e0:	ldr	x0, [sp, #56]
  4043e4:	ldr	x1, [x0, #8]
  4043e8:	ldrsw	x0, [sp, #28]
  4043ec:	add	x1, x1, x0
  4043f0:	ldr	x0, [sp, #56]
  4043f4:	str	x1, [x0, #8]
  4043f8:	ldr	x0, [sp, #48]
  4043fc:	ldrh	w1, [x0]
  404400:	ldr	w0, [sp, #28]
  404404:	and	w0, w0, #0xffff
  404408:	add	w0, w1, w0
  40440c:	and	w1, w0, #0xffff
  404410:	ldr	x0, [sp, #48]
  404414:	strh	w1, [x0]
  404418:	mov	w0, #0x0                   	// #0
  40441c:	b	4044b0 <ferror@plt+0x1920>
  404420:	bl	404250 <ferror@plt+0x16c0>
  404424:	mov	x1, x0
  404428:	ldr	x0, [sp, #56]
  40442c:	str	x1, [x0]
  404430:	ldr	x0, [sp, #56]
  404434:	ldr	x0, [x0]
  404438:	add	x3, x0, #0x10
  40443c:	ldr	x0, [sp, #48]
  404440:	ldrh	w0, [x0]
  404444:	and	x0, x0, #0xffff
  404448:	add	x0, x0, #0x2
  40444c:	mov	x2, x0
  404450:	ldr	x1, [sp, #48]
  404454:	mov	x0, x3
  404458:	bl	402430 <memcpy@plt>
  40445c:	ldr	x0, [sp, #56]
  404460:	ldr	x0, [x0]
  404464:	ldr	x2, [x0, #8]
  404468:	ldr	x0, [sp, #48]
  40446c:	ldrh	w0, [x0]
  404470:	and	x1, x0, #0xffff
  404474:	ldr	x0, [sp, #56]
  404478:	ldr	x0, [x0]
  40447c:	add	x1, x2, x1
  404480:	str	x1, [x0, #8]
  404484:	ldr	x0, [sp, #56]
  404488:	ldr	x1, [x0, #8]
  40448c:	ldr	x0, [sp, #48]
  404490:	ldrh	w0, [x0]
  404494:	and	x0, x0, #0xffff
  404498:	mov	x2, #0xfffffffffffffffe    	// #-2
  40449c:	sub	x0, x2, x0
  4044a0:	add	x1, x1, x0
  4044a4:	ldr	x0, [sp, #56]
  4044a8:	str	x1, [x0, #8]
  4044ac:	mov	w0, #0xfffffff5            	// #-11
  4044b0:	ldp	x29, x30, [sp], #64
  4044b4:	ret
  4044b8:	stp	x29, x30, [sp, #-320]!
  4044bc:	mov	x29, sp
  4044c0:	str	x0, [sp, #56]
  4044c4:	str	x1, [sp, #264]
  4044c8:	str	x2, [sp, #272]
  4044cc:	str	x3, [sp, #280]
  4044d0:	str	x4, [sp, #288]
  4044d4:	str	x5, [sp, #296]
  4044d8:	str	x6, [sp, #304]
  4044dc:	str	x7, [sp, #312]
  4044e0:	str	q0, [sp, #128]
  4044e4:	str	q1, [sp, #144]
  4044e8:	str	q2, [sp, #160]
  4044ec:	str	q3, [sp, #176]
  4044f0:	str	q4, [sp, #192]
  4044f4:	str	q5, [sp, #208]
  4044f8:	str	q6, [sp, #224]
  4044fc:	str	q7, [sp, #240]
  404500:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  404504:	add	x0, x0, #0x560
  404508:	ldr	x0, [x0]
  40450c:	str	x0, [sp, #120]
  404510:	ldr	x0, [sp, #120]
  404514:	ldr	w0, [x0, #24]
  404518:	cmp	w0, #0x0
  40451c:	b.ne	404600 <ferror@plt+0x1a70>  // b.any
  404520:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404524:	add	x0, x0, #0xef0
  404528:	ldr	x0, [x0, #8]
  40452c:	cmp	x0, #0x0
  404530:	b.ne	40454c <ferror@plt+0x19bc>  // b.any
  404534:	bl	404250 <ferror@plt+0x16c0>
  404538:	mov	x1, x0
  40453c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404540:	add	x0, x0, #0xef0
  404544:	str	x1, [x0, #8]
  404548:	b	404550 <ferror@plt+0x19c0>
  40454c:	nop
  404550:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404554:	add	x0, x0, #0xef0
  404558:	ldr	x0, [x0]
  40455c:	add	x1, x0, #0x2
  404560:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404564:	add	x0, x0, #0xef0
  404568:	ldr	x0, [x0]
  40456c:	ldrh	w0, [x0]
  404570:	and	x0, x0, #0xffff
  404574:	add	x0, x1, x0
  404578:	str	x0, [sp, #112]
  40457c:	add	x0, sp, #0x140
  404580:	str	x0, [sp, #72]
  404584:	add	x0, sp, #0x140
  404588:	str	x0, [sp, #80]
  40458c:	add	x0, sp, #0x100
  404590:	str	x0, [sp, #88]
  404594:	mov	w0, #0xffffffc8            	// #-56
  404598:	str	w0, [sp, #96]
  40459c:	mov	w0, #0xffffff80            	// #-128
  4045a0:	str	w0, [sp, #100]
  4045a4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4045a8:	add	x0, x0, #0xef0
  4045ac:	ldr	x0, [x0, #16]
  4045b0:	bl	4042f0 <ferror@plt+0x1760>
  4045b4:	sxtw	x4, w0
  4045b8:	add	x2, sp, #0x10
  4045bc:	add	x3, sp, #0x48
  4045c0:	ldp	x0, x1, [x3]
  4045c4:	stp	x0, x1, [x2]
  4045c8:	ldp	x0, x1, [x3, #16]
  4045cc:	stp	x0, x1, [x2, #16]
  4045d0:	add	x0, sp, #0x10
  4045d4:	mov	x3, x0
  4045d8:	ldr	x2, [sp, #56]
  4045dc:	mov	x1, x4
  4045e0:	ldr	x0, [sp, #112]
  4045e4:	bl	402a90 <vsnprintf@plt>
  4045e8:	str	w0, [sp, #108]
  4045ec:	ldr	w0, [sp, #108]
  4045f0:	bl	404320 <ferror@plt+0x1790>
  4045f4:	cmp	w0, #0x0
  4045f8:	b.eq	404604 <ferror@plt+0x1a74>  // b.none
  4045fc:	b	404550 <ferror@plt+0x19c0>
  404600:	nop
  404604:	ldp	x29, x30, [sp], #320
  404608:	ret
  40460c:	stp	x29, x30, [sp, #-48]!
  404610:	mov	x29, sp
  404614:	str	x0, [sp, #24]
  404618:	str	w1, [sp, #20]
  40461c:	str	w2, [sp, #16]
  404620:	ldr	x0, [sp, #24]
  404624:	ldr	w0, [x0, #28]
  404628:	cmp	w0, #0x0
  40462c:	b.eq	404640 <ferror@plt+0x1ab0>  // b.none
  404630:	ldr	x0, [sp, #24]
  404634:	ldr	w0, [x0]
  404638:	cmp	w0, #0x0
  40463c:	b.ne	404648 <ferror@plt+0x1ab8>  // b.any
  404640:	mov	w0, #0x0                   	// #0
  404644:	b	4046b4 <ferror@plt+0x1b24>
  404648:	ldr	x0, [sp, #24]
  40464c:	ldr	w1, [x0, #28]
  404650:	ldr	w0, [sp, #20]
  404654:	sub	w1, w1, w0
  404658:	ldr	w0, [sp, #16]
  40465c:	sub	w0, w1, w0
  404660:	str	w0, [sp, #44]
  404664:	ldr	x0, [sp, #24]
  404668:	ldr	w0, [x0]
  40466c:	cmp	w0, #0x1
  404670:	b.ne	40468c <ferror@plt+0x1afc>  // b.any
  404674:	ldr	w0, [sp, #44]
  404678:	add	w0, w0, #0x1
  40467c:	lsr	w1, w0, #31
  404680:	add	w0, w1, w0
  404684:	asr	w0, w0, #1
  404688:	str	w0, [sp, #44]
  40468c:	ldr	w0, [sp, #44]
  404690:	cmp	w0, #0x0
  404694:	b.le	4046b0 <ferror@plt+0x1b20>
  404698:	mov	w2, #0x20                  	// #32
  40469c:	ldr	w1, [sp, #44]
  4046a0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4046a4:	add	x0, x0, #0xaf0
  4046a8:	bl	402ae0 <printf@plt>
  4046ac:	b	4046b4 <ferror@plt+0x1b24>
  4046b0:	mov	w0, #0x0                   	// #0
  4046b4:	ldp	x29, x30, [sp], #48
  4046b8:	ret
  4046bc:	stp	x29, x30, [sp, #-48]!
  4046c0:	mov	x29, sp
  4046c4:	str	x0, [sp, #24]
  4046c8:	str	w1, [sp, #20]
  4046cc:	ldr	x0, [sp, #24]
  4046d0:	ldr	w0, [x0, #28]
  4046d4:	cmp	w0, #0x0
  4046d8:	b.eq	404748 <ferror@plt+0x1bb8>  // b.none
  4046dc:	ldr	x0, [sp, #24]
  4046e0:	ldr	w0, [x0]
  4046e4:	cmp	w0, #0x2
  4046e8:	b.eq	404748 <ferror@plt+0x1bb8>  // b.none
  4046ec:	ldr	x0, [sp, #24]
  4046f0:	ldr	w1, [x0, #28]
  4046f4:	ldr	w0, [sp, #20]
  4046f8:	sub	w0, w1, w0
  4046fc:	str	w0, [sp, #44]
  404700:	ldr	x0, [sp, #24]
  404704:	ldr	w0, [x0]
  404708:	cmp	w0, #0x1
  40470c:	b.ne	404724 <ferror@plt+0x1b94>  // b.any
  404710:	ldr	w0, [sp, #44]
  404714:	lsr	w1, w0, #31
  404718:	add	w0, w1, w0
  40471c:	asr	w0, w0, #1
  404720:	str	w0, [sp, #44]
  404724:	ldr	w0, [sp, #44]
  404728:	cmp	w0, #0x0
  40472c:	b.le	40474c <ferror@plt+0x1bbc>
  404730:	mov	w2, #0x20                  	// #32
  404734:	ldr	w1, [sp, #44]
  404738:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40473c:	add	x0, x0, #0xaf0
  404740:	bl	402ae0 <printf@plt>
  404744:	b	40474c <ferror@plt+0x1bbc>
  404748:	nop
  40474c:	ldp	x29, x30, [sp], #48
  404750:	ret
  404754:	stp	x29, x30, [sp, #-48]!
  404758:	mov	x29, sp
  40475c:	str	x0, [sp, #24]
  404760:	ldr	x0, [sp, #24]
  404764:	ldr	w0, [x0, #24]
  404768:	cmp	w0, #0x0
  40476c:	b.ne	404890 <ferror@plt+0x1d00>  // b.any
  404770:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404774:	add	x0, x0, #0xef0
  404778:	ldr	x0, [x0, #16]
  40477c:	str	x0, [sp, #40]
  404780:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404784:	add	x0, x0, #0xef0
  404788:	ldr	x0, [x0]
  40478c:	ldrh	w0, [x0]
  404790:	and	w0, w0, #0x1
  404794:	str	w0, [sp, #36]
  404798:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40479c:	add	x0, x0, #0xef0
  4047a0:	ldr	x0, [x0]
  4047a4:	ldrh	w0, [x0]
  4047a8:	mov	w1, w0
  4047ac:	ldr	x0, [sp, #24]
  4047b0:	ldr	w0, [x0, #32]
  4047b4:	cmp	w1, w0
  4047b8:	b.le	4047d8 <ferror@plt+0x1c48>
  4047bc:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4047c0:	add	x0, x0, #0xef0
  4047c4:	ldr	x0, [x0]
  4047c8:	ldrh	w0, [x0]
  4047cc:	mov	w1, w0
  4047d0:	ldr	x0, [sp, #24]
  4047d4:	str	w1, [x0, #32]
  4047d8:	ldr	x0, [sp, #40]
  4047dc:	bl	4042f0 <ferror@plt+0x1760>
  4047e0:	mov	w1, w0
  4047e4:	ldr	w0, [sp, #36]
  4047e8:	sub	w0, w1, w0
  4047ec:	cmp	w0, #0x1
  4047f0:	b.hi	404820 <ferror@plt+0x1c90>  // b.pmore
  4047f4:	ldr	x0, [sp, #40]
  4047f8:	ldr	x1, [x0, #8]
  4047fc:	ldr	w0, [sp, #36]
  404800:	add	x1, x1, x0
  404804:	ldr	x0, [sp, #40]
  404808:	str	x1, [x0, #8]
  40480c:	bl	404250 <ferror@plt+0x16c0>
  404810:	mov	x1, x0
  404814:	ldr	x0, [sp, #40]
  404818:	str	x1, [x0]
  40481c:	b	404894 <ferror@plt+0x1d04>
  404820:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404824:	add	x0, x0, #0xef0
  404828:	ldr	x0, [x0]
  40482c:	add	x1, x0, #0x2
  404830:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404834:	add	x0, x0, #0xef0
  404838:	ldr	x0, [x0]
  40483c:	ldrh	w0, [x0]
  404840:	add	w0, w0, #0x1
  404844:	and	w0, w0, #0xfffffffe
  404848:	sxtw	x0, w0
  40484c:	add	x1, x1, x0
  404850:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404854:	add	x0, x0, #0xef0
  404858:	str	x1, [x0]
  40485c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404860:	add	x0, x0, #0xef0
  404864:	ldr	x0, [x0]
  404868:	strh	wzr, [x0]
  40486c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404870:	add	x0, x0, #0xef0
  404874:	ldr	x1, [x0]
  404878:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40487c:	add	x0, x0, #0xef0
  404880:	ldr	x0, [x0, #16]
  404884:	add	x1, x1, #0x2
  404888:	str	x1, [x0, #8]
  40488c:	b	404894 <ferror@plt+0x1d04>
  404890:	nop
  404894:	ldp	x29, x30, [sp], #48
  404898:	ret
  40489c:	sub	sp, sp, #0x10
  4048a0:	str	x0, [sp, #8]
  4048a4:	ldr	x1, [sp, #8]
  4048a8:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4048ac:	add	x0, x0, #0x3d0
  4048b0:	sub	x0, x1, x0
  4048b4:	cmp	x0, #0x168
  4048b8:	cset	w0, eq  // eq = none
  4048bc:	and	w0, w0, #0xff
  4048c0:	add	sp, sp, #0x10
  4048c4:	ret
  4048c8:	sub	sp, sp, #0x20
  4048cc:	str	x0, [sp, #8]
  4048d0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4048d4:	add	x0, x0, #0xef0
  4048d8:	ldr	x0, [x0, #16]
  4048dc:	str	x0, [sp, #24]
  4048e0:	ldr	x0, [sp, #8]
  4048e4:	add	x1, x0, #0x2
  4048e8:	ldr	x0, [sp, #8]
  4048ec:	ldrh	w0, [x0]
  4048f0:	add	w0, w0, #0x1
  4048f4:	and	w0, w0, #0xfffffffe
  4048f8:	sxtw	x0, w0
  4048fc:	add	x1, x1, x0
  404900:	ldr	x0, [sp, #24]
  404904:	ldr	x0, [x0, #8]
  404908:	cmp	x1, x0
  40490c:	b.ne	40494c <ferror@plt+0x1dbc>  // b.any
  404910:	ldr	x0, [sp, #24]
  404914:	ldr	x0, [x0]
  404918:	str	x0, [sp, #24]
  40491c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404920:	add	x0, x0, #0xef0
  404924:	ldr	x1, [sp, #24]
  404928:	str	x1, [x0, #16]
  40492c:	ldr	x0, [sp, #24]
  404930:	cmp	x0, #0x0
  404934:	b.eq	404944 <ferror@plt+0x1db4>  // b.none
  404938:	ldr	x0, [sp, #24]
  40493c:	add	x0, x0, #0x10
  404940:	b	40496c <ferror@plt+0x1ddc>
  404944:	mov	x0, #0x0                   	// #0
  404948:	b	40496c <ferror@plt+0x1ddc>
  40494c:	ldr	x0, [sp, #8]
  404950:	add	x1, x0, #0x2
  404954:	ldr	x0, [sp, #8]
  404958:	ldrh	w0, [x0]
  40495c:	add	w0, w0, #0x1
  404960:	and	w0, w0, #0xfffffffe
  404964:	sxtw	x0, w0
  404968:	add	x0, x1, x0
  40496c:	add	sp, sp, #0x20
  404970:	ret
  404974:	stp	x29, x30, [sp, #-32]!
  404978:	mov	x29, sp
  40497c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404980:	add	x0, x0, #0xef0
  404984:	ldr	x1, [x0, #8]
  404988:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40498c:	add	x0, x0, #0xef0
  404990:	str	x1, [x0, #16]
  404994:	b	4049cc <ferror@plt+0x1e3c>
  404998:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40499c:	add	x0, x0, #0xef0
  4049a0:	ldr	x0, [x0, #16]
  4049a4:	str	x0, [sp, #24]
  4049a8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4049ac:	add	x0, x0, #0xef0
  4049b0:	ldr	x0, [x0, #16]
  4049b4:	ldr	x1, [x0]
  4049b8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4049bc:	add	x0, x0, #0xef0
  4049c0:	str	x1, [x0, #16]
  4049c4:	ldr	x0, [sp, #24]
  4049c8:	bl	4028e0 <free@plt>
  4049cc:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4049d0:	add	x0, x0, #0xef0
  4049d4:	ldr	x0, [x0, #16]
  4049d8:	cmp	x0, #0x0
  4049dc:	b.ne	404998 <ferror@plt+0x1e08>  // b.any
  4049e0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4049e4:	add	x0, x0, #0xef0
  4049e8:	str	xzr, [x0, #8]
  4049ec:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4049f0:	add	x0, x0, #0xef0
  4049f4:	str	wzr, [x0, #24]
  4049f8:	nop
  4049fc:	ldp	x29, x30, [sp], #32
  404a00:	ret
  404a04:	stp	x29, x30, [sp, #-32]!
  404a08:	mov	x29, sp
  404a0c:	mov	w0, #0x50                  	// #80
  404a10:	str	w0, [sp, #28]
  404a14:	mov	w0, #0x1                   	// #1
  404a18:	bl	4029f0 <isatty@plt>
  404a1c:	cmp	w0, #0x0
  404a20:	b.eq	404a54 <ferror@plt+0x1ec4>  // b.none
  404a24:	add	x0, sp, #0x10
  404a28:	mov	x2, x0
  404a2c:	mov	x1, #0x5413                	// #21523
  404a30:	mov	w0, #0x1                   	// #1
  404a34:	bl	402b80 <ioctl@plt>
  404a38:	cmn	w0, #0x1
  404a3c:	b.eq	404a54 <ferror@plt+0x1ec4>  // b.none
  404a40:	ldrh	w0, [sp, #18]
  404a44:	cmp	w0, #0x0
  404a48:	b.eq	404a54 <ferror@plt+0x1ec4>  // b.none
  404a4c:	ldrh	w0, [sp, #18]
  404a50:	str	w0, [sp, #28]
  404a54:	ldr	w0, [sp, #28]
  404a58:	ldp	x29, x30, [sp], #32
  404a5c:	ret
  404a60:	stp	x29, x30, [sp, #-112]!
  404a64:	mov	x29, sp
  404a68:	str	x19, [sp, #16]
  404a6c:	bl	404a04 <ferror@plt+0x1e74>
  404a70:	str	w0, [sp, #60]
  404a74:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  404a78:	add	x0, x0, #0x3a8
  404a7c:	str	x0, [sp, #96]
  404a80:	str	wzr, [sp, #88]
  404a84:	str	wzr, [sp, #84]
  404a88:	mov	w0, #0x1                   	// #1
  404a8c:	str	w0, [sp, #92]
  404a90:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  404a94:	add	x0, x0, #0x3d0
  404a98:	str	x0, [sp, #104]
  404a9c:	b	404b5c <ferror@plt+0x1fcc>
  404aa0:	ldr	x0, [sp, #104]
  404aa4:	ldr	w0, [x0, #24]
  404aa8:	cmp	w0, #0x0
  404aac:	b.ne	404b4c <ferror@plt+0x1fbc>  // b.any
  404ab0:	ldr	w0, [sp, #92]
  404ab4:	cmp	w0, #0x0
  404ab8:	b.ne	404af8 <ferror@plt+0x1f68>  // b.any
  404abc:	ldr	x0, [sp, #104]
  404ac0:	ldr	w0, [x0, #32]
  404ac4:	cmp	w0, #0x0
  404ac8:	b.eq	404af8 <ferror@plt+0x1f68>  // b.none
  404acc:	ldr	x0, [sp, #104]
  404ad0:	ldr	w0, [x0, #32]
  404ad4:	mov	w19, w0
  404ad8:	ldr	x0, [sp, #104]
  404adc:	ldr	x0, [x0, #16]
  404ae0:	bl	402460 <strlen@plt>
  404ae4:	add	w0, w19, w0
  404ae8:	mov	w1, w0
  404aec:	ldr	x0, [sp, #104]
  404af0:	str	w1, [x0, #28]
  404af4:	b	404b08 <ferror@plt+0x1f78>
  404af8:	ldr	x0, [sp, #104]
  404afc:	ldr	w1, [x0, #32]
  404b00:	ldr	x0, [sp, #104]
  404b04:	str	w1, [x0, #28]
  404b08:	ldr	x0, [sp, #104]
  404b0c:	ldr	w0, [x0, #28]
  404b10:	str	w0, [sp, #48]
  404b14:	ldr	w0, [sp, #60]
  404b18:	str	w0, [sp, #44]
  404b1c:	ldr	w1, [sp, #44]
  404b20:	ldr	w0, [sp, #48]
  404b24:	cmp	w1, w0
  404b28:	csel	w1, w1, w0, le
  404b2c:	ldr	x0, [sp, #104]
  404b30:	str	w1, [x0, #28]
  404b34:	ldr	x0, [sp, #104]
  404b38:	ldr	w0, [x0, #28]
  404b3c:	cmp	w0, #0x0
  404b40:	b.eq	404b50 <ferror@plt+0x1fc0>  // b.none
  404b44:	str	wzr, [sp, #92]
  404b48:	b	404b50 <ferror@plt+0x1fc0>
  404b4c:	nop
  404b50:	ldr	x0, [sp, #104]
  404b54:	add	x0, x0, #0x28
  404b58:	str	x0, [sp, #104]
  404b5c:	ldr	x1, [sp, #104]
  404b60:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  404b64:	add	x0, x0, #0x3d0
  404b68:	sub	x0, x1, x0
  404b6c:	cmp	x0, #0x168
  404b70:	b.le	404aa0 <ferror@plt+0x1f10>
  404b74:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  404b78:	add	x0, x0, #0x3d0
  404b7c:	str	x0, [sp, #104]
  404b80:	b	404d64 <ferror@plt+0x21d4>
  404b84:	ldr	x0, [sp, #104]
  404b88:	ldr	w0, [x0, #28]
  404b8c:	cmp	w0, #0x0
  404b90:	b.eq	404d4c <ferror@plt+0x21bc>  // b.none
  404b94:	ldr	w0, [sp, #84]
  404b98:	add	w0, w0, #0x1
  404b9c:	str	w0, [sp, #84]
  404ba0:	ldr	x0, [sp, #104]
  404ba4:	ldr	w0, [x0, #28]
  404ba8:	ldr	w1, [sp, #88]
  404bac:	add	w0, w1, w0
  404bb0:	str	w0, [sp, #88]
  404bb4:	mov	w0, #0x1                   	// #1
  404bb8:	str	w0, [sp, #76]
  404bbc:	ldr	x0, [sp, #104]
  404bc0:	add	x0, x0, #0x28
  404bc4:	str	x0, [sp, #64]
  404bc8:	b	404bf0 <ferror@plt+0x2060>
  404bcc:	ldr	x0, [sp, #64]
  404bd0:	ldr	w0, [x0, #28]
  404bd4:	cmp	w0, #0x0
  404bd8:	b.eq	404be4 <ferror@plt+0x2054>  // b.none
  404bdc:	str	wzr, [sp, #76]
  404be0:	b	404c08 <ferror@plt+0x2078>
  404be4:	ldr	x0, [sp, #64]
  404be8:	add	x0, x0, #0x28
  404bec:	str	x0, [sp, #64]
  404bf0:	ldr	x1, [sp, #64]
  404bf4:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  404bf8:	add	x0, x0, #0x3d0
  404bfc:	sub	x0, x1, x0
  404c00:	cmp	x0, #0x168
  404c04:	b.le	404bcc <ferror@plt+0x203c>
  404c08:	ldr	w0, [sp, #76]
  404c0c:	cmp	w0, #0x0
  404c10:	b.ne	404c24 <ferror@plt+0x2094>  // b.any
  404c14:	ldr	w1, [sp, #88]
  404c18:	ldr	w0, [sp, #60]
  404c1c:	cmp	w1, w0
  404c20:	b.lt	404d54 <ferror@plt+0x21c4>  // b.tstop
  404c24:	ldr	w1, [sp, #88]
  404c28:	ldr	w0, [sp, #60]
  404c2c:	cmp	w1, w0
  404c30:	b.eq	404d34 <ferror@plt+0x21a4>  // b.none
  404c34:	ldr	w1, [sp, #88]
  404c38:	ldr	w0, [sp, #60]
  404c3c:	cmp	w1, w0
  404c40:	b.le	404c70 <ferror@plt+0x20e0>
  404c44:	ldr	x0, [sp, #104]
  404c48:	ldr	w0, [x0, #28]
  404c4c:	ldr	w1, [sp, #88]
  404c50:	sub	w0, w1, w0
  404c54:	str	w0, [sp, #88]
  404c58:	ldr	x0, [sp, #104]
  404c5c:	sub	x0, x0, #0x28
  404c60:	str	x0, [sp, #104]
  404c64:	ldr	w0, [sp, #84]
  404c68:	sub	w0, w0, #0x1
  404c6c:	str	w0, [sp, #84]
  404c70:	ldr	w1, [sp, #60]
  404c74:	ldr	w0, [sp, #88]
  404c78:	sub	w0, w1, w0
  404c7c:	str	w0, [sp, #56]
  404c80:	ldr	w1, [sp, #56]
  404c84:	ldr	w0, [sp, #84]
  404c88:	sdiv	w0, w1, w0
  404c8c:	str	w0, [sp, #52]
  404c90:	ldr	w0, [sp, #56]
  404c94:	ldr	w1, [sp, #84]
  404c98:	sdiv	w2, w0, w1
  404c9c:	ldr	w1, [sp, #84]
  404ca0:	mul	w1, w2, w1
  404ca4:	sub	w0, w0, w1
  404ca8:	str	w0, [sp, #80]
  404cac:	ldr	x0, [sp, #104]
  404cb0:	str	x0, [sp, #64]
  404cb4:	b	404d20 <ferror@plt+0x2190>
  404cb8:	ldr	x0, [sp, #64]
  404cbc:	ldr	w0, [x0, #28]
  404cc0:	cmp	w0, #0x0
  404cc4:	b.eq	404d10 <ferror@plt+0x2180>  // b.none
  404cc8:	ldr	x0, [sp, #64]
  404ccc:	ldr	w1, [x0, #28]
  404cd0:	ldr	w0, [sp, #52]
  404cd4:	add	w1, w1, w0
  404cd8:	ldr	x0, [sp, #64]
  404cdc:	str	w1, [x0, #28]
  404ce0:	ldr	w0, [sp, #80]
  404ce4:	cmp	w0, #0x0
  404ce8:	b.eq	404d14 <ferror@plt+0x2184>  // b.none
  404cec:	ldr	x0, [sp, #64]
  404cf0:	ldr	w0, [x0, #28]
  404cf4:	add	w1, w0, #0x1
  404cf8:	ldr	x0, [sp, #64]
  404cfc:	str	w1, [x0, #28]
  404d00:	ldr	w0, [sp, #80]
  404d04:	sub	w0, w0, #0x1
  404d08:	str	w0, [sp, #80]
  404d0c:	b	404d14 <ferror@plt+0x2184>
  404d10:	nop
  404d14:	ldr	x0, [sp, #64]
  404d18:	sub	x0, x0, #0x28
  404d1c:	str	x0, [sp, #64]
  404d20:	ldr	x1, [sp, #64]
  404d24:	ldr	x0, [sp, #96]
  404d28:	cmp	x1, x0
  404d2c:	b.hi	404cb8 <ferror@plt+0x2128>  // b.pmore
  404d30:	b	404d38 <ferror@plt+0x21a8>
  404d34:	nop
  404d38:	ldr	x0, [sp, #104]
  404d3c:	str	x0, [sp, #96]
  404d40:	str	wzr, [sp, #88]
  404d44:	str	wzr, [sp, #84]
  404d48:	b	404d58 <ferror@plt+0x21c8>
  404d4c:	nop
  404d50:	b	404d58 <ferror@plt+0x21c8>
  404d54:	nop
  404d58:	ldr	x0, [sp, #104]
  404d5c:	add	x0, x0, #0x28
  404d60:	str	x0, [sp, #104]
  404d64:	ldr	x1, [sp, #104]
  404d68:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  404d6c:	add	x0, x0, #0x3d0
  404d70:	sub	x0, x1, x0
  404d74:	cmp	x0, #0x168
  404d78:	b.le	404b84 <ferror@plt+0x1ff4>
  404d7c:	nop
  404d80:	nop
  404d84:	ldr	x19, [sp, #16]
  404d88:	ldp	x29, x30, [sp], #112
  404d8c:	ret
  404d90:	stp	x29, x30, [sp, #-48]!
  404d94:	mov	x29, sp
  404d98:	str	wzr, [sp, #32]
  404d9c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404da0:	add	x0, x0, #0xef0
  404da4:	ldr	x0, [x0, #8]
  404da8:	cmp	x0, #0x0
  404dac:	b.eq	404f8c <ferror@plt+0x23fc>  // b.none
  404db0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404db4:	add	x0, x0, #0xef0
  404db8:	ldr	x0, [x0, #8]
  404dbc:	add	x0, x0, #0x10
  404dc0:	str	x0, [sp, #40]
  404dc4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404dc8:	add	x0, x0, #0xef0
  404dcc:	ldr	x0, [x0, #16]
  404dd0:	ldr	x2, [x0, #8]
  404dd4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404dd8:	add	x0, x0, #0xef0
  404ddc:	ldr	x0, [x0]
  404de0:	ldrh	w0, [x0]
  404de4:	and	x0, x0, #0xffff
  404de8:	and	x1, x0, #0x1
  404dec:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404df0:	add	x0, x0, #0xef0
  404df4:	ldr	x0, [x0, #16]
  404df8:	add	x1, x2, x1
  404dfc:	str	x1, [x0, #8]
  404e00:	bl	404a60 <ferror@plt+0x1ed0>
  404e04:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404e08:	add	x0, x0, #0xef0
  404e0c:	ldr	x1, [x0, #8]
  404e10:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404e14:	add	x0, x0, #0xef0
  404e18:	str	x1, [x0, #16]
  404e1c:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  404e20:	add	x0, x0, #0x3d0
  404e24:	str	x0, [sp, #24]
  404e28:	b	404e38 <ferror@plt+0x22a8>
  404e2c:	ldr	x0, [sp, #24]
  404e30:	add	x0, x0, #0x28
  404e34:	str	x0, [sp, #24]
  404e38:	ldr	x0, [sp, #24]
  404e3c:	ldr	w0, [x0, #28]
  404e40:	cmp	w0, #0x0
  404e44:	b.eq	404e2c <ferror@plt+0x229c>  // b.none
  404e48:	b	404f50 <ferror@plt+0x23c0>
  404e4c:	ldr	w0, [sp, #32]
  404e50:	add	w1, w0, #0x1
  404e54:	str	w1, [sp, #32]
  404e58:	cmp	w0, #0x0
  404e5c:	b.eq	404e80 <ferror@plt+0x22f0>  // b.none
  404e60:	ldr	x0, [sp, #24]
  404e64:	ldr	x0, [x0, #16]
  404e68:	mov	x1, x0
  404e6c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  404e70:	add	x0, x0, #0xaf8
  404e74:	bl	402ae0 <printf@plt>
  404e78:	str	w0, [sp, #36]
  404e7c:	b	404e84 <ferror@plt+0x22f4>
  404e80:	str	wzr, [sp, #36]
  404e84:	ldr	x0, [sp, #40]
  404e88:	ldrh	w0, [x0]
  404e8c:	ldr	w2, [sp, #36]
  404e90:	mov	w1, w0
  404e94:	ldr	x0, [sp, #24]
  404e98:	bl	40460c <ferror@plt+0x1a7c>
  404e9c:	mov	w1, w0
  404ea0:	ldr	w0, [sp, #36]
  404ea4:	add	w0, w0, w1
  404ea8:	str	w0, [sp, #36]
  404eac:	ldr	x0, [sp, #40]
  404eb0:	add	x4, x0, #0x2
  404eb4:	ldr	x0, [sp, #40]
  404eb8:	ldrh	w0, [x0]
  404ebc:	and	x1, x0, #0xffff
  404ec0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404ec4:	add	x0, x0, #0xea8
  404ec8:	ldr	x0, [x0]
  404ecc:	mov	x3, x0
  404ed0:	mov	x2, x1
  404ed4:	mov	x1, #0x1                   	// #1
  404ed8:	mov	x0, x4
  404edc:	bl	402950 <fwrite@plt>
  404ee0:	mov	w1, w0
  404ee4:	ldr	w0, [sp, #36]
  404ee8:	add	w0, w1, w0
  404eec:	str	w0, [sp, #36]
  404ef0:	ldr	w1, [sp, #36]
  404ef4:	ldr	x0, [sp, #24]
  404ef8:	bl	4046bc <ferror@plt+0x1b2c>
  404efc:	ldr	x0, [sp, #24]
  404f00:	bl	40489c <ferror@plt+0x1d0c>
  404f04:	cmp	w0, #0x0
  404f08:	b.eq	404f28 <ferror@plt+0x2398>  // b.none
  404f0c:	mov	w0, #0xa                   	// #10
  404f10:	bl	402b20 <putchar@plt>
  404f14:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  404f18:	add	x0, x0, #0x3d0
  404f1c:	str	x0, [sp, #24]
  404f20:	str	wzr, [sp, #32]
  404f24:	b	404f34 <ferror@plt+0x23a4>
  404f28:	ldr	x0, [sp, #24]
  404f2c:	add	x0, x0, #0x28
  404f30:	str	x0, [sp, #24]
  404f34:	ldr	x0, [sp, #24]
  404f38:	ldr	w0, [x0, #24]
  404f3c:	cmp	w0, #0x0
  404f40:	b.ne	404efc <ferror@plt+0x236c>  // b.any
  404f44:	ldr	x0, [sp, #40]
  404f48:	bl	4048c8 <ferror@plt+0x1d38>
  404f4c:	str	x0, [sp, #40]
  404f50:	ldr	x0, [sp, #40]
  404f54:	cmp	x0, #0x0
  404f58:	b.ne	404e4c <ferror@plt+0x22bc>  // b.any
  404f5c:	ldr	w0, [sp, #32]
  404f60:	cmp	w0, #0x0
  404f64:	b.eq	404f70 <ferror@plt+0x23e0>  // b.none
  404f68:	mov	w0, #0xa                   	// #10
  404f6c:	bl	402b20 <putchar@plt>
  404f70:	bl	404974 <ferror@plt+0x1de4>
  404f74:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  404f78:	add	x0, x0, #0x560
  404f7c:	adrp	x1, 439000 <memcpy@GLIBC_2.17>
  404f80:	add	x1, x1, #0x3d0
  404f84:	str	x1, [x0]
  404f88:	b	404f90 <ferror@plt+0x2400>
  404f8c:	nop
  404f90:	ldp	x29, x30, [sp], #48
  404f94:	ret
  404f98:	stp	x29, x30, [sp, #-16]!
  404f9c:	mov	x29, sp
  404fa0:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  404fa4:	add	x0, x0, #0x560
  404fa8:	ldr	x0, [x0]
  404fac:	bl	40489c <ferror@plt+0x1d0c>
  404fb0:	cmp	w0, #0x0
  404fb4:	b.eq	404fd4 <ferror@plt+0x2444>  // b.none
  404fb8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  404fbc:	add	x0, x0, #0xef0
  404fc0:	ldr	w0, [x0, #24]
  404fc4:	cmp	w0, #0x4
  404fc8:	b.le	404fd4 <ferror@plt+0x2444>
  404fcc:	bl	404d90 <ferror@plt+0x2200>
  404fd0:	b	405030 <ferror@plt+0x24a0>
  404fd4:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  404fd8:	add	x0, x0, #0x560
  404fdc:	ldr	x0, [x0]
  404fe0:	bl	404754 <ferror@plt+0x1bc4>
  404fe4:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  404fe8:	add	x0, x0, #0x560
  404fec:	ldr	x0, [x0]
  404ff0:	bl	40489c <ferror@plt+0x1d0c>
  404ff4:	cmp	w0, #0x0
  404ff8:	b.eq	405014 <ferror@plt+0x2484>  // b.none
  404ffc:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  405000:	add	x0, x0, #0x560
  405004:	adrp	x1, 439000 <memcpy@GLIBC_2.17>
  405008:	add	x1, x1, #0x3d0
  40500c:	str	x1, [x0]
  405010:	b	405030 <ferror@plt+0x24a0>
  405014:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  405018:	add	x0, x0, #0x560
  40501c:	ldr	x0, [x0]
  405020:	add	x1, x0, #0x28
  405024:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  405028:	add	x0, x0, #0x560
  40502c:	str	x1, [x0]
  405030:	ldp	x29, x30, [sp], #16
  405034:	ret
  405038:	stp	x29, x30, [sp, #-32]!
  40503c:	mov	x29, sp
  405040:	str	w0, [sp, #28]
  405044:	b	40504c <ferror@plt+0x24bc>
  405048:	bl	404f98 <ferror@plt+0x2408>
  40504c:	ldr	w0, [sp, #28]
  405050:	adrp	x1, 439000 <memcpy@GLIBC_2.17>
  405054:	add	x1, x1, #0x560
  405058:	ldr	x2, [x1]
  40505c:	adrp	x1, 439000 <memcpy@GLIBC_2.17>
  405060:	add	x1, x1, #0x3d0
  405064:	sub	x1, x2, x1
  405068:	asr	x2, x1, #3
  40506c:	mov	x1, #0xcccccccccccccccc    	// #-3689348814741910324
  405070:	movk	x1, #0xcccd
  405074:	mul	x1, x2, x1
  405078:	cmp	x0, x1
  40507c:	b.ne	405048 <ferror@plt+0x24b8>  // b.any
  405080:	nop
  405084:	nop
  405088:	ldp	x29, x30, [sp], #32
  40508c:	ret
  405090:	stp	x29, x30, [sp, #-16]!
  405094:	mov	x29, sp
  405098:	b	4050d8 <ferror@plt+0x2548>
  40509c:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4050a0:	add	x0, x0, #0x560
  4050a4:	ldr	x0, [x0]
  4050a8:	ldr	w0, [x0, #24]
  4050ac:	cmp	w0, #0x0
  4050b0:	b.ne	4050d4 <ferror@plt+0x2544>  // b.any
  4050b4:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4050b8:	add	x0, x0, #0x560
  4050bc:	ldr	x0, [x0]
  4050c0:	ldr	x0, [x0, #8]
  4050c4:	mov	x1, x0
  4050c8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4050cc:	add	x0, x0, #0xaf8
  4050d0:	bl	4044b8 <ferror@plt+0x1928>
  4050d4:	bl	404f98 <ferror@plt+0x2408>
  4050d8:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4050dc:	add	x0, x0, #0x560
  4050e0:	ldr	x0, [x0]
  4050e4:	bl	40489c <ferror@plt+0x1d0c>
  4050e8:	cmp	w0, #0x0
  4050ec:	b.eq	40509c <ferror@plt+0x250c>  // b.none
  4050f0:	nop
  4050f4:	nop
  4050f8:	ldp	x29, x30, [sp], #16
  4050fc:	ret
  405100:	stp	x29, x30, [sp, #-48]!
  405104:	mov	x29, sp
  405108:	str	x0, [sp, #24]
  40510c:	ldr	x0, [sp, #24]
  405110:	ldrh	w0, [x0, #22]
  405114:	cmp	w0, #0x2c
  405118:	b.eq	405214 <ferror@plt+0x2684>  // b.none
  40511c:	cmp	w0, #0x2c
  405120:	b.gt	405224 <ferror@plt+0x2694>
  405124:	cmp	w0, #0x28
  405128:	b.eq	405200 <ferror@plt+0x2670>  // b.none
  40512c:	cmp	w0, #0x28
  405130:	b.gt	405224 <ferror@plt+0x2694>
  405134:	cmp	w0, #0x1e
  405138:	b.eq	4051ec <ferror@plt+0x265c>  // b.none
  40513c:	cmp	w0, #0x1e
  405140:	b.gt	405224 <ferror@plt+0x2694>
  405144:	cmp	w0, #0x11
  405148:	b.eq	4051b0 <ferror@plt+0x2620>  // b.none
  40514c:	cmp	w0, #0x11
  405150:	b.gt	405224 <ferror@plt+0x2694>
  405154:	cmp	w0, #0x10
  405158:	b.eq	4051dc <ferror@plt+0x264c>  // b.none
  40515c:	cmp	w0, #0x10
  405160:	b.gt	405224 <ferror@plt+0x2694>
  405164:	cmp	w0, #0xa
  405168:	b.eq	40519c <ferror@plt+0x260c>  // b.none
  40516c:	cmp	w0, #0xa
  405170:	b.gt	405224 <ferror@plt+0x2694>
  405174:	cmp	w0, #0x1
  405178:	b.eq	405188 <ferror@plt+0x25f8>  // b.none
  40517c:	cmp	w0, #0x2
  405180:	b.eq	40519c <ferror@plt+0x260c>  // b.none
  405184:	b	405224 <ferror@plt+0x2694>
  405188:	ldr	x0, [sp, #24]
  40518c:	ldr	w0, [x0, #8]
  405190:	bl	404048 <ferror@plt+0x14b8>
  405194:	str	x0, [sp, #40]
  405198:	b	405230 <ferror@plt+0x26a0>
  40519c:	ldr	x0, [sp, #24]
  4051a0:	ldr	w0, [x0, #8]
  4051a4:	bl	404094 <ferror@plt+0x1504>
  4051a8:	str	x0, [sp, #40]
  4051ac:	b	405230 <ferror@plt+0x26a0>
  4051b0:	ldr	x0, [sp, #24]
  4051b4:	ldr	w0, [x0, #8]
  4051b8:	cmp	w0, #0x3
  4051bc:	b.ne	4051cc <ferror@plt+0x263c>  // b.any
  4051c0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4051c4:	add	x0, x0, #0x828
  4051c8:	b	4051d4 <ferror@plt+0x2644>
  4051cc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4051d0:	add	x0, x0, #0x840
  4051d4:	str	x0, [sp, #40]
  4051d8:	b	405230 <ferror@plt+0x26a0>
  4051dc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4051e0:	add	x0, x0, #0xb00
  4051e4:	str	x0, [sp, #40]
  4051e8:	b	405230 <ferror@plt+0x26a0>
  4051ec:	ldr	x0, [sp, #24]
  4051f0:	ldr	w0, [x0, #8]
  4051f4:	bl	4041bc <ferror@plt+0x162c>
  4051f8:	str	x0, [sp, #40]
  4051fc:	b	405230 <ferror@plt+0x26a0>
  405200:	ldr	x0, [sp, #24]
  405204:	ldr	w0, [x0, #8]
  405208:	bl	404170 <ferror@plt+0x15e0>
  40520c:	str	x0, [sp, #40]
  405210:	b	405230 <ferror@plt+0x26a0>
  405214:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  405218:	add	x0, x0, #0x888
  40521c:	str	x0, [sp, #40]
  405220:	b	405230 <ferror@plt+0x26a0>
  405224:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  405228:	add	x0, x0, #0xb08
  40522c:	str	x0, [sp, #40]
  405230:	ldr	x1, [sp, #40]
  405234:	ldr	x0, [sp, #24]
  405238:	bl	403fd4 <ferror@plt+0x1444>
  40523c:	and	w0, w0, #0xff
  405240:	cmp	w0, #0x0
  405244:	b.eq	40527c <ferror@plt+0x26ec>  // b.none
  405248:	mov	w0, #0x1                   	// #1
  40524c:	bl	405038 <ferror@plt+0x24a8>
  405250:	ldr	x0, [sp, #24]
  405254:	ldr	w1, [x0, #552]
  405258:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  40525c:	add	x0, x0, #0x590
  405260:	sxtw	x1, w1
  405264:	ldr	x0, [x0, x1, lsl #3]
  405268:	mov	x1, x0
  40526c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  405270:	add	x0, x0, #0xb10
  405274:	bl	4044b8 <ferror@plt+0x1928>
  405278:	b	4052c4 <ferror@plt+0x2734>
  40527c:	mov	w0, #0x0                   	// #0
  405280:	bl	405038 <ferror@plt+0x24a8>
  405284:	ldr	x1, [sp, #40]
  405288:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40528c:	add	x0, x0, #0xaf8
  405290:	bl	4044b8 <ferror@plt+0x1928>
  405294:	mov	w0, #0x1                   	// #1
  405298:	bl	405038 <ferror@plt+0x24a8>
  40529c:	ldr	x0, [sp, #24]
  4052a0:	ldr	w1, [x0, #552]
  4052a4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4052a8:	add	x0, x0, #0x510
  4052ac:	sxtw	x1, w1
  4052b0:	ldr	x0, [x0, x1, lsl #3]
  4052b4:	mov	x1, x0
  4052b8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4052bc:	add	x0, x0, #0xaf8
  4052c0:	bl	4044b8 <ferror@plt+0x1928>
  4052c4:	mov	w0, #0x2                   	// #2
  4052c8:	bl	405038 <ferror@plt+0x24a8>
  4052cc:	ldr	x0, [sp, #24]
  4052d0:	ldr	w0, [x0, #556]
  4052d4:	mov	w1, w0
  4052d8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4052dc:	add	x0, x0, #0xb18
  4052e0:	bl	4044b8 <ferror@plt+0x1928>
  4052e4:	mov	w0, #0x3                   	// #3
  4052e8:	bl	405038 <ferror@plt+0x24a8>
  4052ec:	ldr	x0, [sp, #24]
  4052f0:	ldr	w0, [x0, #560]
  4052f4:	mov	w1, w0
  4052f8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4052fc:	add	x0, x0, #0xb18
  405300:	bl	4044b8 <ferror@plt+0x1928>
  405304:	mov	w0, #0x4                   	// #4
  405308:	bl	405038 <ferror@plt+0x24a8>
  40530c:	nop
  405310:	ldp	x29, x30, [sp], #48
  405314:	ret
  405318:	stp	x29, x30, [sp, #-32]!
  40531c:	mov	x29, sp
  405320:	str	x0, [sp, #24]
  405324:	ldr	x0, [sp, #24]
  405328:	ldr	w0, [x0, #568]
  40532c:	cmp	w0, #0x0
  405330:	b.eq	40534c <ferror@plt+0x27bc>  // b.none
  405334:	ldr	x0, [sp, #24]
  405338:	ldr	w0, [x0, #568]
  40533c:	mov	w1, w0
  405340:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  405344:	add	x0, x0, #0xb20
  405348:	bl	4044b8 <ferror@plt+0x1928>
  40534c:	ldr	x0, [sp, #24]
  405350:	ldr	w0, [x0, #564]
  405354:	mov	w1, w0
  405358:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40535c:	add	x0, x0, #0xb28
  405360:	bl	4044b8 <ferror@plt+0x1928>
  405364:	ldr	x0, [sp, #24]
  405368:	ldr	x0, [x0, #584]
  40536c:	mov	x1, x0
  405370:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  405374:	add	x0, x0, #0xb30
  405378:	bl	4044b8 <ferror@plt+0x1928>
  40537c:	ldr	x0, [sp, #24]
  405380:	ldr	w0, [x0, #608]
  405384:	cmp	w0, #0x0
  405388:	b.eq	4053a4 <ferror@plt+0x2814>  // b.none
  40538c:	ldr	x0, [sp, #24]
  405390:	ldr	w0, [x0, #608]
  405394:	mov	w1, w0
  405398:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40539c:	add	x0, x0, #0xb40
  4053a0:	bl	4044b8 <ferror@plt+0x1928>
  4053a4:	nop
  4053a8:	ldp	x29, x30, [sp], #32
  4053ac:	ret
  4053b0:	stp	x29, x30, [sp, #-48]!
  4053b4:	mov	x29, sp
  4053b8:	str	x0, [sp, #40]
  4053bc:	str	x1, [sp, #32]
  4053c0:	str	x2, [sp, #24]
  4053c4:	str	x3, [sp, #16]
  4053c8:	ldr	x0, [sp, #16]
  4053cc:	cmp	x0, #0x0
  4053d0:	b.eq	4053f0 <ferror@plt+0x2860>  // b.none
  4053d4:	ldr	x3, [sp, #32]
  4053d8:	ldr	x2, [sp, #16]
  4053dc:	ldr	x1, [sp, #40]
  4053e0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4053e4:	add	x0, x0, #0xb50
  4053e8:	bl	4044b8 <ferror@plt+0x1928>
  4053ec:	b	405404 <ferror@plt+0x2874>
  4053f0:	ldr	x2, [sp, #32]
  4053f4:	ldr	x1, [sp, #40]
  4053f8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4053fc:	add	x0, x0, #0xb60
  405400:	bl	4044b8 <ferror@plt+0x1928>
  405404:	bl	404f98 <ferror@plt+0x2408>
  405408:	ldr	x1, [sp, #24]
  40540c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  405410:	add	x0, x0, #0xaf8
  405414:	bl	4044b8 <ferror@plt+0x1928>
  405418:	bl	404f98 <ferror@plt+0x2408>
  40541c:	nop
  405420:	ldp	x29, x30, [sp], #48
  405424:	ret
  405428:	stp	x29, x30, [sp, #-48]!
  40542c:	mov	x29, sp
  405430:	str	w0, [sp, #28]
  405434:	ldr	w1, [sp, #28]
  405438:	mov	w0, #0x4dd3                	// #19923
  40543c:	movk	w0, #0x1062, lsl #16
  405440:	umull	x0, w1, w0
  405444:	lsr	x0, x0, #32
  405448:	lsr	w0, w0, #6
  40544c:	str	w0, [sp, #44]
  405450:	ldr	w0, [sp, #44]
  405454:	mov	w1, #0x8889                	// #34953
  405458:	movk	w1, #0x8888, lsl #16
  40545c:	smull	x1, w0, w1
  405460:	lsr	x1, x1, #32
  405464:	add	w1, w0, w1
  405468:	asr	w1, w1, #5
  40546c:	asr	w0, w0, #31
  405470:	sub	w0, w1, w0
  405474:	str	w0, [sp, #36]
  405478:	ldr	w1, [sp, #44]
  40547c:	mov	w0, #0x8889                	// #34953
  405480:	movk	w0, #0x8888, lsl #16
  405484:	smull	x0, w1, w0
  405488:	lsr	x0, x0, #32
  40548c:	add	w0, w1, w0
  405490:	asr	w2, w0, #5
  405494:	asr	w0, w1, #31
  405498:	sub	w2, w2, w0
  40549c:	mov	w0, w2
  4054a0:	lsl	w0, w0, #4
  4054a4:	sub	w0, w0, w2
  4054a8:	lsl	w0, w0, #2
  4054ac:	sub	w0, w1, w0
  4054b0:	str	w0, [sp, #44]
  4054b4:	ldr	w1, [sp, #28]
  4054b8:	mov	w0, #0x4dd3                	// #19923
  4054bc:	movk	w0, #0x1062, lsl #16
  4054c0:	umull	x0, w1, w0
  4054c4:	lsr	x0, x0, #32
  4054c8:	lsr	w0, w0, #6
  4054cc:	mov	w2, #0x3e8                 	// #1000
  4054d0:	mul	w0, w0, w2
  4054d4:	sub	w0, w1, w0
  4054d8:	str	w0, [sp, #40]
  4054dc:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4054e0:	add	x0, x0, #0x750
  4054e4:	strb	wzr, [x0]
  4054e8:	ldr	w0, [sp, #36]
  4054ec:	cmp	w0, #0x0
  4054f0:	b.eq	405524 <ferror@plt+0x2994>  // b.none
  4054f4:	str	wzr, [sp, #40]
  4054f8:	ldr	w3, [sp, #36]
  4054fc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  405500:	add	x2, x0, #0xb68
  405504:	mov	x1, #0x30                  	// #48
  405508:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  40550c:	add	x0, x0, #0x750
  405510:	bl	4025e0 <snprintf@plt>
  405514:	ldr	w0, [sp, #36]
  405518:	cmp	w0, #0x9
  40551c:	b.le	405524 <ferror@plt+0x2994>
  405520:	str	wzr, [sp, #44]
  405524:	ldr	w0, [sp, #44]
  405528:	cmp	w0, #0x0
  40552c:	b.eq	405594 <ferror@plt+0x2a04>  // b.none
  405530:	ldr	w0, [sp, #44]
  405534:	cmp	w0, #0x9
  405538:	b.le	405540 <ferror@plt+0x29b0>
  40553c:	str	wzr, [sp, #40]
  405540:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  405544:	add	x0, x0, #0x750
  405548:	bl	402460 <strlen@plt>
  40554c:	mov	x1, x0
  405550:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  405554:	add	x0, x0, #0x750
  405558:	add	x4, x1, x0
  40555c:	ldr	w0, [sp, #40]
  405560:	cmp	w0, #0x0
  405564:	b.eq	405574 <ferror@plt+0x29e4>  // b.none
  405568:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40556c:	add	x0, x0, #0xb70
  405570:	b	40557c <ferror@plt+0x29ec>
  405574:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  405578:	add	x0, x0, #0xb78
  40557c:	mov	x3, x0
  405580:	ldr	w2, [sp, #44]
  405584:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  405588:	add	x1, x0, #0xb80
  40558c:	mov	x0, x4
  405590:	bl	402560 <sprintf@plt>
  405594:	ldr	w0, [sp, #40]
  405598:	cmp	w0, #0x0
  40559c:	b.eq	4055d0 <ferror@plt+0x2a40>  // b.none
  4055a0:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4055a4:	add	x0, x0, #0x750
  4055a8:	bl	402460 <strlen@plt>
  4055ac:	mov	x1, x0
  4055b0:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4055b4:	add	x0, x0, #0x750
  4055b8:	add	x3, x1, x0
  4055bc:	ldr	w2, [sp, #40]
  4055c0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4055c4:	add	x1, x0, #0xb88
  4055c8:	mov	x0, x3
  4055cc:	bl	402560 <sprintf@plt>
  4055d0:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4055d4:	add	x0, x0, #0x750
  4055d8:	ldp	x29, x30, [sp], #48
  4055dc:	ret
  4055e0:	stp	x29, x30, [sp, #-432]!
  4055e4:	mov	x29, sp
  4055e8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4055ec:	add	x1, x0, #0x8b0
  4055f0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4055f4:	add	x0, x0, #0xb90
  4055f8:	bl	402680 <popen@plt>
  4055fc:	str	x0, [sp, #424]
  405600:	ldr	x0, [sp, #424]
  405604:	cmp	x0, #0x0
  405608:	b.eq	4057d8 <ferror@plt+0x2c48>  // b.none
  40560c:	add	x0, sp, #0x120
  405610:	ldr	x2, [sp, #424]
  405614:	mov	w1, #0x80                  	// #128
  405618:	bl	402b60 <fgets@plt>
  40561c:	cmp	x0, #0x0
  405620:	b.ne	4057b4 <ferror@plt+0x2c24>  // b.any
  405624:	ldr	x0, [sp, #424]
  405628:	bl	402ab0 <pclose@plt>
  40562c:	b	4057dc <ferror@plt+0x2c4c>
  405630:	mov	x0, #0x7072                	// #28786
  405634:	movk	x0, #0x2e63, lsl #16
  405638:	mov	x1, #0x0                   	// #0
  40563c:	stp	x0, x1, [sp, #152]
  405640:	stp	xzr, xzr, [sp, #168]
  405644:	stp	xzr, xzr, [sp, #184]
  405648:	stp	xzr, xzr, [sp, #200]
  40564c:	stp	xzr, xzr, [sp, #216]
  405650:	stp	xzr, xzr, [sp, #232]
  405654:	stp	xzr, xzr, [sp, #248]
  405658:	add	x0, sp, #0x200
  40565c:	stp	xzr, xzr, [x0, #-248]
  405660:	add	x0, sp, #0x98
  405664:	add	x0, x0, #0x4
  405668:	add	x3, sp, #0x118
  40566c:	add	x2, sp, #0x18
  405670:	add	x1, sp, #0x11c
  405674:	add	x6, sp, #0x120
  405678:	mov	x5, x0
  40567c:	mov	x4, x3
  405680:	mov	x3, x2
  405684:	mov	x2, x1
  405688:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40568c:	add	x1, x0, #0xbb8
  405690:	mov	x0, x6
  405694:	bl	402a80 <__isoc99_sscanf@plt>
  405698:	cmp	w0, #0x4
  40569c:	b.ne	4057a8 <ferror@plt+0x2c18>  // b.any
  4056a0:	mov	x0, #0x20                  	// #32
  4056a4:	bl	402660 <malloc@plt>
  4056a8:	str	x0, [sp, #416]
  4056ac:	ldr	x0, [sp, #416]
  4056b0:	cmp	x0, #0x0
  4056b4:	b.eq	4057b0 <ferror@plt+0x2c20>  // b.none
  4056b8:	ldr	w0, [sp, #280]
  4056bc:	mov	w1, w0
  4056c0:	ldr	x0, [sp, #416]
  4056c4:	str	w1, [x0, #8]
  4056c8:	add	x0, sp, #0x98
  4056cc:	bl	402770 <strdup@plt>
  4056d0:	mov	x1, x0
  4056d4:	ldr	x0, [sp, #416]
  4056d8:	str	x1, [x0, #16]
  4056dc:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4056e0:	add	x0, x0, #0x568
  4056e4:	ldr	x1, [x0]
  4056e8:	add	x0, sp, #0x18
  4056ec:	bl	402860 <strcmp@plt>
  4056f0:	cmp	w0, #0x0
  4056f4:	b.ne	405710 <ferror@plt+0x2b80>  // b.any
  4056f8:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4056fc:	add	x0, x0, #0x568
  405700:	ldr	x1, [x0]
  405704:	ldr	x0, [sp, #416]
  405708:	str	x1, [x0, #24]
  40570c:	b	405780 <ferror@plt+0x2bf0>
  405710:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  405714:	add	x0, x0, #0x578
  405718:	ldr	x1, [x0]
  40571c:	add	x0, sp, #0x18
  405720:	bl	402860 <strcmp@plt>
  405724:	cmp	w0, #0x0
  405728:	b.ne	405744 <ferror@plt+0x2bb4>  // b.any
  40572c:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  405730:	add	x0, x0, #0x578
  405734:	ldr	x1, [x0]
  405738:	ldr	x0, [sp, #416]
  40573c:	str	x1, [x0, #24]
  405740:	b	405780 <ferror@plt+0x2bf0>
  405744:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  405748:	add	x0, x0, #0x570
  40574c:	ldr	x1, [x0]
  405750:	add	x0, sp, #0x18
  405754:	bl	402860 <strcmp@plt>
  405758:	cmp	w0, #0x0
  40575c:	b.ne	405778 <ferror@plt+0x2be8>  // b.any
  405760:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  405764:	add	x0, x0, #0x570
  405768:	ldr	x1, [x0]
  40576c:	ldr	x0, [sp, #416]
  405770:	str	x1, [x0, #24]
  405774:	b	405780 <ferror@plt+0x2bf0>
  405778:	ldr	x0, [sp, #416]
  40577c:	str	xzr, [x0, #24]
  405780:	adrp	x0, 43d000 <stdin@@GLIBC_2.17+0x150>
  405784:	add	x0, x0, #0x740
  405788:	ldr	x1, [x0]
  40578c:	ldr	x0, [sp, #416]
  405790:	str	x1, [x0]
  405794:	adrp	x0, 43d000 <stdin@@GLIBC_2.17+0x150>
  405798:	add	x0, x0, #0x740
  40579c:	ldr	x1, [sp, #416]
  4057a0:	str	x1, [x0]
  4057a4:	b	4057b4 <ferror@plt+0x2c24>
  4057a8:	nop
  4057ac:	b	4057b4 <ferror@plt+0x2c24>
  4057b0:	nop
  4057b4:	add	x0, sp, #0x120
  4057b8:	ldr	x2, [sp, #424]
  4057bc:	mov	w1, #0x80                  	// #128
  4057c0:	bl	402b60 <fgets@plt>
  4057c4:	cmp	x0, #0x0
  4057c8:	b.ne	405630 <ferror@plt+0x2aa0>  // b.any
  4057cc:	ldr	x0, [sp, #424]
  4057d0:	bl	402ab0 <pclose@plt>
  4057d4:	b	4057dc <ferror@plt+0x2c4c>
  4057d8:	nop
  4057dc:	ldp	x29, x30, [sp], #432
  4057e0:	ret
  4057e4:	stp	x29, x30, [sp, #-48]!
  4057e8:	mov	x29, sp
  4057ec:	str	w0, [sp, #28]
  4057f0:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4057f4:	add	x0, x0, #0x790
  4057f8:	ldr	w0, [x0]
  4057fc:	cmp	w0, #0x0
  405800:	b.ne	405884 <ferror@plt+0x2cf4>  // b.any
  405804:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  405808:	add	x1, x0, #0xbc8
  40580c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  405810:	add	x0, x0, #0xbf0
  405814:	bl	40363c <ferror@plt+0xaac>
  405818:	str	x0, [sp, #40]
  40581c:	ldr	x0, [sp, #40]
  405820:	cmp	x0, #0x0
  405824:	b.eq	405850 <ferror@plt+0x2cc0>  // b.none
  405828:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  40582c:	add	x3, x0, #0x794
  405830:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  405834:	add	x2, x0, #0x790
  405838:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40583c:	add	x1, x0, #0xc10
  405840:	ldr	x0, [sp, #40]
  405844:	bl	402690 <__isoc99_fscanf@plt>
  405848:	cmp	w0, #0x1
  40584c:	b.gt	405870 <ferror@plt+0x2ce0>
  405850:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  405854:	add	x0, x0, #0x790
  405858:	mov	w1, #0x400                 	// #1024
  40585c:	str	w1, [x0]
  405860:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  405864:	add	x0, x0, #0x794
  405868:	mov	w1, #0x1387                	// #4999
  40586c:	str	w1, [x0]
  405870:	ldr	x0, [sp, #40]
  405874:	cmp	x0, #0x0
  405878:	b.eq	405884 <ferror@plt+0x2cf4>  // b.none
  40587c:	ldr	x0, [sp, #40]
  405880:	bl	402620 <fclose@plt>
  405884:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  405888:	add	x0, x0, #0x790
  40588c:	ldr	w0, [x0]
  405890:	ldr	w1, [sp, #28]
  405894:	cmp	w1, w0
  405898:	b.lt	4058bc <ferror@plt+0x2d2c>  // b.tstop
  40589c:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4058a0:	add	x0, x0, #0x794
  4058a4:	ldr	w0, [x0]
  4058a8:	ldr	w1, [sp, #28]
  4058ac:	cmp	w1, w0
  4058b0:	b.gt	4058bc <ferror@plt+0x2d2c>
  4058b4:	mov	w0, #0x1                   	// #1
  4058b8:	b	4058c0 <ferror@plt+0x2d30>
  4058bc:	mov	w0, #0x0                   	// #0
  4058c0:	ldp	x29, x30, [sp], #48
  4058c4:	ret
  4058c8:	stp	x29, x30, [sp, #-48]!
  4058cc:	mov	x29, sp
  4058d0:	str	w0, [sp, #28]
  4058d4:	adrp	x0, 43d000 <stdin@@GLIBC_2.17+0x150>
  4058d8:	add	x0, x0, #0x740
  4058dc:	ldr	x0, [x0]
  4058e0:	str	x0, [sp, #40]
  4058e4:	b	405930 <ferror@plt+0x2da0>
  4058e8:	ldr	x0, [sp, #40]
  4058ec:	ldr	w0, [x0, #8]
  4058f0:	ldr	w1, [sp, #28]
  4058f4:	cmp	w1, w0
  4058f8:	b.ne	405924 <ferror@plt+0x2d94>  // b.any
  4058fc:	ldr	x0, [sp, #40]
  405900:	ldr	x1, [x0, #24]
  405904:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  405908:	add	x0, x0, #0xf10
  40590c:	ldr	x0, [x0]
  405910:	cmp	x1, x0
  405914:	b.ne	405924 <ferror@plt+0x2d94>  // b.any
  405918:	ldr	x0, [sp, #40]
  40591c:	ldr	x0, [x0, #16]
  405920:	b	4059c4 <ferror@plt+0x2e34>
  405924:	ldr	x0, [sp, #40]
  405928:	ldr	x0, [x0]
  40592c:	str	x0, [sp, #40]
  405930:	ldr	x0, [sp, #40]
  405934:	cmp	x0, #0x0
  405938:	b.ne	4058e8 <ferror@plt+0x2d58>  // b.any
  40593c:	ldr	w0, [sp, #28]
  405940:	bl	4057e4 <ferror@plt+0x2c54>
  405944:	cmp	w0, #0x0
  405948:	b.ne	4059c0 <ferror@plt+0x2e30>  // b.any
  40594c:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  405950:	add	x0, x0, #0x798
  405954:	ldr	w0, [x0]
  405958:	cmp	w0, #0x0
  40595c:	b.ne	405978 <ferror@plt+0x2de8>  // b.any
  405960:	mov	w0, #0x1                   	// #1
  405964:	bl	402a40 <setservent@plt>
  405968:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  40596c:	add	x0, x0, #0x798
  405970:	mov	w1, #0x1                   	// #1
  405974:	str	w1, [x0]
  405978:	ldr	w0, [sp, #28]
  40597c:	and	w0, w0, #0xffff
  405980:	bl	402750 <htons@plt>
  405984:	and	w0, w0, #0xffff
  405988:	mov	w2, w0
  40598c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  405990:	add	x0, x0, #0xf10
  405994:	ldr	x0, [x0]
  405998:	mov	x1, x0
  40599c:	mov	w0, w2
  4059a0:	bl	4027f0 <getservbyport@plt>
  4059a4:	str	x0, [sp, #32]
  4059a8:	ldr	x0, [sp, #32]
  4059ac:	cmp	x0, #0x0
  4059b0:	b.eq	4059c0 <ferror@plt+0x2e30>  // b.none
  4059b4:	ldr	x0, [sp, #32]
  4059b8:	ldr	x0, [x0]
  4059bc:	b	4059c4 <ferror@plt+0x2e34>
  4059c0:	mov	x0, #0x0                   	// #0
  4059c4:	ldp	x29, x30, [sp], #48
  4059c8:	ret
  4059cc:	stp	x29, x30, [sp, #-64]!
  4059d0:	mov	x29, sp
  4059d4:	str	w0, [sp, #28]
  4059d8:	ldr	w0, [sp, #28]
  4059dc:	cmp	w0, #0x0
  4059e0:	b.ne	405a0c <ferror@plt+0x2e7c>  // b.any
  4059e4:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4059e8:	add	x0, x0, #0x7a0
  4059ec:	mov	w1, #0x2a                  	// #42
  4059f0:	strb	w1, [x0]
  4059f4:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4059f8:	add	x0, x0, #0x7a0
  4059fc:	strb	wzr, [x0, #1]
  405a00:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  405a04:	add	x0, x0, #0x7a0
  405a08:	b	405bcc <ferror@plt+0x303c>
  405a0c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  405a10:	add	x0, x0, #0x768
  405a14:	ldr	w0, [x0]
  405a18:	cmp	w0, #0x0
  405a1c:	b.ne	405b98 <ferror@plt+0x3008>  // b.any
  405a20:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  405a24:	add	x0, x0, #0xf10
  405a28:	ldr	x1, [x0]
  405a2c:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  405a30:	add	x0, x0, #0x580
  405a34:	ldr	x0, [x0]
  405a38:	cmp	x1, x0
  405a3c:	b.ne	405a58 <ferror@plt+0x2ec8>  // b.any
  405a40:	mov	w2, #0x80                  	// #128
  405a44:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  405a48:	add	x1, x0, #0x7a0
  405a4c:	ldr	w0, [sp, #28]
  405a50:	bl	418a94 <ferror@plt+0x15f04>
  405a54:	b	405bcc <ferror@plt+0x303c>
  405a58:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  405a5c:	add	x0, x0, #0xf10
  405a60:	ldr	x0, [x0]
  405a64:	lsr	x0, x0, #2
  405a68:	mov	w1, w0
  405a6c:	ldr	w0, [sp, #28]
  405a70:	eor	w0, w1, w0
  405a74:	and	w0, w0, #0x3ff
  405a78:	str	w0, [sp, #52]
  405a7c:	adrp	x0, 43d000 <stdin@@GLIBC_2.17+0x150>
  405a80:	add	x0, x0, #0x748
  405a84:	ldrsw	x1, [sp, #52]
  405a88:	ldr	x0, [x0, x1, lsl #3]
  405a8c:	str	x0, [sp, #56]
  405a90:	b	405ad0 <ferror@plt+0x2f40>
  405a94:	ldr	x0, [sp, #56]
  405a98:	ldr	w0, [x0, #8]
  405a9c:	ldr	w1, [sp, #28]
  405aa0:	cmp	w1, w0
  405aa4:	b.ne	405ac4 <ferror@plt+0x2f34>  // b.any
  405aa8:	ldr	x0, [sp, #56]
  405aac:	ldr	x1, [x0, #24]
  405ab0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  405ab4:	add	x0, x0, #0xf10
  405ab8:	ldr	x0, [x0]
  405abc:	cmp	x1, x0
  405ac0:	b.eq	405b78 <ferror@plt+0x2fe8>  // b.none
  405ac4:	ldr	x0, [sp, #56]
  405ac8:	ldr	x0, [x0]
  405acc:	str	x0, [sp, #56]
  405ad0:	ldr	x0, [sp, #56]
  405ad4:	cmp	x0, #0x0
  405ad8:	b.ne	405a94 <ferror@plt+0x2f04>  // b.any
  405adc:	mov	x0, #0x20                  	// #32
  405ae0:	bl	402660 <malloc@plt>
  405ae4:	str	x0, [sp, #56]
  405ae8:	ldr	x0, [sp, #56]
  405aec:	cmp	x0, #0x0
  405af0:	b.eq	405ba0 <ferror@plt+0x3010>  // b.none
  405af4:	ldr	w0, [sp, #28]
  405af8:	bl	4058c8 <ferror@plt+0x2d38>
  405afc:	str	x0, [sp, #40]
  405b00:	ldr	x0, [sp, #56]
  405b04:	ldr	w1, [sp, #28]
  405b08:	str	w1, [x0, #8]
  405b0c:	ldr	x0, [sp, #40]
  405b10:	cmp	x0, #0x0
  405b14:	b.eq	405b28 <ferror@plt+0x2f98>  // b.none
  405b18:	ldr	x0, [sp, #40]
  405b1c:	bl	402770 <strdup@plt>
  405b20:	mov	x1, x0
  405b24:	b	405b2c <ferror@plt+0x2f9c>
  405b28:	mov	x1, #0x0                   	// #0
  405b2c:	ldr	x0, [sp, #56]
  405b30:	str	x1, [x0, #16]
  405b34:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  405b38:	add	x0, x0, #0xf10
  405b3c:	ldr	x1, [x0]
  405b40:	ldr	x0, [sp, #56]
  405b44:	str	x1, [x0, #24]
  405b48:	adrp	x0, 43d000 <stdin@@GLIBC_2.17+0x150>
  405b4c:	add	x0, x0, #0x748
  405b50:	ldrsw	x1, [sp, #52]
  405b54:	ldr	x1, [x0, x1, lsl #3]
  405b58:	ldr	x0, [sp, #56]
  405b5c:	str	x1, [x0]
  405b60:	adrp	x0, 43d000 <stdin@@GLIBC_2.17+0x150>
  405b64:	add	x0, x0, #0x748
  405b68:	ldrsw	x1, [sp, #52]
  405b6c:	ldr	x2, [sp, #56]
  405b70:	str	x2, [x0, x1, lsl #3]
  405b74:	b	405b7c <ferror@plt+0x2fec>
  405b78:	nop
  405b7c:	ldr	x0, [sp, #56]
  405b80:	ldr	x0, [x0, #16]
  405b84:	cmp	x0, #0x0
  405b88:	b.eq	405ba8 <ferror@plt+0x3018>  // b.none
  405b8c:	ldr	x0, [sp, #56]
  405b90:	ldr	x0, [x0, #16]
  405b94:	b	405bcc <ferror@plt+0x303c>
  405b98:	nop
  405b9c:	b	405bac <ferror@plt+0x301c>
  405ba0:	nop
  405ba4:	b	405bac <ferror@plt+0x301c>
  405ba8:	nop
  405bac:	ldr	w2, [sp, #28]
  405bb0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  405bb4:	add	x1, x0, #0xc18
  405bb8:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  405bbc:	add	x0, x0, #0x7a0
  405bc0:	bl	402560 <sprintf@plt>
  405bc4:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  405bc8:	add	x0, x0, #0x7a0
  405bcc:	ldp	x29, x30, [sp], #64
  405bd0:	ret
  405bd4:	sub	sp, sp, #0x440
  405bd8:	stp	x29, x30, [sp]
  405bdc:	mov	x29, sp
  405be0:	str	x0, [sp, #40]
  405be4:	str	w1, [sp, #36]
  405be8:	str	w2, [sp, #32]
  405bec:	strb	w3, [sp, #31]
  405bf0:	add	x0, sp, #0x30
  405bf4:	str	x0, [sp, #1080]
  405bf8:	str	xzr, [sp, #1072]
  405bfc:	ldr	x0, [sp, #40]
  405c00:	ldrh	w0, [x0, #6]
  405c04:	cmp	w0, #0x2
  405c08:	b.ne	405c2c <ferror@plt+0x309c>  // b.any
  405c0c:	ldr	x0, [sp, #40]
  405c10:	add	x0, x0, #0x8
  405c14:	mov	x2, x0
  405c18:	mov	w1, #0x4                   	// #4
  405c1c:	mov	w0, #0x2                   	// #2
  405c20:	bl	414574 <ferror@plt+0x119e4>
  405c24:	str	x0, [sp, #1080]
  405c28:	b	405cd4 <ferror@plt+0x3144>
  405c2c:	ldrb	w0, [sp, #31]
  405c30:	eor	w0, w0, #0x1
  405c34:	and	w0, w0, #0xff
  405c38:	cmp	w0, #0x0
  405c3c:	b.eq	405c74 <ferror@plt+0x30e4>  // b.none
  405c40:	ldr	x0, [sp, #40]
  405c44:	add	x3, x0, #0x8
  405c48:	mov	x2, #0x10                  	// #16
  405c4c:	adrp	x0, 438000 <ferror@plt+0x35470>
  405c50:	add	x1, x0, #0xd78
  405c54:	mov	x0, x3
  405c58:	bl	402840 <memcmp@plt>
  405c5c:	cmp	w0, #0x0
  405c60:	b.ne	405c74 <ferror@plt+0x30e4>  // b.any
  405c64:	mov	w0, #0x2a                  	// #42
  405c68:	strb	w0, [sp, #48]
  405c6c:	strb	wzr, [sp, #49]
  405c70:	b	405cd4 <ferror@plt+0x3144>
  405c74:	ldr	x0, [sp, #40]
  405c78:	ldrh	w0, [x0, #6]
  405c7c:	mov	w3, w0
  405c80:	ldr	x0, [sp, #40]
  405c84:	add	x0, x0, #0x8
  405c88:	mov	x2, x0
  405c8c:	mov	w1, #0x10                  	// #16
  405c90:	mov	w0, w3
  405c94:	bl	414574 <ferror@plt+0x119e4>
  405c98:	str	x0, [sp, #1080]
  405c9c:	mov	w1, #0x3a                  	// #58
  405ca0:	ldr	x0, [sp, #1080]
  405ca4:	bl	402930 <strchr@plt>
  405ca8:	cmp	x0, #0x0
  405cac:	b.eq	405cd4 <ferror@plt+0x3144>  // b.none
  405cb0:	add	x4, sp, #0x30
  405cb4:	ldr	x3, [sp, #1080]
  405cb8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  405cbc:	add	x2, x0, #0xc20
  405cc0:	mov	x1, #0x400                 	// #1024
  405cc4:	mov	x0, x4
  405cc8:	bl	4025e0 <snprintf@plt>
  405ccc:	add	x0, sp, #0x30
  405cd0:	str	x0, [sp, #1080]
  405cd4:	ldr	w0, [sp, #32]
  405cd8:	cmp	w0, #0x0
  405cdc:	b.eq	405cec <ferror@plt+0x315c>  // b.none
  405ce0:	ldr	w0, [sp, #32]
  405ce4:	bl	418308 <ferror@plt+0x15778>
  405ce8:	str	x0, [sp, #1072]
  405cec:	ldr	w0, [sp, #36]
  405cf0:	bl	4059cc <ferror@plt+0x2e3c>
  405cf4:	ldr	x3, [sp, #1072]
  405cf8:	mov	x2, x0
  405cfc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  405d00:	add	x1, x0, #0xc28
  405d04:	ldr	x0, [sp, #1080]
  405d08:	bl	4053b0 <ferror@plt+0x2820>
  405d0c:	nop
  405d10:	ldp	x29, x30, [sp]
  405d14:	add	sp, sp, #0x440
  405d18:	ret
  405d1c:	stp	x29, x30, [sp, #-336]!
  405d20:	mov	x29, sp
  405d24:	str	x19, [sp, #16]
  405d28:	str	x0, [sp, #56]
  405d2c:	str	x1, [sp, #48]
  405d30:	str	w2, [sp, #44]
  405d34:	ldr	w2, [sp, #44]
  405d38:	ldr	x1, [sp, #48]
  405d3c:	ldr	x0, [sp, #56]
  405d40:	bl	413c18 <ferror@plt+0x11088>
  405d44:	cmp	w0, #0x0
  405d48:	b.ne	405d54 <ferror@plt+0x31c4>  // b.any
  405d4c:	mov	w0, #0x0                   	// #0
  405d50:	b	405dec <ferror@plt+0x325c>
  405d54:	ldr	x0, [sp, #48]
  405d58:	ldrh	w0, [x0, #6]
  405d5c:	cmp	w0, #0x2
  405d60:	b.ne	405de8 <ferror@plt+0x3258>  // b.any
  405d64:	ldr	x0, [sp, #56]
  405d68:	ldrh	w0, [x0, #6]
  405d6c:	cmp	w0, #0xa
  405d70:	b.ne	405de8 <ferror@plt+0x3258>  // b.any
  405d74:	ldr	x0, [sp, #56]
  405d78:	ldr	w0, [x0, #8]
  405d7c:	cmp	w0, #0x0
  405d80:	b.ne	405de8 <ferror@plt+0x3258>  // b.any
  405d84:	ldr	x0, [sp, #56]
  405d88:	ldr	w0, [x0, #12]
  405d8c:	cmp	w0, #0x0
  405d90:	b.ne	405de8 <ferror@plt+0x3258>  // b.any
  405d94:	ldr	x0, [sp, #56]
  405d98:	ldr	w19, [x0, #16]
  405d9c:	mov	w0, #0xffff                	// #65535
  405da0:	bl	4024b0 <htonl@plt>
  405da4:	cmp	w19, w0
  405da8:	b.ne	405de8 <ferror@plt+0x3258>  // b.any
  405dac:	ldr	x1, [sp, #56]
  405db0:	add	x0, sp, #0x48
  405db4:	mov	x3, x1
  405db8:	mov	x1, #0x108                 	// #264
  405dbc:	mov	x2, x1
  405dc0:	mov	x1, x3
  405dc4:	bl	402430 <memcpy@plt>
  405dc8:	ldr	x0, [sp, #56]
  405dcc:	ldr	w0, [x0, #20]
  405dd0:	str	w0, [sp, #80]
  405dd4:	add	x0, sp, #0x48
  405dd8:	ldr	w2, [sp, #44]
  405ddc:	ldr	x1, [sp, #48]
  405de0:	bl	413c18 <ferror@plt+0x11088>
  405de4:	b	405dec <ferror@plt+0x325c>
  405de8:	mov	w0, #0x1                   	// #1
  405dec:	ldr	x19, [sp, #16]
  405df0:	ldp	x29, x30, [sp], #336
  405df4:	ret
  405df8:	stp	x29, x30, [sp, #-48]!
  405dfc:	mov	x29, sp
  405e00:	str	x0, [sp, #24]
  405e04:	str	x1, [sp, #16]
  405e08:	ldr	x0, [sp, #24]
  405e0c:	add	x0, x0, #0x8
  405e10:	ldr	x0, [x0]
  405e14:	str	x0, [sp, #40]
  405e18:	ldr	x0, [sp, #16]
  405e1c:	add	x0, x0, #0x8
  405e20:	ldr	x0, [x0]
  405e24:	str	x0, [sp, #32]
  405e28:	ldr	x0, [sp, #32]
  405e2c:	cmp	x0, #0x0
  405e30:	b.ne	405e3c <ferror@plt+0x32ac>  // b.any
  405e34:	mov	w0, #0x1                   	// #1
  405e38:	b	405e70 <ferror@plt+0x32e0>
  405e3c:	ldr	x0, [sp, #40]
  405e40:	cmp	x0, #0x0
  405e44:	b.ne	405e54 <ferror@plt+0x32c4>  // b.any
  405e48:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  405e4c:	add	x0, x0, #0xdd0
  405e50:	str	x0, [sp, #40]
  405e54:	ldr	x0, [sp, #32]
  405e58:	ldr	x1, [sp, #40]
  405e5c:	mov	w2, #0x0                   	// #0
  405e60:	bl	402960 <fnmatch@plt>
  405e64:	cmp	w0, #0x0
  405e68:	cset	w0, eq  // eq = none
  405e6c:	and	w0, w0, #0xff
  405e70:	ldp	x29, x30, [sp], #48
  405e74:	ret
  405e78:	stp	x29, x30, [sp, #-112]!
  405e7c:	mov	x29, sp
  405e80:	str	x0, [sp, #24]
  405e84:	str	x1, [sp, #16]
  405e88:	ldr	x0, [sp, #24]
  405e8c:	ldr	w0, [x0]
  405e90:	cmp	w0, #0xb
  405e94:	b.eq	4062c8 <ferror@plt+0x3738>  // b.none
  405e98:	cmp	w0, #0xb
  405e9c:	b.gt	4063a0 <ferror@plt+0x3810>
  405ea0:	cmp	w0, #0xa
  405ea4:	b.eq	40629c <ferror@plt+0x370c>  // b.none
  405ea8:	cmp	w0, #0xa
  405eac:	b.gt	4063a0 <ferror@plt+0x3810>
  405eb0:	cmp	w0, #0x9
  405eb4:	b.eq	405f44 <ferror@plt+0x33b4>  // b.none
  405eb8:	cmp	w0, #0x9
  405ebc:	b.gt	4063a0 <ferror@plt+0x3810>
  405ec0:	cmp	w0, #0x8
  405ec4:	b.eq	406270 <ferror@plt+0x36e0>  // b.none
  405ec8:	cmp	w0, #0x8
  405ecc:	b.gt	4063a0 <ferror@plt+0x3810>
  405ed0:	cmp	w0, #0x7
  405ed4:	b.eq	406244 <ferror@plt+0x36b4>  // b.none
  405ed8:	cmp	w0, #0x7
  405edc:	b.gt	4063a0 <ferror@plt+0x3810>
  405ee0:	cmp	w0, #0x6
  405ee4:	b.eq	406218 <ferror@plt+0x3688>  // b.none
  405ee8:	cmp	w0, #0x6
  405eec:	b.gt	4063a0 <ferror@plt+0x3810>
  405ef0:	cmp	w0, #0x5
  405ef4:	b.eq	4061ec <ferror@plt+0x365c>  // b.none
  405ef8:	cmp	w0, #0x5
  405efc:	b.gt	4063a0 <ferror@plt+0x3810>
  405f00:	cmp	w0, #0x4
  405f04:	b.eq	406380 <ferror@plt+0x37f0>  // b.none
  405f08:	cmp	w0, #0x4
  405f0c:	b.gt	4063a0 <ferror@plt+0x3810>
  405f10:	cmp	w0, #0x3
  405f14:	b.eq	406300 <ferror@plt+0x3770>  // b.none
  405f18:	cmp	w0, #0x3
  405f1c:	b.gt	4063a0 <ferror@plt+0x3810>
  405f20:	cmp	w0, #0x2
  405f24:	b.eq	406340 <ferror@plt+0x37b0>  // b.none
  405f28:	cmp	w0, #0x2
  405f2c:	b.gt	4063a0 <ferror@plt+0x3810>
  405f30:	cmp	w0, #0x0
  405f34:	b.eq	40605c <ferror@plt+0x34cc>  // b.none
  405f38:	cmp	w0, #0x1
  405f3c:	b.eq	406124 <ferror@plt+0x3594>  // b.none
  405f40:	b	4063a0 <ferror@plt+0x3810>
  405f44:	ldr	x0, [sp, #16]
  405f48:	ldrh	w0, [x0, #22]
  405f4c:	cmp	w0, #0x1
  405f50:	b.ne	405fc0 <ferror@plt+0x3430>  // b.any
  405f54:	ldr	x0, [sp, #16]
  405f58:	add	x0, x0, #0x18
  405f5c:	ldr	x0, [x0]
  405f60:	str	x0, [sp, #40]
  405f64:	ldr	x0, [sp, #40]
  405f68:	cmp	x0, #0x0
  405f6c:	b.eq	405fb0 <ferror@plt+0x3420>  // b.none
  405f70:	ldr	x0, [sp, #40]
  405f74:	ldrb	w0, [x0]
  405f78:	cmp	w0, #0x40
  405f7c:	b.ne	405fb8 <ferror@plt+0x3428>  // b.any
  405f80:	ldr	x0, [sp, #40]
  405f84:	bl	402460 <strlen@plt>
  405f88:	cmp	x0, #0x6
  405f8c:	b.ne	405fb8 <ferror@plt+0x3428>  // b.any
  405f90:	ldr	x0, [sp, #40]
  405f94:	add	x2, x0, #0x1
  405f98:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  405f9c:	add	x1, x0, #0xc30
  405fa0:	mov	x0, x2
  405fa4:	bl	402920 <strspn@plt>
  405fa8:	cmp	x0, #0x5
  405fac:	b.ne	405fb8 <ferror@plt+0x3428>  // b.any
  405fb0:	mov	w0, #0x1                   	// #1
  405fb4:	b	4063a4 <ferror@plt+0x3814>
  405fb8:	mov	w0, #0x0                   	// #0
  405fbc:	b	4063a4 <ferror@plt+0x3814>
  405fc0:	ldr	x0, [sp, #16]
  405fc4:	ldrh	w0, [x0, #22]
  405fc8:	cmp	w0, #0x11
  405fcc:	b.ne	406000 <ferror@plt+0x3470>  // b.any
  405fd0:	ldr	x0, [sp, #16]
  405fd4:	ldr	w0, [x0, #544]
  405fd8:	cmp	w0, #0x0
  405fdc:	b.ne	405ff8 <ferror@plt+0x3468>  // b.any
  405fe0:	ldr	x0, [sp, #16]
  405fe4:	ldr	w0, [x0, #24]
  405fe8:	cmp	w0, #0x0
  405fec:	b.ne	405ff8 <ferror@plt+0x3468>  // b.any
  405ff0:	mov	w0, #0x1                   	// #1
  405ff4:	b	4063a4 <ferror@plt+0x3814>
  405ff8:	mov	w0, #0x0                   	// #0
  405ffc:	b	4063a4 <ferror@plt+0x3814>
  406000:	ldr	x0, [sp, #16]
  406004:	ldrh	w0, [x0, #22]
  406008:	cmp	w0, #0x10
  40600c:	b.ne	406024 <ferror@plt+0x3494>  // b.any
  406010:	ldr	x0, [sp, #16]
  406014:	ldr	w0, [x0, #544]
  406018:	lsr	w0, w0, #31
  40601c:	and	w0, w0, #0xff
  406020:	b	4063a4 <ferror@plt+0x3814>
  406024:	ldr	x0, [sp, #16]
  406028:	ldrh	w0, [x0, #22]
  40602c:	cmp	w0, #0x28
  406030:	b.ne	40604c <ferror@plt+0x34bc>  // b.any
  406034:	ldr	x0, [sp, #16]
  406038:	ldr	w0, [x0, #544]
  40603c:	cmp	w0, #0x3ff
  406040:	cset	w0, gt
  406044:	and	w0, w0, #0xff
  406048:	b	4063a4 <ferror@plt+0x3814>
  40604c:	ldr	x0, [sp, #16]
  406050:	ldr	w0, [x0, #544]
  406054:	bl	4057e4 <ferror@plt+0x2c54>
  406058:	b	4063a4 <ferror@plt+0x3814>
  40605c:	ldr	x0, [sp, #24]
  406060:	ldr	x0, [x0, #16]
  406064:	str	x0, [sp, #104]
  406068:	ldr	x0, [sp, #104]
  40606c:	ldrh	w0, [x0, #6]
  406070:	cmp	w0, #0x1
  406074:	b.ne	40608c <ferror@plt+0x34fc>  // b.any
  406078:	ldr	x0, [sp, #16]
  40607c:	add	x0, x0, #0x118
  406080:	ldr	x1, [sp, #104]
  406084:	bl	405df8 <ferror@plt+0x3268>
  406088:	b	4063a4 <ferror@plt+0x3814>
  40608c:	ldr	x0, [sp, #104]
  406090:	ldr	w0, [x0, #264]
  406094:	cmn	w0, #0x1
  406098:	b.eq	4060bc <ferror@plt+0x352c>  // b.none
  40609c:	ldr	x0, [sp, #104]
  4060a0:	ldr	w1, [x0, #264]
  4060a4:	ldr	x0, [sp, #16]
  4060a8:	ldr	w0, [x0, #548]
  4060ac:	cmp	w1, w0
  4060b0:	b.eq	4060bc <ferror@plt+0x352c>  // b.none
  4060b4:	mov	w0, #0x0                   	// #0
  4060b8:	b	4063a4 <ferror@plt+0x3814>
  4060bc:	ldr	x0, [sp, #104]
  4060c0:	ldrsh	w0, [x0, #4]
  4060c4:	cmp	w0, #0x0
  4060c8:	b.eq	40611c <ferror@plt+0x358c>  // b.none
  4060cc:	ldr	x0, [sp, #16]
  4060d0:	add	x3, x0, #0x118
  4060d4:	ldr	x1, [sp, #104]
  4060d8:	ldr	x0, [sp, #104]
  4060dc:	ldrsh	w0, [x0, #4]
  4060e0:	mov	w2, w0
  4060e4:	mov	x0, x3
  4060e8:	bl	405d1c <ferror@plt+0x318c>
  4060ec:	cmp	w0, #0x0
  4060f0:	b.ne	4060fc <ferror@plt+0x356c>  // b.any
  4060f4:	mov	w0, #0x1                   	// #1
  4060f8:	b	4063a4 <ferror@plt+0x3814>
  4060fc:	ldr	x0, [sp, #104]
  406100:	ldr	x0, [x0, #280]
  406104:	str	x0, [sp, #104]
  406108:	ldr	x0, [sp, #104]
  40610c:	cmp	x0, #0x0
  406110:	b.ne	4060cc <ferror@plt+0x353c>  // b.any
  406114:	mov	w0, #0x0                   	// #0
  406118:	b	4063a4 <ferror@plt+0x3814>
  40611c:	mov	w0, #0x1                   	// #1
  406120:	b	4063a4 <ferror@plt+0x3814>
  406124:	ldr	x0, [sp, #24]
  406128:	ldr	x0, [x0, #16]
  40612c:	str	x0, [sp, #96]
  406130:	ldr	x0, [sp, #96]
  406134:	ldrh	w0, [x0, #6]
  406138:	cmp	w0, #0x1
  40613c:	b.ne	406154 <ferror@plt+0x35c4>  // b.any
  406140:	ldr	x0, [sp, #16]
  406144:	add	x0, x0, #0x10
  406148:	ldr	x1, [sp, #96]
  40614c:	bl	405df8 <ferror@plt+0x3268>
  406150:	b	4063a4 <ferror@plt+0x3814>
  406154:	ldr	x0, [sp, #96]
  406158:	ldr	w0, [x0, #264]
  40615c:	cmn	w0, #0x1
  406160:	b.eq	406184 <ferror@plt+0x35f4>  // b.none
  406164:	ldr	x0, [sp, #96]
  406168:	ldr	w1, [x0, #264]
  40616c:	ldr	x0, [sp, #16]
  406170:	ldr	w0, [x0, #544]
  406174:	cmp	w1, w0
  406178:	b.eq	406184 <ferror@plt+0x35f4>  // b.none
  40617c:	mov	w0, #0x0                   	// #0
  406180:	b	4063a4 <ferror@plt+0x3814>
  406184:	ldr	x0, [sp, #96]
  406188:	ldrsh	w0, [x0, #4]
  40618c:	cmp	w0, #0x0
  406190:	b.eq	4061e4 <ferror@plt+0x3654>  // b.none
  406194:	ldr	x0, [sp, #16]
  406198:	add	x3, x0, #0x10
  40619c:	ldr	x1, [sp, #96]
  4061a0:	ldr	x0, [sp, #96]
  4061a4:	ldrsh	w0, [x0, #4]
  4061a8:	mov	w2, w0
  4061ac:	mov	x0, x3
  4061b0:	bl	405d1c <ferror@plt+0x318c>
  4061b4:	cmp	w0, #0x0
  4061b8:	b.ne	4061c4 <ferror@plt+0x3634>  // b.any
  4061bc:	mov	w0, #0x1                   	// #1
  4061c0:	b	4063a4 <ferror@plt+0x3814>
  4061c4:	ldr	x0, [sp, #96]
  4061c8:	ldr	x0, [x0, #280]
  4061cc:	str	x0, [sp, #96]
  4061d0:	ldr	x0, [sp, #96]
  4061d4:	cmp	x0, #0x0
  4061d8:	b.ne	406194 <ferror@plt+0x3604>  // b.any
  4061dc:	mov	w0, #0x0                   	// #0
  4061e0:	b	4063a4 <ferror@plt+0x3814>
  4061e4:	mov	w0, #0x1                   	// #1
  4061e8:	b	4063a4 <ferror@plt+0x3814>
  4061ec:	ldr	x0, [sp, #24]
  4061f0:	ldr	x0, [x0, #16]
  4061f4:	str	x0, [sp, #48]
  4061f8:	ldr	x0, [sp, #16]
  4061fc:	ldr	w1, [x0, #548]
  406200:	ldr	x0, [sp, #48]
  406204:	ldr	w0, [x0, #264]
  406208:	cmp	w1, w0
  40620c:	cset	w0, ge  // ge = tcont
  406210:	and	w0, w0, #0xff
  406214:	b	4063a4 <ferror@plt+0x3814>
  406218:	ldr	x0, [sp, #24]
  40621c:	ldr	x0, [x0, #16]
  406220:	str	x0, [sp, #56]
  406224:	ldr	x0, [sp, #16]
  406228:	ldr	w1, [x0, #548]
  40622c:	ldr	x0, [sp, #56]
  406230:	ldr	w0, [x0, #264]
  406234:	cmp	w1, w0
  406238:	cset	w0, le
  40623c:	and	w0, w0, #0xff
  406240:	b	4063a4 <ferror@plt+0x3814>
  406244:	ldr	x0, [sp, #24]
  406248:	ldr	x0, [x0, #16]
  40624c:	str	x0, [sp, #64]
  406250:	ldr	x0, [sp, #16]
  406254:	ldr	w1, [x0, #544]
  406258:	ldr	x0, [sp, #64]
  40625c:	ldr	w0, [x0, #264]
  406260:	cmp	w1, w0
  406264:	cset	w0, ge  // ge = tcont
  406268:	and	w0, w0, #0xff
  40626c:	b	4063a4 <ferror@plt+0x3814>
  406270:	ldr	x0, [sp, #24]
  406274:	ldr	x0, [x0, #16]
  406278:	str	x0, [sp, #72]
  40627c:	ldr	x0, [sp, #16]
  406280:	ldr	w1, [x0, #544]
  406284:	ldr	x0, [sp, #72]
  406288:	ldr	w0, [x0, #264]
  40628c:	cmp	w1, w0
  406290:	cset	w0, le
  406294:	and	w0, w0, #0xff
  406298:	b	4063a4 <ferror@plt+0x3814>
  40629c:	ldr	x0, [sp, #24]
  4062a0:	ldr	x0, [x0, #16]
  4062a4:	str	x0, [sp, #80]
  4062a8:	ldr	x0, [sp, #16]
  4062ac:	ldr	w1, [x0, #576]
  4062b0:	ldr	x0, [sp, #80]
  4062b4:	ldr	w0, [x0, #268]
  4062b8:	cmp	w1, w0
  4062bc:	cset	w0, eq  // eq = none
  4062c0:	and	w0, w0, #0xff
  4062c4:	b	4063a4 <ferror@plt+0x3814>
  4062c8:	ldr	x0, [sp, #24]
  4062cc:	ldr	x0, [x0, #16]
  4062d0:	str	x0, [sp, #88]
  4062d4:	ldr	x0, [sp, #16]
  4062d8:	ldr	w1, [x0, #608]
  4062dc:	ldr	x0, [sp, #88]
  4062e0:	ldr	w0, [x0, #276]
  4062e4:	and	w1, w1, w0
  4062e8:	ldr	x0, [sp, #88]
  4062ec:	ldr	w0, [x0, #272]
  4062f0:	cmp	w1, w0
  4062f4:	cset	w0, eq  // eq = none
  4062f8:	and	w0, w0, #0xff
  4062fc:	b	4063a4 <ferror@plt+0x3814>
  406300:	ldr	x0, [sp, #24]
  406304:	ldr	x0, [x0, #16]
  406308:	ldr	x1, [sp, #16]
  40630c:	bl	405e78 <ferror@plt+0x32e8>
  406310:	cmp	w0, #0x0
  406314:	b.eq	406338 <ferror@plt+0x37a8>  // b.none
  406318:	ldr	x0, [sp, #24]
  40631c:	ldr	x0, [x0, #8]
  406320:	ldr	x1, [sp, #16]
  406324:	bl	405e78 <ferror@plt+0x32e8>
  406328:	cmp	w0, #0x0
  40632c:	b.eq	406338 <ferror@plt+0x37a8>  // b.none
  406330:	mov	w0, #0x1                   	// #1
  406334:	b	4063a4 <ferror@plt+0x3814>
  406338:	mov	w0, #0x0                   	// #0
  40633c:	b	4063a4 <ferror@plt+0x3814>
  406340:	ldr	x0, [sp, #24]
  406344:	ldr	x0, [x0, #16]
  406348:	ldr	x1, [sp, #16]
  40634c:	bl	405e78 <ferror@plt+0x32e8>
  406350:	cmp	w0, #0x0
  406354:	b.ne	406370 <ferror@plt+0x37e0>  // b.any
  406358:	ldr	x0, [sp, #24]
  40635c:	ldr	x0, [x0, #8]
  406360:	ldr	x1, [sp, #16]
  406364:	bl	405e78 <ferror@plt+0x32e8>
  406368:	cmp	w0, #0x0
  40636c:	b.eq	406378 <ferror@plt+0x37e8>  // b.none
  406370:	mov	w0, #0x1                   	// #1
  406374:	b	4063a4 <ferror@plt+0x3814>
  406378:	mov	w0, #0x0                   	// #0
  40637c:	b	4063a4 <ferror@plt+0x3814>
  406380:	ldr	x0, [sp, #24]
  406384:	ldr	x0, [x0, #16]
  406388:	ldr	x1, [sp, #16]
  40638c:	bl	405e78 <ferror@plt+0x32e8>
  406390:	cmp	w0, #0x0
  406394:	cset	w0, eq  // eq = none
  406398:	and	w0, w0, #0xff
  40639c:	b	4063a4 <ferror@plt+0x3814>
  4063a0:	bl	4027e0 <abort@plt>
  4063a4:	ldp	x29, x30, [sp], #112
  4063a8:	ret
  4063ac:	stp	x29, x30, [sp, #-48]!
  4063b0:	mov	x29, sp
  4063b4:	str	x0, [sp, #24]
  4063b8:	str	w1, [sp, #20]
  4063bc:	str	w2, [sp, #16]
  4063c0:	b	406438 <ferror@plt+0x38a8>
  4063c4:	ldr	x0, [sp, #24]
  4063c8:	str	x0, [sp, #40]
  4063cc:	ldr	x0, [sp, #40]
  4063d0:	ldrh	w0, [x0, #2]
  4063d4:	mov	w1, w0
  4063d8:	ldr	w0, [sp, #20]
  4063dc:	add	w0, w0, #0x4
  4063e0:	cmp	w1, w0
  4063e4:	b.ne	406408 <ferror@plt+0x3878>  // b.any
  4063e8:	ldr	x0, [sp, #40]
  4063ec:	ldrh	w1, [x0, #2]
  4063f0:	ldr	w0, [sp, #16]
  4063f4:	and	w0, w0, #0xffff
  4063f8:	add	w0, w1, w0
  4063fc:	and	w1, w0, #0xffff
  406400:	ldr	x0, [sp, #40]
  406404:	strh	w1, [x0, #2]
  406408:	ldr	x0, [sp, #40]
  40640c:	ldrb	w0, [x0, #1]
  406410:	mov	w1, w0
  406414:	ldr	w0, [sp, #20]
  406418:	sub	w0, w0, w1
  40641c:	str	w0, [sp, #20]
  406420:	ldr	x0, [sp, #40]
  406424:	ldrb	w0, [x0, #1]
  406428:	and	x0, x0, #0xff
  40642c:	ldr	x1, [sp, #24]
  406430:	add	x0, x1, x0
  406434:	str	x0, [sp, #24]
  406438:	ldr	w0, [sp, #20]
  40643c:	cmp	w0, #0x0
  406440:	b.gt	4063c4 <ferror@plt+0x3834>
  406444:	ldr	w0, [sp, #20]
  406448:	cmp	w0, #0x0
  40644c:	b.ge	406454 <ferror@plt+0x38c4>  // b.tcont
  406450:	bl	4027e0 <abort@plt>
  406454:	nop
  406458:	ldp	x29, x30, [sp], #48
  40645c:	ret
  406460:	stp	x29, x30, [sp, #-256]!
  406464:	mov	x29, sp
  406468:	str	x0, [sp, #24]
  40646c:	str	x1, [sp, #16]
  406470:	ldr	x0, [sp, #24]
  406474:	ldr	w0, [x0]
  406478:	cmp	w0, #0xb
  40647c:	b.eq	406ca4 <ferror@plt+0x4114>  // b.none
  406480:	cmp	w0, #0xb
  406484:	b.gt	406d38 <ferror@plt+0x41a8>
  406488:	cmp	w0, #0xa
  40648c:	b.eq	406c9c <ferror@plt+0x410c>  // b.none
  406490:	cmp	w0, #0xa
  406494:	b.gt	406d38 <ferror@plt+0x41a8>
  406498:	cmp	w0, #0x9
  40649c:	b.eq	406528 <ferror@plt+0x3998>  // b.none
  4064a0:	cmp	w0, #0x9
  4064a4:	b.gt	406d38 <ferror@plt+0x41a8>
  4064a8:	cmp	w0, #0x8
  4064ac:	b.eq	406950 <ferror@plt+0x3dc0>  // b.none
  4064b0:	cmp	w0, #0x8
  4064b4:	b.gt	406d38 <ferror@plt+0x41a8>
  4064b8:	cmp	w0, #0x7
  4064bc:	b.eq	4068d0 <ferror@plt+0x3d40>  // b.none
  4064c0:	cmp	w0, #0x7
  4064c4:	b.gt	406d38 <ferror@plt+0x41a8>
  4064c8:	cmp	w0, #0x6
  4064cc:	b.eq	406850 <ferror@plt+0x3cc0>  // b.none
  4064d0:	cmp	w0, #0x6
  4064d4:	b.gt	406d38 <ferror@plt+0x41a8>
  4064d8:	cmp	w0, #0x5
  4064dc:	b.eq	4067d0 <ferror@plt+0x3c40>  // b.none
  4064e0:	cmp	w0, #0x5
  4064e4:	b.gt	406d38 <ferror@plt+0x41a8>
  4064e8:	cmp	w0, #0x4
  4064ec:	b.eq	406be8 <ferror@plt+0x4058>  // b.none
  4064f0:	cmp	w0, #0x4
  4064f4:	b.gt	406d38 <ferror@plt+0x41a8>
  4064f8:	cmp	w0, #0x3
  4064fc:	b.eq	4069d0 <ferror@plt+0x3e40>  // b.none
  406500:	cmp	w0, #0x3
  406504:	b.gt	406d38 <ferror@plt+0x41a8>
  406508:	cmp	w0, #0x1
  40650c:	b.gt	40651c <ferror@plt+0x398c>
  406510:	cmp	w0, #0x0
  406514:	b.ge	406578 <ferror@plt+0x39e8>  // b.tcont
  406518:	b	406d38 <ferror@plt+0x41a8>
  40651c:	cmp	w0, #0x2
  406520:	b.eq	406ac4 <ferror@plt+0x3f34>  // b.none
  406524:	b	406d38 <ferror@plt+0x41a8>
  406528:	mov	x0, #0x4                   	// #4
  40652c:	bl	402660 <malloc@plt>
  406530:	mov	x1, x0
  406534:	ldr	x0, [sp, #16]
  406538:	str	x1, [x0]
  40653c:	ldr	x0, [sp, #16]
  406540:	ldr	x0, [x0]
  406544:	cmp	x0, #0x0
  406548:	b.ne	406550 <ferror@plt+0x39c0>  // b.any
  40654c:	bl	4027e0 <abort@plt>
  406550:	ldr	x0, [sp, #16]
  406554:	ldr	x0, [x0]
  406558:	mov	w1, #0x6                   	// #6
  40655c:	strb	w1, [x0]
  406560:	mov	w1, #0x4                   	// #4
  406564:	strb	w1, [x0, #1]
  406568:	mov	w1, #0x8                   	// #8
  40656c:	strh	w1, [x0, #2]
  406570:	mov	w0, #0x4                   	// #4
  406574:	b	406d3c <ferror@plt+0x41ac>
  406578:	ldr	x0, [sp, #24]
  40657c:	ldr	x0, [x0, #16]
  406580:	str	x0, [sp, #128]
  406584:	ldr	x0, [sp, #24]
  406588:	ldr	w0, [x0]
  40658c:	cmp	w0, #0x0
  406590:	b.ne	40659c <ferror@plt+0x3a0c>  // b.any
  406594:	mov	w0, #0x8                   	// #8
  406598:	b	4065a0 <ferror@plt+0x3a10>
  40659c:	mov	w0, #0x7                   	// #7
  4065a0:	str	w0, [sp, #124]
  4065a4:	str	wzr, [sp, #236]
  4065a8:	ldr	x0, [sp, #128]
  4065ac:	str	x0, [sp, #248]
  4065b0:	b	406614 <ferror@plt+0x3a84>
  4065b4:	ldr	w0, [sp, #236]
  4065b8:	add	w0, w0, #0xc
  4065bc:	str	w0, [sp, #236]
  4065c0:	ldr	x0, [sp, #128]
  4065c4:	ldrh	w0, [x0, #6]
  4065c8:	cmp	w0, #0xa
  4065cc:	b.ne	4065e0 <ferror@plt+0x3a50>  // b.any
  4065d0:	ldr	w0, [sp, #236]
  4065d4:	add	w0, w0, #0x10
  4065d8:	str	w0, [sp, #236]
  4065dc:	b	4065ec <ferror@plt+0x3a5c>
  4065e0:	ldr	w0, [sp, #236]
  4065e4:	add	w0, w0, #0x4
  4065e8:	str	w0, [sp, #236]
  4065ec:	ldr	x0, [sp, #248]
  4065f0:	ldr	x0, [x0, #280]
  4065f4:	cmp	x0, #0x0
  4065f8:	b.eq	406608 <ferror@plt+0x3a78>  // b.none
  4065fc:	ldr	w0, [sp, #236]
  406600:	add	w0, w0, #0x4
  406604:	str	w0, [sp, #236]
  406608:	ldr	x0, [sp, #248]
  40660c:	ldr	x0, [x0, #280]
  406610:	str	x0, [sp, #248]
  406614:	ldr	x0, [sp, #248]
  406618:	cmp	x0, #0x0
  40661c:	b.ne	4065b4 <ferror@plt+0x3a24>  // b.any
  406620:	ldrsw	x0, [sp, #236]
  406624:	bl	402660 <malloc@plt>
  406628:	str	x0, [sp, #240]
  40662c:	ldr	x0, [sp, #240]
  406630:	cmp	x0, #0x0
  406634:	b.ne	40663c <ferror@plt+0x3aac>  // b.any
  406638:	bl	4027e0 <abort@plt>
  40663c:	ldr	x0, [sp, #16]
  406640:	ldr	x1, [sp, #240]
  406644:	str	x1, [x0]
  406648:	ldr	x0, [sp, #128]
  40664c:	str	x0, [sp, #248]
  406650:	b	4067b0 <ferror@plt+0x3c20>
  406654:	ldr	x0, [sp, #240]
  406658:	str	x0, [sp, #112]
  40665c:	ldr	x0, [sp, #128]
  406660:	ldrh	w0, [x0, #6]
  406664:	cmp	w0, #0xa
  406668:	b.ne	406674 <ferror@plt+0x3ae4>  // b.any
  40666c:	mov	w0, #0x10                  	// #16
  406670:	b	406678 <ferror@plt+0x3ae8>
  406674:	mov	w0, #0x4                   	// #4
  406678:	str	w0, [sp, #108]
  40667c:	ldr	w0, [sp, #108]
  406680:	add	w0, w0, #0xc
  406684:	str	w0, [sp, #104]
  406688:	ldr	x0, [sp, #240]
  40668c:	add	x0, x0, #0x4
  406690:	str	x0, [sp, #96]
  406694:	ldr	w0, [sp, #124]
  406698:	and	w3, w0, #0xff
  40669c:	ldr	w0, [sp, #104]
  4066a0:	and	w2, w0, #0xff
  4066a4:	ldr	w0, [sp, #104]
  4066a8:	and	w0, w0, #0xffff
  4066ac:	add	w0, w0, #0x4
  4066b0:	and	w1, w0, #0xffff
  4066b4:	ldr	x0, [sp, #112]
  4066b8:	strb	w3, [x0]
  4066bc:	ldr	x0, [sp, #112]
  4066c0:	strb	w2, [x0, #1]
  4066c4:	ldr	x0, [sp, #112]
  4066c8:	strh	w1, [x0, #2]
  4066cc:	ldr	x0, [sp, #128]
  4066d0:	ldrh	w0, [x0, #6]
  4066d4:	and	w1, w0, #0xff
  4066d8:	ldr	x0, [sp, #96]
  4066dc:	strb	w1, [x0]
  4066e0:	ldr	x0, [sp, #128]
  4066e4:	ldr	w1, [x0, #264]
  4066e8:	ldr	x0, [sp, #96]
  4066ec:	str	w1, [x0, #4]
  4066f0:	ldr	x0, [sp, #128]
  4066f4:	ldrsh	w0, [x0, #4]
  4066f8:	and	w1, w0, #0xff
  4066fc:	ldr	x0, [sp, #96]
  406700:	strb	w1, [x0, #1]
  406704:	ldr	x0, [sp, #96]
  406708:	add	x3, x0, #0x8
  40670c:	ldr	x0, [sp, #128]
  406710:	add	x0, x0, #0x8
  406714:	ldrsw	x1, [sp, #108]
  406718:	mov	x2, x1
  40671c:	mov	x1, x0
  406720:	mov	x0, x3
  406724:	bl	402430 <memcpy@plt>
  406728:	ldrsw	x0, [sp, #104]
  40672c:	ldr	x1, [sp, #240]
  406730:	add	x0, x1, x0
  406734:	str	x0, [sp, #240]
  406738:	ldr	x0, [sp, #248]
  40673c:	ldr	x0, [x0, #280]
  406740:	cmp	x0, #0x0
  406744:	b.eq	4067a4 <ferror@plt+0x3c14>  // b.none
  406748:	ldr	x0, [sp, #240]
  40674c:	str	x0, [sp, #112]
  406750:	ldr	w0, [sp, #236]
  406754:	and	w1, w0, #0xffff
  406758:	ldr	x0, [sp, #16]
  40675c:	ldr	x0, [x0]
  406760:	ldr	x2, [sp, #240]
  406764:	sub	x0, x2, x0
  406768:	and	w0, w0, #0xffff
  40676c:	sub	w0, w1, w0
  406770:	and	w2, w0, #0xffff
  406774:	ldr	x0, [sp, #112]
  406778:	mov	w1, #0x1                   	// #1
  40677c:	strb	w1, [x0]
  406780:	ldr	x0, [sp, #112]
  406784:	mov	w1, #0x4                   	// #4
  406788:	strb	w1, [x0, #1]
  40678c:	ldr	x0, [sp, #112]
  406790:	mov	w1, w2
  406794:	strh	w1, [x0, #2]
  406798:	ldr	x0, [sp, #240]
  40679c:	add	x0, x0, #0x4
  4067a0:	str	x0, [sp, #240]
  4067a4:	ldr	x0, [sp, #248]
  4067a8:	ldr	x0, [x0, #280]
  4067ac:	str	x0, [sp, #248]
  4067b0:	ldr	x0, [sp, #248]
  4067b4:	cmp	x0, #0x0
  4067b8:	b.ne	406654 <ferror@plt+0x3ac4>  // b.any
  4067bc:	ldr	x0, [sp, #16]
  4067c0:	ldr	x0, [x0]
  4067c4:	ldr	x1, [sp, #240]
  4067c8:	sub	x0, x1, x0
  4067cc:	b	406d3c <ferror@plt+0x41ac>
  4067d0:	ldr	x0, [sp, #24]
  4067d4:	ldr	x0, [x0, #16]
  4067d8:	str	x0, [sp, #184]
  4067dc:	mov	x0, #0x8                   	// #8
  4067e0:	bl	402660 <malloc@plt>
  4067e4:	mov	x1, x0
  4067e8:	ldr	x0, [sp, #16]
  4067ec:	str	x1, [x0]
  4067f0:	ldr	x0, [sp, #16]
  4067f4:	ldr	x0, [x0]
  4067f8:	cmp	x0, #0x0
  4067fc:	b.ne	406804 <ferror@plt+0x3c74>  // b.any
  406800:	bl	4027e0 <abort@plt>
  406804:	ldr	x0, [sp, #16]
  406808:	ldr	x0, [x0]
  40680c:	mov	w1, #0x4                   	// #4
  406810:	strb	w1, [x0]
  406814:	mov	w1, #0x8                   	// #8
  406818:	strb	w1, [x0, #1]
  40681c:	mov	w1, #0xc                   	// #12
  406820:	strh	w1, [x0, #2]
  406824:	ldr	x0, [sp, #16]
  406828:	ldr	x0, [x0]
  40682c:	add	x0, x0, #0x4
  406830:	ldr	x1, [sp, #184]
  406834:	ldr	w1, [x1, #264]
  406838:	and	w1, w1, #0xffff
  40683c:	strb	wzr, [x0]
  406840:	strb	wzr, [x0, #1]
  406844:	strh	w1, [x0, #2]
  406848:	mov	w0, #0x8                   	// #8
  40684c:	b	406d3c <ferror@plt+0x41ac>
  406850:	ldr	x0, [sp, #24]
  406854:	ldr	x0, [x0, #16]
  406858:	str	x0, [sp, #192]
  40685c:	mov	x0, #0x8                   	// #8
  406860:	bl	402660 <malloc@plt>
  406864:	mov	x1, x0
  406868:	ldr	x0, [sp, #16]
  40686c:	str	x1, [x0]
  406870:	ldr	x0, [sp, #16]
  406874:	ldr	x0, [x0]
  406878:	cmp	x0, #0x0
  40687c:	b.ne	406884 <ferror@plt+0x3cf4>  // b.any
  406880:	bl	4027e0 <abort@plt>
  406884:	ldr	x0, [sp, #16]
  406888:	ldr	x0, [x0]
  40688c:	mov	w1, #0x5                   	// #5
  406890:	strb	w1, [x0]
  406894:	mov	w1, #0x8                   	// #8
  406898:	strb	w1, [x0, #1]
  40689c:	mov	w1, #0xc                   	// #12
  4068a0:	strh	w1, [x0, #2]
  4068a4:	ldr	x0, [sp, #16]
  4068a8:	ldr	x0, [x0]
  4068ac:	add	x0, x0, #0x4
  4068b0:	ldr	x1, [sp, #192]
  4068b4:	ldr	w1, [x1, #264]
  4068b8:	and	w1, w1, #0xffff
  4068bc:	strb	wzr, [x0]
  4068c0:	strb	wzr, [x0, #1]
  4068c4:	strh	w1, [x0, #2]
  4068c8:	mov	w0, #0x8                   	// #8
  4068cc:	b	406d3c <ferror@plt+0x41ac>
  4068d0:	ldr	x0, [sp, #24]
  4068d4:	ldr	x0, [x0, #16]
  4068d8:	str	x0, [sp, #200]
  4068dc:	mov	x0, #0x8                   	// #8
  4068e0:	bl	402660 <malloc@plt>
  4068e4:	mov	x1, x0
  4068e8:	ldr	x0, [sp, #16]
  4068ec:	str	x1, [x0]
  4068f0:	ldr	x0, [sp, #16]
  4068f4:	ldr	x0, [x0]
  4068f8:	cmp	x0, #0x0
  4068fc:	b.ne	406904 <ferror@plt+0x3d74>  // b.any
  406900:	bl	4027e0 <abort@plt>
  406904:	ldr	x0, [sp, #16]
  406908:	ldr	x0, [x0]
  40690c:	mov	w1, #0x2                   	// #2
  406910:	strb	w1, [x0]
  406914:	mov	w1, #0x8                   	// #8
  406918:	strb	w1, [x0, #1]
  40691c:	mov	w1, #0xc                   	// #12
  406920:	strh	w1, [x0, #2]
  406924:	ldr	x0, [sp, #16]
  406928:	ldr	x0, [x0]
  40692c:	add	x0, x0, #0x4
  406930:	ldr	x1, [sp, #200]
  406934:	ldr	w1, [x1, #264]
  406938:	and	w1, w1, #0xffff
  40693c:	strb	wzr, [x0]
  406940:	strb	wzr, [x0, #1]
  406944:	strh	w1, [x0, #2]
  406948:	mov	w0, #0x8                   	// #8
  40694c:	b	406d3c <ferror@plt+0x41ac>
  406950:	ldr	x0, [sp, #24]
  406954:	ldr	x0, [x0, #16]
  406958:	str	x0, [sp, #208]
  40695c:	mov	x0, #0x8                   	// #8
  406960:	bl	402660 <malloc@plt>
  406964:	mov	x1, x0
  406968:	ldr	x0, [sp, #16]
  40696c:	str	x1, [x0]
  406970:	ldr	x0, [sp, #16]
  406974:	ldr	x0, [x0]
  406978:	cmp	x0, #0x0
  40697c:	b.ne	406984 <ferror@plt+0x3df4>  // b.any
  406980:	bl	4027e0 <abort@plt>
  406984:	ldr	x0, [sp, #16]
  406988:	ldr	x0, [x0]
  40698c:	mov	w1, #0x3                   	// #3
  406990:	strb	w1, [x0]
  406994:	mov	w1, #0x8                   	// #8
  406998:	strb	w1, [x0, #1]
  40699c:	mov	w1, #0xc                   	// #12
  4069a0:	strh	w1, [x0, #2]
  4069a4:	ldr	x0, [sp, #16]
  4069a8:	ldr	x0, [x0]
  4069ac:	add	x0, x0, #0x4
  4069b0:	ldr	x1, [sp, #208]
  4069b4:	ldr	w1, [x1, #264]
  4069b8:	and	w1, w1, #0xffff
  4069bc:	strb	wzr, [x0]
  4069c0:	strb	wzr, [x0, #1]
  4069c4:	strh	w1, [x0, #2]
  4069c8:	mov	w0, #0x8                   	// #8
  4069cc:	b	406d3c <ferror@plt+0x41ac>
  4069d0:	str	xzr, [sp, #88]
  4069d4:	str	xzr, [sp, #80]
  4069d8:	ldr	x0, [sp, #24]
  4069dc:	ldr	x0, [x0, #16]
  4069e0:	add	x1, sp, #0x58
  4069e4:	bl	406460 <ferror@plt+0x38d0>
  4069e8:	str	w0, [sp, #164]
  4069ec:	ldr	x0, [sp, #24]
  4069f0:	ldr	x0, [x0, #8]
  4069f4:	add	x1, sp, #0x50
  4069f8:	bl	406460 <ferror@plt+0x38d0>
  4069fc:	str	w0, [sp, #160]
  406a00:	ldr	w0, [sp, #164]
  406a04:	cmp	w0, #0x0
  406a08:	b.eq	406a18 <ferror@plt+0x3e88>  // b.none
  406a0c:	ldr	w0, [sp, #160]
  406a10:	cmp	w0, #0x0
  406a14:	b.ne	406a30 <ferror@plt+0x3ea0>  // b.any
  406a18:	ldr	x0, [sp, #88]
  406a1c:	bl	4028e0 <free@plt>
  406a20:	ldr	x0, [sp, #80]
  406a24:	bl	4028e0 <free@plt>
  406a28:	mov	w0, #0x0                   	// #0
  406a2c:	b	406d3c <ferror@plt+0x41ac>
  406a30:	ldr	w1, [sp, #164]
  406a34:	ldr	w0, [sp, #160]
  406a38:	add	w0, w1, w0
  406a3c:	sxtw	x0, w0
  406a40:	bl	402660 <malloc@plt>
  406a44:	str	x0, [sp, #152]
  406a48:	ldr	x0, [sp, #152]
  406a4c:	cmp	x0, #0x0
  406a50:	b.ne	406a58 <ferror@plt+0x3ec8>  // b.any
  406a54:	bl	4027e0 <abort@plt>
  406a58:	ldr	x0, [sp, #88]
  406a5c:	ldrsw	x1, [sp, #164]
  406a60:	mov	x2, x1
  406a64:	mov	x1, x0
  406a68:	ldr	x0, [sp, #152]
  406a6c:	bl	402430 <memcpy@plt>
  406a70:	ldrsw	x0, [sp, #164]
  406a74:	ldr	x1, [sp, #152]
  406a78:	add	x0, x1, x0
  406a7c:	ldr	x1, [sp, #80]
  406a80:	ldrsw	x2, [sp, #160]
  406a84:	bl	402430 <memcpy@plt>
  406a88:	ldr	x0, [sp, #88]
  406a8c:	bl	4028e0 <free@plt>
  406a90:	ldr	x0, [sp, #80]
  406a94:	bl	4028e0 <free@plt>
  406a98:	ldr	w2, [sp, #160]
  406a9c:	ldr	w1, [sp, #164]
  406aa0:	ldr	x0, [sp, #152]
  406aa4:	bl	4063ac <ferror@plt+0x381c>
  406aa8:	ldr	x0, [sp, #16]
  406aac:	ldr	x1, [sp, #152]
  406ab0:	str	x1, [x0]
  406ab4:	ldr	w1, [sp, #164]
  406ab8:	ldr	w0, [sp, #160]
  406abc:	add	w0, w1, w0
  406ac0:	b	406d3c <ferror@plt+0x41ac>
  406ac4:	str	xzr, [sp, #72]
  406ac8:	str	xzr, [sp, #64]
  406acc:	ldr	x0, [sp, #24]
  406ad0:	ldr	x0, [x0, #16]
  406ad4:	add	x1, sp, #0x48
  406ad8:	bl	406460 <ferror@plt+0x38d0>
  406adc:	str	w0, [sp, #148]
  406ae0:	ldr	x0, [sp, #24]
  406ae4:	ldr	x0, [x0, #8]
  406ae8:	add	x1, sp, #0x40
  406aec:	bl	406460 <ferror@plt+0x38d0>
  406af0:	str	w0, [sp, #144]
  406af4:	ldr	w0, [sp, #148]
  406af8:	cmp	w0, #0x0
  406afc:	b.eq	406b0c <ferror@plt+0x3f7c>  // b.none
  406b00:	ldr	w0, [sp, #144]
  406b04:	cmp	w0, #0x0
  406b08:	b.ne	406b24 <ferror@plt+0x3f94>  // b.any
  406b0c:	ldr	x0, [sp, #72]
  406b10:	bl	4028e0 <free@plt>
  406b14:	ldr	x0, [sp, #64]
  406b18:	bl	4028e0 <free@plt>
  406b1c:	mov	w0, #0x0                   	// #0
  406b20:	b	406d3c <ferror@plt+0x41ac>
  406b24:	ldr	w1, [sp, #148]
  406b28:	ldr	w0, [sp, #144]
  406b2c:	add	w0, w1, w0
  406b30:	add	w0, w0, #0x4
  406b34:	sxtw	x0, w0
  406b38:	bl	402660 <malloc@plt>
  406b3c:	str	x0, [sp, #136]
  406b40:	ldr	x0, [sp, #136]
  406b44:	cmp	x0, #0x0
  406b48:	b.ne	406b50 <ferror@plt+0x3fc0>  // b.any
  406b4c:	bl	4027e0 <abort@plt>
  406b50:	ldr	x0, [sp, #72]
  406b54:	ldrsw	x1, [sp, #148]
  406b58:	mov	x2, x1
  406b5c:	mov	x1, x0
  406b60:	ldr	x0, [sp, #136]
  406b64:	bl	402430 <memcpy@plt>
  406b68:	ldrsw	x0, [sp, #148]
  406b6c:	add	x0, x0, #0x4
  406b70:	ldr	x1, [sp, #136]
  406b74:	add	x0, x1, x0
  406b78:	ldr	x1, [sp, #64]
  406b7c:	ldrsw	x2, [sp, #144]
  406b80:	bl	402430 <memcpy@plt>
  406b84:	ldr	x0, [sp, #72]
  406b88:	bl	4028e0 <free@plt>
  406b8c:	ldr	x0, [sp, #64]
  406b90:	bl	4028e0 <free@plt>
  406b94:	ldrsw	x0, [sp, #148]
  406b98:	ldr	x1, [sp, #136]
  406b9c:	add	x0, x1, x0
  406ba0:	ldr	w1, [sp, #144]
  406ba4:	and	w1, w1, #0xffff
  406ba8:	add	w1, w1, #0x4
  406bac:	and	w2, w1, #0xffff
  406bb0:	mov	w1, #0x1                   	// #1
  406bb4:	strb	w1, [x0]
  406bb8:	mov	w1, #0x4                   	// #4
  406bbc:	strb	w1, [x0, #1]
  406bc0:	mov	w1, w2
  406bc4:	strh	w1, [x0, #2]
  406bc8:	ldr	x0, [sp, #16]
  406bcc:	ldr	x1, [sp, #136]
  406bd0:	str	x1, [x0]
  406bd4:	ldr	w1, [sp, #148]
  406bd8:	ldr	w0, [sp, #144]
  406bdc:	add	w0, w1, w0
  406be0:	add	w0, w0, #0x4
  406be4:	b	406d3c <ferror@plt+0x41ac>
  406be8:	str	xzr, [sp, #56]
  406bec:	ldr	x0, [sp, #24]
  406bf0:	ldr	x0, [x0, #16]
  406bf4:	add	x1, sp, #0x38
  406bf8:	bl	406460 <ferror@plt+0x38d0>
  406bfc:	str	w0, [sp, #180]
  406c00:	ldr	w0, [sp, #180]
  406c04:	cmp	w0, #0x0
  406c08:	b.ne	406c1c <ferror@plt+0x408c>  // b.any
  406c0c:	ldr	x0, [sp, #56]
  406c10:	bl	4028e0 <free@plt>
  406c14:	mov	w0, #0x0                   	// #0
  406c18:	b	406d3c <ferror@plt+0x41ac>
  406c1c:	ldr	w0, [sp, #180]
  406c20:	add	w0, w0, #0x4
  406c24:	sxtw	x0, w0
  406c28:	bl	402660 <malloc@plt>
  406c2c:	str	x0, [sp, #168]
  406c30:	ldr	x0, [sp, #168]
  406c34:	cmp	x0, #0x0
  406c38:	b.ne	406c40 <ferror@plt+0x40b0>  // b.any
  406c3c:	bl	4027e0 <abort@plt>
  406c40:	ldr	x0, [sp, #56]
  406c44:	ldrsw	x1, [sp, #180]
  406c48:	mov	x2, x1
  406c4c:	mov	x1, x0
  406c50:	ldr	x0, [sp, #168]
  406c54:	bl	402430 <memcpy@plt>
  406c58:	ldr	x0, [sp, #56]
  406c5c:	bl	4028e0 <free@plt>
  406c60:	ldrsw	x0, [sp, #180]
  406c64:	ldr	x1, [sp, #168]
  406c68:	add	x0, x1, x0
  406c6c:	mov	w1, #0x1                   	// #1
  406c70:	strb	w1, [x0]
  406c74:	mov	w1, #0x4                   	// #4
  406c78:	strb	w1, [x0, #1]
  406c7c:	mov	w1, #0x8                   	// #8
  406c80:	strh	w1, [x0, #2]
  406c84:	ldr	x0, [sp, #16]
  406c88:	ldr	x1, [sp, #168]
  406c8c:	str	x1, [x0]
  406c90:	ldr	w0, [sp, #180]
  406c94:	add	w0, w0, #0x4
  406c98:	b	406d3c <ferror@plt+0x41ac>
  406c9c:	mov	w0, #0x0                   	// #0
  406ca0:	b	406d3c <ferror@plt+0x41ac>
  406ca4:	ldr	x0, [sp, #24]
  406ca8:	ldr	x0, [x0, #16]
  406cac:	str	x0, [sp, #224]
  406cb0:	mov	w0, #0xc                   	// #12
  406cb4:	str	w0, [sp, #220]
  406cb8:	ldrsw	x0, [sp, #220]
  406cbc:	bl	402660 <malloc@plt>
  406cc0:	mov	x1, x0
  406cc4:	ldr	x0, [sp, #16]
  406cc8:	str	x1, [x0]
  406ccc:	ldr	x0, [sp, #16]
  406cd0:	ldr	x0, [x0]
  406cd4:	cmp	x0, #0x0
  406cd8:	b.ne	406ce0 <ferror@plt+0x4150>  // b.any
  406cdc:	bl	4027e0 <abort@plt>
  406ce0:	ldr	x0, [sp, #16]
  406ce4:	ldr	x0, [x0]
  406ce8:	ldr	w1, [sp, #220]
  406cec:	and	w5, w1, #0xff
  406cf0:	ldr	w1, [sp, #220]
  406cf4:	and	w1, w1, #0xffff
  406cf8:	add	w1, w1, #0x4
  406cfc:	and	w4, w1, #0xffff
  406d00:	ldr	x1, [sp, #224]
  406d04:	ldr	w2, [x1, #272]
  406d08:	ldr	x1, [sp, #224]
  406d0c:	ldr	w1, [x1, #276]
  406d10:	mov	w3, #0xa                   	// #10
  406d14:	strb	w3, [x0]
  406d18:	mov	w3, w5
  406d1c:	strb	w3, [x0, #1]
  406d20:	mov	w3, w4
  406d24:	strh	w3, [x0, #2]
  406d28:	str	w2, [x0, #4]
  406d2c:	str	w1, [x0, #8]
  406d30:	ldr	w0, [sp, #220]
  406d34:	b	406d3c <ferror@plt+0x41ac>
  406d38:	bl	4027e0 <abort@plt>
  406d3c:	ldp	x29, x30, [sp], #256
  406d40:	ret
  406d44:	stp	x29, x30, [sp, #-64]!
  406d48:	mov	x29, sp
  406d4c:	str	x0, [sp, #24]
  406d50:	str	x1, [sp, #16]
  406d54:	ldr	x0, [sp, #16]
  406d58:	ldr	x0, [x0, #24]
  406d5c:	str	x0, [sp, #56]
  406d60:	str	wzr, [sp, #52]
  406d64:	ldr	x0, [sp, #16]
  406d68:	ldr	w0, [x0, #16]
  406d6c:	cmp	w0, #0x2
  406d70:	b.ne	406d80 <ferror@plt+0x41f0>  // b.any
  406d74:	mov	w0, #0x4                   	// #4
  406d78:	str	w0, [sp, #48]
  406d7c:	b	406e84 <ferror@plt+0x42f4>
  406d80:	ldr	x0, [sp, #16]
  406d84:	ldr	w0, [x0, #16]
  406d88:	cmp	w0, #0xa
  406d8c:	b.ne	406d9c <ferror@plt+0x420c>  // b.any
  406d90:	mov	w0, #0x10                  	// #16
  406d94:	str	w0, [sp, #48]
  406d98:	b	406e84 <ferror@plt+0x42f4>
  406d9c:	mov	w0, #0x0                   	// #0
  406da0:	b	406e98 <ferror@plt+0x4308>
  406da4:	ldr	x0, [sp, #24]
  406da8:	str	x0, [sp, #40]
  406dac:	ldr	x0, [sp, #24]
  406db0:	ldrsh	w0, [x0, #4]
  406db4:	cmp	w0, #0x0
  406db8:	b.eq	406e08 <ferror@plt+0x4278>  // b.none
  406dbc:	mov	x0, #0x120                 	// #288
  406dc0:	bl	402660 <malloc@plt>
  406dc4:	str	x0, [sp, #40]
  406dc8:	ldr	x0, [sp, #40]
  406dcc:	cmp	x0, #0x0
  406dd0:	b.ne	406ddc <ferror@plt+0x424c>  // b.any
  406dd4:	ldr	w0, [sp, #52]
  406dd8:	b	406e98 <ferror@plt+0x4308>
  406ddc:	ldr	x1, [sp, #40]
  406de0:	ldr	x0, [sp, #24]
  406de4:	mov	x3, x1
  406de8:	mov	x1, x0
  406dec:	mov	x0, #0x120                 	// #288
  406df0:	mov	x2, x0
  406df4:	mov	x0, x3
  406df8:	bl	402430 <memcpy@plt>
  406dfc:	ldr	x0, [sp, #24]
  406e00:	ldr	x1, [sp, #40]
  406e04:	str	x1, [x0, #280]
  406e08:	ldr	x0, [sp, #40]
  406e0c:	add	x3, x0, #0x8
  406e10:	ldr	x0, [sp, #56]
  406e14:	ldr	x0, [x0]
  406e18:	ldrsw	x1, [sp, #48]
  406e1c:	mov	x2, x1
  406e20:	mov	x1, x0
  406e24:	mov	x0, x3
  406e28:	bl	402430 <memcpy@plt>
  406e2c:	ldr	w0, [sp, #48]
  406e30:	and	w1, w0, #0xffff
  406e34:	ldr	x0, [sp, #40]
  406e38:	strh	w1, [x0, #2]
  406e3c:	ldr	w0, [sp, #48]
  406e40:	and	w0, w0, #0xffff
  406e44:	ubfiz	w0, w0, #3, #13
  406e48:	and	w0, w0, #0xffff
  406e4c:	sxth	w1, w0
  406e50:	ldr	x0, [sp, #40]
  406e54:	strh	w1, [x0, #4]
  406e58:	ldr	x0, [sp, #16]
  406e5c:	ldr	w0, [x0, #16]
  406e60:	and	w1, w0, #0xffff
  406e64:	ldr	x0, [sp, #40]
  406e68:	strh	w1, [x0, #6]
  406e6c:	ldr	x0, [sp, #56]
  406e70:	add	x0, x0, #0x8
  406e74:	str	x0, [sp, #56]
  406e78:	ldr	w0, [sp, #52]
  406e7c:	add	w0, w0, #0x1
  406e80:	str	w0, [sp, #52]
  406e84:	ldr	x0, [sp, #56]
  406e88:	ldr	x0, [x0]
  406e8c:	cmp	x0, #0x0
  406e90:	b.ne	406da4 <ferror@plt+0x4214>  // b.any
  406e94:	ldr	w0, [sp, #52]
  406e98:	ldp	x29, x30, [sp], #64
  406e9c:	ret
  406ea0:	stp	x29, x30, [sp, #-64]!
  406ea4:	mov	x29, sp
  406ea8:	str	x0, [sp, #40]
  406eac:	str	x1, [sp, #32]
  406eb0:	str	w2, [sp, #28]
  406eb4:	str	wzr, [sp, #60]
  406eb8:	ldr	x0, [sp, #40]
  406ebc:	strh	wzr, [x0, #4]
  406ec0:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  406ec4:	add	x0, x0, #0x820
  406ec8:	ldr	w0, [x0]
  406ecc:	cmp	w0, #0x0
  406ed0:	b.ne	406eec <ferror@plt+0x435c>  // b.any
  406ed4:	mov	w0, #0x1                   	// #1
  406ed8:	bl	402500 <sethostent@plt>
  406edc:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  406ee0:	add	x0, x0, #0x820
  406ee4:	mov	w1, #0x1                   	// #1
  406ee8:	str	w1, [x0]
  406eec:	ldr	w0, [sp, #28]
  406ef0:	cmp	w0, #0x0
  406ef4:	b.eq	406f00 <ferror@plt+0x4370>  // b.none
  406ef8:	ldr	w0, [sp, #28]
  406efc:	b	406f04 <ferror@plt+0x4374>
  406f00:	mov	w0, #0x2                   	// #2
  406f04:	mov	w1, w0
  406f08:	ldr	x0, [sp, #32]
  406f0c:	bl	402830 <gethostbyname2@plt>
  406f10:	str	x0, [sp, #48]
  406f14:	ldr	x0, [sp, #48]
  406f18:	cmp	x0, #0x0
  406f1c:	b.eq	406f30 <ferror@plt+0x43a0>  // b.none
  406f20:	ldr	x1, [sp, #48]
  406f24:	ldr	x0, [sp, #40]
  406f28:	bl	406d44 <ferror@plt+0x41b4>
  406f2c:	str	w0, [sp, #60]
  406f30:	ldr	w0, [sp, #28]
  406f34:	cmp	w0, #0x0
  406f38:	b.ne	406f74 <ferror@plt+0x43e4>  // b.any
  406f3c:	mov	w1, #0xa                   	// #10
  406f40:	ldr	x0, [sp, #32]
  406f44:	bl	402830 <gethostbyname2@plt>
  406f48:	str	x0, [sp, #48]
  406f4c:	ldr	x0, [sp, #48]
  406f50:	cmp	x0, #0x0
  406f54:	b.eq	406f74 <ferror@plt+0x43e4>  // b.none
  406f58:	ldr	x1, [sp, #48]
  406f5c:	ldr	x0, [sp, #40]
  406f60:	bl	406d44 <ferror@plt+0x41b4>
  406f64:	mov	w1, w0
  406f68:	ldr	w0, [sp, #60]
  406f6c:	add	w0, w0, w1
  406f70:	str	w0, [sp, #60]
  406f74:	ldr	w0, [sp, #60]
  406f78:	cmp	w0, #0x0
  406f7c:	cset	w0, eq  // eq = none
  406f80:	and	w0, w0, #0xff
  406f84:	ldp	x29, x30, [sp], #64
  406f88:	ret
  406f8c:	stp	x29, x30, [sp, #-80]!
  406f90:	mov	x29, sp
  406f94:	add	x0, sp, #0x18
  406f98:	mov	w1, #0x0                   	// #0
  406f9c:	bl	41bc80 <ferror@plt+0x190f0>
  406fa0:	cmp	w0, #0x0
  406fa4:	b.ge	406fb0 <ferror@plt+0x4420>  // b.tcont
  406fa8:	mov	w0, #0x1                   	// #1
  406fac:	bl	402470 <exit@plt>
  406fb0:	add	x0, sp, #0x18
  406fb4:	bl	418558 <ferror@plt+0x159c8>
  406fb8:	add	x0, sp, #0x18
  406fbc:	bl	41b9d8 <ferror@plt+0x18e48>
  406fc0:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  406fc4:	add	x0, x0, #0x748
  406fc8:	mov	w1, #0x1                   	// #1
  406fcc:	str	w1, [x0]
  406fd0:	nop
  406fd4:	ldp	x29, x30, [sp], #80
  406fd8:	ret
  406fdc:	stp	x29, x30, [sp, #-32]!
  406fe0:	mov	x29, sp
  406fe4:	str	w0, [sp, #28]
  406fe8:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  406fec:	add	x0, x0, #0x748
  406ff0:	ldr	w0, [x0]
  406ff4:	cmp	w0, #0x0
  406ff8:	b.ne	407000 <ferror@plt+0x4470>  // b.any
  406ffc:	bl	406f8c <ferror@plt+0x43fc>
  407000:	ldr	w0, [sp, #28]
  407004:	bl	418308 <ferror@plt+0x15778>
  407008:	ldp	x29, x30, [sp], #32
  40700c:	ret
  407010:	stp	x29, x30, [sp, #-32]!
  407014:	mov	x29, sp
  407018:	str	x0, [sp, #24]
  40701c:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  407020:	add	x0, x0, #0x748
  407024:	ldr	w0, [x0]
  407028:	cmp	w0, #0x0
  40702c:	b.ne	407034 <ferror@plt+0x44a4>  // b.any
  407030:	bl	406f8c <ferror@plt+0x43fc>
  407034:	ldr	x0, [sp, #24]
  407038:	bl	418478 <ferror@plt+0x158e8>
  40703c:	ldp	x29, x30, [sp], #32
  407040:	ret
  407044:	stp	x29, x30, [sp, #-352]!
  407048:	mov	x29, sp
  40704c:	str	x0, [sp, #24]
  407050:	add	x0, sp, #0x30
  407054:	mov	x1, #0x120                 	// #288
  407058:	mov	x2, x1
  40705c:	mov	w1, #0x0                   	// #0
  407060:	bl	4026e0 <memset@plt>
  407064:	ldr	x0, [sp, #24]
  407068:	bl	407010 <ferror@plt+0x4480>
  40706c:	str	w0, [sp, #316]
  407070:	ldr	w0, [sp, #316]
  407074:	cmp	w0, #0x0
  407078:	b.ne	4070e0 <ferror@plt+0x4550>  // b.any
  40707c:	add	x0, sp, #0x28
  407080:	mov	w2, #0x0                   	// #0
  407084:	mov	x1, x0
  407088:	ldr	x0, [sp, #24]
  40708c:	bl	402450 <strtoul@plt>
  407090:	str	x0, [sp, #344]
  407094:	ldr	x0, [sp, #40]
  407098:	cmp	x0, #0x0
  40709c:	b.eq	4070d0 <ferror@plt+0x4540>  // b.none
  4070a0:	ldr	x0, [sp, #40]
  4070a4:	ldr	x1, [sp, #24]
  4070a8:	cmp	x1, x0
  4070ac:	b.eq	4070d0 <ferror@plt+0x4540>  // b.none
  4070b0:	ldr	x0, [sp, #40]
  4070b4:	ldrb	w0, [x0]
  4070b8:	cmp	w0, #0x0
  4070bc:	b.ne	4070d0 <ferror@plt+0x4540>  // b.any
  4070c0:	ldr	x1, [sp, #344]
  4070c4:	mov	x0, #0xffffffff            	// #4294967295
  4070c8:	cmp	x1, x0
  4070cc:	b.ls	4070d8 <ferror@plt+0x4548>  // b.plast
  4070d0:	mov	x0, #0x0                   	// #0
  4070d4:	b	407110 <ferror@plt+0x4580>
  4070d8:	ldr	x0, [sp, #344]
  4070dc:	str	w0, [sp, #316]
  4070e0:	mov	x0, #0x120                 	// #288
  4070e4:	bl	402660 <malloc@plt>
  4070e8:	str	x0, [sp, #336]
  4070ec:	ldr	x0, [sp, #336]
  4070f0:	mov	x3, x0
  4070f4:	add	x0, sp, #0x30
  4070f8:	mov	x1, #0x120                 	// #288
  4070fc:	mov	x2, x1
  407100:	mov	x1, x0
  407104:	mov	x0, x3
  407108:	bl	402430 <memcpy@plt>
  40710c:	ldr	x0, [sp, #336]
  407110:	ldp	x29, x30, [sp], #352
  407114:	ret
  407118:	stp	x29, x30, [sp, #-304]!
  40711c:	mov	x29, sp
  407120:	str	x0, [sp, #24]
  407124:	str	w1, [sp, #20]
  407128:	ldr	x0, [sp, #24]
  40712c:	mov	x3, x0
  407130:	mov	x0, #0x108                 	// #264
  407134:	mov	x2, x0
  407138:	mov	w1, #0x0                   	// #0
  40713c:	mov	x0, x3
  407140:	bl	4026e0 <memset@plt>
  407144:	ldr	x0, [sp, #24]
  407148:	mov	w1, #0x4                   	// #4
  40714c:	strh	w1, [x0, #2]
  407150:	ldr	x0, [sp, #24]
  407154:	mov	w1, #0x28                  	// #40
  407158:	strh	w1, [x0, #6]
  40715c:	ldr	x0, [sp, #24]
  407160:	add	x0, x0, #0x8
  407164:	ldr	w1, [sp, #20]
  407168:	str	w1, [x0]
  40716c:	nop
  407170:	ldp	x29, x30, [sp], #304
  407174:	ret
  407178:	stp	x29, x30, [sp, #-400]!
  40717c:	mov	x29, sp
  407180:	str	x0, [sp, #24]
  407184:	strb	w1, [sp, #23]
  407188:	str	xzr, [sp, #392]
  40718c:	add	x0, sp, #0x30
  407190:	mov	x1, #0x120                 	// #288
  407194:	mov	x2, x1
  407198:	mov	w1, #0x0                   	// #0
  40719c:	bl	4026e0 <memset@plt>
  4071a0:	mov	w0, #0xffffffff            	// #-1
  4071a4:	str	w0, [sp, #312]
  4071a8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4071ac:	add	x0, x0, #0xec0
  4071b0:	ldr	w0, [x0]
  4071b4:	str	w0, [sp, #388]
  4071b8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4071bc:	add	x0, x0, #0xf18
  4071c0:	str	x0, [sp, #352]
  4071c4:	ldr	w0, [sp, #388]
  4071c8:	cmp	w0, #0x1
  4071cc:	b.eq	4071ec <ferror@plt+0x465c>  // b.none
  4071d0:	mov	x2, #0x5                   	// #5
  4071d4:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4071d8:	add	x1, x0, #0xc48
  4071dc:	ldr	x0, [sp, #24]
  4071e0:	bl	4026a0 <strncmp@plt>
  4071e4:	cmp	w0, #0x0
  4071e8:	b.ne	407258 <ferror@plt+0x46c8>  // b.any
  4071ec:	mov	w0, #0x1                   	// #1
  4071f0:	strh	w0, [sp, #54]
  4071f4:	mov	x2, #0x5                   	// #5
  4071f8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4071fc:	add	x1, x0, #0xc48
  407200:	ldr	x0, [sp, #24]
  407204:	bl	4026a0 <strncmp@plt>
  407208:	cmp	w0, #0x0
  40720c:	b.ne	40721c <ferror@plt+0x468c>  // b.any
  407210:	ldr	x0, [sp, #24]
  407214:	add	x0, x0, #0x5
  407218:	str	x0, [sp, #24]
  40721c:	ldr	x0, [sp, #24]
  407220:	bl	402770 <strdup@plt>
  407224:	str	x0, [sp, #40]
  407228:	ldr	x0, [sp, #40]
  40722c:	bl	402460 <strlen@plt>
  407230:	and	w0, w0, #0xffff
  407234:	ubfiz	w0, w0, #3, #13
  407238:	and	w0, w0, #0xffff
  40723c:	sxth	w0, w0
  407240:	strh	w0, [sp, #52]
  407244:	ldr	x0, [sp, #40]
  407248:	str	x0, [sp, #56]
  40724c:	mov	w0, #0x1                   	// #1
  407250:	str	w0, [sp, #388]
  407254:	b	407b20 <ferror@plt+0x4f90>
  407258:	ldr	w0, [sp, #388]
  40725c:	cmp	w0, #0x11
  407260:	b.eq	407280 <ferror@plt+0x46f0>  // b.none
  407264:	mov	x2, #0x5                   	// #5
  407268:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40726c:	add	x1, x0, #0xc50
  407270:	ldr	x0, [sp, #24]
  407274:	bl	4026a0 <strncmp@plt>
  407278:	cmp	w0, #0x0
  40727c:	b.ne	4073b8 <ferror@plt+0x4828>  // b.any
  407280:	mov	w0, #0x11                  	// #17
  407284:	strh	w0, [sp, #54]
  407288:	strh	wzr, [sp, #52]
  40728c:	mov	x2, #0x5                   	// #5
  407290:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407294:	add	x1, x0, #0xc50
  407298:	ldr	x0, [sp, #24]
  40729c:	bl	4026a0 <strncmp@plt>
  4072a0:	cmp	w0, #0x0
  4072a4:	b.ne	4072b4 <ferror@plt+0x4724>  // b.any
  4072a8:	ldr	x0, [sp, #24]
  4072ac:	add	x0, x0, #0x5
  4072b0:	str	x0, [sp, #24]
  4072b4:	mov	w1, #0x3a                  	// #58
  4072b8:	ldr	x0, [sp, #24]
  4072bc:	bl	402930 <strchr@plt>
  4072c0:	str	x0, [sp, #392]
  4072c4:	ldr	x0, [sp, #392]
  4072c8:	cmp	x0, #0x0
  4072cc:	b.eq	407350 <ferror@plt+0x47c0>  // b.none
  4072d0:	ldr	x0, [sp, #392]
  4072d4:	strb	wzr, [x0]
  4072d8:	ldr	x0, [sp, #392]
  4072dc:	add	x0, x0, #0x1
  4072e0:	ldrb	w0, [x0]
  4072e4:	cmp	w0, #0x0
  4072e8:	b.eq	407350 <ferror@plt+0x47c0>  // b.none
  4072ec:	ldr	x0, [sp, #392]
  4072f0:	add	x2, x0, #0x1
  4072f4:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4072f8:	add	x1, x0, #0xc58
  4072fc:	mov	x0, x2
  407300:	bl	402860 <strcmp@plt>
  407304:	cmp	w0, #0x0
  407308:	b.eq	407350 <ferror@plt+0x47c0>  // b.none
  40730c:	ldr	x0, [sp, #392]
  407310:	add	x1, x0, #0x1
  407314:	add	x0, sp, #0x30
  407318:	add	x0, x0, #0x108
  40731c:	mov	w2, #0x0                   	// #0
  407320:	bl	412064 <ferror@plt+0xf4d4>
  407324:	cmp	w0, #0x0
  407328:	b.eq	407350 <ferror@plt+0x47c0>  // b.none
  40732c:	ldr	x0, [sp, #392]
  407330:	add	x0, x0, #0x1
  407334:	bl	407010 <ferror@plt+0x4480>
  407338:	str	w0, [sp, #312]
  40733c:	ldr	w0, [sp, #312]
  407340:	cmp	w0, #0x0
  407344:	b.gt	407350 <ferror@plt+0x47c0>
  407348:	mov	x0, #0x0                   	// #0
  40734c:	b	407b88 <ferror@plt+0x4ff8>
  407350:	ldr	x0, [sp, #24]
  407354:	ldrb	w0, [x0]
  407358:	cmp	w0, #0x0
  40735c:	b.eq	4073ac <ferror@plt+0x481c>  // b.none
  407360:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407364:	add	x1, x0, #0xc58
  407368:	ldr	x0, [sp, #24]
  40736c:	bl	402860 <strcmp@plt>
  407370:	cmp	w0, #0x0
  407374:	b.eq	4073ac <ferror@plt+0x481c>  // b.none
  407378:	mov	w0, #0x20                  	// #32
  40737c:	strh	w0, [sp, #52]
  407380:	add	x0, sp, #0x26
  407384:	ldr	x1, [sp, #24]
  407388:	bl	4186c8 <ferror@plt+0x15b38>
  40738c:	cmp	w0, #0x0
  407390:	b.eq	40739c <ferror@plt+0x480c>  // b.none
  407394:	mov	x0, #0x0                   	// #0
  407398:	b	407b88 <ferror@plt+0x4ff8>
  40739c:	ldrh	w0, [sp, #38]
  4073a0:	bl	402650 <ntohs@plt>
  4073a4:	and	w0, w0, #0xffff
  4073a8:	str	w0, [sp, #56]
  4073ac:	mov	w0, #0x11                  	// #17
  4073b0:	str	w0, [sp, #388]
  4073b4:	b	407b20 <ferror@plt+0x4f90>
  4073b8:	ldr	w0, [sp, #388]
  4073bc:	cmp	w0, #0x10
  4073c0:	b.eq	4073e0 <ferror@plt+0x4850>  // b.none
  4073c4:	mov	x2, #0x8                   	// #8
  4073c8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4073cc:	add	x1, x0, #0xc60
  4073d0:	ldr	x0, [sp, #24]
  4073d4:	bl	4026a0 <strncmp@plt>
  4073d8:	cmp	w0, #0x0
  4073dc:	b.ne	407518 <ferror@plt+0x4988>  // b.any
  4073e0:	mov	w0, #0x10                  	// #16
  4073e4:	strh	w0, [sp, #54]
  4073e8:	strh	wzr, [sp, #52]
  4073ec:	mov	x2, #0x8                   	// #8
  4073f0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4073f4:	add	x1, x0, #0xc60
  4073f8:	ldr	x0, [sp, #24]
  4073fc:	bl	4026a0 <strncmp@plt>
  407400:	cmp	w0, #0x0
  407404:	b.ne	407414 <ferror@plt+0x4884>  // b.any
  407408:	ldr	x0, [sp, #24]
  40740c:	add	x0, x0, #0x8
  407410:	str	x0, [sp, #24]
  407414:	mov	w1, #0x3a                  	// #58
  407418:	ldr	x0, [sp, #24]
  40741c:	bl	402930 <strchr@plt>
  407420:	str	x0, [sp, #392]
  407424:	ldr	x0, [sp, #392]
  407428:	cmp	x0, #0x0
  40742c:	b.eq	4074bc <ferror@plt+0x492c>  // b.none
  407430:	ldr	x0, [sp, #392]
  407434:	strb	wzr, [x0]
  407438:	ldr	x0, [sp, #392]
  40743c:	add	x0, x0, #0x1
  407440:	ldrb	w0, [x0]
  407444:	cmp	w0, #0x0
  407448:	b.eq	4074bc <ferror@plt+0x492c>  // b.none
  40744c:	ldr	x0, [sp, #392]
  407450:	add	x2, x0, #0x1
  407454:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407458:	add	x1, x0, #0xc58
  40745c:	mov	x0, x2
  407460:	bl	402860 <strcmp@plt>
  407464:	cmp	w0, #0x0
  407468:	b.eq	4074bc <ferror@plt+0x492c>  // b.none
  40746c:	ldr	x0, [sp, #392]
  407470:	add	x1, x0, #0x1
  407474:	add	x0, sp, #0x30
  407478:	add	x0, x0, #0x108
  40747c:	mov	w2, #0x0                   	// #0
  407480:	bl	412064 <ferror@plt+0xf4d4>
  407484:	cmp	w0, #0x0
  407488:	b.eq	4074bc <ferror@plt+0x492c>  // b.none
  40748c:	ldr	x0, [sp, #392]
  407490:	add	x2, x0, #0x1
  407494:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407498:	add	x1, x0, #0xc70
  40749c:	mov	x0, x2
  4074a0:	bl	402860 <strcmp@plt>
  4074a4:	cmp	w0, #0x0
  4074a8:	b.ne	4074b4 <ferror@plt+0x4924>  // b.any
  4074ac:	str	wzr, [sp, #312]
  4074b0:	b	4074bc <ferror@plt+0x492c>
  4074b4:	mov	x0, #0x0                   	// #0
  4074b8:	b	407b88 <ferror@plt+0x4ff8>
  4074bc:	ldr	x0, [sp, #24]
  4074c0:	ldrb	w0, [x0]
  4074c4:	cmp	w0, #0x0
  4074c8:	b.eq	40750c <ferror@plt+0x497c>  // b.none
  4074cc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4074d0:	add	x1, x0, #0xc58
  4074d4:	ldr	x0, [sp, #24]
  4074d8:	bl	402860 <strcmp@plt>
  4074dc:	cmp	w0, #0x0
  4074e0:	b.eq	40750c <ferror@plt+0x497c>  // b.none
  4074e4:	mov	w0, #0x20                  	// #32
  4074e8:	strh	w0, [sp, #52]
  4074ec:	add	x0, sp, #0x30
  4074f0:	add	x0, x0, #0x8
  4074f4:	ldr	x1, [sp, #24]
  4074f8:	bl	41750c <ferror@plt+0x1497c>
  4074fc:	cmn	w0, #0x1
  407500:	b.ne	40750c <ferror@plt+0x497c>  // b.any
  407504:	mov	x0, #0x0                   	// #0
  407508:	b	407b88 <ferror@plt+0x4ff8>
  40750c:	mov	w0, #0x10                  	// #16
  407510:	str	w0, [sp, #388]
  407514:	b	407b20 <ferror@plt+0x4f90>
  407518:	ldr	w0, [sp, #388]
  40751c:	cmp	w0, #0x28
  407520:	b.eq	407540 <ferror@plt+0x49b0>  // b.none
  407524:	mov	x2, #0x6                   	// #6
  407528:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40752c:	add	x1, x0, #0xc78
  407530:	ldr	x0, [sp, #24]
  407534:	bl	4026a0 <strncmp@plt>
  407538:	cmp	w0, #0x0
  40753c:	b.ne	407670 <ferror@plt+0x4ae0>  // b.any
  407540:	mov	w0, #0xffffffff            	// #-1
  407544:	str	w0, [sp, #32]
  407548:	mov	w0, #0x28                  	// #40
  40754c:	strh	w0, [sp, #54]
  407550:	mov	x2, #0x6                   	// #6
  407554:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407558:	add	x1, x0, #0xc78
  40755c:	ldr	x0, [sp, #24]
  407560:	bl	4026a0 <strncmp@plt>
  407564:	cmp	w0, #0x0
  407568:	b.ne	407578 <ferror@plt+0x49e8>  // b.any
  40756c:	ldr	x0, [sp, #24]
  407570:	add	x0, x0, #0x6
  407574:	str	x0, [sp, #24]
  407578:	ldrb	w0, [sp, #23]
  40757c:	cmp	w0, #0x0
  407580:	b.eq	407590 <ferror@plt+0x4a00>  // b.none
  407584:	ldr	x0, [sp, #24]
  407588:	str	x0, [sp, #392]
  40758c:	b	4075c0 <ferror@plt+0x4a30>
  407590:	mov	w1, #0x3a                  	// #58
  407594:	ldr	x0, [sp, #24]
  407598:	bl	402930 <strchr@plt>
  40759c:	str	x0, [sp, #392]
  4075a0:	ldr	x0, [sp, #392]
  4075a4:	cmp	x0, #0x0
  4075a8:	b.eq	4075c0 <ferror@plt+0x4a30>  // b.none
  4075ac:	ldr	x0, [sp, #392]
  4075b0:	strb	wzr, [x0]
  4075b4:	ldr	x0, [sp, #392]
  4075b8:	add	x0, x0, #0x1
  4075bc:	str	x0, [sp, #392]
  4075c0:	ldr	x0, [sp, #392]
  4075c4:	cmp	x0, #0x0
  4075c8:	b.eq	407608 <ferror@plt+0x4a78>  // b.none
  4075cc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4075d0:	add	x1, x0, #0xc58
  4075d4:	ldr	x0, [sp, #392]
  4075d8:	bl	402860 <strcmp@plt>
  4075dc:	cmp	w0, #0x0
  4075e0:	b.eq	407608 <ferror@plt+0x4a78>  // b.none
  4075e4:	add	x0, sp, #0x30
  4075e8:	add	x0, x0, #0x108
  4075ec:	mov	w2, #0x0                   	// #0
  4075f0:	ldr	x1, [sp, #392]
  4075f4:	bl	41267c <ferror@plt+0xfaec>
  4075f8:	cmp	w0, #0x0
  4075fc:	b.eq	407608 <ferror@plt+0x4a78>  // b.none
  407600:	mov	x0, #0x0                   	// #0
  407604:	b	407b88 <ferror@plt+0x4ff8>
  407608:	ldr	x0, [sp, #24]
  40760c:	ldrb	w0, [x0]
  407610:	cmp	w0, #0x0
  407614:	b.eq	407658 <ferror@plt+0x4ac8>  // b.none
  407618:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40761c:	add	x1, x0, #0xc58
  407620:	ldr	x0, [sp, #24]
  407624:	bl	402860 <strcmp@plt>
  407628:	cmp	w0, #0x0
  40762c:	b.eq	407658 <ferror@plt+0x4ac8>  // b.none
  407630:	mov	w0, #0x20                  	// #32
  407634:	strh	w0, [sp, #52]
  407638:	add	x0, sp, #0x20
  40763c:	mov	w2, #0x0                   	// #0
  407640:	ldr	x1, [sp, #24]
  407644:	bl	41267c <ferror@plt+0xfaec>
  407648:	cmp	w0, #0x0
  40764c:	b.eq	407658 <ferror@plt+0x4ac8>  // b.none
  407650:	mov	x0, #0x0                   	// #0
  407654:	b	407b88 <ferror@plt+0x4ff8>
  407658:	ldr	w1, [sp, #32]
  40765c:	add	x0, sp, #0x30
  407660:	bl	407118 <ferror@plt+0x4588>
  407664:	mov	w0, #0x28                  	// #40
  407668:	str	w0, [sp, #388]
  40766c:	b	407b20 <ferror@plt+0x4f90>
  407670:	ldr	w0, [sp, #388]
  407674:	cmp	w0, #0x2
  407678:	b.eq	407698 <ferror@plt+0x4b08>  // b.none
  40767c:	mov	x2, #0x5                   	// #5
  407680:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407684:	add	x1, x0, #0xc80
  407688:	ldr	x0, [sp, #24]
  40768c:	bl	4026a0 <strncmp@plt>
  407690:	cmp	w0, #0x0
  407694:	b.ne	4076cc <ferror@plt+0x4b3c>  // b.any
  407698:	mov	w0, #0x2                   	// #2
  40769c:	str	w0, [sp, #388]
  4076a0:	mov	x2, #0x5                   	// #5
  4076a4:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4076a8:	add	x1, x0, #0xc80
  4076ac:	ldr	x0, [sp, #24]
  4076b0:	bl	4026a0 <strncmp@plt>
  4076b4:	cmp	w0, #0x0
  4076b8:	b.ne	407724 <ferror@plt+0x4b94>  // b.any
  4076bc:	ldr	x0, [sp, #24]
  4076c0:	add	x0, x0, #0x5
  4076c4:	str	x0, [sp, #24]
  4076c8:	b	407724 <ferror@plt+0x4b94>
  4076cc:	ldr	w0, [sp, #388]
  4076d0:	cmp	w0, #0xa
  4076d4:	b.eq	4076f4 <ferror@plt+0x4b64>  // b.none
  4076d8:	mov	x2, #0x6                   	// #6
  4076dc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4076e0:	add	x1, x0, #0xc88
  4076e4:	ldr	x0, [sp, #24]
  4076e8:	bl	4026a0 <strncmp@plt>
  4076ec:	cmp	w0, #0x0
  4076f0:	b.ne	407724 <ferror@plt+0x4b94>  // b.any
  4076f4:	mov	w0, #0xa                   	// #10
  4076f8:	str	w0, [sp, #388]
  4076fc:	mov	x2, #0x6                   	// #6
  407700:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407704:	add	x1, x0, #0xc88
  407708:	ldr	x0, [sp, #24]
  40770c:	bl	4026a0 <strncmp@plt>
  407710:	cmp	w0, #0x0
  407714:	b.ne	407724 <ferror@plt+0x4b94>  // b.any
  407718:	ldr	x0, [sp, #24]
  40771c:	add	x0, x0, #0x6
  407720:	str	x0, [sp, #24]
  407724:	ldr	x0, [sp, #24]
  407728:	ldrb	w0, [x0]
  40772c:	cmp	w0, #0x5b
  407730:	b.ne	407778 <ferror@plt+0x4be8>  // b.any
  407734:	ldr	x0, [sp, #24]
  407738:	add	x0, x0, #0x1
  40773c:	str	x0, [sp, #24]
  407740:	mov	w1, #0x5d                  	// #93
  407744:	ldr	x0, [sp, #24]
  407748:	bl	402930 <strchr@plt>
  40774c:	str	x0, [sp, #392]
  407750:	ldr	x0, [sp, #392]
  407754:	cmp	x0, #0x0
  407758:	b.ne	407764 <ferror@plt+0x4bd4>  // b.any
  40775c:	mov	x0, #0x0                   	// #0
  407760:	b	407b88 <ferror@plt+0x4ff8>
  407764:	ldr	x0, [sp, #392]
  407768:	add	x1, x0, #0x1
  40776c:	str	x1, [sp, #392]
  407770:	strb	wzr, [x0]
  407774:	b	4077bc <ferror@plt+0x4c2c>
  407778:	ldr	x0, [sp, #24]
  40777c:	ldrb	w0, [x0]
  407780:	cmp	w0, #0x2a
  407784:	b.ne	407798 <ferror@plt+0x4c08>  // b.any
  407788:	ldr	x0, [sp, #24]
  40778c:	add	x0, x0, #0x1
  407790:	str	x0, [sp, #392]
  407794:	b	4077bc <ferror@plt+0x4c2c>
  407798:	mov	w1, #0x2f                  	// #47
  40779c:	ldr	x0, [sp, #24]
  4077a0:	bl	402930 <strchr@plt>
  4077a4:	cmp	x0, #0x0
  4077a8:	b.ne	4077b0 <ferror@plt+0x4c20>  // b.any
  4077ac:	ldr	x0, [sp, #24]
  4077b0:	mov	w1, #0x3a                  	// #58
  4077b4:	bl	4027b0 <strrchr@plt>
  4077b8:	str	x0, [sp, #392]
  4077bc:	ldrb	w0, [sp, #23]
  4077c0:	cmp	w0, #0x0
  4077c4:	b.eq	4077d0 <ferror@plt+0x4c40>  // b.none
  4077c8:	ldr	x0, [sp, #24]
  4077cc:	str	x0, [sp, #392]
  4077d0:	ldr	x0, [sp, #392]
  4077d4:	cmp	x0, #0x0
  4077d8:	b.eq	407a90 <ferror@plt+0x4f00>  // b.none
  4077dc:	ldr	x0, [sp, #392]
  4077e0:	ldrb	w0, [x0]
  4077e4:	cmp	w0, #0x0
  4077e8:	b.eq	407a90 <ferror@plt+0x4f00>  // b.none
  4077ec:	ldr	x0, [sp, #392]
  4077f0:	ldrb	w0, [x0]
  4077f4:	cmp	w0, #0x3a
  4077f8:	b.ne	40780c <ferror@plt+0x4c7c>  // b.any
  4077fc:	ldr	x0, [sp, #392]
  407800:	add	x1, x0, #0x1
  407804:	str	x1, [sp, #392]
  407808:	strb	wzr, [x0]
  40780c:	ldr	x0, [sp, #392]
  407810:	ldrb	w0, [x0]
  407814:	cmp	w0, #0x0
  407818:	b.eq	407a90 <ferror@plt+0x4f00>  // b.none
  40781c:	ldr	x0, [sp, #392]
  407820:	ldrb	w0, [x0]
  407824:	cmp	w0, #0x2a
  407828:	b.eq	407a90 <ferror@plt+0x4f00>  // b.none
  40782c:	add	x0, sp, #0x30
  407830:	add	x0, x0, #0x108
  407834:	mov	w2, #0x0                   	// #0
  407838:	ldr	x1, [sp, #392]
  40783c:	bl	412064 <ferror@plt+0xf4d4>
  407840:	cmp	w0, #0x0
  407844:	b.eq	407a90 <ferror@plt+0x4f00>  // b.none
  407848:	str	xzr, [sp, #376]
  40784c:	str	xzr, [sp, #368]
  407850:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  407854:	add	x0, x0, #0xf18
  407858:	ldr	w0, [x0]
  40785c:	and	w0, w0, #0x4
  407860:	cmp	w0, #0x0
  407864:	b.eq	407884 <ferror@plt+0x4cf4>  // b.none
  407868:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  40786c:	add	x0, x0, #0x578
  407870:	ldr	x0, [x0]
  407874:	mov	x1, x0
  407878:	ldr	x0, [sp, #392]
  40787c:	bl	402b40 <getservbyname@plt>
  407880:	str	x0, [sp, #376]
  407884:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  407888:	add	x0, x0, #0xf18
  40788c:	ldr	w0, [x0]
  407890:	and	w0, w0, #0x1
  407894:	cmp	w0, #0x0
  407898:	b.eq	4078b8 <ferror@plt+0x4d28>  // b.none
  40789c:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4078a0:	add	x0, x0, #0x568
  4078a4:	ldr	x0, [x0]
  4078a8:	mov	x1, x0
  4078ac:	ldr	x0, [sp, #392]
  4078b0:	bl	402b40 <getservbyname@plt>
  4078b4:	str	x0, [sp, #368]
  4078b8:	ldr	x0, [sp, #376]
  4078bc:	cmp	x0, #0x0
  4078c0:	b.eq	407910 <ferror@plt+0x4d80>  // b.none
  4078c4:	ldr	x0, [sp, #368]
  4078c8:	cmp	x0, #0x0
  4078cc:	b.eq	407910 <ferror@plt+0x4d80>  // b.none
  4078d0:	ldr	x0, [sp, #376]
  4078d4:	ldr	w1, [x0, #16]
  4078d8:	ldr	x0, [sp, #368]
  4078dc:	ldr	w0, [x0, #16]
  4078e0:	cmp	w1, w0
  4078e4:	b.eq	407910 <ferror@plt+0x4d80>  // b.none
  4078e8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4078ec:	add	x0, x0, #0xe90
  4078f0:	ldr	x3, [x0]
  4078f4:	ldr	x2, [sp, #392]
  4078f8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4078fc:	add	x1, x0, #0xc90
  407900:	mov	x0, x3
  407904:	bl	402b50 <fprintf@plt>
  407908:	mov	x0, #0x0                   	// #0
  40790c:	b	407b88 <ferror@plt+0x4ff8>
  407910:	ldr	x0, [sp, #376]
  407914:	cmp	x0, #0x0
  407918:	b.ne	407924 <ferror@plt+0x4d94>  // b.any
  40791c:	ldr	x0, [sp, #368]
  407920:	str	x0, [sp, #376]
  407924:	ldr	x0, [sp, #376]
  407928:	cmp	x0, #0x0
  40792c:	b.eq	40794c <ferror@plt+0x4dbc>  // b.none
  407930:	ldr	x0, [sp, #376]
  407934:	ldr	w0, [x0, #16]
  407938:	and	w0, w0, #0xffff
  40793c:	bl	402650 <ntohs@plt>
  407940:	and	w0, w0, #0xffff
  407944:	str	w0, [sp, #312]
  407948:	b	407a90 <ferror@plt+0x4f00>
  40794c:	adrp	x0, 43d000 <stdin@@GLIBC_2.17+0x150>
  407950:	add	x0, x0, #0x740
  407954:	ldr	x0, [x0]
  407958:	str	x0, [sp, #360]
  40795c:	b	407a50 <ferror@plt+0x4ec0>
  407960:	ldr	x0, [sp, #360]
  407964:	ldr	x1, [x0, #24]
  407968:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  40796c:	add	x0, x0, #0x578
  407970:	ldr	x0, [x0]
  407974:	cmp	x1, x0
  407978:	b.ne	407994 <ferror@plt+0x4e04>  // b.any
  40797c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  407980:	add	x0, x0, #0xf18
  407984:	ldr	w0, [x0]
  407988:	and	w0, w0, #0x4
  40798c:	cmp	w0, #0x0
  407990:	b.ne	4079c8 <ferror@plt+0x4e38>  // b.any
  407994:	ldr	x0, [sp, #360]
  407998:	ldr	x1, [x0, #24]
  40799c:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4079a0:	add	x0, x0, #0x568
  4079a4:	ldr	x0, [x0]
  4079a8:	cmp	x1, x0
  4079ac:	b.ne	407a44 <ferror@plt+0x4eb4>  // b.any
  4079b0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4079b4:	add	x0, x0, #0xf18
  4079b8:	ldr	w0, [x0]
  4079bc:	and	w0, w0, #0x1
  4079c0:	cmp	w0, #0x0
  4079c4:	b.eq	407a44 <ferror@plt+0x4eb4>  // b.none
  4079c8:	ldr	x0, [sp, #360]
  4079cc:	ldr	x0, [x0, #16]
  4079d0:	cmp	x0, #0x0
  4079d4:	b.eq	407a44 <ferror@plt+0x4eb4>  // b.none
  4079d8:	ldr	x0, [sp, #360]
  4079dc:	ldr	x0, [x0, #16]
  4079e0:	ldr	x1, [sp, #392]
  4079e4:	bl	402860 <strcmp@plt>
  4079e8:	cmp	w0, #0x0
  4079ec:	b.ne	407a44 <ferror@plt+0x4eb4>  // b.any
  4079f0:	ldr	w0, [sp, #312]
  4079f4:	cmp	w0, #0x0
  4079f8:	b.le	407a38 <ferror@plt+0x4ea8>
  4079fc:	ldr	w1, [sp, #312]
  407a00:	ldr	x0, [sp, #360]
  407a04:	ldr	w0, [x0, #8]
  407a08:	cmp	w1, w0
  407a0c:	b.eq	407a38 <ferror@plt+0x4ea8>  // b.none
  407a10:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  407a14:	add	x0, x0, #0xe90
  407a18:	ldr	x3, [x0]
  407a1c:	ldr	x2, [sp, #392]
  407a20:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407a24:	add	x1, x0, #0xc90
  407a28:	mov	x0, x3
  407a2c:	bl	402b50 <fprintf@plt>
  407a30:	mov	x0, #0x0                   	// #0
  407a34:	b	407b88 <ferror@plt+0x4ff8>
  407a38:	ldr	x0, [sp, #360]
  407a3c:	ldr	w0, [x0, #8]
  407a40:	str	w0, [sp, #312]
  407a44:	ldr	x0, [sp, #360]
  407a48:	ldr	x0, [x0]
  407a4c:	str	x0, [sp, #360]
  407a50:	ldr	x0, [sp, #360]
  407a54:	cmp	x0, #0x0
  407a58:	b.ne	407960 <ferror@plt+0x4dd0>  // b.any
  407a5c:	ldr	w0, [sp, #312]
  407a60:	cmp	w0, #0x0
  407a64:	b.gt	407a90 <ferror@plt+0x4f00>
  407a68:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  407a6c:	add	x0, x0, #0xe90
  407a70:	ldr	x3, [x0]
  407a74:	ldr	x2, [sp, #392]
  407a78:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407a7c:	add	x1, x0, #0xcb0
  407a80:	mov	x0, x3
  407a84:	bl	402b50 <fprintf@plt>
  407a88:	mov	x0, #0x0                   	// #0
  407a8c:	b	407b88 <ferror@plt+0x4ff8>
  407a90:	ldrb	w0, [sp, #23]
  407a94:	eor	w0, w0, #0x1
  407a98:	and	w0, w0, #0xff
  407a9c:	cmp	w0, #0x0
  407aa0:	b.eq	407b1c <ferror@plt+0x4f8c>  // b.none
  407aa4:	ldr	x0, [sp, #24]
  407aa8:	ldrb	w0, [x0]
  407aac:	cmp	w0, #0x0
  407ab0:	b.eq	407b1c <ferror@plt+0x4f8c>  // b.none
  407ab4:	ldr	x0, [sp, #24]
  407ab8:	ldrb	w0, [x0]
  407abc:	cmp	w0, #0x2a
  407ac0:	b.eq	407b1c <ferror@plt+0x4f8c>  // b.none
  407ac4:	add	x0, sp, #0x30
  407ac8:	ldr	w2, [sp, #388]
  407acc:	ldr	x1, [sp, #24]
  407ad0:	bl	41340c <ferror@plt+0x1087c>
  407ad4:	cmp	w0, #0x0
  407ad8:	b.eq	407b1c <ferror@plt+0x4f8c>  // b.none
  407adc:	add	x0, sp, #0x30
  407ae0:	ldr	w2, [sp, #388]
  407ae4:	ldr	x1, [sp, #24]
  407ae8:	bl	406ea0 <ferror@plt+0x4310>
  407aec:	cmp	w0, #0x0
  407af0:	b.eq	407b1c <ferror@plt+0x4f8c>  // b.none
  407af4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  407af8:	add	x0, x0, #0xe90
  407afc:	ldr	x3, [x0]
  407b00:	ldr	x2, [sp, #24]
  407b04:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407b08:	add	x1, x0, #0xcd8
  407b0c:	mov	x0, x3
  407b10:	bl	402b50 <fprintf@plt>
  407b14:	mov	x0, #0x0                   	// #0
  407b18:	b	407b88 <ferror@plt+0x4ff8>
  407b1c:	nop
  407b20:	ldr	w0, [sp, #388]
  407b24:	cmp	w0, #0x0
  407b28:	b.eq	407b58 <ferror@plt+0x4fc8>  // b.none
  407b2c:	ldr	x0, [sp, #352]
  407b30:	ldr	w0, [x0, #4]
  407b34:	str	w0, [sp, #348]
  407b38:	ldr	x0, [sp, #352]
  407b3c:	str	xzr, [x0, #8]
  407b40:	ldr	w1, [sp, #388]
  407b44:	ldr	x0, [sp, #352]
  407b48:	bl	4033cc <ferror@plt+0x83c>
  407b4c:	ldr	w1, [sp, #348]
  407b50:	ldr	x0, [sp, #352]
  407b54:	bl	40348c <ferror@plt+0x8fc>
  407b58:	mov	x0, #0x120                 	// #288
  407b5c:	bl	402660 <malloc@plt>
  407b60:	str	x0, [sp, #336]
  407b64:	ldr	x0, [sp, #336]
  407b68:	cmp	x0, #0x0
  407b6c:	b.eq	407b84 <ferror@plt+0x4ff4>  // b.none
  407b70:	add	x0, sp, #0x30
  407b74:	mov	x2, #0x120                 	// #288
  407b78:	mov	x1, x0
  407b7c:	ldr	x0, [sp, #336]
  407b80:	bl	402430 <memcpy@plt>
  407b84:	ldr	x0, [sp, #336]
  407b88:	ldp	x29, x30, [sp], #400
  407b8c:	ret
  407b90:	stp	x29, x30, [sp, #-336]!
  407b94:	mov	x29, sp
  407b98:	str	x0, [sp, #24]
  407b9c:	mov	w1, #0x2f                  	// #47
  407ba0:	ldr	x0, [sp, #24]
  407ba4:	bl	402930 <strchr@plt>
  407ba8:	cmp	x0, #0x0
  407bac:	b.eq	407be8 <ferror@plt+0x5058>  // b.none
  407bb0:	add	x0, sp, #0x28
  407bb4:	add	x1, x0, #0x114
  407bb8:	add	x0, sp, #0x28
  407bbc:	add	x0, x0, #0x110
  407bc0:	mov	x3, x1
  407bc4:	mov	x2, x0
  407bc8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407bcc:	add	x1, x0, #0xd10
  407bd0:	ldr	x0, [sp, #24]
  407bd4:	bl	402a80 <__isoc99_sscanf@plt>
  407bd8:	cmp	w0, #0x2
  407bdc:	b.eq	407c1c <ferror@plt+0x508c>  // b.none
  407be0:	mov	x0, #0x0                   	// #0
  407be4:	b	407c4c <ferror@plt+0x50bc>
  407be8:	mov	w0, #0xffffffff            	// #-1
  407bec:	str	w0, [sp, #316]
  407bf0:	add	x0, sp, #0x28
  407bf4:	add	x0, x0, #0x110
  407bf8:	mov	x2, x0
  407bfc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407c00:	add	x1, x0, #0xd18
  407c04:	ldr	x0, [sp, #24]
  407c08:	bl	402a80 <__isoc99_sscanf@plt>
  407c0c:	cmp	w0, #0x1
  407c10:	b.eq	407c1c <ferror@plt+0x508c>  // b.none
  407c14:	mov	x0, #0x0                   	// #0
  407c18:	b	407c4c <ferror@plt+0x50bc>
  407c1c:	mov	x0, #0x120                 	// #288
  407c20:	bl	402660 <malloc@plt>
  407c24:	str	x0, [sp, #328]
  407c28:	ldr	x0, [sp, #328]
  407c2c:	cmp	x0, #0x0
  407c30:	b.eq	407c48 <ferror@plt+0x50b8>  // b.none
  407c34:	add	x0, sp, #0x28
  407c38:	mov	x2, #0x120                 	// #288
  407c3c:	mov	x1, x0
  407c40:	ldr	x0, [sp, #328]
  407c44:	bl	402430 <memcpy@plt>
  407c48:	ldr	x0, [sp, #328]
  407c4c:	ldp	x29, x30, [sp], #336
  407c50:	ret
  407c54:	stp	x29, x30, [sp, #-48]!
  407c58:	mov	x29, sp
  407c5c:	str	x0, [sp, #24]
  407c60:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  407c64:	add	x0, x0, #0xed8
  407c68:	ldr	w0, [x0]
  407c6c:	cmp	w0, #0x0
  407c70:	b.ne	407c88 <ferror@plt+0x50f8>  // b.any
  407c74:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  407c78:	add	x0, x0, #0xedc
  407c7c:	ldr	w0, [x0]
  407c80:	cmp	w0, #0x0
  407c84:	b.eq	407cf8 <ferror@plt+0x5168>  // b.none
  407c88:	ldr	x0, [sp, #24]
  407c8c:	ldr	w3, [x0, #564]
  407c90:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  407c94:	add	x0, x0, #0xed8
  407c98:	ldr	w1, [x0]
  407c9c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  407ca0:	add	x0, x0, #0xedc
  407ca4:	ldr	w0, [x0]
  407ca8:	and	w0, w1, w0
  407cac:	cmp	w0, #0x0
  407cb0:	b.eq	407cbc <ferror@plt+0x512c>  // b.none
  407cb4:	mov	w0, #0x2                   	// #2
  407cb8:	b	407cc0 <ferror@plt+0x5130>
  407cbc:	mov	w0, #0x1                   	// #1
  407cc0:	add	x1, sp, #0x28
  407cc4:	mov	w2, w0
  407cc8:	mov	w0, w3
  407ccc:	bl	403ca4 <ferror@plt+0x1114>
  407cd0:	cmp	w0, #0x0
  407cd4:	b.le	407d48 <ferror@plt+0x51b8>
  407cd8:	ldr	x0, [sp, #40]
  407cdc:	mov	x1, x0
  407ce0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407ce4:	add	x0, x0, #0xd20
  407ce8:	bl	4044b8 <ferror@plt+0x1928>
  407cec:	ldr	x0, [sp, #40]
  407cf0:	bl	4028e0 <free@plt>
  407cf4:	b	407d48 <ferror@plt+0x51b8>
  407cf8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  407cfc:	add	x0, x0, #0xec8
  407d00:	ldr	w0, [x0]
  407d04:	cmp	w0, #0x0
  407d08:	b.eq	407d48 <ferror@plt+0x51b8>  // b.none
  407d0c:	ldr	x0, [sp, #24]
  407d10:	ldr	w0, [x0, #564]
  407d14:	add	x1, sp, #0x28
  407d18:	mov	w2, #0x0                   	// #0
  407d1c:	bl	403ca4 <ferror@plt+0x1114>
  407d20:	cmp	w0, #0x0
  407d24:	b.le	407d48 <ferror@plt+0x51b8>
  407d28:	ldr	x0, [sp, #40]
  407d2c:	mov	x1, x0
  407d30:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407d34:	add	x0, x0, #0xd20
  407d38:	bl	4044b8 <ferror@plt+0x1928>
  407d3c:	ldr	x0, [sp, #40]
  407d40:	bl	4028e0 <free@plt>
  407d44:	b	407d48 <ferror@plt+0x51b8>
  407d48:	nop
  407d4c:	ldp	x29, x30, [sp], #48
  407d50:	ret
  407d54:	stp	x29, x30, [sp, #-32]!
  407d58:	mov	x29, sp
  407d5c:	str	x0, [sp, #24]
  407d60:	strb	w1, [sp, #23]
  407d64:	ldr	x0, [sp, #24]
  407d68:	bl	405100 <ferror@plt+0x2570>
  407d6c:	ldr	x0, [sp, #24]
  407d70:	add	x4, x0, #0x10
  407d74:	ldr	x0, [sp, #24]
  407d78:	ldr	w1, [x0, #544]
  407d7c:	ldr	x0, [sp, #24]
  407d80:	ldr	w0, [x0, #576]
  407d84:	ldrb	w3, [sp, #23]
  407d88:	mov	w2, w0
  407d8c:	mov	x0, x4
  407d90:	bl	405bd4 <ferror@plt+0x3044>
  407d94:	ldr	x0, [sp, #24]
  407d98:	add	x4, x0, #0x118
  407d9c:	ldr	x0, [sp, #24]
  407da0:	ldr	w0, [x0, #548]
  407da4:	ldrb	w3, [sp, #23]
  407da8:	mov	w2, #0x0                   	// #0
  407dac:	mov	w1, w0
  407db0:	mov	x0, x4
  407db4:	bl	405bd4 <ferror@plt+0x3044>
  407db8:	ldr	x0, [sp, #24]
  407dbc:	bl	407c54 <ferror@plt+0x50c4>
  407dc0:	nop
  407dc4:	ldp	x29, x30, [sp], #32
  407dc8:	ret
  407dcc:	stp	x29, x30, [sp, #-48]!
  407dd0:	mov	x29, sp
  407dd4:	str	x0, [sp, #40]
  407dd8:	str	x1, [sp, #32]
  407ddc:	str	w2, [sp, #28]
  407de0:	str	x3, [sp, #16]
  407de4:	ldr	w0, [sp, #28]
  407de8:	and	w1, w0, #0xffff
  407dec:	ldr	x0, [sp, #16]
  407df0:	strh	w1, [x0, #286]
  407df4:	ldr	x0, [sp, #16]
  407df8:	ldrh	w1, [x0, #286]
  407dfc:	ldr	x0, [sp, #16]
  407e00:	strh	w1, [x0, #22]
  407e04:	ldr	w0, [sp, #28]
  407e08:	cmp	w0, #0x2
  407e0c:	b.ne	407e84 <ferror@plt+0x52f4>  // b.any
  407e10:	ldr	x0, [sp, #16]
  407e14:	add	x1, x0, #0x18
  407e18:	ldr	x0, [sp, #16]
  407e1c:	add	x0, x0, #0x220
  407e20:	mov	x3, x0
  407e24:	mov	x2, x1
  407e28:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407e2c:	add	x1, x0, #0xd30
  407e30:	ldr	x0, [sp, #40]
  407e34:	bl	402a80 <__isoc99_sscanf@plt>
  407e38:	ldr	x0, [sp, #16]
  407e3c:	add	x1, x0, #0x120
  407e40:	ldr	x0, [sp, #16]
  407e44:	add	x0, x0, #0x224
  407e48:	mov	x3, x0
  407e4c:	mov	x2, x1
  407e50:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407e54:	add	x1, x0, #0xd30
  407e58:	ldr	x0, [sp, #32]
  407e5c:	bl	402a80 <__isoc99_sscanf@plt>
  407e60:	ldr	x0, [sp, #16]
  407e64:	mov	w1, #0x4                   	// #4
  407e68:	strh	w1, [x0, #282]
  407e6c:	ldr	x0, [sp, #16]
  407e70:	ldrh	w1, [x0, #282]
  407e74:	ldr	x0, [sp, #16]
  407e78:	strh	w1, [x0, #18]
  407e7c:	mov	w0, #0x0                   	// #0
  407e80:	b	407f54 <ferror@plt+0x53c4>
  407e84:	ldr	x0, [sp, #16]
  407e88:	add	x1, x0, #0x18
  407e8c:	ldr	x0, [sp, #16]
  407e90:	add	x0, x0, #0x18
  407e94:	add	x2, x0, #0x4
  407e98:	ldr	x0, [sp, #16]
  407e9c:	add	x0, x0, #0x18
  407ea0:	add	x3, x0, #0x8
  407ea4:	ldr	x0, [sp, #16]
  407ea8:	add	x0, x0, #0x18
  407eac:	add	x4, x0, #0xc
  407eb0:	ldr	x0, [sp, #16]
  407eb4:	add	x0, x0, #0x220
  407eb8:	mov	x6, x0
  407ebc:	mov	x5, x4
  407ec0:	mov	x4, x3
  407ec4:	mov	x3, x2
  407ec8:	mov	x2, x1
  407ecc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407ed0:	add	x1, x0, #0xd38
  407ed4:	ldr	x0, [sp, #40]
  407ed8:	bl	402a80 <__isoc99_sscanf@plt>
  407edc:	ldr	x0, [sp, #16]
  407ee0:	add	x1, x0, #0x120
  407ee4:	ldr	x0, [sp, #16]
  407ee8:	add	x0, x0, #0x120
  407eec:	add	x2, x0, #0x4
  407ef0:	ldr	x0, [sp, #16]
  407ef4:	add	x0, x0, #0x120
  407ef8:	add	x3, x0, #0x8
  407efc:	ldr	x0, [sp, #16]
  407f00:	add	x0, x0, #0x120
  407f04:	add	x4, x0, #0xc
  407f08:	ldr	x0, [sp, #16]
  407f0c:	add	x0, x0, #0x224
  407f10:	mov	x6, x0
  407f14:	mov	x5, x4
  407f18:	mov	x4, x3
  407f1c:	mov	x3, x2
  407f20:	mov	x2, x1
  407f24:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  407f28:	add	x1, x0, #0xd38
  407f2c:	ldr	x0, [sp, #32]
  407f30:	bl	402a80 <__isoc99_sscanf@plt>
  407f34:	ldr	x0, [sp, #16]
  407f38:	mov	w1, #0x10                  	// #16
  407f3c:	strh	w1, [x0, #282]
  407f40:	ldr	x0, [sp, #16]
  407f44:	ldrh	w1, [x0, #282]
  407f48:	ldr	x0, [sp, #16]
  407f4c:	strh	w1, [x0, #18]
  407f50:	mov	w0, #0x0                   	// #0
  407f54:	ldp	x29, x30, [sp], #48
  407f58:	ret
  407f5c:	stp	x29, x30, [sp, #-64]!
  407f60:	mov	x29, sp
  407f64:	str	x0, [sp, #40]
  407f68:	str	x1, [sp, #32]
  407f6c:	str	x2, [sp, #24]
  407f70:	str	x3, [sp, #16]
  407f74:	mov	w1, #0x3a                  	// #58
  407f78:	ldr	x0, [sp, #40]
  407f7c:	bl	402930 <strchr@plt>
  407f80:	str	x0, [sp, #56]
  407f84:	ldr	x0, [sp, #56]
  407f88:	cmp	x0, #0x0
  407f8c:	b.ne	407f98 <ferror@plt+0x5408>  // b.any
  407f90:	mov	w0, #0xffffffff            	// #-1
  407f94:	b	408034 <ferror@plt+0x54a4>
  407f98:	ldr	x0, [sp, #56]
  407f9c:	add	x1, x0, #0x2
  407fa0:	ldr	x0, [sp, #32]
  407fa4:	str	x1, [x0]
  407fa8:	ldr	x0, [sp, #32]
  407fac:	ldr	x0, [x0]
  407fb0:	mov	w1, #0x3a                  	// #58
  407fb4:	bl	402930 <strchr@plt>
  407fb8:	str	x0, [sp, #56]
  407fbc:	ldr	x0, [sp, #56]
  407fc0:	cmp	x0, #0x0
  407fc4:	b.ne	407fd0 <ferror@plt+0x5440>  // b.any
  407fc8:	mov	w0, #0xffffffff            	// #-1
  407fcc:	b	408034 <ferror@plt+0x54a4>
  407fd0:	ldr	x0, [sp, #56]
  407fd4:	add	x0, x0, #0x5
  407fd8:	strb	wzr, [x0]
  407fdc:	ldr	x0, [sp, #56]
  407fe0:	add	x1, x0, #0x6
  407fe4:	ldr	x0, [sp, #24]
  407fe8:	str	x1, [x0]
  407fec:	ldr	x0, [sp, #24]
  407ff0:	ldr	x0, [x0]
  407ff4:	mov	w1, #0x3a                  	// #58
  407ff8:	bl	402930 <strchr@plt>
  407ffc:	str	x0, [sp, #56]
  408000:	ldr	x0, [sp, #56]
  408004:	cmp	x0, #0x0
  408008:	b.ne	408014 <ferror@plt+0x5484>  // b.any
  40800c:	mov	w0, #0xffffffff            	// #-1
  408010:	b	408034 <ferror@plt+0x54a4>
  408014:	ldr	x0, [sp, #56]
  408018:	add	x0, x0, #0x5
  40801c:	strb	wzr, [x0]
  408020:	ldr	x0, [sp, #56]
  408024:	add	x1, x0, #0x6
  408028:	ldr	x0, [sp, #16]
  40802c:	str	x1, [x0]
  408030:	mov	w0, #0x0                   	// #0
  408034:	ldp	x29, x30, [sp], #64
  408038:	ret
  40803c:	stp	x29, x30, [sp, #-32]!
  408040:	mov	x29, sp
  408044:	str	x0, [sp, #24]
  408048:	str	d0, [sp, #16]
  40804c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  408050:	add	x0, x0, #0x768
  408054:	ldr	w0, [x0]
  408058:	cmp	w0, #0x0
  40805c:	b.eq	408078 <ferror@plt+0x54e8>  // b.none
  408060:	ldr	d0, [sp, #16]
  408064:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408068:	add	x1, x0, #0xd50
  40806c:	ldr	x0, [sp, #24]
  408070:	bl	402560 <sprintf@plt>
  408074:	b	40810c <ferror@plt+0x557c>
  408078:	ldr	d0, [sp, #16]
  40807c:	mov	x0, #0x848000000000        	// #145685290680320
  408080:	movk	x0, #0x412e, lsl #48
  408084:	fmov	d1, x0
  408088:	fcmpe	d0, d1
  40808c:	b.le	4080b8 <ferror@plt+0x5528>
  408090:	mov	x0, #0x848000000000        	// #145685290680320
  408094:	movk	x0, #0x412e, lsl #48
  408098:	fmov	d1, x0
  40809c:	ldr	d0, [sp, #16]
  4080a0:	fdiv	d0, d0, d1
  4080a4:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4080a8:	add	x1, x0, #0xd58
  4080ac:	ldr	x0, [sp, #24]
  4080b0:	bl	402560 <sprintf@plt>
  4080b4:	b	40810c <ferror@plt+0x557c>
  4080b8:	ldr	d0, [sp, #16]
  4080bc:	mov	x0, #0x400000000000        	// #70368744177664
  4080c0:	movk	x0, #0x408f, lsl #48
  4080c4:	fmov	d1, x0
  4080c8:	fcmpe	d0, d1
  4080cc:	b.le	4080f8 <ferror@plt+0x5568>
  4080d0:	mov	x0, #0x400000000000        	// #70368744177664
  4080d4:	movk	x0, #0x408f, lsl #48
  4080d8:	fmov	d1, x0
  4080dc:	ldr	d0, [sp, #16]
  4080e0:	fdiv	d0, d0, d1
  4080e4:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4080e8:	add	x1, x0, #0xd60
  4080ec:	ldr	x0, [sp, #24]
  4080f0:	bl	402560 <sprintf@plt>
  4080f4:	b	40810c <ferror@plt+0x557c>
  4080f8:	ldr	d0, [sp, #16]
  4080fc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408100:	add	x1, x0, #0xd68
  408104:	ldr	x0, [sp, #24]
  408108:	bl	402560 <sprintf@plt>
  40810c:	ldr	x0, [sp, #24]
  408110:	ldp	x29, x30, [sp], #32
  408114:	ret
  408118:	stp	x29, x30, [sp, #-32]!
  40811c:	mov	x29, sp
  408120:	str	x0, [sp, #24]
  408124:	ldr	x0, [sp, #24]
  408128:	ldr	w0, [x0]
  40812c:	cmp	w0, #0x0
  408130:	b.eq	40814c <ferror@plt+0x55bc>  // b.none
  408134:	ldr	x0, [sp, #24]
  408138:	ldr	w0, [x0]
  40813c:	mov	w1, w0
  408140:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408144:	add	x0, x0, #0xd70
  408148:	bl	4044b8 <ferror@plt+0x1928>
  40814c:	ldr	x0, [sp, #24]
  408150:	ldr	w0, [x0, #4]
  408154:	cmp	w0, #0x0
  408158:	b.eq	408184 <ferror@plt+0x55f4>  // b.none
  40815c:	ldr	x0, [sp, #24]
  408160:	ldr	w1, [x0, #4]
  408164:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  408168:	add	x0, x0, #0x590
  40816c:	mov	w1, w1
  408170:	ldr	x0, [x0, x1, lsl #3]
  408174:	mov	x1, x0
  408178:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40817c:	add	x0, x0, #0xd78
  408180:	bl	4044b8 <ferror@plt+0x1928>
  408184:	ldr	x0, [sp, #24]
  408188:	ldr	w0, [x0, #8]
  40818c:	cmp	w0, #0x0
  408190:	b.eq	4081ac <ferror@plt+0x561c>  // b.none
  408194:	ldr	x0, [sp, #24]
  408198:	ldr	w0, [x0, #8]
  40819c:	mov	w1, w0
  4081a0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4081a4:	add	x0, x0, #0xd88
  4081a8:	bl	4044b8 <ferror@plt+0x1928>
  4081ac:	ldr	x0, [sp, #24]
  4081b0:	ldrh	w0, [x0, #12]
  4081b4:	cmp	w0, #0x0
  4081b8:	b.eq	4081d4 <ferror@plt+0x5644>  // b.none
  4081bc:	ldr	x0, [sp, #24]
  4081c0:	ldrh	w0, [x0, #12]
  4081c4:	mov	w1, w0
  4081c8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4081cc:	add	x0, x0, #0xd98
  4081d0:	bl	4044b8 <ferror@plt+0x1928>
  4081d4:	ldr	x0, [sp, #24]
  4081d8:	ldrh	w0, [x0, #14]
  4081dc:	cmp	w0, #0x0
  4081e0:	b.eq	4081fc <ferror@plt+0x566c>  // b.none
  4081e4:	ldr	x0, [sp, #24]
  4081e8:	ldrh	w0, [x0, #14]
  4081ec:	mov	w1, w0
  4081f0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4081f4:	add	x0, x0, #0xda8
  4081f8:	bl	4044b8 <ferror@plt+0x1928>
  4081fc:	ldr	x0, [sp, #24]
  408200:	ldrh	w0, [x0, #16]
  408204:	cmp	w0, #0x0
  408208:	b.eq	408224 <ferror@plt+0x5694>  // b.none
  40820c:	ldr	x0, [sp, #24]
  408210:	ldrh	w0, [x0, #16]
  408214:	mov	w1, w0
  408218:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40821c:	add	x0, x0, #0xdb8
  408220:	bl	4044b8 <ferror@plt+0x1928>
  408224:	ldr	x0, [sp, #24]
  408228:	ldrh	w0, [x0, #18]
  40822c:	cmp	w0, #0x0
  408230:	b.eq	40824c <ferror@plt+0x56bc>  // b.none
  408234:	ldr	x0, [sp, #24]
  408238:	ldrh	w0, [x0, #18]
  40823c:	mov	w1, w0
  408240:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408244:	add	x0, x0, #0xdc8
  408248:	bl	4044b8 <ferror@plt+0x1928>
  40824c:	ldr	x0, [sp, #24]
  408250:	ldr	w0, [x0, #24]
  408254:	cmp	w0, #0x0
  408258:	b.eq	408274 <ferror@plt+0x56e4>  // b.none
  40825c:	ldr	x0, [sp, #24]
  408260:	ldr	w0, [x0, #24]
  408264:	mov	w1, w0
  408268:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40826c:	add	x0, x0, #0xdd8
  408270:	bl	4044b8 <ferror@plt+0x1928>
  408274:	ldr	x0, [sp, #24]
  408278:	ldr	w0, [x0, #28]
  40827c:	cmp	w0, #0x0
  408280:	b.eq	40829c <ferror@plt+0x570c>  // b.none
  408284:	ldr	x0, [sp, #24]
  408288:	ldr	w0, [x0, #28]
  40828c:	mov	w1, w0
  408290:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408294:	add	x0, x0, #0xde8
  408298:	bl	4044b8 <ferror@plt+0x1928>
  40829c:	ldr	x0, [sp, #24]
  4082a0:	ldr	w0, [x0, #32]
  4082a4:	cmp	w0, #0x0
  4082a8:	b.eq	4082c4 <ferror@plt+0x5734>  // b.none
  4082ac:	ldr	x0, [sp, #24]
  4082b0:	ldr	w0, [x0, #32]
  4082b4:	mov	w1, w0
  4082b8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4082bc:	add	x0, x0, #0xdf8
  4082c0:	bl	4044b8 <ferror@plt+0x1928>
  4082c4:	ldr	x0, [sp, #24]
  4082c8:	ldr	w0, [x0, #36]
  4082cc:	cmp	w0, #0x0
  4082d0:	b.eq	4082ec <ferror@plt+0x575c>  // b.none
  4082d4:	ldr	x0, [sp, #24]
  4082d8:	ldr	w0, [x0, #36]
  4082dc:	mov	w1, w0
  4082e0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4082e4:	add	x0, x0, #0xe08
  4082e8:	bl	4044b8 <ferror@plt+0x1928>
  4082ec:	ldr	x0, [sp, #24]
  4082f0:	ldr	w0, [x0, #40]
  4082f4:	cmp	w0, #0x0
  4082f8:	b.eq	408314 <ferror@plt+0x5784>  // b.none
  4082fc:	ldr	x0, [sp, #24]
  408300:	ldr	w0, [x0, #40]
  408304:	mov	w1, w0
  408308:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40830c:	add	x0, x0, #0xe18
  408310:	bl	4044b8 <ferror@plt+0x1928>
  408314:	ldr	x0, [sp, #24]
  408318:	ldr	w0, [x0, #44]
  40831c:	cmp	w0, #0x0
  408320:	b.eq	40833c <ferror@plt+0x57ac>  // b.none
  408324:	ldr	x0, [sp, #24]
  408328:	ldr	w0, [x0, #44]
  40832c:	mov	w1, w0
  408330:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408334:	add	x0, x0, #0xe28
  408338:	bl	4044b8 <ferror@plt+0x1928>
  40833c:	ldr	x0, [sp, #24]
  408340:	ldr	w0, [x0, #48]
  408344:	cmp	w0, #0x0
  408348:	b.eq	408364 <ferror@plt+0x57d4>  // b.none
  40834c:	ldr	x0, [sp, #24]
  408350:	ldr	w0, [x0, #48]
  408354:	mov	w1, w0
  408358:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40835c:	add	x0, x0, #0xe38
  408360:	bl	4044b8 <ferror@plt+0x1928>
  408364:	ldr	x0, [sp, #24]
  408368:	ldrb	w0, [x0, #52]
  40836c:	cmp	w0, #0x0
  408370:	b.eq	40838c <ferror@plt+0x57fc>  // b.none
  408374:	ldr	x0, [sp, #24]
  408378:	ldrb	w0, [x0, #52]
  40837c:	mov	w1, w0
  408380:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408384:	add	x0, x0, #0xe48
  408388:	bl	4044b8 <ferror@plt+0x1928>
  40838c:	ldr	x0, [sp, #24]
  408390:	ldrb	w0, [x0, #53]
  408394:	cmp	w0, #0x0
  408398:	b.eq	4083b4 <ferror@plt+0x5824>  // b.none
  40839c:	ldr	x0, [sp, #24]
  4083a0:	ldrb	w0, [x0, #53]
  4083a4:	mov	w1, w0
  4083a8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4083ac:	add	x0, x0, #0xe58
  4083b0:	bl	4044b8 <ferror@plt+0x1928>
  4083b4:	ldr	x0, [sp, #24]
  4083b8:	ldr	w0, [x0, #344]
  4083bc:	cmp	w0, #0x0
  4083c0:	b.eq	4083dc <ferror@plt+0x584c>  // b.none
  4083c4:	ldr	x0, [sp, #24]
  4083c8:	ldr	w0, [x0, #344]
  4083cc:	mov	w1, w0
  4083d0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4083d4:	add	x0, x0, #0xe68
  4083d8:	bl	4044b8 <ferror@plt+0x1928>
  4083dc:	ldr	x0, [sp, #24]
  4083e0:	ldr	w0, [x0, #348]
  4083e4:	cmp	w0, #0x0
  4083e8:	b.eq	408404 <ferror@plt+0x5874>  // b.none
  4083ec:	ldr	x0, [sp, #24]
  4083f0:	ldr	w0, [x0, #348]
  4083f4:	mov	w1, w0
  4083f8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4083fc:	add	x0, x0, #0xe78
  408400:	bl	4044b8 <ferror@plt+0x1928>
  408404:	ldr	x0, [sp, #24]
  408408:	ldr	w0, [x0, #352]
  40840c:	cmp	w0, #0x0
  408410:	b.eq	40842c <ferror@plt+0x589c>  // b.none
  408414:	ldr	x0, [sp, #24]
  408418:	ldr	w0, [x0, #352]
  40841c:	mov	w1, w0
  408420:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408424:	add	x0, x0, #0xe88
  408428:	bl	4044b8 <ferror@plt+0x1928>
  40842c:	ldr	x0, [sp, #24]
  408430:	ldrb	w0, [x0, #356]
  408434:	cmp	w0, #0x0
  408438:	b.eq	408454 <ferror@plt+0x58c4>  // b.none
  40843c:	ldr	x0, [sp, #24]
  408440:	ldrb	w0, [x0, #356]
  408444:	mov	w1, w0
  408448:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40844c:	add	x0, x0, #0xe98
  408450:	bl	4044b8 <ferror@plt+0x1928>
  408454:	ldr	x0, [sp, #24]
  408458:	ldrb	w0, [x0, #357]
  40845c:	cmp	w0, #0x0
  408460:	b.eq	40847c <ferror@plt+0x58ec>  // b.none
  408464:	ldr	x0, [sp, #24]
  408468:	ldrb	w0, [x0, #357]
  40846c:	mov	w1, w0
  408470:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408474:	add	x0, x0, #0xea8
  408478:	bl	4044b8 <ferror@plt+0x1928>
  40847c:	ldr	x0, [sp, #24]
  408480:	ldrb	w0, [x0, #358]
  408484:	cmp	w0, #0x0
  408488:	b.eq	4084a4 <ferror@plt+0x5914>  // b.none
  40848c:	ldr	x0, [sp, #24]
  408490:	ldrb	w0, [x0, #358]
  408494:	mov	w1, w0
  408498:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40849c:	add	x0, x0, #0xeb8
  4084a0:	bl	4044b8 <ferror@plt+0x1928>
  4084a4:	ldr	x0, [sp, #24]
  4084a8:	ldrb	w0, [x0, #359]
  4084ac:	cmp	w0, #0x0
  4084b0:	b.eq	4084cc <ferror@plt+0x593c>  // b.none
  4084b4:	ldr	x0, [sp, #24]
  4084b8:	ldrb	w0, [x0, #359]
  4084bc:	mov	w1, w0
  4084c0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4084c4:	add	x0, x0, #0xec8
  4084c8:	bl	4044b8 <ferror@plt+0x1928>
  4084cc:	nop
  4084d0:	ldp	x29, x30, [sp], #32
  4084d4:	ret
  4084d8:	stp	x29, x30, [sp, #-112]!
  4084dc:	mov	x29, sp
  4084e0:	str	x0, [sp, #24]
  4084e4:	ldr	x0, [sp, #24]
  4084e8:	ldrb	w0, [x0, #912]
  4084ec:	cmp	w0, #0x0
  4084f0:	b.eq	408500 <ferror@plt+0x5970>  // b.none
  4084f4:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4084f8:	add	x0, x0, #0xed8
  4084fc:	bl	4044b8 <ferror@plt+0x1928>
  408500:	ldr	x0, [sp, #24]
  408504:	ldrb	w0, [x0, #913]
  408508:	cmp	w0, #0x0
  40850c:	b.eq	40851c <ferror@plt+0x598c>  // b.none
  408510:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408514:	add	x0, x0, #0xee0
  408518:	bl	4044b8 <ferror@plt+0x1928>
  40851c:	ldr	x0, [sp, #24]
  408520:	ldrb	w0, [x0, #914]
  408524:	cmp	w0, #0x0
  408528:	b.eq	408538 <ferror@plt+0x59a8>  // b.none
  40852c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408530:	add	x0, x0, #0xee8
  408534:	bl	4044b8 <ferror@plt+0x1928>
  408538:	ldr	x0, [sp, #24]
  40853c:	ldrb	w0, [x0, #915]
  408540:	cmp	w0, #0x0
  408544:	b.eq	408554 <ferror@plt+0x59c4>  // b.none
  408548:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40854c:	add	x0, x0, #0xef0
  408550:	bl	4044b8 <ferror@plt+0x1928>
  408554:	ldr	x0, [sp, #24]
  408558:	ldrb	w0, [x0, #916]
  40855c:	cmp	w0, #0x0
  408560:	b.eq	408570 <ferror@plt+0x59e0>  // b.none
  408564:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408568:	add	x0, x0, #0xf00
  40856c:	bl	4044b8 <ferror@plt+0x1928>
  408570:	ldr	x0, [sp, #24]
  408574:	ldrb	w0, [x0, #628]
  408578:	cmp	w0, #0x0
  40857c:	b.eq	408598 <ferror@plt+0x5a08>  // b.none
  408580:	ldr	x0, [sp, #24]
  408584:	add	x0, x0, #0x274
  408588:	mov	x1, x0
  40858c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408590:	add	x0, x0, #0xf10
  408594:	bl	4044b8 <ferror@plt+0x1928>
  408598:	ldr	x0, [sp, #24]
  40859c:	ldrb	w0, [x0, #917]
  4085a0:	cmp	w0, #0x0
  4085a4:	b.eq	4085c8 <ferror@plt+0x5a38>  // b.none
  4085a8:	ldr	x0, [sp, #24]
  4085ac:	ldr	w1, [x0, #704]
  4085b0:	ldr	x0, [sp, #24]
  4085b4:	ldr	w0, [x0, #708]
  4085b8:	mov	w2, w0
  4085bc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4085c0:	add	x0, x0, #0xf18
  4085c4:	bl	4044b8 <ferror@plt+0x1928>
  4085c8:	ldr	x0, [sp, #24]
  4085cc:	ldr	d0, [x0, #648]
  4085d0:	fcmp	d0, #0.0
  4085d4:	b.eq	4085ec <ferror@plt+0x5a5c>  // b.none
  4085d8:	ldr	x0, [sp, #24]
  4085dc:	ldr	d0, [x0, #648]
  4085e0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4085e4:	add	x0, x0, #0xf28
  4085e8:	bl	4044b8 <ferror@plt+0x1928>
  4085ec:	ldr	x0, [sp, #24]
  4085f0:	ldr	w0, [x0, #688]
  4085f4:	cmp	w0, #0x0
  4085f8:	b.eq	408614 <ferror@plt+0x5a84>  // b.none
  4085fc:	ldr	x0, [sp, #24]
  408600:	ldr	w0, [x0, #688]
  408604:	mov	w1, w0
  408608:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40860c:	add	x0, x0, #0xf30
  408610:	bl	4044b8 <ferror@plt+0x1928>
  408614:	ldr	x0, [sp, #24]
  408618:	ldr	d0, [x0, #664]
  40861c:	fcmp	d0, #0.0
  408620:	b.eq	408640 <ferror@plt+0x5ab0>  // b.none
  408624:	ldr	x0, [sp, #24]
  408628:	ldr	d0, [x0, #664]
  40862c:	ldr	x0, [sp, #24]
  408630:	ldr	d1, [x0, #672]
  408634:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408638:	add	x0, x0, #0xf40
  40863c:	bl	4044b8 <ferror@plt+0x1928>
  408640:	ldr	x0, [sp, #24]
  408644:	ldr	d0, [x0, #656]
  408648:	fcmp	d0, #0.0
  40864c:	b.eq	408664 <ferror@plt+0x5ad4>  // b.none
  408650:	ldr	x0, [sp, #24]
  408654:	ldr	d0, [x0, #656]
  408658:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40865c:	add	x0, x0, #0xf50
  408660:	bl	4044b8 <ferror@plt+0x1928>
  408664:	ldr	x0, [sp, #24]
  408668:	ldr	w0, [x0, #680]
  40866c:	cmp	w0, #0x0
  408670:	b.eq	40868c <ferror@plt+0x5afc>  // b.none
  408674:	ldr	x0, [sp, #24]
  408678:	ldr	w0, [x0, #680]
  40867c:	mov	w1, w0
  408680:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408684:	add	x0, x0, #0xf58
  408688:	bl	4044b8 <ferror@plt+0x1928>
  40868c:	ldr	x0, [sp, #24]
  408690:	ldr	w0, [x0, #680]
  408694:	and	w0, w0, #0x1
  408698:	cmp	w0, #0x0
  40869c:	b.eq	4086ac <ferror@plt+0x5b1c>  // b.none
  4086a0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4086a4:	add	x0, x0, #0xf68
  4086a8:	bl	4044b8 <ferror@plt+0x1928>
  4086ac:	ldr	x0, [sp, #24]
  4086b0:	ldr	w0, [x0, #712]
  4086b4:	cmp	w0, #0x0
  4086b8:	b.eq	4086d4 <ferror@plt+0x5b44>  // b.none
  4086bc:	ldr	x0, [sp, #24]
  4086c0:	ldr	w0, [x0, #712]
  4086c4:	mov	w1, w0
  4086c8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4086cc:	add	x0, x0, #0xf70
  4086d0:	bl	4044b8 <ferror@plt+0x1928>
  4086d4:	ldr	x0, [sp, #24]
  4086d8:	ldr	w0, [x0, #724]
  4086dc:	cmp	w0, #0x0
  4086e0:	b.eq	4086fc <ferror@plt+0x5b6c>  // b.none
  4086e4:	ldr	x0, [sp, #24]
  4086e8:	ldr	w0, [x0, #724]
  4086ec:	mov	w1, w0
  4086f0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4086f4:	add	x0, x0, #0xf78
  4086f8:	bl	4044b8 <ferror@plt+0x1928>
  4086fc:	ldr	x0, [sp, #24]
  408700:	ldr	w0, [x0, #716]
  408704:	cmp	w0, #0x0
  408708:	b.eq	408724 <ferror@plt+0x5b94>  // b.none
  40870c:	ldr	x0, [sp, #24]
  408710:	ldr	w0, [x0, #716]
  408714:	mov	w1, w0
  408718:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40871c:	add	x0, x0, #0xf88
  408720:	bl	4044b8 <ferror@plt+0x1928>
  408724:	ldr	x0, [sp, #24]
  408728:	ldr	w0, [x0, #720]
  40872c:	cmp	w0, #0x0
  408730:	b.eq	40874c <ferror@plt+0x5bbc>  // b.none
  408734:	ldr	x0, [sp, #24]
  408738:	ldr	w0, [x0, #720]
  40873c:	mov	w1, w0
  408740:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408744:	add	x0, x0, #0xf98
  408748:	bl	4044b8 <ferror@plt+0x1928>
  40874c:	ldr	x0, [sp, #24]
  408750:	ldr	w0, [x0, #728]
  408754:	cmp	w0, #0x0
  408758:	b.eq	408774 <ferror@plt+0x5be4>  // b.none
  40875c:	ldr	x0, [sp, #24]
  408760:	ldr	w0, [x0, #728]
  408764:	mov	w1, w0
  408768:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40876c:	add	x0, x0, #0xfa8
  408770:	bl	4044b8 <ferror@plt+0x1928>
  408774:	ldr	x0, [sp, #24]
  408778:	ldr	w0, [x0, #684]
  40877c:	cmp	w0, #0x0
  408780:	b.eq	40879c <ferror@plt+0x5c0c>  // b.none
  408784:	ldr	x0, [sp, #24]
  408788:	ldr	w0, [x0, #684]
  40878c:	mov	w1, w0
  408790:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  408794:	add	x0, x0, #0xfb8
  408798:	bl	4044b8 <ferror@plt+0x1928>
  40879c:	ldr	x0, [sp, #24]
  4087a0:	ldr	x0, [x0, #896]
  4087a4:	cmp	x0, #0x0
  4087a8:	b.eq	4087c4 <ferror@plt+0x5c34>  // b.none
  4087ac:	ldr	x0, [sp, #24]
  4087b0:	ldr	x0, [x0, #896]
  4087b4:	mov	x1, x0
  4087b8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4087bc:	add	x0, x0, #0xfc8
  4087c0:	bl	4044b8 <ferror@plt+0x1928>
  4087c4:	ldr	x0, [sp, #24]
  4087c8:	ldr	x0, [x0, #904]
  4087cc:	cmp	x0, #0x0
  4087d0:	b.eq	4087ec <ferror@plt+0x5c5c>  // b.none
  4087d4:	ldr	x0, [sp, #24]
  4087d8:	ldr	x0, [x0, #904]
  4087dc:	mov	x1, x0
  4087e0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  4087e4:	add	x0, x0, #0xfe0
  4087e8:	bl	4044b8 <ferror@plt+0x1928>
  4087ec:	ldr	x0, [sp, #24]
  4087f0:	ldr	x0, [x0, #768]
  4087f4:	cmp	x0, #0x0
  4087f8:	b.eq	408814 <ferror@plt+0x5c84>  // b.none
  4087fc:	ldr	x0, [sp, #24]
  408800:	ldr	x0, [x0, #768]
  408804:	mov	x1, x0
  408808:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40880c:	add	x0, x0, #0xff8
  408810:	bl	4044b8 <ferror@plt+0x1928>
  408814:	ldr	x0, [sp, #24]
  408818:	ldr	x0, [x0, #776]
  40881c:	cmp	x0, #0x0
  408820:	b.eq	40883c <ferror@plt+0x5cac>  // b.none
  408824:	ldr	x0, [sp, #24]
  408828:	ldr	x0, [x0, #776]
  40882c:	mov	x1, x0
  408830:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408834:	add	x0, x0, #0x10
  408838:	bl	4044b8 <ferror@plt+0x1928>
  40883c:	ldr	x0, [sp, #24]
  408840:	ldr	w0, [x0, #784]
  408844:	cmp	w0, #0x0
  408848:	b.eq	408864 <ferror@plt+0x5cd4>  // b.none
  40884c:	ldr	x0, [sp, #24]
  408850:	ldr	w0, [x0, #784]
  408854:	mov	w1, w0
  408858:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40885c:	add	x0, x0, #0x28
  408860:	bl	4044b8 <ferror@plt+0x1928>
  408864:	ldr	x0, [sp, #24]
  408868:	ldr	w0, [x0, #788]
  40886c:	cmp	w0, #0x0
  408870:	b.eq	40888c <ferror@plt+0x5cfc>  // b.none
  408874:	ldr	x0, [sp, #24]
  408878:	ldr	w0, [x0, #788]
  40887c:	mov	w1, w0
  408880:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408884:	add	x0, x0, #0x38
  408888:	bl	4044b8 <ferror@plt+0x1928>
  40888c:	ldr	x0, [sp, #24]
  408890:	ldr	w0, [x0, #792]
  408894:	cmp	w0, #0x0
  408898:	b.eq	4088b4 <ferror@plt+0x5d24>  // b.none
  40889c:	ldr	x0, [sp, #24]
  4088a0:	ldr	w0, [x0, #792]
  4088a4:	mov	w1, w0
  4088a8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  4088ac:	add	x0, x0, #0x48
  4088b0:	bl	4044b8 <ferror@plt+0x1928>
  4088b4:	ldr	x0, [sp, #24]
  4088b8:	ldr	w0, [x0, #796]
  4088bc:	cmp	w0, #0x0
  4088c0:	b.eq	4088dc <ferror@plt+0x5d4c>  // b.none
  4088c4:	ldr	x0, [sp, #24]
  4088c8:	ldr	w0, [x0, #796]
  4088cc:	mov	w1, w0
  4088d0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  4088d4:	add	x0, x0, #0x60
  4088d8:	bl	4044b8 <ferror@plt+0x1928>
  4088dc:	ldr	x0, [sp, #24]
  4088e0:	ldr	x0, [x0, #920]
  4088e4:	cmp	x0, #0x0
  4088e8:	b.eq	408940 <ferror@plt+0x5db0>  // b.none
  4088ec:	ldr	x0, [sp, #24]
  4088f0:	ldr	x0, [x0, #920]
  4088f4:	ldrb	w0, [x0, #16]
  4088f8:	cmp	w0, #0x0
  4088fc:	b.eq	408940 <ferror@plt+0x5db0>  // b.none
  408900:	ldr	x0, [sp, #24]
  408904:	ldr	x0, [x0, #920]
  408908:	str	x0, [sp, #104]
  40890c:	ldr	x0, [sp, #104]
  408910:	ldr	w1, [x0]
  408914:	ldr	x0, [sp, #104]
  408918:	ldr	w2, [x0, #4]
  40891c:	ldr	x0, [sp, #104]
  408920:	ldr	w3, [x0, #8]
  408924:	ldr	x0, [sp, #104]
  408928:	ldr	w0, [x0, #12]
  40892c:	mov	w4, w0
  408930:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408934:	add	x0, x0, #0x78
  408938:	bl	4044b8 <ferror@plt+0x1928>
  40893c:	b	40895c <ferror@plt+0x5dcc>
  408940:	ldr	x0, [sp, #24]
  408944:	ldr	x0, [x0, #920]
  408948:	cmp	x0, #0x0
  40894c:	b.eq	40895c <ferror@plt+0x5dcc>  // b.none
  408950:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408954:	add	x0, x0, #0xb0
  408958:	bl	4044b8 <ferror@plt+0x1928>
  40895c:	ldr	x0, [sp, #24]
  408960:	ldr	x0, [x0, #928]
  408964:	cmp	x0, #0x0
  408968:	b.eq	408a74 <ferror@plt+0x5ee4>  // b.none
  40896c:	ldr	x0, [sp, #24]
  408970:	ldr	x0, [x0, #928]
  408974:	ldr	w0, [x0, #4]
  408978:	mov	w0, w0
  40897c:	str	x0, [sp, #96]
  408980:	ldr	x0, [sp, #96]
  408984:	lsl	x0, x0, #32
  408988:	str	x0, [sp, #96]
  40898c:	ldr	x0, [sp, #24]
  408990:	ldr	x0, [x0, #928]
  408994:	ldr	w0, [x0]
  408998:	mov	w0, w0
  40899c:	ldr	x1, [sp, #96]
  4089a0:	orr	x0, x1, x0
  4089a4:	str	x0, [sp, #96]
  4089a8:	ldr	d0, [sp, #96]
  4089ac:	ucvtf	d1, d0
  4089b0:	fmov	d0, #8.000000000000000000e+00
  4089b4:	fmul	d0, d1, d0
  4089b8:	add	x0, sp, #0x20
  4089bc:	bl	40803c <ferror@plt+0x54ac>
  4089c0:	mov	x1, x0
  4089c4:	ldr	x0, [sp, #24]
  4089c8:	ldr	x0, [x0, #928]
  4089cc:	ldr	w0, [x0, #8]
  4089d0:	ucvtf	d0, w0
  4089d4:	mov	x0, #0x400000000000        	// #70368744177664
  4089d8:	movk	x0, #0x408f, lsl #48
  4089dc:	fmov	d1, x0
  4089e0:	fdiv	d0, d0, d1
  4089e4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  4089e8:	add	x0, x0, #0xc8
  4089ec:	bl	4044b8 <ferror@plt+0x1928>
  4089f0:	ldr	x0, [sp, #24]
  4089f4:	ldr	x0, [x0, #928]
  4089f8:	ldr	w0, [x0, #12]
  4089fc:	cmp	w0, #0x0
  408a00:	b.eq	408a2c <ferror@plt+0x5e9c>  // b.none
  408a04:	ldr	x0, [sp, #24]
  408a08:	ldr	x0, [x0, #928]
  408a0c:	ldr	w0, [x0, #12]
  408a10:	ucvtf	d0, w0
  408a14:	mov	x0, #0x4070000000000000    	// #4643211215818981376
  408a18:	fmov	d1, x0
  408a1c:	fdiv	d0, d0, d1
  408a20:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408a24:	add	x0, x0, #0xe0
  408a28:	bl	4044b8 <ferror@plt+0x1928>
  408a2c:	ldr	x0, [sp, #24]
  408a30:	ldr	x0, [x0, #928]
  408a34:	ldr	w0, [x0, #16]
  408a38:	cmp	w0, #0x0
  408a3c:	b.eq	408a68 <ferror@plt+0x5ed8>  // b.none
  408a40:	ldr	x0, [sp, #24]
  408a44:	ldr	x0, [x0, #928]
  408a48:	ldr	w0, [x0, #16]
  408a4c:	ucvtf	d0, w0
  408a50:	mov	x0, #0x4070000000000000    	// #4643211215818981376
  408a54:	fmov	d1, x0
  408a58:	fdiv	d0, d0, d1
  408a5c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408a60:	add	x0, x0, #0xf0
  408a64:	bl	4044b8 <ferror@plt+0x1928>
  408a68:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408a6c:	add	x0, x0, #0x100
  408a70:	bl	4044b8 <ferror@plt+0x1928>
  408a74:	ldr	x0, [sp, #24]
  408a78:	ldr	d0, [x0, #696]
  408a7c:	fcmp	d0, #0.0
  408a80:	b.eq	408aa4 <ferror@plt+0x5f14>  // b.none
  408a84:	ldr	x0, [sp, #24]
  408a88:	ldr	d0, [x0, #696]
  408a8c:	add	x0, sp, #0x20
  408a90:	bl	40803c <ferror@plt+0x54ac>
  408a94:	mov	x1, x0
  408a98:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408a9c:	add	x0, x0, #0x108
  408aa0:	bl	4044b8 <ferror@plt+0x1928>
  408aa4:	ldr	x0, [sp, #24]
  408aa8:	ldr	w0, [x0, #732]
  408aac:	cmp	w0, #0x0
  408ab0:	b.eq	408acc <ferror@plt+0x5f3c>  // b.none
  408ab4:	ldr	x0, [sp, #24]
  408ab8:	ldr	w0, [x0, #732]
  408abc:	mov	w1, w0
  408ac0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408ac4:	add	x0, x0, #0x118
  408ac8:	bl	4044b8 <ferror@plt+0x1928>
  408acc:	ldr	x0, [sp, #24]
  408ad0:	ldr	w0, [x0, #736]
  408ad4:	cmp	w0, #0x0
  408ad8:	b.eq	408af4 <ferror@plt+0x5f64>  // b.none
  408adc:	ldr	x0, [sp, #24]
  408ae0:	ldr	w0, [x0, #736]
  408ae4:	mov	w1, w0
  408ae8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408aec:	add	x0, x0, #0x128
  408af0:	bl	4044b8 <ferror@plt+0x1928>
  408af4:	ldr	x0, [sp, #24]
  408af8:	ldr	w0, [x0, #740]
  408afc:	cmp	w0, #0x0
  408b00:	b.eq	408b1c <ferror@plt+0x5f8c>  // b.none
  408b04:	ldr	x0, [sp, #24]
  408b08:	ldr	w0, [x0, #740]
  408b0c:	mov	w1, w0
  408b10:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408b14:	add	x0, x0, #0x138
  408b18:	bl	4044b8 <ferror@plt+0x1928>
  408b1c:	ldr	x0, [sp, #24]
  408b20:	ldr	d0, [x0, #744]
  408b24:	fcmp	d0, #0.0
  408b28:	b.eq	408b7c <ferror@plt+0x5fec>  // b.none
  408b2c:	ldr	x0, [sp, #24]
  408b30:	ldr	d0, [x0, #744]
  408b34:	add	x0, sp, #0x20
  408b38:	bl	40803c <ferror@plt+0x54ac>
  408b3c:	mov	x1, x0
  408b40:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408b44:	add	x0, x0, #0x148
  408b48:	bl	4044b8 <ferror@plt+0x1928>
  408b4c:	ldr	x0, [sp, #24]
  408b50:	ldr	d0, [x0, #752]
  408b54:	fcmp	d0, #0.0
  408b58:	b.eq	408b7c <ferror@plt+0x5fec>  // b.none
  408b5c:	ldr	x0, [sp, #24]
  408b60:	ldr	d0, [x0, #752]
  408b64:	add	x0, sp, #0x20
  408b68:	bl	40803c <ferror@plt+0x54ac>
  408b6c:	mov	x1, x0
  408b70:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408b74:	add	x0, x0, #0x160
  408b78:	bl	4044b8 <ferror@plt+0x1928>
  408b7c:	ldr	x0, [sp, #24]
  408b80:	ldr	d0, [x0, #760]
  408b84:	fcmp	d0, #0.0
  408b88:	b.eq	408bac <ferror@plt+0x601c>  // b.none
  408b8c:	ldr	x0, [sp, #24]
  408b90:	ldr	d0, [x0, #760]
  408b94:	add	x0, sp, #0x20
  408b98:	bl	40803c <ferror@plt+0x54ac>
  408b9c:	mov	x1, x0
  408ba0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408ba4:	add	x0, x0, #0x168
  408ba8:	bl	4044b8 <ferror@plt+0x1928>
  408bac:	ldr	x0, [sp, #24]
  408bb0:	ldr	w0, [x0, #832]
  408bb4:	cmp	w0, #0x0
  408bb8:	b.eq	408bd4 <ferror@plt+0x6044>  // b.none
  408bbc:	ldr	x0, [sp, #24]
  408bc0:	ldr	w0, [x0, #832]
  408bc4:	mov	w1, w0
  408bc8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408bcc:	add	x0, x0, #0x180
  408bd0:	bl	4044b8 <ferror@plt+0x1928>
  408bd4:	ldr	x0, [sp, #24]
  408bd8:	ldr	w0, [x0, #836]
  408bdc:	cmp	w0, #0x0
  408be0:	b.eq	408bfc <ferror@plt+0x606c>  // b.none
  408be4:	ldr	x0, [sp, #24]
  408be8:	ldr	w0, [x0, #836]
  408bec:	mov	w1, w0
  408bf0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408bf4:	add	x0, x0, #0x190
  408bf8:	bl	4044b8 <ferror@plt+0x1928>
  408bfc:	ldr	x0, [sp, #24]
  408c00:	ldrb	w0, [x0, #918]
  408c04:	cmp	w0, #0x0
  408c08:	b.eq	408c18 <ferror@plt+0x6088>  // b.none
  408c0c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408c10:	add	x0, x0, #0x1a8
  408c14:	bl	4044b8 <ferror@plt+0x1928>
  408c18:	ldr	x0, [sp, #24]
  408c1c:	ldr	x0, [x0, #872]
  408c20:	cmp	x0, #0x0
  408c24:	b.eq	408d2c <ferror@plt+0x619c>  // b.none
  408c28:	ldr	x0, [sp, #24]
  408c2c:	ldr	x0, [x0, #872]
  408c30:	lsr	x1, x0, #3
  408c34:	mov	x0, #0xf7cf                	// #63439
  408c38:	movk	x0, #0xe353, lsl #16
  408c3c:	movk	x0, #0x9ba5, lsl #32
  408c40:	movk	x0, #0x20c4, lsl #48
  408c44:	umulh	x0, x1, x0
  408c48:	lsr	x0, x0, #4
  408c4c:	mov	x1, x0
  408c50:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408c54:	add	x0, x0, #0x1b8
  408c58:	bl	4044b8 <ferror@plt+0x1928>
  408c5c:	ldr	x0, [sp, #24]
  408c60:	ldr	x0, [x0, #880]
  408c64:	cmp	x0, #0x0
  408c68:	b.eq	408cc4 <ferror@plt+0x6134>  // b.none
  408c6c:	ldr	x0, [sp, #24]
  408c70:	ldr	x0, [x0, #880]
  408c74:	lsr	x1, x0, #3
  408c78:	mov	x0, #0xf7cf                	// #63439
  408c7c:	movk	x0, #0xe353, lsl #16
  408c80:	movk	x0, #0x9ba5, lsl #32
  408c84:	movk	x0, #0x20c4, lsl #48
  408c88:	umulh	x0, x1, x0
  408c8c:	lsr	x1, x0, #4
  408c90:	ldr	x0, [sp, #24]
  408c94:	ldr	d0, [x0, #880]
  408c98:	ucvtf	d0, d0
  408c9c:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  408ca0:	fmov	d1, x0
  408ca4:	fmul	d1, d0, d1
  408ca8:	ldr	x0, [sp, #24]
  408cac:	ldr	d0, [x0, #872]
  408cb0:	ucvtf	d0, d0
  408cb4:	fdiv	d0, d1, d0
  408cb8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408cbc:	add	x0, x0, #0x1c8
  408cc0:	bl	4044b8 <ferror@plt+0x1928>
  408cc4:	ldr	x0, [sp, #24]
  408cc8:	ldr	x0, [x0, #888]
  408ccc:	cmp	x0, #0x0
  408cd0:	b.eq	408d2c <ferror@plt+0x619c>  // b.none
  408cd4:	ldr	x0, [sp, #24]
  408cd8:	ldr	x0, [x0, #888]
  408cdc:	lsr	x1, x0, #3
  408ce0:	mov	x0, #0xf7cf                	// #63439
  408ce4:	movk	x0, #0xe353, lsl #16
  408ce8:	movk	x0, #0x9ba5, lsl #32
  408cec:	movk	x0, #0x20c4, lsl #48
  408cf0:	umulh	x0, x1, x0
  408cf4:	lsr	x1, x0, #4
  408cf8:	ldr	x0, [sp, #24]
  408cfc:	ldr	d0, [x0, #888]
  408d00:	ucvtf	d0, d0
  408d04:	mov	x0, #0x4059000000000000    	// #4636737291354636288
  408d08:	fmov	d1, x0
  408d0c:	fmul	d1, d0, d1
  408d10:	ldr	x0, [sp, #24]
  408d14:	ldr	d0, [x0, #872]
  408d18:	ucvtf	d0, d0
  408d1c:	fdiv	d0, d1, d0
  408d20:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408d24:	add	x0, x0, #0x1e8
  408d28:	bl	4044b8 <ferror@plt+0x1928>
  408d2c:	ldr	x0, [sp, #24]
  408d30:	ldr	w0, [x0, #800]
  408d34:	cmp	w0, #0x0
  408d38:	b.eq	408d54 <ferror@plt+0x61c4>  // b.none
  408d3c:	ldr	x0, [sp, #24]
  408d40:	ldr	w0, [x0, #800]
  408d44:	mov	w1, w0
  408d48:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408d4c:	add	x0, x0, #0x208
  408d50:	bl	4044b8 <ferror@plt+0x1928>
  408d54:	ldr	x0, [sp, #24]
  408d58:	ldr	w0, [x0, #804]
  408d5c:	cmp	w0, #0x0
  408d60:	b.ne	408d74 <ferror@plt+0x61e4>  // b.any
  408d64:	ldr	x0, [sp, #24]
  408d68:	ldr	w0, [x0, #808]
  408d6c:	cmp	w0, #0x0
  408d70:	b.eq	408d94 <ferror@plt+0x6204>  // b.none
  408d74:	ldr	x0, [sp, #24]
  408d78:	ldr	w1, [x0, #804]
  408d7c:	ldr	x0, [sp, #24]
  408d80:	ldr	w0, [x0, #808]
  408d84:	mov	w2, w0
  408d88:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408d8c:	add	x0, x0, #0x218
  408d90:	bl	4044b8 <ferror@plt+0x1928>
  408d94:	ldr	x0, [sp, #24]
  408d98:	ldr	w0, [x0, #812]
  408d9c:	cmp	w0, #0x0
  408da0:	b.eq	408dbc <ferror@plt+0x622c>  // b.none
  408da4:	ldr	x0, [sp, #24]
  408da8:	ldr	w0, [x0, #812]
  408dac:	mov	w1, w0
  408db0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408db4:	add	x0, x0, #0x228
  408db8:	bl	4044b8 <ferror@plt+0x1928>
  408dbc:	ldr	x0, [sp, #24]
  408dc0:	ldr	w0, [x0, #816]
  408dc4:	cmp	w0, #0x0
  408dc8:	b.eq	408df4 <ferror@plt+0x6264>  // b.none
  408dcc:	ldr	x0, [sp, #24]
  408dd0:	ldr	w0, [x0, #552]
  408dd4:	cmp	w0, #0xa
  408dd8:	b.eq	408df4 <ferror@plt+0x6264>  // b.none
  408ddc:	ldr	x0, [sp, #24]
  408de0:	ldr	w0, [x0, #816]
  408de4:	mov	w1, w0
  408de8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408dec:	add	x0, x0, #0x238
  408df0:	bl	4044b8 <ferror@plt+0x1928>
  408df4:	ldr	x0, [sp, #24]
  408df8:	ldr	w0, [x0, #840]
  408dfc:	cmp	w0, #0x0
  408e00:	b.eq	408e1c <ferror@plt+0x628c>  // b.none
  408e04:	ldr	x0, [sp, #24]
  408e08:	ldr	w0, [x0, #840]
  408e0c:	mov	w1, w0
  408e10:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408e14:	add	x0, x0, #0x248
  408e18:	bl	4044b8 <ferror@plt+0x1928>
  408e1c:	ldr	x0, [sp, #24]
  408e20:	ldr	w0, [x0, #820]
  408e24:	cmp	w0, #0x0
  408e28:	b.eq	408e44 <ferror@plt+0x62b4>  // b.none
  408e2c:	ldr	x0, [sp, #24]
  408e30:	ldr	w0, [x0, #820]
  408e34:	mov	w1, w0
  408e38:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408e3c:	add	x0, x0, #0x258
  408e40:	bl	4044b8 <ferror@plt+0x1928>
  408e44:	ldr	x0, [sp, #24]
  408e48:	ldr	w0, [x0, #824]
  408e4c:	cmp	w0, #0x3
  408e50:	b.eq	408e6c <ferror@plt+0x62dc>  // b.none
  408e54:	ldr	x0, [sp, #24]
  408e58:	ldr	w0, [x0, #824]
  408e5c:	mov	w1, w0
  408e60:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408e64:	add	x0, x0, #0x268
  408e68:	bl	4044b8 <ferror@plt+0x1928>
  408e6c:	ldr	x0, [sp, #24]
  408e70:	ldr	w0, [x0, #844]
  408e74:	cmp	w0, #0x0
  408e78:	b.eq	408e94 <ferror@plt+0x6304>  // b.none
  408e7c:	ldr	x0, [sp, #24]
  408e80:	ldr	w0, [x0, #844]
  408e84:	mov	w1, w0
  408e88:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408e8c:	add	x0, x0, #0x278
  408e90:	bl	4044b8 <ferror@plt+0x1928>
  408e94:	ldr	x0, [sp, #24]
  408e98:	ldr	d0, [x0, #848]
  408e9c:	fcmp	d0, #0.0
  408ea0:	b.eq	408eb8 <ferror@plt+0x6328>  // b.none
  408ea4:	ldr	x0, [sp, #24]
  408ea8:	ldr	d0, [x0, #848]
  408eac:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408eb0:	add	x0, x0, #0x288
  408eb4:	bl	4044b8 <ferror@plt+0x1928>
  408eb8:	ldr	x0, [sp, #24]
  408ebc:	ldr	w0, [x0, #864]
  408ec0:	cmp	w0, #0x0
  408ec4:	b.eq	408ee0 <ferror@plt+0x6350>  // b.none
  408ec8:	ldr	x0, [sp, #24]
  408ecc:	ldr	w0, [x0, #864]
  408ed0:	mov	w1, w0
  408ed4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408ed8:	add	x0, x0, #0x298
  408edc:	bl	4044b8 <ferror@plt+0x1928>
  408ee0:	ldr	x0, [sp, #24]
  408ee4:	ldr	w0, [x0, #868]
  408ee8:	cmp	w0, #0x0
  408eec:	b.eq	408f08 <ferror@plt+0x6378>  // b.none
  408ef0:	ldr	x0, [sp, #24]
  408ef4:	ldr	w0, [x0, #868]
  408ef8:	mov	w1, w0
  408efc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408f00:	add	x0, x0, #0x2a8
  408f04:	bl	4044b8 <ferror@plt+0x1928>
  408f08:	ldr	x0, [sp, #24]
  408f0c:	ldr	w0, [x0, #828]
  408f10:	cmp	w0, #0x0
  408f14:	b.eq	408f30 <ferror@plt+0x63a0>  // b.none
  408f18:	ldr	x0, [sp, #24]
  408f1c:	ldr	w0, [x0, #828]
  408f20:	mov	w1, w0
  408f24:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408f28:	add	x0, x0, #0x2c0
  408f2c:	bl	4044b8 <ferror@plt+0x1928>
  408f30:	ldr	x0, [sp, #24]
  408f34:	ldr	d0, [x0, #856]
  408f38:	fcmp	d0, #0.0
  408f3c:	b.eq	408f54 <ferror@plt+0x63c4>  // b.none
  408f40:	ldr	x0, [sp, #24]
  408f44:	ldr	d0, [x0, #856]
  408f48:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408f4c:	add	x0, x0, #0x2d0
  408f50:	bl	4044b8 <ferror@plt+0x1928>
  408f54:	nop
  408f58:	ldp	x29, x30, [sp], #112
  408f5c:	ret
  408f60:	stp	x29, x30, [sp, #-48]!
  408f64:	mov	x29, sp
  408f68:	str	x19, [sp, #16]
  408f6c:	str	x0, [sp, #40]
  408f70:	ldr	x0, [sp, #40]
  408f74:	ldr	w0, [x0, #616]
  408f78:	cmp	w0, #0x0
  408f7c:	b.eq	408fe4 <ferror@plt+0x6454>  // b.none
  408f80:	ldr	x0, [sp, #40]
  408f84:	ldr	w0, [x0, #616]
  408f88:	cmp	w0, #0x4
  408f8c:	b.ls	408f9c <ferror@plt+0x640c>  // b.plast
  408f90:	ldr	x0, [sp, #40]
  408f94:	mov	w1, #0x5                   	// #5
  408f98:	str	w1, [x0, #616]
  408f9c:	ldr	x0, [sp, #40]
  408fa0:	ldr	w1, [x0, #616]
  408fa4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  408fa8:	add	x0, x0, #0x5a8
  408fac:	mov	w1, w1
  408fb0:	ldr	x19, [x0, x1, lsl #3]
  408fb4:	ldr	x0, [sp, #40]
  408fb8:	ldr	w0, [x0, #620]
  408fbc:	bl	405428 <ferror@plt+0x2898>
  408fc0:	mov	x1, x0
  408fc4:	ldr	x0, [sp, #40]
  408fc8:	ldr	w0, [x0, #804]
  408fcc:	mov	w3, w0
  408fd0:	mov	x2, x1
  408fd4:	mov	x1, x19
  408fd8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  408fdc:	add	x0, x0, #0x2e0
  408fe0:	bl	4044b8 <ferror@plt+0x1928>
  408fe4:	nop
  408fe8:	ldr	x19, [sp, #16]
  408fec:	ldp	x29, x30, [sp], #48
  408ff0:	ret
  408ff4:	stp	x29, x30, [sp, #-32]!
  408ff8:	mov	x29, sp
  408ffc:	str	x0, [sp, #24]
  409000:	ldr	x0, [sp, #24]
  409004:	ldr	w0, [x0, #616]
  409008:	cmp	w0, #0x0
  40900c:	b.eq	409038 <ferror@plt+0x64a8>  // b.none
  409010:	ldr	x0, [sp, #24]
  409014:	ldr	w0, [x0, #620]
  409018:	bl	405428 <ferror@plt+0x2898>
  40901c:	mov	x1, x0
  409020:	ldr	x0, [sp, #24]
  409024:	ldr	w0, [x0, #804]
  409028:	mov	w2, w0
  40902c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  409030:	add	x0, x0, #0x2f8
  409034:	bl	4044b8 <ferror@plt+0x1928>
  409038:	nop
  40903c:	ldp	x29, x30, [sp], #32
  409040:	ret
  409044:	sub	sp, sp, #0x570
  409048:	stp	x29, x30, [sp, #96]
  40904c:	add	x29, sp, #0x60
  409050:	str	x0, [sp, #136]
  409054:	str	x1, [sp, #128]
  409058:	str	w2, [sp, #124]
  40905c:	str	wzr, [sp, #1376]
  409060:	str	wzr, [sp, #1372]
  409064:	add	x0, sp, #0x1b0
  409068:	mov	x1, #0x3a8                 	// #936
  40906c:	mov	x2, x1
  409070:	mov	w1, #0x0                   	// #0
  409074:	bl	4026e0 <memset@plt>
  409078:	bl	402dec <ferror@plt+0x25c>
  40907c:	str	w0, [sp, #1388]
  409080:	add	x2, sp, #0x198
  409084:	add	x1, sp, #0x1a0
  409088:	add	x0, sp, #0x1a8
  40908c:	mov	x3, x2
  409090:	mov	x2, x1
  409094:	mov	x1, x0
  409098:	ldr	x0, [sp, #136]
  40909c:	bl	407f5c <ferror@plt+0x53cc>
  4090a0:	cmp	w0, #0x0
  4090a4:	b.eq	4090b0 <ferror@plt+0x6520>  // b.none
  4090a8:	mov	w0, #0xffffffff            	// #-1
  4090ac:	b	4093cc <ferror@plt+0x683c>
  4090b0:	ldr	x0, [sp, #408]
  4090b4:	add	x0, x0, #0x1
  4090b8:	ldrb	w0, [x0]
  4090bc:	cmp	w0, #0x40
  4090c0:	b.ls	4090d8 <ferror@plt+0x6548>  // b.plast
  4090c4:	ldr	x0, [sp, #408]
  4090c8:	add	x0, x0, #0x1
  4090cc:	ldrb	w0, [x0]
  4090d0:	sub	w0, w0, #0x37
  4090d4:	b	4090e8 <ferror@plt+0x6558>
  4090d8:	ldr	x0, [sp, #408]
  4090dc:	add	x0, x0, #0x1
  4090e0:	ldrb	w0, [x0]
  4090e4:	sub	w0, w0, #0x30
  4090e8:	str	w0, [sp, #1384]
  4090ec:	ldr	x0, [sp, #128]
  4090f0:	ldr	w1, [x0, #4]
  4090f4:	ldr	w0, [sp, #1384]
  4090f8:	asr	w0, w1, w0
  4090fc:	and	w0, w0, #0x1
  409100:	cmp	w0, #0x0
  409104:	b.ne	409110 <ferror@plt+0x6580>  // b.any
  409108:	mov	w0, #0x0                   	// #0
  40910c:	b	4093cc <ferror@plt+0x683c>
  409110:	ldr	x0, [sp, #424]
  409114:	ldr	x1, [sp, #416]
  409118:	add	x2, sp, #0x1b0
  40911c:	mov	x3, x2
  409120:	ldr	w2, [sp, #124]
  409124:	bl	407dcc <ferror@plt+0x523c>
  409128:	ldr	x0, [sp, #128]
  40912c:	ldr	x0, [x0, #16]
  409130:	cmp	x0, #0x0
  409134:	b.eq	409158 <ferror@plt+0x65c8>  // b.none
  409138:	ldr	x0, [sp, #128]
  40913c:	ldr	x0, [x0, #16]
  409140:	add	x1, sp, #0x1b0
  409144:	bl	405e78 <ferror@plt+0x32e8>
  409148:	cmp	w0, #0x0
  40914c:	b.ne	409158 <ferror@plt+0x65c8>  // b.any
  409150:	mov	w0, #0x0                   	// #0
  409154:	b	4093cc <ferror@plt+0x683c>
  409158:	strb	wzr, [sp, #152]
  40915c:	ldr	x8, [sp, #408]
  409160:	add	x0, sp, #0x1b0
  409164:	add	x6, x0, #0x324
  409168:	add	x0, sp, #0x1b0
  40916c:	add	x5, x0, #0x26c
  409170:	add	x0, sp, #0x1b0
  409174:	add	x4, x0, #0x268
  409178:	add	x0, sp, #0x1b0
  40917c:	add	x3, x0, #0x22c
  409180:	add	x0, sp, #0x1b0
  409184:	add	x2, x0, #0x230
  409188:	add	x0, sp, #0x1b0
  40918c:	add	x1, x0, #0x228
  409190:	add	x0, sp, #0x98
  409194:	str	x0, [sp, #80]
  409198:	add	x0, sp, #0x1b0
  40919c:	add	x0, x0, #0x2ac
  4091a0:	str	x0, [sp, #72]
  4091a4:	add	x0, sp, #0x1b0
  4091a8:	add	x0, x0, #0x2d8
  4091ac:	str	x0, [sp, #64]
  4091b0:	add	x0, sp, #0x1b0
  4091b4:	add	x0, x0, #0x2a8
  4091b8:	str	x0, [sp, #56]
  4091bc:	add	x0, sp, #0x55c
  4091c0:	str	x0, [sp, #48]
  4091c4:	add	x0, sp, #0x560
  4091c8:	str	x0, [sp, #40]
  4091cc:	add	x0, sp, #0x1b0
  4091d0:	add	x0, x0, #0x248
  4091d4:	str	x0, [sp, #32]
  4091d8:	add	x0, sp, #0x1b0
  4091dc:	add	x0, x0, #0x23c
  4091e0:	str	x0, [sp, #24]
  4091e4:	add	x0, sp, #0x1b0
  4091e8:	add	x0, x0, #0x234
  4091ec:	str	x0, [sp, #16]
  4091f0:	add	x0, sp, #0x1b0
  4091f4:	add	x0, x0, #0x270
  4091f8:	str	x0, [sp, #8]
  4091fc:	add	x0, sp, #0x1b0
  409200:	add	x0, x0, #0x238
  409204:	str	x0, [sp]
  409208:	mov	x7, x6
  40920c:	mov	x6, x5
  409210:	mov	x5, x4
  409214:	mov	x4, x3
  409218:	mov	x3, x2
  40921c:	mov	x2, x1
  409220:	adrp	x0, 420000 <ferror@plt+0x1d470>
  409224:	add	x1, x0, #0x310
  409228:	mov	x0, x8
  40922c:	bl	402a80 <__isoc99_sscanf@plt>
  409230:	str	w0, [sp, #1380]
  409234:	ldr	w0, [sp, #1380]
  409238:	cmp	w0, #0x10
  40923c:	b.gt	409244 <ferror@plt+0x66b4>
  409240:	strb	wzr, [sp, #152]
  409244:	ldr	w0, [sp, #1380]
  409248:	cmp	w0, #0xb
  40924c:	b.gt	409270 <ferror@plt+0x66e0>
  409250:	str	wzr, [sp, #1376]
  409254:	mov	w0, #0x2                   	// #2
  409258:	str	w0, [sp, #1160]
  40925c:	mov	w0, #0xffffffff            	// #-1
  409260:	str	w0, [sp, #1116]
  409264:	str	wzr, [sp, #1112]
  409268:	ldr	w0, [sp, #1112]
  40926c:	str	w0, [sp, #1372]
  409270:	ldr	w0, [sp, #1048]
  409274:	cmp	w0, #0x1
  409278:	b.eq	409284 <ferror@plt+0x66f4>  // b.none
  40927c:	ldr	w0, [sp, #1056]
  409280:	b	409288 <ferror@plt+0x66f8>
  409284:	ldr	w0, [sp, #1236]
  409288:	str	w0, [sp, #1236]
  40928c:	ldr	w1, [sp, #1052]
  409290:	mov	w0, #0x3e8                 	// #1000
  409294:	mul	w1, w1, w0
  409298:	ldr	w0, [sp, #1388]
  40929c:	add	w0, w1, w0
  4092a0:	sub	w1, w0, #0x1
  4092a4:	ldr	w0, [sp, #1388]
  4092a8:	udiv	w0, w1, w0
  4092ac:	str	w0, [sp, #1052]
  4092b0:	ldr	w0, [sp, #1372]
  4092b4:	scvtf	d1, w0
  4092b8:	ldr	w0, [sp, #1388]
  4092bc:	scvtf	d0, w0
  4092c0:	fdiv	d0, d1, d0
  4092c4:	str	d0, [sp, #1088]
  4092c8:	ldr	w0, [sp, #1112]
  4092cc:	lsr	w1, w0, #31
  4092d0:	add	w0, w1, w0
  4092d4:	asr	w0, w0, #1
  4092d8:	str	w0, [sp, #1112]
  4092dc:	ldr	w0, [sp, #1376]
  4092e0:	scvtf	d0, w0
  4092e4:	str	d0, [sp, #1080]
  4092e8:	ldr	w0, [sp, #1116]
  4092ec:	cmn	w0, #0x1
  4092f0:	b.eq	4092fc <ferror@plt+0x676c>  // b.none
  4092f4:	ldr	w0, [sp, #1116]
  4092f8:	b	409300 <ferror@plt+0x6770>
  4092fc:	mov	w0, #0x0                   	// #0
  409300:	str	w0, [sp, #1116]
  409304:	ldr	d1, [sp, #1080]
  409308:	ldr	w1, [sp, #1388]
  40930c:	mov	w0, w1
  409310:	lsl	w0, w0, #1
  409314:	add	w0, w0, w1
  409318:	scvtf	d0, w0
  40931c:	fcmp	d1, d0
  409320:	b.eq	409338 <ferror@plt+0x67a8>  // b.none
  409324:	ldr	d1, [sp, #1080]
  409328:	ldr	w0, [sp, #1388]
  40932c:	scvtf	d0, w0
  409330:	fdiv	d0, d1, d0
  409334:	b	40933c <ferror@plt+0x67ac>
  409338:	movi	d0, #0x0
  40933c:	str	d0, [sp, #1080]
  409340:	mov	w0, #0x6                   	// #6
  409344:	str	w0, [sp, #440]
  409348:	add	x0, sp, #0x1b0
  40934c:	mov	w1, #0x0                   	// #0
  409350:	bl	407d54 <ferror@plt+0x51c4>
  409354:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  409358:	add	x0, x0, #0xec4
  40935c:	ldr	w0, [x0]
  409360:	cmp	w0, #0x0
  409364:	b.eq	409370 <ferror@plt+0x67e0>  // b.none
  409368:	add	x0, sp, #0x1b0
  40936c:	bl	408f60 <ferror@plt+0x63d0>
  409370:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  409374:	add	x0, x0, #0x738
  409378:	ldr	w0, [x0]
  40937c:	cmp	w0, #0x0
  409380:	b.eq	4093ac <ferror@plt+0x681c>  // b.none
  409384:	add	x0, sp, #0x1b0
  409388:	bl	405318 <ferror@plt+0x2788>
  40938c:	ldrb	w0, [sp, #152]
  409390:	cmp	w0, #0x0
  409394:	b.eq	4093ac <ferror@plt+0x681c>  // b.none
  409398:	add	x0, sp, #0x98
  40939c:	mov	x1, x0
  4093a0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  4093a4:	add	x0, x0, #0x350
  4093a8:	bl	4044b8 <ferror@plt+0x1928>
  4093ac:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4093b0:	add	x0, x0, #0xed0
  4093b4:	ldr	w0, [x0]
  4093b8:	cmp	w0, #0x0
  4093bc:	b.eq	4093c8 <ferror@plt+0x6838>  // b.none
  4093c0:	add	x0, sp, #0x1b0
  4093c4:	bl	4084d8 <ferror@plt+0x5948>
  4093c8:	mov	w0, #0x0                   	// #0
  4093cc:	ldp	x29, x30, [sp, #96]
  4093d0:	add	sp, sp, #0x570
  4093d4:	ret
  4093d8:	stp	x29, x30, [sp, #-320]!
  4093dc:	mov	x29, sp
  4093e0:	str	x0, [sp, #40]
  4093e4:	str	x1, [sp, #32]
  4093e8:	str	x2, [sp, #24]
  4093ec:	str	w3, [sp, #20]
  4093f0:	add	x0, sp, #0x38
  4093f4:	ldr	x2, [sp, #40]
  4093f8:	mov	w1, #0x100                 	// #256
  4093fc:	bl	402b60 <fgets@plt>
  409400:	cmp	x0, #0x0
  409404:	b.eq	4094ac <ferror@plt+0x691c>  // b.none
  409408:	b	409490 <ferror@plt+0x6900>
  40940c:	add	x0, sp, #0x38
  409410:	bl	402460 <strlen@plt>
  409414:	str	w0, [sp, #316]
  409418:	ldr	w0, [sp, #316]
  40941c:	cmp	w0, #0x0
  409420:	b.eq	409440 <ferror@plt+0x68b0>  // b.none
  409424:	ldr	w0, [sp, #316]
  409428:	sub	w0, w0, #0x1
  40942c:	sxtw	x0, w0
  409430:	add	x1, sp, #0x38
  409434:	ldrb	w0, [x1, x0]
  409438:	cmp	w0, #0xa
  40943c:	b.eq	409458 <ferror@plt+0x68c8>  // b.none
  409440:	bl	402b00 <__errno_location@plt>
  409444:	mov	x1, x0
  409448:	mov	w0, #0xffffffea            	// #-22
  40944c:	str	w0, [x1]
  409450:	mov	w0, #0xffffffff            	// #-1
  409454:	b	4094cc <ferror@plt+0x693c>
  409458:	ldr	w0, [sp, #316]
  40945c:	sub	w0, w0, #0x1
  409460:	sxtw	x0, w0
  409464:	add	x1, sp, #0x38
  409468:	strb	wzr, [x1, x0]
  40946c:	add	x0, sp, #0x38
  409470:	ldr	x3, [sp, #32]
  409474:	ldr	w2, [sp, #20]
  409478:	ldr	x1, [sp, #24]
  40947c:	blr	x3
  409480:	cmp	w0, #0x0
  409484:	b.ge	409490 <ferror@plt+0x6900>  // b.tcont
  409488:	mov	w0, #0x0                   	// #0
  40948c:	b	4094cc <ferror@plt+0x693c>
  409490:	add	x0, sp, #0x38
  409494:	ldr	x2, [sp, #40]
  409498:	mov	w1, #0x100                 	// #256
  40949c:	bl	402b60 <fgets@plt>
  4094a0:	cmp	x0, #0x0
  4094a4:	b.ne	40940c <ferror@plt+0x687c>  // b.any
  4094a8:	b	4094b0 <ferror@plt+0x6920>
  4094ac:	nop
  4094b0:	ldr	x0, [sp, #40]
  4094b4:	bl	402b90 <ferror@plt>
  4094b8:	cmp	w0, #0x0
  4094bc:	b.eq	4094c8 <ferror@plt+0x6938>  // b.none
  4094c0:	mov	w0, #0xffffffff            	// #-1
  4094c4:	b	4094cc <ferror@plt+0x693c>
  4094c8:	mov	w0, #0x0                   	// #0
  4094cc:	ldp	x29, x30, [sp], #320
  4094d0:	ret
  4094d4:	stp	x29, x30, [sp, #-48]!
  4094d8:	mov	x29, sp
  4094dc:	str	x0, [sp, #24]
  4094e0:	str	w1, [sp, #20]
  4094e4:	ldrsw	x0, [sp, #20]
  4094e8:	lsl	x0, x0, #3
  4094ec:	ldr	x1, [sp, #24]
  4094f0:	add	x0, x1, x0
  4094f4:	ldr	x0, [x0]
  4094f8:	cmp	x0, #0x0
  4094fc:	b.ne	409568 <ferror@plt+0x69d8>  // b.any
  409500:	ldr	w0, [sp, #20]
  409504:	cmp	w0, #0x7
  409508:	b.ne	40967c <ferror@plt+0x6aec>  // b.any
  40950c:	ldr	x0, [sp, #24]
  409510:	add	x0, x0, #0x8
  409514:	ldr	x0, [x0]
  409518:	cmp	x0, #0x0
  40951c:	b.eq	409684 <ferror@plt+0x6af4>  // b.none
  409520:	ldr	x0, [sp, #24]
  409524:	add	x0, x0, #0x8
  409528:	ldr	x0, [x0]
  40952c:	add	x0, x0, #0x4
  409530:	str	x0, [sp, #32]
  409534:	ldr	x0, [sp, #32]
  409538:	ldr	w1, [x0]
  40953c:	ldr	x0, [sp, #32]
  409540:	ldr	w2, [x0, #4]
  409544:	ldr	x0, [sp, #32]
  409548:	ldr	w3, [x0, #8]
  40954c:	ldr	x0, [sp, #32]
  409550:	ldr	w0, [x0, #12]
  409554:	mov	w4, w0
  409558:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40955c:	add	x0, x0, #0x360
  409560:	bl	4044b8 <ferror@plt+0x1928>
  409564:	b	40967c <ferror@plt+0x6aec>
  409568:	ldrsw	x0, [sp, #20]
  40956c:	lsl	x0, x0, #3
  409570:	ldr	x1, [sp, #24]
  409574:	add	x0, x1, x0
  409578:	ldr	x0, [x0]
  40957c:	add	x0, x0, #0x4
  409580:	str	x0, [sp, #40]
  409584:	ldr	x0, [sp, #40]
  409588:	ldr	w1, [x0]
  40958c:	ldr	x0, [sp, #40]
  409590:	add	x0, x0, #0x4
  409594:	ldr	w2, [x0]
  409598:	ldr	x0, [sp, #40]
  40959c:	add	x0, x0, #0x8
  4095a0:	ldr	w3, [x0]
  4095a4:	ldr	x0, [sp, #40]
  4095a8:	add	x0, x0, #0xc
  4095ac:	ldr	w4, [x0]
  4095b0:	ldr	x0, [sp, #40]
  4095b4:	add	x0, x0, #0x10
  4095b8:	ldr	w5, [x0]
  4095bc:	ldr	x0, [sp, #40]
  4095c0:	add	x0, x0, #0x14
  4095c4:	ldr	w6, [x0]
  4095c8:	ldr	x0, [sp, #40]
  4095cc:	add	x0, x0, #0x18
  4095d0:	ldr	w0, [x0]
  4095d4:	mov	w7, w0
  4095d8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  4095dc:	add	x0, x0, #0x378
  4095e0:	bl	4044b8 <ferror@plt+0x1928>
  4095e4:	ldrsw	x0, [sp, #20]
  4095e8:	lsl	x0, x0, #3
  4095ec:	ldr	x1, [sp, #24]
  4095f0:	add	x0, x1, x0
  4095f4:	ldr	x0, [x0]
  4095f8:	ldrh	w0, [x0]
  4095fc:	and	x0, x0, #0xffff
  409600:	sub	x0, x0, #0x4
  409604:	cmp	x0, #0x1f
  409608:	b.ls	409628 <ferror@plt+0x6a98>  // b.plast
  40960c:	ldr	x0, [sp, #40]
  409610:	add	x0, x0, #0x1c
  409614:	ldr	w0, [x0]
  409618:	mov	w1, w0
  40961c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  409620:	add	x0, x0, #0x3a0
  409624:	bl	4044b8 <ferror@plt+0x1928>
  409628:	ldrsw	x0, [sp, #20]
  40962c:	lsl	x0, x0, #3
  409630:	ldr	x1, [sp, #24]
  409634:	add	x0, x1, x0
  409638:	ldr	x0, [x0]
  40963c:	ldrh	w0, [x0]
  409640:	and	x0, x0, #0xffff
  409644:	sub	x0, x0, #0x4
  409648:	cmp	x0, #0x23
  40964c:	b.ls	40966c <ferror@plt+0x6adc>  // b.plast
  409650:	ldr	x0, [sp, #40]
  409654:	add	x0, x0, #0x20
  409658:	ldr	w0, [x0]
  40965c:	mov	w1, w0
  409660:	adrp	x0, 420000 <ferror@plt+0x1d470>
  409664:	add	x0, x0, #0x3a8
  409668:	bl	4044b8 <ferror@plt+0x1928>
  40966c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  409670:	add	x0, x0, #0x100
  409674:	bl	4044b8 <ferror@plt+0x1928>
  409678:	b	409688 <ferror@plt+0x6af8>
  40967c:	nop
  409680:	b	409688 <ferror@plt+0x6af8>
  409684:	nop
  409688:	ldp	x29, x30, [sp], #48
  40968c:	ret
  409690:	stp	x29, x30, [sp, #-32]!
  409694:	mov	x29, sp
  409698:	str	x0, [sp, #24]
  40969c:	ldr	x0, [sp, #24]
  4096a0:	ldrb	w0, [x0]
  4096a4:	mov	w3, w0
  4096a8:	ldr	x0, [sp, #24]
  4096ac:	ldrb	w0, [x0]
  4096b0:	cmp	w0, #0xa
  4096b4:	b.ne	4096c0 <ferror@plt+0x6b30>  // b.any
  4096b8:	mov	w0, #0x10                  	// #16
  4096bc:	b	4096c4 <ferror@plt+0x6b34>
  4096c0:	mov	w0, #0x4                   	// #4
  4096c4:	ldr	x1, [sp, #24]
  4096c8:	add	x1, x1, #0x4
  4096cc:	mov	x2, x1
  4096d0:	mov	w1, w0
  4096d4:	mov	w0, w3
  4096d8:	bl	414574 <ferror@plt+0x119e4>
  4096dc:	mov	x1, x0
  4096e0:	ldr	x0, [sp, #24]
  4096e4:	ldrb	w0, [x0, #1]
  4096e8:	mov	w2, w0
  4096ec:	adrp	x0, 420000 <ferror@plt+0x1d470>
  4096f0:	add	x0, x0, #0x3b0
  4096f4:	bl	4044b8 <ferror@plt+0x1928>
  4096f8:	ldr	x0, [sp, #24]
  4096fc:	add	x3, x0, #0x14
  409700:	ldr	x0, [sp, #24]
  409704:	ldrh	w0, [x0, #2]
  409708:	and	x1, x0, #0xffff
  40970c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  409710:	add	x2, x0, #0x3b8
  409714:	mov	x0, x3
  409718:	bl	41494c <ferror@plt+0x11dbc>
  40971c:	nop
  409720:	ldp	x29, x30, [sp], #32
  409724:	ret
  409728:	stp	x29, x30, [sp, #-48]!
  40972c:	mov	x29, sp
  409730:	str	x0, [sp, #24]
  409734:	ldr	x0, [sp, #24]
  409738:	cmp	x0, #0x0
  40973c:	b.eq	40979c <ferror@plt+0x6c0c>  // b.none
  409740:	ldr	x0, [sp, #24]
  409744:	bl	402d80 <ferror@plt+0x1f0>
  409748:	strh	w0, [sp, #46]
  40974c:	ldrh	w0, [sp, #46]
  409750:	cmp	w0, #0x303
  409754:	b.eq	409764 <ferror@plt+0x6bd4>  // b.none
  409758:	cmp	w0, #0x304
  40975c:	b.eq	409774 <ferror@plt+0x6be4>  // b.none
  409760:	b	409784 <ferror@plt+0x6bf4>
  409764:	adrp	x0, 420000 <ferror@plt+0x1d470>
  409768:	add	x0, x0, #0x3c0
  40976c:	bl	4044b8 <ferror@plt+0x1928>
  409770:	b	4097a0 <ferror@plt+0x6c10>
  409774:	adrp	x0, 420000 <ferror@plt+0x1d470>
  409778:	add	x0, x0, #0x3d0
  40977c:	bl	4044b8 <ferror@plt+0x1928>
  409780:	b	4097a0 <ferror@plt+0x6c10>
  409784:	ldrh	w0, [sp, #46]
  409788:	mov	w1, w0
  40978c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  409790:	add	x0, x0, #0x3e0
  409794:	bl	4044b8 <ferror@plt+0x1928>
  409798:	b	4097a0 <ferror@plt+0x6c10>
  40979c:	nop
  4097a0:	ldp	x29, x30, [sp], #48
  4097a4:	ret
  4097a8:	stp	x29, x30, [sp, #-48]!
  4097ac:	mov	x29, sp
  4097b0:	str	x0, [sp, #24]
  4097b4:	ldr	x0, [sp, #24]
  4097b8:	cmp	x0, #0x0
  4097bc:	b.eq	409804 <ferror@plt+0x6c74>  // b.none
  4097c0:	ldr	x0, [sp, #24]
  4097c4:	bl	402d80 <ferror@plt+0x1f0>
  4097c8:	strh	w0, [sp, #46]
  4097cc:	ldrh	w0, [sp, #46]
  4097d0:	cmp	w0, #0x33
  4097d4:	b.eq	4097e4 <ferror@plt+0x6c54>  // b.none
  4097d8:	cmp	w0, #0x34
  4097dc:	b.eq	4097f4 <ferror@plt+0x6c64>  // b.none
  4097e0:	b	409808 <ferror@plt+0x6c78>
  4097e4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  4097e8:	add	x0, x0, #0x3f8
  4097ec:	bl	4044b8 <ferror@plt+0x1928>
  4097f0:	b	409808 <ferror@plt+0x6c78>
  4097f4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  4097f8:	add	x0, x0, #0x410
  4097fc:	bl	4044b8 <ferror@plt+0x1928>
  409800:	b	409808 <ferror@plt+0x6c78>
  409804:	nop
  409808:	ldp	x29, x30, [sp], #48
  40980c:	ret
  409810:	stp	x29, x30, [sp, #-48]!
  409814:	mov	x29, sp
  409818:	str	x0, [sp, #24]
  40981c:	str	x1, [sp, #16]
  409820:	ldr	x0, [sp, #16]
  409824:	cmp	x0, #0x0
  409828:	b.eq	4098dc <ferror@plt+0x6d4c>  // b.none
  40982c:	ldr	x0, [sp, #16]
  409830:	bl	402d80 <ferror@plt+0x1f0>
  409834:	strh	w0, [sp, #46]
  409838:	ldrh	w0, [sp, #46]
  40983c:	cmp	w0, #0x4
  409840:	b.eq	4098ac <ferror@plt+0x6d1c>  // b.none
  409844:	cmp	w0, #0x4
  409848:	b.gt	4098c0 <ferror@plt+0x6d30>
  40984c:	cmp	w0, #0x3
  409850:	b.eq	409898 <ferror@plt+0x6d08>  // b.none
  409854:	cmp	w0, #0x3
  409858:	b.gt	4098c0 <ferror@plt+0x6d30>
  40985c:	cmp	w0, #0x1
  409860:	b.eq	409870 <ferror@plt+0x6ce0>  // b.none
  409864:	cmp	w0, #0x2
  409868:	b.eq	409884 <ferror@plt+0x6cf4>  // b.none
  40986c:	b	4098c0 <ferror@plt+0x6d30>
  409870:	ldr	x1, [sp, #24]
  409874:	adrp	x0, 420000 <ferror@plt+0x1d470>
  409878:	add	x0, x0, #0x428
  40987c:	bl	4044b8 <ferror@plt+0x1928>
  409880:	b	4098e0 <ferror@plt+0x6d50>
  409884:	ldr	x1, [sp, #24]
  409888:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40988c:	add	x0, x0, #0x438
  409890:	bl	4044b8 <ferror@plt+0x1928>
  409894:	b	4098e0 <ferror@plt+0x6d50>
  409898:	ldr	x1, [sp, #24]
  40989c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  4098a0:	add	x0, x0, #0x440
  4098a4:	bl	4044b8 <ferror@plt+0x1928>
  4098a8:	b	4098e0 <ferror@plt+0x6d50>
  4098ac:	ldr	x1, [sp, #24]
  4098b0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  4098b4:	add	x0, x0, #0x448
  4098b8:	bl	4044b8 <ferror@plt+0x1928>
  4098bc:	b	4098e0 <ferror@plt+0x6d50>
  4098c0:	ldrh	w0, [sp, #46]
  4098c4:	mov	w2, w0
  4098c8:	ldr	x1, [sp, #24]
  4098cc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  4098d0:	add	x0, x0, #0x458
  4098d4:	bl	4044b8 <ferror@plt+0x1928>
  4098d8:	b	4098e0 <ferror@plt+0x6d50>
  4098dc:	nop
  4098e0:	ldp	x29, x30, [sp], #48
  4098e4:	ret
  4098e8:	sub	sp, sp, #0x470
  4098ec:	stp	x29, x30, [sp]
  4098f0:	mov	x29, sp
  4098f4:	str	x0, [x29, #40]
  4098f8:	str	x1, [x29, #32]
  4098fc:	str	x2, [x29, #24]
  409900:	str	xzr, [x29, #1128]
  409904:	add	x0, x29, #0x80
  409908:	mov	x1, #0x3a8                 	// #936
  40990c:	mov	x2, x1
  409910:	mov	w1, #0x0                   	// #0
  409914:	bl	4026e0 <memset@plt>
  409918:	ldr	x0, [x29, #32]
  40991c:	ldrb	w0, [x0, #1]
  409920:	str	w0, [x29, #680]
  409924:	mov	w1, #0x7                   	// #7
  409928:	ldr	x0, [x29, #24]
  40992c:	bl	4094d4 <ferror@plt+0x6944>
  409930:	ldr	x0, [x29, #24]
  409934:	add	x0, x0, #0x10
  409938:	ldr	x0, [x0]
  40993c:	cmp	x0, #0x0
  409940:	b.eq	40a098 <ferror@plt+0x7508>  // b.none
  409944:	ldr	x0, [x29, #24]
  409948:	add	x0, x0, #0x10
  40994c:	ldr	x0, [x0]
  409950:	ldrh	w0, [x0]
  409954:	sub	w0, w0, #0x4
  409958:	str	w0, [x29, #1104]
  40995c:	ldr	w0, [x29, #1104]
  409960:	cmp	w0, #0xe7
  409964:	b.hi	4099d0 <ferror@plt+0x6e40>  // b.pmore
  409968:	sub	sp, sp, #0xf0
  40996c:	mov	x0, sp
  409970:	add	x0, x0, #0xf
  409974:	lsr	x0, x0, #4
  409978:	lsl	x0, x0, #4
  40997c:	str	x0, [x29, #1120]
  409980:	ldr	x0, [x29, #24]
  409984:	add	x0, x0, #0x10
  409988:	ldr	x0, [x0]
  40998c:	add	x0, x0, #0x4
  409990:	ldrsw	x1, [x29, #1104]
  409994:	mov	x2, x1
  409998:	mov	x1, x0
  40999c:	ldr	x0, [x29, #1120]
  4099a0:	bl	402430 <memcpy@plt>
  4099a4:	ldrsw	x0, [x29, #1104]
  4099a8:	ldr	x1, [x29, #1120]
  4099ac:	add	x3, x1, x0
  4099b0:	ldrsw	x0, [x29, #1104]
  4099b4:	mov	x1, #0xe8                  	// #232
  4099b8:	sub	x0, x1, x0
  4099bc:	mov	x2, x0
  4099c0:	mov	w1, #0x0                   	// #0
  4099c4:	mov	x0, x3
  4099c8:	bl	4026e0 <memset@plt>
  4099cc:	b	4099e4 <ferror@plt+0x6e54>
  4099d0:	ldr	x0, [x29, #24]
  4099d4:	add	x0, x0, #0x10
  4099d8:	ldr	x0, [x0]
  4099dc:	add	x0, x0, #0x4
  4099e0:	str	x0, [x29, #1120]
  4099e4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4099e8:	add	x0, x0, #0xec4
  4099ec:	ldr	w0, [x0]
  4099f0:	cmp	w0, #0x0
  4099f4:	b.eq	409a84 <ferror@plt+0x6ef4>  // b.none
  4099f8:	ldr	x0, [x29, #1120]
  4099fc:	ldrb	w0, [x0, #5]
  409a00:	and	w0, w0, #0x1
  409a04:	cmp	w0, #0x0
  409a08:	cset	w0, ne  // ne = any
  409a0c:	and	w0, w0, #0xff
  409a10:	strb	w0, [x29, #1040]
  409a14:	ldr	x0, [x29, #1120]
  409a18:	ldrb	w0, [x0, #5]
  409a1c:	and	w0, w0, #0x2
  409a20:	cmp	w0, #0x0
  409a24:	cset	w0, ne  // ne = any
  409a28:	and	w0, w0, #0xff
  409a2c:	strb	w0, [x29, #1041]
  409a30:	ldr	x0, [x29, #1120]
  409a34:	ldrb	w0, [x0, #5]
  409a38:	and	w0, w0, #0x8
  409a3c:	cmp	w0, #0x0
  409a40:	cset	w0, ne  // ne = any
  409a44:	and	w0, w0, #0xff
  409a48:	strb	w0, [x29, #1042]
  409a4c:	ldr	x0, [x29, #1120]
  409a50:	ldrb	w0, [x0, #5]
  409a54:	and	w0, w0, #0x10
  409a58:	cmp	w0, #0x0
  409a5c:	cset	w0, ne  // ne = any
  409a60:	and	w0, w0, #0xff
  409a64:	strb	w0, [x29, #1043]
  409a68:	ldr	x0, [x29, #1120]
  409a6c:	ldrb	w0, [x0, #5]
  409a70:	and	w0, w0, #0x20
  409a74:	cmp	w0, #0x0
  409a78:	cset	w0, ne  // ne = any
  409a7c:	and	w0, w0, #0xff
  409a80:	strb	w0, [x29, #1044]
  409a84:	ldr	x0, [x29, #24]
  409a88:	add	x0, x0, #0x20
  409a8c:	ldr	x0, [x0]
  409a90:	cmp	x0, #0x0
  409a94:	b.eq	409abc <ferror@plt+0x6f2c>  // b.none
  409a98:	ldr	x0, [x29, #24]
  409a9c:	add	x0, x0, #0x20
  409aa0:	ldr	x0, [x0]
  409aa4:	bl	402dd4 <ferror@plt+0x244>
  409aa8:	mov	x1, x0
  409aac:	add	x0, x29, #0x80
  409ab0:	add	x0, x0, #0x274
  409ab4:	mov	x2, #0xf                   	// #15
  409ab8:	bl	402aa0 <strncpy@plt>
  409abc:	ldr	x0, [x29, #1120]
  409ac0:	ldrb	w0, [x0, #5]
  409ac4:	and	w0, w0, #0x4
  409ac8:	cmp	w0, #0x0
  409acc:	b.eq	409b00 <ferror@plt+0x6f70>  // b.none
  409ad0:	mov	w0, #0x1                   	// #1
  409ad4:	strb	w0, [x29, #1045]
  409ad8:	ldr	x0, [x29, #1120]
  409adc:	ldrb	w0, [x0, #6]
  409ae0:	ubfx	x0, x0, #0, #4
  409ae4:	and	w0, w0, #0xff
  409ae8:	str	w0, [x29, #832]
  409aec:	ldr	x0, [x29, #1120]
  409af0:	ldrb	w0, [x0, #6]
  409af4:	ubfx	x0, x0, #4, #4
  409af8:	and	w0, w0, #0xff
  409afc:	str	w0, [x29, #836]
  409b00:	ldr	x0, [x29, #1120]
  409b04:	ldr	w0, [x0, #8]
  409b08:	cmp	w0, #0x0
  409b0c:	b.eq	409b48 <ferror@plt+0x6fb8>  // b.none
  409b10:	ldr	x0, [x29, #1120]
  409b14:	ldr	w1, [x0, #8]
  409b18:	mov	w0, #0xc6c0                	// #50880
  409b1c:	movk	w0, #0x2d, lsl #16
  409b20:	cmp	w1, w0
  409b24:	b.eq	409b48 <ferror@plt+0x6fb8>  // b.none
  409b28:	ldr	x0, [x29, #1120]
  409b2c:	ldr	w0, [x0, #8]
  409b30:	ucvtf	d0, w0
  409b34:	mov	x0, #0x400000000000        	// #70368744177664
  409b38:	movk	x0, #0x408f, lsl #48
  409b3c:	fmov	d1, x0
  409b40:	fdiv	d0, d0, d1
  409b44:	str	d0, [x29, #776]
  409b48:	ldr	x0, [x29, #1120]
  409b4c:	ldrb	w0, [x0, #4]
  409b50:	str	w0, [x29, #816]
  409b54:	ldr	x0, [x29, #1120]
  409b58:	ldr	w0, [x0, #68]
  409b5c:	ucvtf	d0, w0
  409b60:	mov	x0, #0x400000000000        	// #70368744177664
  409b64:	movk	x0, #0x408f, lsl #48
  409b68:	fmov	d1, x0
  409b6c:	fdiv	d0, d0, d1
  409b70:	str	d0, [x29, #792]
  409b74:	ldr	x0, [x29, #1120]
  409b78:	ldr	w0, [x0, #72]
  409b7c:	ucvtf	d0, w0
  409b80:	mov	x0, #0x400000000000        	// #70368744177664
  409b84:	movk	x0, #0x408f, lsl #48
  409b88:	fmov	d1, x0
  409b8c:	fdiv	d0, d0, d1
  409b90:	str	d0, [x29, #800]
  409b94:	ldr	x0, [x29, #1120]
  409b98:	ldr	w0, [x0, #12]
  409b9c:	ucvtf	d0, w0
  409ba0:	mov	x0, #0x400000000000        	// #70368744177664
  409ba4:	movk	x0, #0x408f, lsl #48
  409ba8:	fmov	d1, x0
  409bac:	fdiv	d0, d0, d1
  409bb0:	str	d0, [x29, #784]
  409bb4:	ldr	x0, [x29, #1120]
  409bb8:	ldr	w0, [x0, #16]
  409bbc:	str	w0, [x29, #840]
  409bc0:	ldr	x0, [x29, #1120]
  409bc4:	ldr	w0, [x0, #20]
  409bc8:	str	w0, [x29, #844]
  409bcc:	ldr	x0, [x29, #1120]
  409bd0:	ldr	w0, [x0, #84]
  409bd4:	str	w0, [x29, #848]
  409bd8:	ldr	x0, [x29, #1120]
  409bdc:	ldr	w0, [x0, #96]
  409be0:	str	w0, [x29, #992]
  409be4:	ldr	x0, [x29, #1120]
  409be8:	ldr	w0, [x0, #92]
  409bec:	ucvtf	d0, w0
  409bf0:	mov	x0, #0x400000000000        	// #70368744177664
  409bf4:	movk	x0, #0x408f, lsl #48
  409bf8:	fmov	d1, x0
  409bfc:	fdiv	d0, d0, d1
  409c00:	str	d0, [x29, #976]
  409c04:	ldr	x0, [x29, #1120]
  409c08:	ldr	w0, [x0, #44]
  409c0c:	str	w0, [x29, #860]
  409c10:	ldr	x0, [x29, #1120]
  409c14:	ldr	w0, [x0, #52]
  409c18:	str	w0, [x29, #864]
  409c1c:	ldr	x0, [x29, #1120]
  409c20:	ldr	w0, [x0, #56]
  409c24:	str	w0, [x29, #868]
  409c28:	ldr	x0, [x29, #1120]
  409c2c:	ldr	w0, [x0, #24]
  409c30:	str	w0, [x29, #928]
  409c34:	ldr	x0, [x29, #1120]
  409c38:	ldr	w0, [x0, #36]
  409c3c:	str	w0, [x29, #932]
  409c40:	ldr	x0, [x29, #1120]
  409c44:	ldr	w0, [x0, #100]
  409c48:	str	w0, [x29, #936]
  409c4c:	ldr	x0, [x29, #1120]
  409c50:	ldr	w0, [x0, #32]
  409c54:	str	w0, [x29, #940]
  409c58:	ldr	x0, [x29, #1120]
  409c5c:	ldr	w0, [x0, #28]
  409c60:	str	w0, [x29, #944]
  409c64:	ldr	x0, [x29, #1120]
  409c68:	ldr	w0, [x0, #40]
  409c6c:	str	w0, [x29, #948]
  409c70:	ldr	x0, [x29, #1120]
  409c74:	ldr	w0, [x0, #88]
  409c78:	str	w0, [x29, #952]
  409c7c:	ldr	x0, [x29, #1120]
  409c80:	ldr	w0, [x0, #64]
  409c84:	str	w0, [x29, #996]
  409c88:	ldr	x0, [x29, #1120]
  409c8c:	ldr	w0, [x0, #80]
  409c90:	str	w0, [x29, #856]
  409c94:	ldr	x0, [x29, #1120]
  409c98:	ldr	w0, [x0, #60]
  409c9c:	str	w0, [x29, #852]
  409ca0:	ldr	x0, [x29, #1120]
  409ca4:	ldr	w1, [x0, #76]
  409ca8:	mov	w0, #0xfffe                	// #65534
  409cac:	cmp	w1, w0
  409cb0:	b.hi	409cc0 <ferror@plt+0x7130>  // b.pmore
  409cb4:	ldr	x0, [x29, #1120]
  409cb8:	ldr	w0, [x0, #76]
  409cbc:	str	w0, [x29, #812]
  409cc0:	ldr	x0, [x29, #1120]
  409cc4:	ldr	w0, [x0, #68]
  409cc8:	ucvtf	d0, w0
  409ccc:	str	d0, [x29, #1128]
  409cd0:	ldr	x0, [x29, #24]
  409cd4:	add	x0, x0, #0x18
  409cd8:	ldr	x0, [x0]
  409cdc:	cmp	x0, #0x0
  409ce0:	b.eq	409d3c <ferror@plt+0x71ac>  // b.none
  409ce4:	ldr	x0, [x29, #24]
  409ce8:	add	x0, x0, #0x18
  409cec:	ldr	x0, [x0]
  409cf0:	add	x0, x0, #0x4
  409cf4:	str	x0, [x29, #1096]
  409cf8:	ldr	x0, [x29, #1096]
  409cfc:	ldr	w0, [x0]
  409d00:	cmp	w0, #0x0
  409d04:	b.eq	409d3c <ferror@plt+0x71ac>  // b.none
  409d08:	ldr	x0, [x29, #1096]
  409d0c:	ldr	w0, [x0, #8]
  409d10:	cmp	w0, #0x0
  409d14:	b.eq	409d3c <ferror@plt+0x71ac>  // b.none
  409d18:	ldr	x0, [x29, #1096]
  409d1c:	ldr	w1, [x0, #8]
  409d20:	mov	w0, #0x7fffffff            	// #2147483647
  409d24:	cmp	w1, w0
  409d28:	b.eq	409d3c <ferror@plt+0x71ac>  // b.none
  409d2c:	ldr	x0, [x29, #1096]
  409d30:	ldr	w0, [x0, #8]
  409d34:	ucvtf	d0, w0
  409d38:	str	d0, [x29, #1128]
  409d3c:	ldr	x0, [x29, #24]
  409d40:	add	x0, x0, #0x48
  409d44:	ldr	x0, [x0]
  409d48:	cmp	x0, #0x0
  409d4c:	b.eq	409dd8 <ferror@plt+0x7248>  // b.none
  409d50:	mov	x0, #0x14                  	// #20
  409d54:	bl	402660 <malloc@plt>
  409d58:	str	x0, [x29, #1088]
  409d5c:	ldr	x0, [x29, #24]
  409d60:	add	x0, x0, #0x48
  409d64:	ldr	x0, [x0]
  409d68:	add	x0, x0, #0x4
  409d6c:	str	x0, [x29, #1080]
  409d70:	ldr	x0, [x29, #1080]
  409d74:	ldrh	w0, [x0]
  409d78:	cmp	w0, #0x0
  409d7c:	cset	w0, ne  // ne = any
  409d80:	and	w1, w0, #0xff
  409d84:	ldr	x0, [x29, #1088]
  409d88:	strb	w1, [x0, #16]
  409d8c:	ldr	x0, [x29, #1080]
  409d90:	ldrh	w0, [x0, #2]
  409d94:	mov	w1, w0
  409d98:	ldr	x0, [x29, #1088]
  409d9c:	str	w1, [x0]
  409da0:	ldr	x0, [x29, #1080]
  409da4:	ldr	w1, [x0, #4]
  409da8:	ldr	x0, [x29, #1088]
  409dac:	str	w1, [x0, #4]
  409db0:	ldr	x0, [x29, #1080]
  409db4:	ldr	w1, [x0, #8]
  409db8:	ldr	x0, [x29, #1088]
  409dbc:	str	w1, [x0, #8]
  409dc0:	ldr	x0, [x29, #1080]
  409dc4:	ldr	w1, [x0, #12]
  409dc8:	ldr	x0, [x29, #1088]
  409dcc:	str	w1, [x0, #12]
  409dd0:	ldr	x0, [x29, #1088]
  409dd4:	str	x0, [x29, #1048]
  409dd8:	ldr	x0, [x29, #24]
  409ddc:	add	x0, x0, #0x80
  409de0:	ldr	x0, [x0]
  409de4:	cmp	x0, #0x0
  409de8:	b.eq	409e74 <ferror@plt+0x72e4>  // b.none
  409dec:	ldr	x0, [x29, #24]
  409df0:	add	x0, x0, #0x80
  409df4:	ldr	x0, [x0]
  409df8:	add	x0, x0, #0x4
  409dfc:	str	x0, [x29, #1072]
  409e00:	ldr	x0, [x29, #24]
  409e04:	add	x0, x0, #0x80
  409e08:	ldr	x0, [x0]
  409e0c:	ldrh	w0, [x0]
  409e10:	and	x0, x0, #0xffff
  409e14:	sub	x0, x0, #0x4
  409e18:	str	x0, [x29, #120]
  409e1c:	mov	x0, #0x14                  	// #20
  409e20:	str	x0, [x29, #112]
  409e24:	ldr	x1, [x29, #112]
  409e28:	ldr	x0, [x29, #120]
  409e2c:	cmp	x1, x0
  409e30:	csel	x0, x1, x0, ls  // ls = plast
  409e34:	str	w0, [x29, #1068]
  409e38:	mov	x1, #0x14                  	// #20
  409e3c:	mov	x0, #0x1                   	// #1
  409e40:	bl	402710 <calloc@plt>
  409e44:	str	x0, [x29, #1056]
  409e48:	ldr	x0, [x29, #1056]
  409e4c:	cmp	x0, #0x0
  409e50:	b.eq	409e74 <ferror@plt+0x72e4>  // b.none
  409e54:	ldr	x0, [x29, #1072]
  409e58:	cmp	x0, #0x0
  409e5c:	b.eq	409e74 <ferror@plt+0x72e4>  // b.none
  409e60:	ldr	x0, [x29, #1056]
  409e64:	ldrsw	x1, [x29, #1068]
  409e68:	mov	x2, x1
  409e6c:	ldr	x1, [x29, #1072]
  409e70:	bl	402430 <memcpy@plt>
  409e74:	ldr	d0, [x29, #1128]
  409e78:	fcmpe	d0, #0.0
  409e7c:	b.le	409ed8 <ferror@plt+0x7348>
  409e80:	ldr	x0, [x29, #1120]
  409e84:	ldr	w0, [x0, #16]
  409e88:	cmp	w0, #0x0
  409e8c:	b.eq	409ed8 <ferror@plt+0x7348>  // b.none
  409e90:	ldr	x0, [x29, #1120]
  409e94:	ldr	w0, [x0, #80]
  409e98:	cmp	w0, #0x0
  409e9c:	b.eq	409ed8 <ferror@plt+0x7348>  // b.none
  409ea0:	ldr	x0, [x29, #1120]
  409ea4:	ldr	w0, [x0, #80]
  409ea8:	ucvtf	d1, w0
  409eac:	ldr	x0, [x29, #1120]
  409eb0:	ldr	w0, [x0, #16]
  409eb4:	ucvtf	d0, w0
  409eb8:	fmul	d0, d1, d0
  409ebc:	mov	x0, #0x848000000000        	// #145685290680320
  409ec0:	movk	x0, #0x415e, lsl #48
  409ec4:	fmov	d1, x0
  409ec8:	fmul	d1, d0, d1
  409ecc:	ldr	d0, [x29, #1128]
  409ed0:	fdiv	d0, d1, d0
  409ed4:	str	d0, [x29, #824]
  409ed8:	ldr	x0, [x29, #1120]
  409edc:	ldr	x0, [x0, #104]
  409ee0:	cmp	x0, #0x0
  409ee4:	b.eq	409f48 <ferror@plt+0x73b8>  // b.none
  409ee8:	ldr	x0, [x29, #1120]
  409eec:	ldr	x0, [x0, #104]
  409ef0:	cmn	x0, #0x1
  409ef4:	b.eq	409f48 <ferror@plt+0x73b8>  // b.none
  409ef8:	ldr	x0, [x29, #1120]
  409efc:	ldr	d0, [x0, #104]
  409f00:	ucvtf	d1, d0
  409f04:	fmov	d0, #8.000000000000000000e+00
  409f08:	fmul	d0, d1, d0
  409f0c:	str	d0, [x29, #872]
  409f10:	ldr	x0, [x29, #1120]
  409f14:	ldr	x0, [x0, #112]
  409f18:	cmp	x0, #0x0
  409f1c:	b.eq	409f48 <ferror@plt+0x73b8>  // b.none
  409f20:	ldr	x0, [x29, #1120]
  409f24:	ldr	x0, [x0, #112]
  409f28:	cmn	x0, #0x1
  409f2c:	b.eq	409f48 <ferror@plt+0x73b8>  // b.none
  409f30:	ldr	x0, [x29, #1120]
  409f34:	ldr	d0, [x0, #112]
  409f38:	ucvtf	d1, d0
  409f3c:	fmov	d0, #8.000000000000000000e+00
  409f40:	fmul	d0, d1, d0
  409f44:	str	d0, [x29, #880]
  409f48:	ldr	x0, [x29, #1120]
  409f4c:	ldr	x0, [x0, #120]
  409f50:	str	x0, [x29, #896]
  409f54:	ldr	x0, [x29, #1120]
  409f58:	ldr	x0, [x0, #128]
  409f5c:	str	x0, [x29, #904]
  409f60:	ldr	x0, [x29, #1120]
  409f64:	ldr	w0, [x0, #136]
  409f68:	str	w0, [x29, #912]
  409f6c:	ldr	x0, [x29, #1120]
  409f70:	ldr	w0, [x0, #140]
  409f74:	str	w0, [x29, #916]
  409f78:	ldr	x0, [x29, #1120]
  409f7c:	ldr	w0, [x0, #156]
  409f80:	str	w0, [x29, #920]
  409f84:	ldr	x0, [x29, #1120]
  409f88:	ldr	w0, [x0, #152]
  409f8c:	str	w0, [x29, #924]
  409f90:	ldr	x0, [x29, #1120]
  409f94:	ldr	w0, [x0, #144]
  409f98:	str	w0, [x29, #956]
  409f9c:	ldr	x0, [x29, #1120]
  409fa0:	ldr	w0, [x0, #148]
  409fa4:	cmp	w0, #0x0
  409fa8:	b.eq	409fdc <ferror@plt+0x744c>  // b.none
  409fac:	ldr	x0, [x29, #1120]
  409fb0:	ldr	w0, [x0, #148]
  409fb4:	cmn	w0, #0x1
  409fb8:	b.eq	409fdc <ferror@plt+0x744c>  // b.none
  409fbc:	ldr	x0, [x29, #1120]
  409fc0:	ldr	w0, [x0, #148]
  409fc4:	ucvtf	d0, w0
  409fc8:	mov	x0, #0x400000000000        	// #70368744177664
  409fcc:	movk	x0, #0x408f, lsl #48
  409fd0:	fmov	d1, x0
  409fd4:	fdiv	d0, d0, d1
  409fd8:	str	d0, [x29, #984]
  409fdc:	ldr	x0, [x29, #1120]
  409fe0:	ldr	d0, [x0, #160]
  409fe4:	ucvtf	d1, d0
  409fe8:	fmov	d0, #8.000000000000000000e+00
  409fec:	fmul	d0, d1, d0
  409ff0:	str	d0, [x29, #888]
  409ff4:	ldr	x0, [x29, #1120]
  409ff8:	ldrb	w0, [x0, #7]
  409ffc:	ubfx	x0, x0, #0, #1
  40a000:	and	w0, w0, #0xff
  40a004:	cmp	w0, #0x0
  40a008:	cset	w0, ne  // ne = any
  40a00c:	and	w0, w0, #0xff
  40a010:	strb	w0, [x29, #1046]
  40a014:	ldr	x0, [x29, #1120]
  40a018:	ldr	x0, [x0, #168]
  40a01c:	str	x0, [x29, #1000]
  40a020:	ldr	x0, [x29, #1120]
  40a024:	ldr	x0, [x0, #176]
  40a028:	str	x0, [x29, #1008]
  40a02c:	ldr	x0, [x29, #1120]
  40a030:	ldr	x0, [x0, #184]
  40a034:	str	x0, [x29, #1016]
  40a038:	ldr	x0, [x29, #1120]
  40a03c:	ldr	w0, [x0, #192]
  40a040:	str	w0, [x29, #960]
  40a044:	ldr	x0, [x29, #1120]
  40a048:	ldr	w0, [x0, #196]
  40a04c:	str	w0, [x29, #964]
  40a050:	ldr	x0, [x29, #1120]
  40a054:	ldr	w0, [x0, #216]
  40a058:	str	w0, [x29, #968]
  40a05c:	ldr	x0, [x29, #1120]
  40a060:	ldr	w0, [x0, #220]
  40a064:	str	w0, [x29, #972]
  40a068:	ldr	x0, [x29, #1120]
  40a06c:	ldr	x0, [x0, #200]
  40a070:	str	x0, [x29, #1024]
  40a074:	ldr	x0, [x29, #1120]
  40a078:	ldr	x0, [x0, #208]
  40a07c:	str	x0, [x29, #1032]
  40a080:	add	x0, x29, #0x80
  40a084:	bl	4084d8 <ferror@plt+0x5948>
  40a088:	ldr	x0, [x29, #1048]
  40a08c:	bl	4028e0 <free@plt>
  40a090:	ldr	x0, [x29, #1056]
  40a094:	bl	4028e0 <free@plt>
  40a098:	ldr	x0, [x29, #24]
  40a09c:	add	x0, x0, #0x90
  40a0a0:	ldr	x0, [x0]
  40a0a4:	cmp	x0, #0x0
  40a0a8:	b.eq	40a138 <ferror@plt+0x75a8>  // b.none
  40a0ac:	ldr	x0, [x29, #24]
  40a0b0:	add	x0, x0, #0x90
  40a0b4:	ldr	x0, [x0]
  40a0b8:	add	x0, x0, #0x4
  40a0bc:	str	x0, [x29, #1112]
  40a0c0:	ldr	x0, [x29, #24]
  40a0c4:	add	x0, x0, #0x90
  40a0c8:	ldr	x0, [x0]
  40a0cc:	ldrh	w0, [x0]
  40a0d0:	sub	w0, w0, #0x4
  40a0d4:	str	w0, [x29, #1108]
  40a0d8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40a0dc:	add	x0, x0, #0x470
  40a0e0:	bl	4044b8 <ferror@plt+0x1928>
  40a0e4:	ldr	x0, [x29, #1112]
  40a0e8:	add	x1, x0, #0x64
  40a0ec:	str	x1, [x29, #1112]
  40a0f0:	bl	409690 <ferror@plt+0x6b00>
  40a0f4:	ldr	w0, [x29, #1108]
  40a0f8:	sub	w0, w0, #0x64
  40a0fc:	str	w0, [x29, #1108]
  40a100:	b	40a12c <ferror@plt+0x759c>
  40a104:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40a108:	add	x0, x0, #0x480
  40a10c:	bl	4044b8 <ferror@plt+0x1928>
  40a110:	ldr	x0, [x29, #1112]
  40a114:	add	x1, x0, #0x64
  40a118:	str	x1, [x29, #1112]
  40a11c:	bl	409690 <ferror@plt+0x6b00>
  40a120:	ldr	w0, [x29, #1108]
  40a124:	sub	w0, w0, #0x64
  40a128:	str	w0, [x29, #1108]
  40a12c:	ldr	w0, [x29, #1108]
  40a130:	cmp	w0, #0x0
  40a134:	b.gt	40a104 <ferror@plt+0x7574>
  40a138:	ldr	x0, [x29, #24]
  40a13c:	add	x0, x0, #0x98
  40a140:	ldr	x0, [x0]
  40a144:	cmp	x0, #0x0
  40a148:	b.eq	40a230 <ferror@plt+0x76a0>  // b.none
  40a14c:	stp	xzr, xzr, [x29, #88]
  40a150:	str	xzr, [x29, #104]
  40a154:	ldr	x0, [x29, #24]
  40a158:	add	x0, x0, #0x98
  40a15c:	ldr	x0, [x0]
  40a160:	add	x1, x0, #0x4
  40a164:	ldr	x0, [x29, #24]
  40a168:	add	x0, x0, #0x98
  40a16c:	ldr	x0, [x0]
  40a170:	ldrh	w0, [x0]
  40a174:	sub	w0, w0, #0x4
  40a178:	mov	w2, w0
  40a17c:	add	x0, x29, #0x58
  40a180:	mov	w3, w2
  40a184:	mov	x2, x1
  40a188:	mov	w1, #0x2                   	// #2
  40a18c:	bl	41e9ac <ferror@plt+0x1be1c>
  40a190:	ldr	x0, [x29, #96]
  40a194:	cmp	x0, #0x0
  40a198:	b.eq	40a1b4 <ferror@plt+0x7624>  // b.none
  40a19c:	ldr	x0, [x29, #96]
  40a1a0:	bl	402dd4 <ferror@plt+0x244>
  40a1a4:	mov	x1, x0
  40a1a8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40a1ac:	add	x0, x0, #0x488
  40a1b0:	bl	4044b8 <ferror@plt+0x1928>
  40a1b4:	ldr	x0, [x29, #104]
  40a1b8:	cmp	x0, #0x0
  40a1bc:	b.eq	40a230 <ferror@plt+0x76a0>  // b.none
  40a1c0:	stp	xzr, xzr, [x29, #48]
  40a1c4:	stp	xzr, xzr, [x29, #64]
  40a1c8:	str	xzr, [x29, #80]
  40a1cc:	ldr	x0, [x29, #104]
  40a1d0:	add	x1, x0, #0x4
  40a1d4:	ldr	x0, [x29, #104]
  40a1d8:	ldrh	w0, [x0]
  40a1dc:	sub	w0, w0, #0x4
  40a1e0:	mov	w2, w0
  40a1e4:	add	x0, x29, #0x30
  40a1e8:	mov	w3, w2
  40a1ec:	mov	x2, x1
  40a1f0:	mov	w1, #0x4                   	// #4
  40a1f4:	bl	41e9ac <ferror@plt+0x1be1c>
  40a1f8:	ldr	x0, [x29, #56]
  40a1fc:	bl	409728 <ferror@plt+0x6b98>
  40a200:	ldr	x0, [x29, #64]
  40a204:	bl	4097a8 <ferror@plt+0x6c18>
  40a208:	ldr	x0, [x29, #80]
  40a20c:	mov	x1, x0
  40a210:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40a214:	add	x0, x0, #0x498
  40a218:	bl	409810 <ferror@plt+0x6c80>
  40a21c:	ldr	x0, [x29, #72]
  40a220:	mov	x1, x0
  40a224:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40a228:	add	x0, x0, #0x4a0
  40a22c:	bl	409810 <ferror@plt+0x6c80>
  40a230:	nop
  40a234:	mov	sp, x29
  40a238:	ldp	x29, x30, [sp]
  40a23c:	add	sp, sp, #0x470
  40a240:	ret
  40a244:	stp	x29, x30, [sp, #-48]!
  40a248:	mov	x29, sp
  40a24c:	str	x0, [sp, #24]
  40a250:	ldr	x0, [sp, #24]
  40a254:	str	x0, [sp, #40]
  40a258:	ldr	x0, [sp, #24]
  40a25c:	ldrh	w0, [x0]
  40a260:	cmp	w0, #0x2
  40a264:	b.eq	40a274 <ferror@plt+0x76e4>  // b.none
  40a268:	cmp	w0, #0xa
  40a26c:	b.eq	40a290 <ferror@plt+0x7700>  // b.none
  40a270:	b	40a2ac <ferror@plt+0x771c>
  40a274:	ldr	x0, [sp, #40]
  40a278:	add	x0, x0, #0x4
  40a27c:	mov	x2, x0
  40a280:	mov	w1, #0x4                   	// #4
  40a284:	mov	w0, #0x2                   	// #2
  40a288:	bl	414574 <ferror@plt+0x119e4>
  40a28c:	b	40a2b4 <ferror@plt+0x7724>
  40a290:	ldr	x0, [sp, #40]
  40a294:	add	x0, x0, #0x8
  40a298:	mov	x2, x0
  40a29c:	mov	w1, #0x10                  	// #16
  40a2a0:	mov	w0, #0xa                   	// #10
  40a2a4:	bl	414574 <ferror@plt+0x119e4>
  40a2a8:	b	40a2b4 <ferror@plt+0x7724>
  40a2ac:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40a2b0:	add	x0, x0, #0xdd0
  40a2b4:	ldp	x29, x30, [sp], #48
  40a2b8:	ret
  40a2bc:	stp	x29, x30, [sp, #-80]!
  40a2c0:	mov	x29, sp
  40a2c4:	str	x0, [x29, #40]
  40a2c8:	str	x1, [x29, #32]
  40a2cc:	str	x2, [x29, #24]
  40a2d0:	mov	w1, #0x7                   	// #7
  40a2d4:	ldr	x0, [x29, #24]
  40a2d8:	bl	4094d4 <ferror@plt+0x6944>
  40a2dc:	ldr	x0, [x29, #24]
  40a2e0:	add	x0, x0, #0x60
  40a2e4:	ldr	x0, [x0]
  40a2e8:	cmp	x0, #0x0
  40a2ec:	b.eq	40a38c <ferror@plt+0x77fc>  // b.none
  40a2f0:	ldr	x0, [x29, #24]
  40a2f4:	add	x0, x0, #0x60
  40a2f8:	ldr	x0, [x0]
  40a2fc:	ldrh	w0, [x0]
  40a300:	sub	w0, w0, #0x4
  40a304:	str	w0, [x29, #68]
  40a308:	ldr	x0, [x29, #24]
  40a30c:	add	x0, x0, #0x60
  40a310:	ldr	x0, [x0]
  40a314:	add	x0, x0, #0x4
  40a318:	str	x0, [x29, #72]
  40a31c:	ldr	x0, [x29, #72]
  40a320:	bl	40a244 <ferror@plt+0x76b4>
  40a324:	mov	x1, x0
  40a328:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40a32c:	add	x0, x0, #0x4a8
  40a330:	bl	4044b8 <ferror@plt+0x1928>
  40a334:	ldr	x0, [x29, #72]
  40a338:	add	x0, x0, #0x80
  40a33c:	str	x0, [x29, #72]
  40a340:	ldr	w0, [x29, #68]
  40a344:	sub	w0, w0, #0x80
  40a348:	str	w0, [x29, #68]
  40a34c:	b	40a380 <ferror@plt+0x77f0>
  40a350:	ldr	x0, [x29, #72]
  40a354:	bl	40a244 <ferror@plt+0x76b4>
  40a358:	mov	x1, x0
  40a35c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40a360:	add	x0, x0, #0x4b8
  40a364:	bl	4044b8 <ferror@plt+0x1928>
  40a368:	ldr	x0, [x29, #72]
  40a36c:	add	x0, x0, #0x80
  40a370:	str	x0, [x29, #72]
  40a374:	ldr	w0, [x29, #68]
  40a378:	sub	w0, w0, #0x80
  40a37c:	str	w0, [x29, #68]
  40a380:	ldr	w0, [x29, #68]
  40a384:	cmp	w0, #0x0
  40a388:	b.gt	40a350 <ferror@plt+0x77c0>
  40a38c:	ldr	x0, [x29, #24]
  40a390:	add	x0, x0, #0x68
  40a394:	ldr	x0, [x0]
  40a398:	cmp	x0, #0x0
  40a39c:	b.eq	40a43c <ferror@plt+0x78ac>  // b.none
  40a3a0:	ldr	x0, [x29, #24]
  40a3a4:	add	x0, x0, #0x68
  40a3a8:	ldr	x0, [x0]
  40a3ac:	ldrh	w0, [x0]
  40a3b0:	sub	w0, w0, #0x4
  40a3b4:	str	w0, [x29, #68]
  40a3b8:	ldr	x0, [x29, #24]
  40a3bc:	add	x0, x0, #0x68
  40a3c0:	ldr	x0, [x0]
  40a3c4:	add	x0, x0, #0x4
  40a3c8:	str	x0, [x29, #72]
  40a3cc:	ldr	x0, [x29, #72]
  40a3d0:	bl	40a244 <ferror@plt+0x76b4>
  40a3d4:	mov	x1, x0
  40a3d8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40a3dc:	add	x0, x0, #0x4c0
  40a3e0:	bl	4044b8 <ferror@plt+0x1928>
  40a3e4:	ldr	x0, [x29, #72]
  40a3e8:	add	x0, x0, #0x80
  40a3ec:	str	x0, [x29, #72]
  40a3f0:	ldr	w0, [x29, #68]
  40a3f4:	sub	w0, w0, #0x80
  40a3f8:	str	w0, [x29, #68]
  40a3fc:	b	40a430 <ferror@plt+0x78a0>
  40a400:	ldr	x0, [x29, #72]
  40a404:	bl	40a244 <ferror@plt+0x76b4>
  40a408:	mov	x1, x0
  40a40c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40a410:	add	x0, x0, #0x4b8
  40a414:	bl	4044b8 <ferror@plt+0x1928>
  40a418:	ldr	x0, [x29, #72]
  40a41c:	add	x0, x0, #0x80
  40a420:	str	x0, [x29, #72]
  40a424:	ldr	w0, [x29, #68]
  40a428:	sub	w0, w0, #0x80
  40a42c:	str	w0, [x29, #68]
  40a430:	ldr	w0, [x29, #68]
  40a434:	cmp	w0, #0x0
  40a438:	b.gt	40a400 <ferror@plt+0x7870>
  40a43c:	ldr	x0, [x29, #24]
  40a440:	add	x0, x0, #0x10
  40a444:	ldr	x0, [x0]
  40a448:	cmp	x0, #0x0
  40a44c:	b.eq	40a4f8 <ferror@plt+0x7968>  // b.none
  40a450:	ldr	x0, [x29, #24]
  40a454:	add	x0, x0, #0x10
  40a458:	ldr	x0, [x0]
  40a45c:	ldrh	w0, [x0]
  40a460:	sub	w0, w0, #0x4
  40a464:	str	w0, [x29, #68]
  40a468:	ldr	w0, [x29, #68]
  40a46c:	cmp	w0, #0x16f
  40a470:	b.hi	40a4dc <ferror@plt+0x794c>  // b.pmore
  40a474:	sub	sp, sp, #0x170
  40a478:	mov	x0, sp
  40a47c:	add	x0, x0, #0xf
  40a480:	lsr	x0, x0, #4
  40a484:	lsl	x0, x0, #4
  40a488:	str	x0, [x29, #56]
  40a48c:	ldr	x0, [x29, #24]
  40a490:	add	x0, x0, #0x10
  40a494:	ldr	x0, [x0]
  40a498:	add	x0, x0, #0x4
  40a49c:	ldrsw	x1, [x29, #68]
  40a4a0:	mov	x2, x1
  40a4a4:	mov	x1, x0
  40a4a8:	ldr	x0, [x29, #56]
  40a4ac:	bl	402430 <memcpy@plt>
  40a4b0:	ldrsw	x0, [x29, #68]
  40a4b4:	ldr	x1, [x29, #56]
  40a4b8:	add	x3, x1, x0
  40a4bc:	ldrsw	x0, [x29, #68]
  40a4c0:	mov	x1, #0x170                 	// #368
  40a4c4:	sub	x0, x1, x0
  40a4c8:	mov	x2, x0
  40a4cc:	mov	w1, #0x0                   	// #0
  40a4d0:	mov	x0, x3
  40a4d4:	bl	4026e0 <memset@plt>
  40a4d8:	b	40a4f0 <ferror@plt+0x7960>
  40a4dc:	ldr	x0, [x29, #24]
  40a4e0:	add	x0, x0, #0x10
  40a4e4:	ldr	x0, [x0]
  40a4e8:	add	x0, x0, #0x4
  40a4ec:	str	x0, [x29, #56]
  40a4f0:	ldr	x0, [x29, #56]
  40a4f4:	bl	408118 <ferror@plt+0x5588>
  40a4f8:	nop
  40a4fc:	mov	sp, x29
  40a500:	ldp	x29, x30, [sp], #80
  40a504:	ret
  40a508:	stp	x29, x30, [sp, #-208]!
  40a50c:	mov	x29, sp
  40a510:	str	x0, [sp, #24]
  40a514:	str	x1, [sp, #16]
  40a518:	ldr	x0, [sp, #24]
  40a51c:	add	x0, x0, #0x10
  40a520:	str	x0, [sp, #200]
  40a524:	ldr	x0, [sp, #200]
  40a528:	add	x1, x0, #0x48
  40a52c:	ldr	x0, [sp, #24]
  40a530:	ldr	w0, [x0]
  40a534:	sub	w0, w0, #0x58
  40a538:	mov	w2, w0
  40a53c:	add	x0, sp, #0x28
  40a540:	mov	w3, w2
  40a544:	mov	x2, x1
  40a548:	mov	w1, #0x13                  	// #19
  40a54c:	bl	41e9ac <ferror@plt+0x1be1c>
  40a550:	ldr	x0, [sp, #200]
  40a554:	ldrb	w0, [x0, #1]
  40a558:	mov	w1, w0
  40a55c:	ldr	x0, [sp, #16]
  40a560:	str	w1, [x0, #552]
  40a564:	ldr	x0, [sp, #200]
  40a568:	ldrb	w0, [x0]
  40a56c:	and	w1, w0, #0xffff
  40a570:	ldr	x0, [sp, #16]
  40a574:	strh	w1, [x0, #286]
  40a578:	ldr	x0, [sp, #16]
  40a57c:	ldrh	w1, [x0, #286]
  40a580:	ldr	x0, [sp, #16]
  40a584:	strh	w1, [x0, #22]
  40a588:	ldr	x0, [sp, #200]
  40a58c:	ldrh	w0, [x0, #4]
  40a590:	bl	402650 <ntohs@plt>
  40a594:	and	w0, w0, #0xffff
  40a598:	mov	w1, w0
  40a59c:	ldr	x0, [sp, #16]
  40a5a0:	str	w1, [x0, #544]
  40a5a4:	ldr	x0, [sp, #200]
  40a5a8:	ldrh	w0, [x0, #6]
  40a5ac:	bl	402650 <ntohs@plt>
  40a5b0:	and	w0, w0, #0xffff
  40a5b4:	mov	w1, w0
  40a5b8:	ldr	x0, [sp, #16]
  40a5bc:	str	w1, [x0, #548]
  40a5c0:	ldr	x0, [sp, #200]
  40a5c4:	ldr	w0, [x0, #60]
  40a5c8:	mov	w1, w0
  40a5cc:	ldr	x0, [sp, #16]
  40a5d0:	str	w1, [x0, #560]
  40a5d4:	ldr	x0, [sp, #200]
  40a5d8:	ldr	w0, [x0, #56]
  40a5dc:	mov	w1, w0
  40a5e0:	ldr	x0, [sp, #16]
  40a5e4:	str	w1, [x0, #556]
  40a5e8:	ldr	x0, [sp, #200]
  40a5ec:	ldr	w1, [x0, #68]
  40a5f0:	ldr	x0, [sp, #16]
  40a5f4:	str	w1, [x0, #564]
  40a5f8:	ldr	x0, [sp, #200]
  40a5fc:	ldr	w1, [x0, #64]
  40a600:	ldr	x0, [sp, #16]
  40a604:	str	w1, [x0, #568]
  40a608:	ldr	x0, [sp, #200]
  40a60c:	ldr	w1, [x0, #40]
  40a610:	ldr	x0, [sp, #16]
  40a614:	str	w1, [x0, #576]
  40a618:	ldr	x0, [sp, #200]
  40a61c:	add	x0, x0, #0x2c
  40a620:	bl	403fa0 <ferror@plt+0x1410>
  40a624:	mov	x1, x0
  40a628:	ldr	x0, [sp, #16]
  40a62c:	str	x1, [x0, #584]
  40a630:	ldr	x0, [sp, #16]
  40a634:	str	wzr, [x0, #608]
  40a638:	ldr	x0, [sp, #160]
  40a63c:	cmp	x0, #0x0
  40a640:	b.eq	40a658 <ferror@plt+0x7ac8>  // b.none
  40a644:	ldr	x0, [sp, #160]
  40a648:	bl	402d98 <ferror@plt+0x208>
  40a64c:	mov	w1, w0
  40a650:	ldr	x0, [sp, #16]
  40a654:	str	w1, [x0, #608]
  40a658:	ldr	x0, [sp, #120]
  40a65c:	cmp	x0, #0x0
  40a660:	b.eq	40a680 <ferror@plt+0x7af0>  // b.none
  40a664:	ldr	x0, [sp, #120]
  40a668:	bl	402d68 <ferror@plt+0x1d8>
  40a66c:	and	w0, w0, #0xff
  40a670:	and	w1, w0, #0xffff
  40a674:	ldr	x0, [sp, #16]
  40a678:	strh	w1, [x0, #14]
  40a67c:	b	40a688 <ferror@plt+0x7af8>
  40a680:	ldr	x0, [sp, #16]
  40a684:	strh	wzr, [x0, #14]
  40a688:	ldr	x0, [sp, #16]
  40a68c:	ldrh	w0, [x0, #22]
  40a690:	cmp	w0, #0x2
  40a694:	b.ne	40a6b8 <ferror@plt+0x7b28>  // b.any
  40a698:	ldr	x0, [sp, #16]
  40a69c:	mov	w1, #0x4                   	// #4
  40a6a0:	strh	w1, [x0, #282]
  40a6a4:	ldr	x0, [sp, #16]
  40a6a8:	ldrh	w1, [x0, #282]
  40a6ac:	ldr	x0, [sp, #16]
  40a6b0:	strh	w1, [x0, #18]
  40a6b4:	b	40a6d4 <ferror@plt+0x7b44>
  40a6b8:	ldr	x0, [sp, #16]
  40a6bc:	mov	w1, #0x10                  	// #16
  40a6c0:	strh	w1, [x0, #282]
  40a6c4:	ldr	x0, [sp, #16]
  40a6c8:	ldrh	w1, [x0, #282]
  40a6cc:	ldr	x0, [sp, #16]
  40a6d0:	strh	w1, [x0, #18]
  40a6d4:	ldr	x0, [sp, #16]
  40a6d8:	add	x3, x0, #0x18
  40a6dc:	ldr	x0, [sp, #200]
  40a6e0:	add	x1, x0, #0x8
  40a6e4:	ldr	x0, [sp, #16]
  40a6e8:	ldrh	w0, [x0, #18]
  40a6ec:	and	x0, x0, #0xffff
  40a6f0:	mov	x2, x0
  40a6f4:	mov	x0, x3
  40a6f8:	bl	402430 <memcpy@plt>
  40a6fc:	ldr	x0, [sp, #16]
  40a700:	add	x3, x0, #0x120
  40a704:	ldr	x0, [sp, #200]
  40a708:	add	x1, x0, #0x18
  40a70c:	ldr	x0, [sp, #16]
  40a710:	ldrh	w0, [x0, #18]
  40a714:	and	x0, x0, #0xffff
  40a718:	mov	x2, x0
  40a71c:	mov	x0, x3
  40a720:	bl	402430 <memcpy@plt>
  40a724:	nop
  40a728:	ldp	x29, x30, [sp], #208
  40a72c:	ret
  40a730:	sub	sp, sp, #0x480
  40a734:	stp	x29, x30, [sp]
  40a738:	mov	x29, sp
  40a73c:	str	x0, [sp, #24]
  40a740:	str	x1, [sp, #16]
  40a744:	ldr	x0, [sp, #24]
  40a748:	add	x0, x0, #0x10
  40a74c:	str	x0, [sp, #1136]
  40a750:	strb	wzr, [sp, #1151]
  40a754:	ldr	x0, [sp, #1136]
  40a758:	add	x1, x0, #0x48
  40a75c:	ldr	x0, [sp, #24]
  40a760:	ldr	w0, [x0]
  40a764:	sub	w0, w0, #0x58
  40a768:	mov	w2, w0
  40a76c:	add	x0, sp, #0x3c8
  40a770:	mov	w3, w2
  40a774:	mov	x2, x1
  40a778:	mov	w1, #0x13                  	// #19
  40a77c:	bl	41e9ac <ferror@plt+0x1be1c>
  40a780:	ldr	x0, [sp, #1048]
  40a784:	cmp	x0, #0x0
  40a788:	b.eq	40a7a4 <ferror@plt+0x7c14>  // b.none
  40a78c:	ldr	x0, [sp, #1048]
  40a790:	bl	402d68 <ferror@plt+0x1d8>
  40a794:	and	w0, w0, #0xff
  40a798:	mov	w1, w0
  40a79c:	ldr	x0, [sp, #16]
  40a7a0:	str	w1, [x0, #8]
  40a7a4:	ldr	x0, [sp, #16]
  40a7a8:	ldrh	w0, [x0, #22]
  40a7ac:	cmp	w0, #0xa
  40a7b0:	b.ne	40a7cc <ferror@plt+0x7c3c>  // b.any
  40a7b4:	ldr	x0, [sp, #1056]
  40a7b8:	cmp	x0, #0x0
  40a7bc:	b.eq	40a7cc <ferror@plt+0x7c3c>  // b.none
  40a7c0:	ldr	x0, [sp, #1056]
  40a7c4:	bl	402d68 <ferror@plt+0x1d8>
  40a7c8:	strb	w0, [sp, #1151]
  40a7cc:	ldrb	w0, [sp, #1151]
  40a7d0:	cmp	w0, #0x0
  40a7d4:	cset	w0, ne  // ne = any
  40a7d8:	and	w0, w0, #0xff
  40a7dc:	mov	w1, w0
  40a7e0:	ldr	x0, [sp, #16]
  40a7e4:	bl	407d54 <ferror@plt+0x51c4>
  40a7e8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a7ec:	add	x0, x0, #0xec4
  40a7f0:	ldr	w0, [x0]
  40a7f4:	cmp	w0, #0x0
  40a7f8:	b.eq	40a858 <ferror@plt+0x7cc8>  // b.none
  40a7fc:	add	x0, sp, #0x20
  40a800:	mov	x1, #0x3a8                 	// #936
  40a804:	mov	x2, x1
  40a808:	mov	w1, #0x0                   	// #0
  40a80c:	bl	4026e0 <memset@plt>
  40a810:	ldr	x0, [sp, #1136]
  40a814:	ldrb	w0, [x0, #2]
  40a818:	str	w0, [sp, #648]
  40a81c:	ldr	x0, [sp, #1136]
  40a820:	ldr	w0, [x0, #52]
  40a824:	str	w0, [sp, #652]
  40a828:	ldr	x0, [sp, #1136]
  40a82c:	ldrb	w0, [x0, #3]
  40a830:	str	w0, [sp, #836]
  40a834:	ldr	x0, [sp, #16]
  40a838:	ldr	w0, [x0, #8]
  40a83c:	cmp	w0, #0x84
  40a840:	b.ne	40a850 <ferror@plt+0x7cc0>  // b.any
  40a844:	add	x0, sp, #0x20
  40a848:	bl	408ff4 <ferror@plt+0x6464>
  40a84c:	b	40a858 <ferror@plt+0x7cc8>
  40a850:	add	x0, sp, #0x20
  40a854:	bl	408f60 <ferror@plt+0x63d0>
  40a858:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40a85c:	add	x0, x0, #0x738
  40a860:	ldr	w0, [x0]
  40a864:	cmp	w0, #0x0
  40a868:	b.eq	40a908 <ferror@plt+0x7d78>  // b.none
  40a86c:	ldr	x0, [sp, #16]
  40a870:	bl	405318 <ferror@plt+0x2788>
  40a874:	ldr	x0, [sp, #16]
  40a878:	ldrh	w0, [x0, #22]
  40a87c:	cmp	w0, #0xa
  40a880:	b.ne	40a8a4 <ferror@plt+0x7d14>  // b.any
  40a884:	ldr	x0, [sp, #1056]
  40a888:	cmp	x0, #0x0
  40a88c:	b.eq	40a8a4 <ferror@plt+0x7d14>  // b.none
  40a890:	ldrb	w0, [sp, #1151]
  40a894:	mov	w1, w0
  40a898:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40a89c:	add	x0, x0, #0x4d0
  40a8a0:	bl	4044b8 <ferror@plt+0x1928>
  40a8a4:	ldr	x0, [sp, #1032]
  40a8a8:	cmp	x0, #0x0
  40a8ac:	b.eq	40a908 <ferror@plt+0x7d78>  // b.none
  40a8b0:	ldr	x0, [sp, #1032]
  40a8b4:	bl	402d68 <ferror@plt+0x1d8>
  40a8b8:	strb	w0, [sp, #1135]
  40a8bc:	ldrb	w0, [sp, #1135]
  40a8c0:	and	w0, w0, #0x1
  40a8c4:	cmp	w0, #0x0
  40a8c8:	b.eq	40a8d4 <ferror@plt+0x7d44>  // b.none
  40a8cc:	mov	w0, #0x2d                  	// #45
  40a8d0:	b	40a8d8 <ferror@plt+0x7d48>
  40a8d4:	mov	w0, #0x3c                  	// #60
  40a8d8:	ldrb	w1, [sp, #1135]
  40a8dc:	and	w1, w1, #0x2
  40a8e0:	cmp	w1, #0x0
  40a8e4:	b.eq	40a8f0 <ferror@plt+0x7d60>  // b.none
  40a8e8:	mov	w1, #0x2d                  	// #45
  40a8ec:	b	40a8f4 <ferror@plt+0x7d64>
  40a8f0:	mov	w1, #0x3e                  	// #62
  40a8f4:	mov	w2, w1
  40a8f8:	mov	w1, w0
  40a8fc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40a900:	add	x0, x0, #0x4e0
  40a904:	bl	4044b8 <ferror@plt+0x1928>
  40a908:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a90c:	add	x0, x0, #0xeec
  40a910:	ldr	w0, [x0]
  40a914:	cmp	w0, #0x0
  40a918:	b.eq	40a990 <ferror@plt+0x7e00>  // b.none
  40a91c:	ldr	x0, [sp, #1008]
  40a920:	cmp	x0, #0x0
  40a924:	b.eq	40a944 <ferror@plt+0x7db4>  // b.none
  40a928:	ldr	x0, [sp, #1008]
  40a92c:	bl	402d68 <ferror@plt+0x1d8>
  40a930:	and	w0, w0, #0xff
  40a934:	mov	w1, w0
  40a938:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40a93c:	add	x0, x0, #0x4e8
  40a940:	bl	4044b8 <ferror@plt+0x1928>
  40a944:	ldr	x0, [sp, #1016]
  40a948:	cmp	x0, #0x0
  40a94c:	b.eq	40a96c <ferror@plt+0x7ddc>  // b.none
  40a950:	ldr	x0, [sp, #1016]
  40a954:	bl	402d68 <ferror@plt+0x1d8>
  40a958:	and	w0, w0, #0xff
  40a95c:	mov	w1, w0
  40a960:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40a964:	add	x0, x0, #0x4f8
  40a968:	bl	4044b8 <ferror@plt+0x1928>
  40a96c:	ldr	x0, [sp, #1104]
  40a970:	cmp	x0, #0x0
  40a974:	b.eq	40a990 <ferror@plt+0x7e00>  // b.none
  40a978:	ldr	x0, [sp, #1104]
  40a97c:	bl	402d98 <ferror@plt+0x208>
  40a980:	mov	w1, w0
  40a984:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40a988:	add	x0, x0, #0x508
  40a98c:	bl	4044b8 <ferror@plt+0x1928>
  40a990:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a994:	add	x0, x0, #0xecc
  40a998:	ldr	w0, [x0]
  40a99c:	cmp	w0, #0x0
  40a9a0:	b.ne	40a9c8 <ferror@plt+0x7e38>  // b.any
  40a9a4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40a9a8:	add	x0, x0, #0xed0
  40a9ac:	ldr	w0, [x0]
  40a9b0:	cmp	w0, #0x0
  40a9b4:	b.eq	40aa24 <ferror@plt+0x7e94>  // b.none
  40a9b8:	ldr	x0, [sp, #16]
  40a9bc:	ldr	w0, [x0, #8]
  40a9c0:	cmp	w0, #0x11
  40a9c4:	b.eq	40aa24 <ferror@plt+0x7e94>  // b.none
  40a9c8:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40a9cc:	add	x0, x0, #0x73c
  40a9d0:	ldr	w0, [x0]
  40a9d4:	cmp	w0, #0x0
  40a9d8:	b.ne	40a9e8 <ferror@plt+0x7e58>  // b.any
  40a9dc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40a9e0:	add	x0, x0, #0x518
  40a9e4:	bl	4044b8 <ferror@plt+0x1928>
  40a9e8:	ldr	x0, [sp, #16]
  40a9ec:	ldr	w0, [x0, #8]
  40a9f0:	cmp	w0, #0x84
  40a9f4:	b.ne	40aa10 <ferror@plt+0x7e80>  // b.any
  40a9f8:	add	x0, sp, #0x3c8
  40a9fc:	mov	x2, x0
  40aa00:	ldr	x1, [sp, #1136]
  40aa04:	ldr	x0, [sp, #24]
  40aa08:	bl	40a2bc <ferror@plt+0x772c>
  40aa0c:	b	40aa24 <ferror@plt+0x7e94>
  40aa10:	add	x0, sp, #0x3c8
  40aa14:	mov	x2, x0
  40aa18:	ldr	x1, [sp, #1136]
  40aa1c:	ldr	x0, [sp, #24]
  40aa20:	bl	4098e8 <ferror@plt+0x6d58>
  40aa24:	ldr	x0, [sp, #16]
  40aa28:	ldr	w0, [x0, #564]
  40aa2c:	mov	w1, w0
  40aa30:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40aa34:	add	x0, x0, #0xee4
  40aa38:	str	w1, [x0]
  40aa3c:	mov	w0, #0x0                   	// #0
  40aa40:	ldp	x29, x30, [sp]
  40aa44:	add	sp, sp, #0x480
  40aa48:	ret
  40aa4c:	stp	x29, x30, [sp, #-320]!
  40aa50:	mov	x29, sp
  40aa54:	str	w0, [sp, #28]
  40aa58:	str	w1, [sp, #24]
  40aa5c:	str	x2, [sp, #16]
  40aa60:	str	xzr, [sp, #296]
  40aa64:	str	wzr, [sp, #304]
  40aa68:	mov	w0, #0x10                  	// #16
  40aa6c:	strh	w0, [sp, #296]
  40aa70:	stp	xzr, xzr, [sp, #216]
  40aa74:	stp	xzr, xzr, [sp, #232]
  40aa78:	stp	xzr, xzr, [sp, #248]
  40aa7c:	add	x0, sp, #0x200
  40aa80:	stp	xzr, xzr, [x0, #-248]
  40aa84:	str	xzr, [sp, #280]
  40aa88:	str	wzr, [sp, #288]
  40aa8c:	mov	w0, #0x4c                  	// #76
  40aa90:	str	w0, [sp, #216]
  40aa94:	mov	w0, #0x301                 	// #769
  40aa98:	strh	w0, [sp, #222]
  40aa9c:	mov	w0, #0xe240                	// #57920
  40aaa0:	movk	w0, #0x1, lsl #16
  40aaa4:	str	w0, [sp, #224]
  40aaa8:	mov	w0, #0x2                   	// #2
  40aaac:	strb	w0, [sp, #232]
  40aab0:	ldr	x0, [sp, #16]
  40aab4:	ldr	w0, [x0, #4]
  40aab8:	str	w0, [sp, #284]
  40aabc:	str	xzr, [sp, #208]
  40aac0:	mov	w0, #0x1                   	// #1
  40aac4:	str	w0, [sp, #316]
  40aac8:	ldr	w0, [sp, #24]
  40aacc:	cmp	w0, #0x11
  40aad0:	b.ne	40aadc <ferror@plt+0x7f4c>  // b.any
  40aad4:	mov	w0, #0xffffffff            	// #-1
  40aad8:	b	40aca0 <ferror@plt+0x8110>
  40aadc:	ldr	w0, [sp, #24]
  40aae0:	cmp	w0, #0x6
  40aae4:	b.ne	40aaf4 <ferror@plt+0x7f64>  // b.any
  40aae8:	mov	w0, #0x12                  	// #18
  40aaec:	strh	w0, [sp, #220]
  40aaf0:	b	40aafc <ferror@plt+0x7f6c>
  40aaf4:	mov	w0, #0x13                  	// #19
  40aaf8:	strh	w0, [sp, #220]
  40aafc:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ab00:	add	x0, x0, #0xecc
  40ab04:	ldr	w0, [x0]
  40ab08:	cmp	w0, #0x0
  40ab0c:	b.eq	40ab30 <ferror@plt+0x7fa0>  // b.none
  40ab10:	ldrb	w0, [sp, #235]
  40ab14:	orr	w0, w0, #0x1
  40ab18:	and	w0, w0, #0xff
  40ab1c:	strb	w0, [sp, #235]
  40ab20:	ldrb	w0, [sp, #235]
  40ab24:	orr	w0, w0, #0x40
  40ab28:	and	w0, w0, #0xff
  40ab2c:	strb	w0, [sp, #235]
  40ab30:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ab34:	add	x0, x0, #0xed0
  40ab38:	ldr	w0, [x0]
  40ab3c:	cmp	w0, #0x0
  40ab40:	b.eq	40ab74 <ferror@plt+0x7fe4>  // b.none
  40ab44:	ldrb	w0, [sp, #235]
  40ab48:	orr	w0, w0, #0x2
  40ab4c:	and	w0, w0, #0xff
  40ab50:	strb	w0, [sp, #235]
  40ab54:	ldrb	w0, [sp, #235]
  40ab58:	orr	w0, w0, #0x4
  40ab5c:	and	w0, w0, #0xff
  40ab60:	strb	w0, [sp, #235]
  40ab64:	ldrb	w0, [sp, #235]
  40ab68:	orr	w0, w0, #0x8
  40ab6c:	and	w0, w0, #0xff
  40ab70:	strb	w0, [sp, #235]
  40ab74:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ab78:	add	x0, x0, #0xeec
  40ab7c:	ldr	w0, [x0]
  40ab80:	cmp	w0, #0x0
  40ab84:	b.eq	40aba8 <ferror@plt+0x8018>  // b.none
  40ab88:	ldrb	w0, [sp, #235]
  40ab8c:	orr	w0, w0, #0x10
  40ab90:	and	w0, w0, #0xff
  40ab94:	strb	w0, [sp, #235]
  40ab98:	ldrb	w0, [sp, #235]
  40ab9c:	orr	w0, w0, #0x20
  40aba0:	and	w0, w0, #0xff
  40aba4:	strb	w0, [sp, #235]
  40aba8:	add	x0, sp, #0xd8
  40abac:	str	x0, [sp, #96]
  40abb0:	mov	x0, #0x4c                  	// #76
  40abb4:	str	x0, [sp, #104]
  40abb8:	ldr	x0, [sp, #16]
  40abbc:	ldr	x0, [x0, #16]
  40abc0:	cmp	x0, #0x0
  40abc4:	b.eq	40ac40 <ferror@plt+0x80b0>  // b.none
  40abc8:	ldr	x0, [sp, #16]
  40abcc:	ldr	x0, [x0, #16]
  40abd0:	add	x1, sp, #0xd0
  40abd4:	bl	406460 <ferror@plt+0x38d0>
  40abd8:	str	w0, [sp, #312]
  40abdc:	ldr	w0, [sp, #312]
  40abe0:	cmp	w0, #0x0
  40abe4:	b.eq	40ac40 <ferror@plt+0x80b0>  // b.none
  40abe8:	mov	w0, #0x1                   	// #1
  40abec:	strh	w0, [sp, #146]
  40abf0:	ldr	w0, [sp, #312]
  40abf4:	and	w0, w0, #0xffff
  40abf8:	add	w0, w0, #0x4
  40abfc:	and	w0, w0, #0xffff
  40ac00:	strh	w0, [sp, #144]
  40ac04:	add	x0, sp, #0x90
  40ac08:	str	x0, [sp, #112]
  40ac0c:	mov	x0, #0x4                   	// #4
  40ac10:	str	x0, [sp, #120]
  40ac14:	ldr	x1, [sp, #208]
  40ac18:	ldrsw	x0, [sp, #312]
  40ac1c:	str	x1, [sp, #128]
  40ac20:	str	x0, [sp, #136]
  40ac24:	ldr	w1, [sp, #216]
  40ac28:	ldr	w0, [sp, #312]
  40ac2c:	add	w0, w1, w0
  40ac30:	add	w0, w0, #0x4
  40ac34:	str	w0, [sp, #216]
  40ac38:	mov	w0, #0x3                   	// #3
  40ac3c:	str	w0, [sp, #316]
  40ac40:	ldrsw	x0, [sp, #316]
  40ac44:	stp	xzr, xzr, [sp, #152]
  40ac48:	stp	xzr, xzr, [sp, #168]
  40ac4c:	stp	xzr, xzr, [sp, #184]
  40ac50:	str	xzr, [sp, #200]
  40ac54:	add	x1, sp, #0x128
  40ac58:	str	x1, [sp, #152]
  40ac5c:	mov	w1, #0xc                   	// #12
  40ac60:	str	w1, [sp, #160]
  40ac64:	add	x1, sp, #0x60
  40ac68:	str	x1, [sp, #168]
  40ac6c:	str	x0, [sp, #176]
  40ac70:	add	x0, sp, #0x98
  40ac74:	mov	w2, #0x0                   	// #0
  40ac78:	mov	x1, x0
  40ac7c:	ldr	w0, [sp, #28]
  40ac80:	bl	402700 <sendmsg@plt>
  40ac84:	cmp	x0, #0x0
  40ac88:	b.ge	40ac9c <ferror@plt+0x810c>  // b.tcont
  40ac8c:	ldr	w0, [sp, #28]
  40ac90:	bl	4027a0 <close@plt>
  40ac94:	mov	w0, #0xffffffff            	// #-1
  40ac98:	b	40aca0 <ferror@plt+0x8110>
  40ac9c:	mov	w0, #0x0                   	// #0
  40aca0:	ldp	x29, x30, [sp], #320
  40aca4:	ret
  40aca8:	stp	x29, x30, [sp, #-320]!
  40acac:	mov	x29, sp
  40acb0:	str	w0, [sp, #44]
  40acb4:	str	w1, [sp, #40]
  40acb8:	str	w2, [sp, #36]
  40acbc:	str	x3, [sp, #24]
  40acc0:	str	xzr, [sp, #296]
  40acc4:	str	wzr, [sp, #304]
  40acc8:	mov	w0, #0x10                  	// #16
  40accc:	strh	w0, [sp, #296]
  40acd0:	stp	xzr, xzr, [sp, #224]
  40acd4:	stp	xzr, xzr, [sp, #240]
  40acd8:	stp	xzr, xzr, [sp, #256]
  40acdc:	stp	xzr, xzr, [sp, #272]
  40ace0:	str	xzr, [sp, #288]
  40ace4:	mov	w0, #0x48                  	// #72
  40ace8:	str	w0, [sp, #224]
  40acec:	mov	w0, #0x14                  	// #20
  40acf0:	strh	w0, [sp, #228]
  40acf4:	mov	w0, #0x301                 	// #769
  40acf8:	strh	w0, [sp, #230]
  40acfc:	mov	w0, #0xe240                	// #57920
  40ad00:	movk	w0, #0x1, lsl #16
  40ad04:	str	w0, [sp, #232]
  40ad08:	str	xzr, [sp, #216]
  40ad0c:	mov	w0, #0x1                   	// #1
  40ad10:	str	w0, [sp, #316]
  40ad14:	ldr	w0, [sp, #44]
  40ad18:	cmp	w0, #0x0
  40ad1c:	b.ne	40ad34 <ferror@plt+0x81a4>  // b.any
  40ad20:	ldr	x2, [sp, #24]
  40ad24:	ldr	w1, [sp, #36]
  40ad28:	ldr	w0, [sp, #40]
  40ad2c:	bl	40aa4c <ferror@plt+0x7ebc>
  40ad30:	b	40af10 <ferror@plt+0x8380>
  40ad34:	add	x0, sp, #0xe0
  40ad38:	add	x0, x0, #0x10
  40ad3c:	mov	x2, #0x38                  	// #56
  40ad40:	mov	w1, #0x0                   	// #0
  40ad44:	bl	4026e0 <memset@plt>
  40ad48:	ldr	w0, [sp, #44]
  40ad4c:	and	w0, w0, #0xff
  40ad50:	strb	w0, [sp, #240]
  40ad54:	ldr	w0, [sp, #36]
  40ad58:	and	w0, w0, #0xff
  40ad5c:	strb	w0, [sp, #241]
  40ad60:	ldr	x0, [sp, #24]
  40ad64:	ldr	w0, [x0, #4]
  40ad68:	str	w0, [sp, #244]
  40ad6c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ad70:	add	x0, x0, #0xecc
  40ad74:	ldr	w0, [x0]
  40ad78:	cmp	w0, #0x0
  40ad7c:	b.eq	40ada0 <ferror@plt+0x8210>  // b.none
  40ad80:	ldrb	w0, [sp, #242]
  40ad84:	orr	w0, w0, #0x1
  40ad88:	and	w0, w0, #0xff
  40ad8c:	strb	w0, [sp, #242]
  40ad90:	ldrb	w0, [sp, #242]
  40ad94:	orr	w0, w0, #0x40
  40ad98:	and	w0, w0, #0xff
  40ad9c:	strb	w0, [sp, #242]
  40ada0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ada4:	add	x0, x0, #0xed0
  40ada8:	ldr	w0, [x0]
  40adac:	cmp	w0, #0x0
  40adb0:	b.eq	40ade4 <ferror@plt+0x8254>  // b.none
  40adb4:	ldrb	w0, [sp, #242]
  40adb8:	orr	w0, w0, #0x2
  40adbc:	and	w0, w0, #0xff
  40adc0:	strb	w0, [sp, #242]
  40adc4:	ldrb	w0, [sp, #242]
  40adc8:	orr	w0, w0, #0x4
  40adcc:	and	w0, w0, #0xff
  40add0:	strb	w0, [sp, #242]
  40add4:	ldrb	w0, [sp, #242]
  40add8:	orr	w0, w0, #0x8
  40addc:	and	w0, w0, #0xff
  40ade0:	strb	w0, [sp, #242]
  40ade4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ade8:	add	x0, x0, #0xeec
  40adec:	ldr	w0, [x0]
  40adf0:	cmp	w0, #0x0
  40adf4:	b.eq	40ae18 <ferror@plt+0x8288>  // b.none
  40adf8:	ldrb	w0, [sp, #242]
  40adfc:	orr	w0, w0, #0x10
  40ae00:	and	w0, w0, #0xff
  40ae04:	strb	w0, [sp, #242]
  40ae08:	ldrb	w0, [sp, #242]
  40ae0c:	orr	w0, w0, #0x20
  40ae10:	and	w0, w0, #0xff
  40ae14:	strb	w0, [sp, #242]
  40ae18:	add	x0, sp, #0xe0
  40ae1c:	str	x0, [sp, #104]
  40ae20:	mov	x0, #0x48                  	// #72
  40ae24:	str	x0, [sp, #112]
  40ae28:	ldr	x0, [sp, #24]
  40ae2c:	ldr	x0, [x0, #16]
  40ae30:	cmp	x0, #0x0
  40ae34:	b.eq	40aeb0 <ferror@plt+0x8320>  // b.none
  40ae38:	ldr	x0, [sp, #24]
  40ae3c:	ldr	x0, [x0, #16]
  40ae40:	add	x1, sp, #0xd8
  40ae44:	bl	406460 <ferror@plt+0x38d0>
  40ae48:	str	w0, [sp, #312]
  40ae4c:	ldr	w0, [sp, #312]
  40ae50:	cmp	w0, #0x0
  40ae54:	b.eq	40aeb0 <ferror@plt+0x8320>  // b.none
  40ae58:	mov	w0, #0x1                   	// #1
  40ae5c:	strh	w0, [sp, #154]
  40ae60:	ldr	w0, [sp, #312]
  40ae64:	and	w0, w0, #0xffff
  40ae68:	add	w0, w0, #0x4
  40ae6c:	and	w0, w0, #0xffff
  40ae70:	strh	w0, [sp, #152]
  40ae74:	add	x0, sp, #0x98
  40ae78:	str	x0, [sp, #120]
  40ae7c:	mov	x0, #0x4                   	// #4
  40ae80:	str	x0, [sp, #128]
  40ae84:	ldr	x1, [sp, #216]
  40ae88:	ldrsw	x0, [sp, #312]
  40ae8c:	str	x1, [sp, #136]
  40ae90:	str	x0, [sp, #144]
  40ae94:	ldr	w1, [sp, #224]
  40ae98:	ldr	w0, [sp, #312]
  40ae9c:	add	w0, w1, w0
  40aea0:	add	w0, w0, #0x4
  40aea4:	str	w0, [sp, #224]
  40aea8:	mov	w0, #0x3                   	// #3
  40aeac:	str	w0, [sp, #316]
  40aeb0:	ldrsw	x0, [sp, #316]
  40aeb4:	stp	xzr, xzr, [sp, #160]
  40aeb8:	stp	xzr, xzr, [sp, #176]
  40aebc:	stp	xzr, xzr, [sp, #192]
  40aec0:	str	xzr, [sp, #208]
  40aec4:	add	x1, sp, #0x128
  40aec8:	str	x1, [sp, #160]
  40aecc:	mov	w1, #0xc                   	// #12
  40aed0:	str	w1, [sp, #168]
  40aed4:	add	x1, sp, #0x68
  40aed8:	str	x1, [sp, #176]
  40aedc:	str	x0, [sp, #184]
  40aee0:	add	x0, sp, #0xa0
  40aee4:	mov	w2, #0x0                   	// #0
  40aee8:	mov	x1, x0
  40aeec:	ldr	w0, [sp, #40]
  40aef0:	bl	402700 <sendmsg@plt>
  40aef4:	cmp	x0, #0x0
  40aef8:	b.ge	40af0c <ferror@plt+0x837c>  // b.tcont
  40aefc:	ldr	w0, [sp, #40]
  40af00:	bl	4027a0 <close@plt>
  40af04:	mov	w0, #0xffffffff            	// #-1
  40af08:	b	40af10 <ferror@plt+0x8380>
  40af0c:	mov	w0, #0x0                   	// #0
  40af10:	ldp	x29, x30, [sp], #320
  40af14:	ret
  40af18:	stp	x29, x30, [sp, #-160]!
  40af1c:	mov	x29, sp
  40af20:	str	x0, [sp, #40]
  40af24:	str	x1, [sp, #32]
  40af28:	str	x2, [sp, #24]
  40af2c:	ldr	x0, [sp, #40]
  40af30:	add	x0, x0, #0x10
  40af34:	str	x0, [sp, #152]
  40af38:	ldr	x0, [sp, #32]
  40af3c:	str	x0, [sp, #144]
  40af40:	ldr	x0, [sp, #144]
  40af44:	ldr	x0, [x0, #16]
  40af48:	str	x0, [sp, #136]
  40af4c:	stp	xzr, xzr, [sp, #56]
  40af50:	stp	xzr, xzr, [sp, #72]
  40af54:	stp	xzr, xzr, [sp, #88]
  40af58:	stp	xzr, xzr, [sp, #104]
  40af5c:	str	xzr, [sp, #120]
  40af60:	mov	w0, #0x48                  	// #72
  40af64:	str	w0, [sp, #56]
  40af68:	mov	w0, #0x14                  	// #20
  40af6c:	strh	w0, [sp, #60]
  40af70:	mov	w0, #0x301                 	// #769
  40af74:	strh	w0, [sp, #62]
  40af78:	mov	w0, #0xe240                	// #57920
  40af7c:	movk	w0, #0x1, lsl #16
  40af80:	str	w0, [sp, #64]
  40af84:	mov	w0, #0x15                  	// #21
  40af88:	strh	w0, [sp, #60]
  40af8c:	mov	w0, #0x5                   	// #5
  40af90:	strh	w0, [sp, #62]
  40af94:	ldr	x0, [sp, #136]
  40af98:	ldr	w0, [x0, #28]
  40af9c:	add	w1, w0, #0x1
  40afa0:	ldr	x0, [sp, #136]
  40afa4:	str	w1, [x0, #28]
  40afa8:	ldr	x0, [sp, #136]
  40afac:	ldr	w0, [x0, #28]
  40afb0:	str	w0, [sp, #64]
  40afb4:	ldr	x0, [sp, #152]
  40afb8:	ldrb	w0, [x0]
  40afbc:	strb	w0, [sp, #72]
  40afc0:	ldr	x0, [sp, #144]
  40afc4:	ldr	w0, [x0, #8]
  40afc8:	and	w0, w0, #0xff
  40afcc:	strb	w0, [sp, #73]
  40afd0:	ldr	x0, [sp, #152]
  40afd4:	add	x1, x0, #0x4
  40afd8:	add	x0, sp, #0x50
  40afdc:	ldp	x2, x3, [x1]
  40afe0:	stp	x2, x3, [x0]
  40afe4:	ldp	x2, x3, [x1, #16]
  40afe8:	stp	x2, x3, [x0, #16]
  40afec:	ldp	x2, x3, [x1, #32]
  40aff0:	stp	x2, x3, [x0, #32]
  40aff4:	ldr	x0, [sp, #144]
  40aff8:	ldr	w0, [x0, #8]
  40affc:	cmp	w0, #0xff
  40b000:	b.ne	40b024 <ferror@plt+0x8494>  // b.any
  40b004:	add	x0, sp, #0x38
  40b008:	add	x0, x0, #0x10
  40b00c:	str	x0, [sp, #128]
  40b010:	ldr	x0, [sp, #24]
  40b014:	ldrh	w0, [x0, #14]
  40b018:	and	w1, w0, #0xff
  40b01c:	ldr	x0, [sp, #128]
  40b020:	strb	w1, [x0, #3]
  40b024:	add	x0, sp, #0x38
  40b028:	mov	x2, #0x0                   	// #0
  40b02c:	mov	x1, x0
  40b030:	ldr	x0, [sp, #136]
  40b034:	bl	41d92c <ferror@plt+0x1ad9c>
  40b038:	ldp	x29, x30, [sp], #160
  40b03c:	ret
  40b040:	sub	sp, sp, #0x2a0
  40b044:	stp	x29, x30, [sp]
  40b048:	mov	x29, sp
  40b04c:	str	x0, [sp, #24]
  40b050:	str	x1, [sp, #16]
  40b054:	ldr	x0, [sp, #16]
  40b058:	str	x0, [sp, #664]
  40b05c:	ldr	x0, [sp, #24]
  40b060:	add	x0, x0, #0x10
  40b064:	str	x0, [sp, #656]
  40b068:	add	x0, sp, #0x20
  40b06c:	mov	x1, #0x268                 	// #616
  40b070:	mov	x2, x1
  40b074:	mov	w1, #0x0                   	// #0
  40b078:	bl	4026e0 <memset@plt>
  40b07c:	ldr	x0, [sp, #664]
  40b080:	ldr	x0, [x0]
  40b084:	ldr	x0, [x0, #8]
  40b088:	ldr	x1, [sp, #656]
  40b08c:	ldrb	w1, [x1]
  40b090:	lsr	x0, x0, x1
  40b094:	and	x0, x0, #0x1
  40b098:	cmp	x0, #0x0
  40b09c:	b.ne	40b0a8 <ferror@plt+0x8518>  // b.any
  40b0a0:	mov	w0, #0x0                   	// #0
  40b0a4:	b	40b194 <ferror@plt+0x8604>
  40b0a8:	add	x0, sp, #0x20
  40b0ac:	mov	x1, x0
  40b0b0:	ldr	x0, [sp, #24]
  40b0b4:	bl	40a508 <ferror@plt+0x7978>
  40b0b8:	ldr	x0, [sp, #664]
  40b0bc:	ldr	w0, [x0, #8]
  40b0c0:	str	w0, [sp, #40]
  40b0c4:	ldr	x0, [sp, #664]
  40b0c8:	ldr	x0, [x0]
  40b0cc:	ldr	x0, [x0, #16]
  40b0d0:	cmp	x0, #0x0
  40b0d4:	b.eq	40b0fc <ferror@plt+0x856c>  // b.none
  40b0d8:	ldr	x0, [sp, #664]
  40b0dc:	ldr	x0, [x0]
  40b0e0:	ldr	x0, [x0, #16]
  40b0e4:	add	x1, sp, #0x20
  40b0e8:	bl	405e78 <ferror@plt+0x32e8>
  40b0ec:	cmp	w0, #0x0
  40b0f0:	b.ne	40b0fc <ferror@plt+0x856c>  // b.any
  40b0f4:	mov	w0, #0x0                   	// #0
  40b0f8:	b	40b194 <ferror@plt+0x8604>
  40b0fc:	ldr	x0, [sp, #664]
  40b100:	ldr	x0, [x0]
  40b104:	ldrb	w0, [x0, #24]
  40b108:	cmp	w0, #0x0
  40b10c:	b.eq	40b168 <ferror@plt+0x85d8>  // b.none
  40b110:	add	x0, sp, #0x20
  40b114:	mov	x2, x0
  40b118:	ldr	x1, [sp, #16]
  40b11c:	ldr	x0, [sp, #24]
  40b120:	bl	40af18 <ferror@plt+0x8388>
  40b124:	cmp	w0, #0x0
  40b128:	b.eq	40b168 <ferror@plt+0x85d8>  // b.none
  40b12c:	bl	402b00 <__errno_location@plt>
  40b130:	ldr	w0, [x0]
  40b134:	cmp	w0, #0x5f
  40b138:	b.eq	40b14c <ferror@plt+0x85bc>  // b.none
  40b13c:	bl	402b00 <__errno_location@plt>
  40b140:	ldr	w0, [x0]
  40b144:	cmp	w0, #0x2
  40b148:	b.ne	40b154 <ferror@plt+0x85c4>  // b.any
  40b14c:	mov	w0, #0x0                   	// #0
  40b150:	b	40b194 <ferror@plt+0x8604>
  40b154:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b158:	add	x0, x0, #0x520
  40b15c:	bl	402490 <perror@plt>
  40b160:	mov	w0, #0xffffffff            	// #-1
  40b164:	b	40b194 <ferror@plt+0x8604>
  40b168:	add	x0, sp, #0x20
  40b16c:	mov	x1, x0
  40b170:	ldr	x0, [sp, #24]
  40b174:	bl	40a730 <ferror@plt+0x7ba0>
  40b178:	str	w0, [sp, #652]
  40b17c:	ldr	w0, [sp, #652]
  40b180:	cmp	w0, #0x0
  40b184:	b.ge	40b190 <ferror@plt+0x8600>  // b.tcont
  40b188:	ldr	w0, [sp, #652]
  40b18c:	b	40b194 <ferror@plt+0x8604>
  40b190:	mov	w0, #0x0                   	// #0
  40b194:	ldp	x29, x30, [sp]
  40b198:	add	sp, sp, #0x2a0
  40b19c:	ret
  40b1a0:	stp	x29, x30, [sp, #-192]!
  40b1a4:	mov	x29, sp
  40b1a8:	str	x0, [sp, #40]
  40b1ac:	str	x1, [sp, #32]
  40b1b0:	str	w2, [sp, #28]
  40b1b4:	str	wzr, [sp, #188]
  40b1b8:	mov	w0, #0x2                   	// #2
  40b1bc:	str	w0, [sp, #184]
  40b1c0:	stp	xzr, xzr, [sp, #48]
  40b1c4:	str	xzr, [sp, #64]
  40b1c8:	ldr	x0, [sp, #40]
  40b1cc:	str	x0, [sp, #48]
  40b1d0:	ldr	w0, [sp, #28]
  40b1d4:	str	w0, [sp, #56]
  40b1d8:	add	x0, sp, #0x80
  40b1dc:	mov	w2, #0x4                   	// #4
  40b1e0:	mov	w1, #0x0                   	// #0
  40b1e4:	bl	41ba18 <ferror@plt+0x18e88>
  40b1e8:	cmp	w0, #0x0
  40b1ec:	b.eq	40b1f8 <ferror@plt+0x8668>  // b.none
  40b1f0:	mov	w0, #0xffffffff            	// #-1
  40b1f4:	b	40b33c <ferror@plt+0x87ac>
  40b1f8:	ldr	x0, [sp, #40]
  40b1fc:	ldrb	w0, [x0, #24]
  40b200:	cmp	w0, #0x0
  40b204:	b.eq	40b238 <ferror@plt+0x86a8>  // b.none
  40b208:	add	x0, sp, #0x48
  40b20c:	mov	w2, #0x4                   	// #4
  40b210:	mov	w1, #0x0                   	// #0
  40b214:	bl	41ba18 <ferror@plt+0x18e88>
  40b218:	cmp	w0, #0x0
  40b21c:	b.eq	40b230 <ferror@plt+0x86a0>  // b.none
  40b220:	add	x0, sp, #0x80
  40b224:	bl	41b9d8 <ferror@plt+0x18e48>
  40b228:	mov	w0, #0xffffffff            	// #-1
  40b22c:	b	40b33c <ferror@plt+0x87ac>
  40b230:	add	x0, sp, #0x48
  40b234:	str	x0, [sp, #64]
  40b238:	mov	w0, #0xe240                	// #57920
  40b23c:	movk	w0, #0x1, lsl #16
  40b240:	str	w0, [sp, #160]
  40b244:	ldr	x0, [sp, #32]
  40b248:	str	x0, [sp, #168]
  40b24c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b250:	add	x0, x0, #0xec0
  40b254:	ldr	w0, [x0]
  40b258:	cmp	w0, #0xa
  40b25c:	b.ne	40b26c <ferror@plt+0x86dc>  // b.any
  40b260:	mov	w0, #0xa                   	// #10
  40b264:	str	w0, [sp, #184]
  40b268:	b	40b270 <ferror@plt+0x86e0>
  40b26c:	nop
  40b270:	ldr	w0, [sp, #128]
  40b274:	ldr	x3, [sp, #40]
  40b278:	ldr	w2, [sp, #28]
  40b27c:	mov	w1, w0
  40b280:	ldr	w0, [sp, #184]
  40b284:	bl	40aca8 <ferror@plt+0x8118>
  40b288:	str	w0, [sp, #188]
  40b28c:	ldr	w0, [sp, #188]
  40b290:	cmp	w0, #0x0
  40b294:	b.ne	40b308 <ferror@plt+0x8778>  // b.any
  40b298:	add	x0, sp, #0x30
  40b29c:	add	x4, sp, #0x80
  40b2a0:	mov	w3, #0x0                   	// #0
  40b2a4:	mov	x2, x0
  40b2a8:	adrp	x0, 40b000 <ferror@plt+0x8470>
  40b2ac:	add	x1, x0, #0x40
  40b2b0:	mov	x0, x4
  40b2b4:	bl	41d304 <ferror@plt+0x1a774>
  40b2b8:	str	w0, [sp, #188]
  40b2bc:	ldr	w0, [sp, #188]
  40b2c0:	cmp	w0, #0x0
  40b2c4:	b.eq	40b2dc <ferror@plt+0x874c>  // b.none
  40b2c8:	ldr	w0, [sp, #184]
  40b2cc:	cmp	w0, #0x0
  40b2d0:	b.eq	40b310 <ferror@plt+0x8780>  // b.none
  40b2d4:	str	wzr, [sp, #184]
  40b2d8:	b	40b270 <ferror@plt+0x86e0>
  40b2dc:	ldr	w0, [sp, #184]
  40b2e0:	cmp	w0, #0x2
  40b2e4:	b.ne	40b318 <ferror@plt+0x8788>  // b.any
  40b2e8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b2ec:	add	x0, x0, #0xec0
  40b2f0:	ldr	w0, [x0]
  40b2f4:	cmp	w0, #0x2
  40b2f8:	b.eq	40b318 <ferror@plt+0x8788>  // b.none
  40b2fc:	mov	w0, #0xa                   	// #10
  40b300:	str	w0, [sp, #184]
  40b304:	b	40b270 <ferror@plt+0x86e0>
  40b308:	nop
  40b30c:	b	40b31c <ferror@plt+0x878c>
  40b310:	nop
  40b314:	b	40b31c <ferror@plt+0x878c>
  40b318:	nop
  40b31c:	add	x0, sp, #0x80
  40b320:	bl	41b9d8 <ferror@plt+0x18e48>
  40b324:	ldr	x0, [sp, #64]
  40b328:	cmp	x0, #0x0
  40b32c:	b.eq	40b338 <ferror@plt+0x87a8>  // b.none
  40b330:	ldr	x0, [sp, #64]
  40b334:	bl	41b9d8 <ferror@plt+0x18e48>
  40b338:	ldr	w0, [sp, #188]
  40b33c:	ldp	x29, x30, [sp], #192
  40b340:	ret
  40b344:	mov	x12, #0x42d0                	// #17104
  40b348:	sub	sp, sp, x12
  40b34c:	stp	x29, x30, [sp]
  40b350:	mov	x29, sp
  40b354:	str	x19, [sp, #16]
  40b358:	str	x0, [sp, #40]
  40b35c:	mov	w0, #0xffffffff            	// #-1
  40b360:	add	x1, sp, #0x4, lsl #12
  40b364:	str	w0, [x1, #716]
  40b368:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b36c:	add	x0, x0, #0x538
  40b370:	bl	402b10 <getenv@plt>
  40b374:	mov	x2, x0
  40b378:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40b37c:	add	x1, x0, #0x8b0
  40b380:	mov	x0, x2
  40b384:	bl	4029c0 <fopen64@plt>
  40b388:	str	x0, [sp, #17088]
  40b38c:	ldr	x0, [sp, #17088]
  40b390:	cmp	x0, #0x0
  40b394:	b.ne	40b3b0 <ferror@plt+0x8820>  // b.any
  40b398:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b39c:	add	x0, x0, #0x548
  40b3a0:	bl	402490 <perror@plt>
  40b3a4:	add	x0, sp, #0x4, lsl #12
  40b3a8:	ldr	w0, [x0, #716]
  40b3ac:	b	40b624 <ferror@plt+0x8a94>
  40b3b0:	add	x0, sp, #0x298
  40b3b4:	str	x0, [sp, #17080]
  40b3b8:	add	x0, sp, #0x30
  40b3bc:	mov	x1, #0x268                 	// #616
  40b3c0:	mov	x2, x1
  40b3c4:	mov	w1, #0x0                   	// #0
  40b3c8:	bl	4026e0 <memset@plt>
  40b3cc:	add	x0, sp, #0x298
  40b3d0:	ldr	x3, [sp, #17088]
  40b3d4:	mov	x2, #0x10                  	// #16
  40b3d8:	mov	x1, #0x1                   	// #1
  40b3dc:	bl	4028a0 <fread@plt>
  40b3e0:	str	x0, [sp, #17072]
  40b3e4:	ldr	x0, [sp, #17072]
  40b3e8:	cmp	x0, #0x10
  40b3ec:	b.eq	40b444 <ferror@plt+0x88b4>  // b.none
  40b3f0:	ldr	x0, [sp, #17088]
  40b3f4:	bl	402b90 <ferror@plt>
  40b3f8:	cmp	w0, #0x0
  40b3fc:	b.eq	40b40c <ferror@plt+0x887c>  // b.none
  40b400:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b404:	add	x0, x0, #0x560
  40b408:	bl	402490 <perror@plt>
  40b40c:	ldr	x0, [sp, #17088]
  40b410:	bl	402810 <feof@plt>
  40b414:	cmp	w0, #0x0
  40b418:	b.eq	40b5fc <ferror@plt+0x8a6c>  // b.none
  40b41c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b420:	add	x0, x0, #0xe90
  40b424:	ldr	x0, [x0]
  40b428:	mov	x3, x0
  40b42c:	mov	x2, #0x24                  	// #36
  40b430:	mov	x1, #0x1                   	// #1
  40b434:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b438:	add	x0, x0, #0x588
  40b43c:	bl	402950 <fwrite@plt>
  40b440:	b	40b5fc <ferror@plt+0x8a6c>
  40b444:	ldr	x0, [sp, #17080]
  40b448:	ldr	w0, [x0]
  40b44c:	mov	w0, w0
  40b450:	sub	x0, x0, #0xd
  40b454:	and	x0, x0, #0xfffffffc
  40b458:	str	x0, [sp, #17064]
  40b45c:	ldr	x0, [sp, #17080]
  40b460:	add	x0, x0, #0x10
  40b464:	ldr	x3, [sp, #17088]
  40b468:	ldr	x2, [sp, #17064]
  40b46c:	mov	x1, #0x1                   	// #1
  40b470:	bl	4028a0 <fread@plt>
  40b474:	str	x0, [sp, #17072]
  40b478:	ldr	x1, [sp, #17072]
  40b47c:	ldr	x0, [sp, #17064]
  40b480:	cmp	x1, x0
  40b484:	b.eq	40b4dc <ferror@plt+0x894c>  // b.none
  40b488:	ldr	x0, [sp, #17088]
  40b48c:	bl	402b90 <ferror@plt>
  40b490:	cmp	w0, #0x0
  40b494:	b.eq	40b4a4 <ferror@plt+0x8914>  // b.none
  40b498:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b49c:	add	x0, x0, #0x5b0
  40b4a0:	bl	402490 <perror@plt>
  40b4a4:	ldr	x0, [sp, #17088]
  40b4a8:	bl	402810 <feof@plt>
  40b4ac:	cmp	w0, #0x0
  40b4b0:	b.eq	40b604 <ferror@plt+0x8a74>  // b.none
  40b4b4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b4b8:	add	x0, x0, #0xe90
  40b4bc:	ldr	x0, [x0]
  40b4c0:	mov	x3, x0
  40b4c4:	mov	x2, #0x24                  	// #36
  40b4c8:	mov	x1, #0x1                   	// #1
  40b4cc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b4d0:	add	x0, x0, #0x588
  40b4d4:	bl	402950 <fwrite@plt>
  40b4d8:	b	40b604 <ferror@plt+0x8a74>
  40b4dc:	ldr	x0, [sp, #17080]
  40b4e0:	ldrh	w0, [x0, #4]
  40b4e4:	cmp	w0, #0x3
  40b4e8:	b.ne	40b4f8 <ferror@plt+0x8968>  // b.any
  40b4ec:	add	x0, sp, #0x4, lsl #12
  40b4f0:	str	wzr, [x0, #716]
  40b4f4:	b	40b608 <ferror@plt+0x8a78>
  40b4f8:	ldr	x0, [sp, #17080]
  40b4fc:	ldrh	w0, [x0, #4]
  40b500:	cmp	w0, #0x2
  40b504:	b.ne	40b574 <ferror@plt+0x89e4>  // b.any
  40b508:	ldr	x0, [sp, #17080]
  40b50c:	add	x0, x0, #0x10
  40b510:	str	x0, [sp, #17048]
  40b514:	ldr	x0, [sp, #17080]
  40b518:	ldr	w0, [x0]
  40b51c:	cmp	w0, #0x23
  40b520:	b.hi	40b54c <ferror@plt+0x89bc>  // b.pmore
  40b524:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b528:	add	x0, x0, #0xe90
  40b52c:	ldr	x0, [x0]
  40b530:	mov	x3, x0
  40b534:	mov	x2, #0x10                  	// #16
  40b538:	mov	x1, #0x1                   	// #1
  40b53c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b540:	add	x0, x0, #0x5c8
  40b544:	bl	402950 <fwrite@plt>
  40b548:	b	40b608 <ferror@plt+0x8a78>
  40b54c:	ldr	x0, [sp, #17048]
  40b550:	ldr	w19, [x0]
  40b554:	bl	402b00 <__errno_location@plt>
  40b558:	mov	x1, x0
  40b55c:	neg	w0, w19
  40b560:	str	w0, [x1]
  40b564:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b568:	add	x0, x0, #0x5e0
  40b56c:	bl	402490 <perror@plt>
  40b570:	b	40b608 <ferror@plt+0x8a78>
  40b574:	add	x0, sp, #0x30
  40b578:	mov	x1, x0
  40b57c:	ldr	x0, [sp, #17080]
  40b580:	bl	40a508 <ferror@plt+0x7978>
  40b584:	mov	w0, #0x6                   	// #6
  40b588:	str	w0, [sp, #56]
  40b58c:	ldr	x0, [sp, #40]
  40b590:	cmp	x0, #0x0
  40b594:	b.eq	40b5c0 <ferror@plt+0x8a30>  // b.none
  40b598:	ldr	x0, [sp, #40]
  40b59c:	ldr	x0, [x0, #16]
  40b5a0:	cmp	x0, #0x0
  40b5a4:	b.eq	40b5c0 <ferror@plt+0x8a30>  // b.none
  40b5a8:	ldr	x0, [sp, #40]
  40b5ac:	ldr	x0, [x0, #16]
  40b5b0:	add	x1, sp, #0x30
  40b5b4:	bl	405e78 <ferror@plt+0x32e8>
  40b5b8:	cmp	w0, #0x0
  40b5bc:	b.eq	40b61c <ferror@plt+0x8a8c>  // b.none
  40b5c0:	add	x0, sp, #0x30
  40b5c4:	mov	x1, x0
  40b5c8:	ldr	x0, [sp, #17080]
  40b5cc:	bl	40a730 <ferror@plt+0x7ba0>
  40b5d0:	add	x1, sp, #0x4, lsl #12
  40b5d4:	str	w0, [x1, #676]
  40b5d8:	add	x0, sp, #0x4, lsl #12
  40b5dc:	ldr	w0, [x0, #676]
  40b5e0:	cmp	w0, #0x0
  40b5e4:	b.ge	40b3b0 <ferror@plt+0x8820>  // b.tcont
  40b5e8:	add	x0, sp, #0x4, lsl #12
  40b5ec:	ldr	w0, [x0, #676]
  40b5f0:	add	x1, sp, #0x4, lsl #12
  40b5f4:	str	w0, [x1, #716]
  40b5f8:	b	40b608 <ferror@plt+0x8a78>
  40b5fc:	nop
  40b600:	b	40b608 <ferror@plt+0x8a78>
  40b604:	nop
  40b608:	ldr	x0, [sp, #17088]
  40b60c:	bl	402620 <fclose@plt>
  40b610:	add	x0, sp, #0x4, lsl #12
  40b614:	ldr	w0, [x0, #716]
  40b618:	b	40b624 <ferror@plt+0x8a94>
  40b61c:	nop
  40b620:	b	40b3b0 <ferror@plt+0x8820>
  40b624:	ldr	x19, [sp, #16]
  40b628:	ldp	x29, x30, [sp]
  40b62c:	mov	x12, #0x42d0                	// #17104
  40b630:	add	sp, sp, x12
  40b634:	ret
  40b638:	stp	x29, x30, [sp, #-64]!
  40b63c:	mov	x29, sp
  40b640:	str	x0, [sp, #24]
  40b644:	str	xzr, [sp, #56]
  40b648:	str	xzr, [sp, #48]
  40b64c:	mov	w0, #0x100000              	// #1048576
  40b650:	str	w0, [sp, #44]
  40b654:	mov	w1, #0x2                   	// #2
  40b658:	ldr	x0, [sp, #24]
  40b65c:	bl	403458 <ferror@plt+0x8c8>
  40b660:	cmp	w0, #0x0
  40b664:	b.ne	40b684 <ferror@plt+0x8af4>  // b.any
  40b668:	mov	w1, #0xa                   	// #10
  40b66c:	ldr	x0, [sp, #24]
  40b670:	bl	403458 <ferror@plt+0x8c8>
  40b674:	cmp	w0, #0x0
  40b678:	b.ne	40b684 <ferror@plt+0x8af4>  // b.any
  40b67c:	mov	w0, #0x0                   	// #0
  40b680:	b	40b8b4 <ferror@plt+0x8d24>
  40b684:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  40b688:	add	x0, x0, #0x568
  40b68c:	ldr	x1, [x0]
  40b690:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40b694:	add	x0, x0, #0xf10
  40b698:	str	x1, [x0]
  40b69c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b6a0:	add	x0, x0, #0x538
  40b6a4:	bl	402b10 <getenv@plt>
  40b6a8:	cmp	x0, #0x0
  40b6ac:	b.eq	40b6bc <ferror@plt+0x8b2c>  // b.none
  40b6b0:	ldr	x0, [sp, #24]
  40b6b4:	bl	40b344 <ferror@plt+0x87b4>
  40b6b8:	b	40b8b4 <ferror@plt+0x8d24>
  40b6bc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b6c0:	add	x0, x0, #0x5f8
  40b6c4:	bl	402b10 <getenv@plt>
  40b6c8:	cmp	x0, #0x0
  40b6cc:	b.ne	40b730 <ferror@plt+0x8ba0>  // b.any
  40b6d0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40b6d4:	add	x0, x0, #0x890
  40b6d8:	bl	402b10 <getenv@plt>
  40b6dc:	cmp	x0, #0x0
  40b6e0:	b.ne	40b730 <ferror@plt+0x8ba0>  // b.any
  40b6e4:	mov	w2, #0x6                   	// #6
  40b6e8:	mov	x1, #0x0                   	// #0
  40b6ec:	ldr	x0, [sp, #24]
  40b6f0:	bl	40b1a0 <ferror@plt+0x8610>
  40b6f4:	cmp	w0, #0x0
  40b6f8:	b.ne	40b730 <ferror@plt+0x8ba0>  // b.any
  40b6fc:	mov	w0, #0x0                   	// #0
  40b700:	b	40b8b4 <ferror@plt+0x8d24>
  40b704:	ldrsw	x0, [sp, #44]
  40b708:	bl	402660 <malloc@plt>
  40b70c:	str	x0, [sp, #48]
  40b710:	ldr	x0, [sp, #48]
  40b714:	cmp	x0, #0x0
  40b718:	b.ne	40b744 <ferror@plt+0x8bb4>  // b.any
  40b71c:	ldr	w0, [sp, #44]
  40b720:	lsr	w1, w0, #31
  40b724:	add	w0, w1, w0
  40b728:	asr	w0, w0, #1
  40b72c:	str	w0, [sp, #44]
  40b730:	ldr	w1, [sp, #44]
  40b734:	mov	w0, #0xffff                	// #65535
  40b738:	cmp	w1, w0
  40b73c:	b.gt	40b704 <ferror@plt+0x8b74>
  40b740:	b	40b748 <ferror@plt+0x8bb8>
  40b744:	nop
  40b748:	ldr	x0, [sp, #48]
  40b74c:	cmp	x0, #0x0
  40b750:	b.ne	40b76c <ferror@plt+0x8bdc>  // b.any
  40b754:	bl	402b00 <__errno_location@plt>
  40b758:	mov	x1, x0
  40b75c:	mov	w0, #0xc                   	// #12
  40b760:	str	w0, [x1]
  40b764:	mov	w0, #0xffffffff            	// #-1
  40b768:	b	40b8b4 <ferror@plt+0x8d24>
  40b76c:	ldr	x0, [sp, #24]
  40b770:	ldr	x0, [x0, #8]
  40b774:	and	x0, x0, #0x4
  40b778:	cmp	x0, #0x0
  40b77c:	b.eq	40b7e0 <ferror@plt+0x8c50>  // b.none
  40b780:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b784:	add	x1, x0, #0x608
  40b788:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b78c:	add	x0, x0, #0x5f8
  40b790:	bl	40363c <ferror@plt+0xaac>
  40b794:	str	x0, [sp, #56]
  40b798:	ldr	x0, [sp, #56]
  40b79c:	cmp	x0, #0x0
  40b7a0:	b.eq	40b864 <ferror@plt+0x8cd4>  // b.none
  40b7a4:	ldrsw	x0, [sp, #44]
  40b7a8:	mov	x2, x0
  40b7ac:	ldr	x1, [sp, #48]
  40b7b0:	ldr	x0, [sp, #56]
  40b7b4:	bl	402530 <setbuffer@plt>
  40b7b8:	mov	w3, #0x2                   	// #2
  40b7bc:	ldr	x2, [sp, #24]
  40b7c0:	adrp	x0, 409000 <ferror@plt+0x6470>
  40b7c4:	add	x1, x0, #0x44
  40b7c8:	ldr	x0, [sp, #56]
  40b7cc:	bl	4093d8 <ferror@plt+0x6848>
  40b7d0:	cmp	w0, #0x0
  40b7d4:	b.ne	40b86c <ferror@plt+0x8cdc>  // b.any
  40b7d8:	ldr	x0, [sp, #56]
  40b7dc:	bl	402620 <fclose@plt>
  40b7e0:	ldr	x0, [sp, #24]
  40b7e4:	ldr	x0, [x0, #8]
  40b7e8:	and	x0, x0, #0x400
  40b7ec:	cmp	x0, #0x0
  40b7f0:	b.eq	40b854 <ferror@plt+0x8cc4>  // b.none
  40b7f4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b7f8:	add	x1, x0, #0x610
  40b7fc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b800:	add	x0, x0, #0x620
  40b804:	bl	40363c <ferror@plt+0xaac>
  40b808:	str	x0, [sp, #56]
  40b80c:	ldr	x0, [sp, #56]
  40b810:	cmp	x0, #0x0
  40b814:	b.eq	40b854 <ferror@plt+0x8cc4>  // b.none
  40b818:	ldrsw	x0, [sp, #44]
  40b81c:	mov	x2, x0
  40b820:	ldr	x1, [sp, #48]
  40b824:	ldr	x0, [sp, #56]
  40b828:	bl	402530 <setbuffer@plt>
  40b82c:	mov	w3, #0xa                   	// #10
  40b830:	ldr	x2, [sp, #24]
  40b834:	adrp	x0, 409000 <ferror@plt+0x6470>
  40b838:	add	x1, x0, #0x44
  40b83c:	ldr	x0, [sp, #56]
  40b840:	bl	4093d8 <ferror@plt+0x6848>
  40b844:	cmp	w0, #0x0
  40b848:	b.ne	40b874 <ferror@plt+0x8ce4>  // b.any
  40b84c:	ldr	x0, [sp, #56]
  40b850:	bl	402620 <fclose@plt>
  40b854:	ldr	x0, [sp, #48]
  40b858:	bl	4028e0 <free@plt>
  40b85c:	mov	w0, #0x0                   	// #0
  40b860:	b	40b8b4 <ferror@plt+0x8d24>
  40b864:	nop
  40b868:	b	40b878 <ferror@plt+0x8ce8>
  40b86c:	nop
  40b870:	b	40b878 <ferror@plt+0x8ce8>
  40b874:	nop
  40b878:	bl	402b00 <__errno_location@plt>
  40b87c:	ldr	w0, [x0]
  40b880:	str	w0, [sp, #40]
  40b884:	ldr	x0, [sp, #48]
  40b888:	bl	4028e0 <free@plt>
  40b88c:	ldr	x0, [sp, #56]
  40b890:	cmp	x0, #0x0
  40b894:	b.eq	40b8a0 <ferror@plt+0x8d10>  // b.none
  40b898:	ldr	x0, [sp, #56]
  40b89c:	bl	402620 <fclose@plt>
  40b8a0:	bl	402b00 <__errno_location@plt>
  40b8a4:	mov	x1, x0
  40b8a8:	ldr	w0, [sp, #40]
  40b8ac:	str	w0, [x1]
  40b8b0:	mov	w0, #0xffffffff            	// #-1
  40b8b4:	ldp	x29, x30, [sp], #64
  40b8b8:	ret
  40b8bc:	stp	x29, x30, [sp, #-32]!
  40b8c0:	mov	x29, sp
  40b8c4:	str	x0, [sp, #24]
  40b8c8:	mov	w1, #0x2                   	// #2
  40b8cc:	ldr	x0, [sp, #24]
  40b8d0:	bl	403458 <ferror@plt+0x8c8>
  40b8d4:	cmp	w0, #0x0
  40b8d8:	b.ne	40b8f8 <ferror@plt+0x8d68>  // b.any
  40b8dc:	mov	w1, #0xa                   	// #10
  40b8e0:	ldr	x0, [sp, #24]
  40b8e4:	bl	403458 <ferror@plt+0x8c8>
  40b8e8:	cmp	w0, #0x0
  40b8ec:	b.ne	40b8f8 <ferror@plt+0x8d68>  // b.any
  40b8f0:	mov	w0, #0x0                   	// #0
  40b8f4:	b	40b944 <ferror@plt+0x8db4>
  40b8f8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b8fc:	add	x0, x0, #0x630
  40b900:	bl	402b10 <getenv@plt>
  40b904:	cmp	x0, #0x0
  40b908:	b.ne	40b940 <ferror@plt+0x8db0>  // b.any
  40b90c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40b910:	add	x0, x0, #0x890
  40b914:	bl	402b10 <getenv@plt>
  40b918:	cmp	x0, #0x0
  40b91c:	b.ne	40b940 <ferror@plt+0x8db0>  // b.any
  40b920:	mov	w2, #0x21                  	// #33
  40b924:	mov	x1, #0x0                   	// #0
  40b928:	ldr	x0, [sp, #24]
  40b92c:	bl	40b1a0 <ferror@plt+0x8610>
  40b930:	cmp	w0, #0x0
  40b934:	b.ne	40b940 <ferror@plt+0x8db0>  // b.any
  40b938:	mov	w0, #0x0                   	// #0
  40b93c:	b	40b944 <ferror@plt+0x8db4>
  40b940:	mov	w0, #0x0                   	// #0
  40b944:	ldp	x29, x30, [sp], #32
  40b948:	ret
  40b94c:	stp	x29, x30, [sp, #-32]!
  40b950:	mov	x29, sp
  40b954:	str	x0, [sp, #24]
  40b958:	mov	w1, #0x2                   	// #2
  40b95c:	ldr	x0, [sp, #24]
  40b960:	bl	403458 <ferror@plt+0x8c8>
  40b964:	cmp	w0, #0x0
  40b968:	b.ne	40b988 <ferror@plt+0x8df8>  // b.any
  40b96c:	mov	w1, #0xa                   	// #10
  40b970:	ldr	x0, [sp, #24]
  40b974:	bl	403458 <ferror@plt+0x8c8>
  40b978:	cmp	w0, #0x0
  40b97c:	b.ne	40b988 <ferror@plt+0x8df8>  // b.any
  40b980:	mov	w0, #0x0                   	// #0
  40b984:	b	40b9d4 <ferror@plt+0x8e44>
  40b988:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40b98c:	add	x0, x0, #0x640
  40b990:	bl	402b10 <getenv@plt>
  40b994:	cmp	x0, #0x0
  40b998:	b.ne	40b9d0 <ferror@plt+0x8e40>  // b.any
  40b99c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40b9a0:	add	x0, x0, #0x890
  40b9a4:	bl	402b10 <getenv@plt>
  40b9a8:	cmp	x0, #0x0
  40b9ac:	b.ne	40b9d0 <ferror@plt+0x8e40>  // b.any
  40b9b0:	mov	w2, #0x84                  	// #132
  40b9b4:	mov	x1, #0x0                   	// #0
  40b9b8:	ldr	x0, [sp, #24]
  40b9bc:	bl	40b1a0 <ferror@plt+0x8610>
  40b9c0:	cmp	w0, #0x0
  40b9c4:	b.ne	40b9d0 <ferror@plt+0x8e40>  // b.any
  40b9c8:	mov	w0, #0x0                   	// #0
  40b9cc:	b	40b9d4 <ferror@plt+0x8e44>
  40b9d0:	mov	w0, #0x0                   	// #0
  40b9d4:	ldp	x29, x30, [sp], #32
  40b9d8:	ret
  40b9dc:	sub	sp, sp, #0x3d0
  40b9e0:	stp	x29, x30, [sp, #16]
  40b9e4:	add	x29, sp, #0x10
  40b9e8:	str	x0, [sp, #56]
  40b9ec:	str	x1, [sp, #48]
  40b9f0:	str	w2, [sp, #44]
  40b9f4:	add	x0, sp, #0x160
  40b9f8:	mov	x1, #0x268                 	// #616
  40b9fc:	mov	x2, x1
  40ba00:	mov	w1, #0x0                   	// #0
  40ba04:	bl	4026e0 <memset@plt>
  40ba08:	add	x2, sp, #0x148
  40ba0c:	add	x1, sp, #0x150
  40ba10:	add	x0, sp, #0x158
  40ba14:	mov	x3, x2
  40ba18:	mov	x2, x1
  40ba1c:	mov	x1, x0
  40ba20:	ldr	x0, [sp, #56]
  40ba24:	bl	407f5c <ferror@plt+0x53cc>
  40ba28:	cmp	w0, #0x0
  40ba2c:	b.eq	40ba38 <ferror@plt+0x8ea8>  // b.none
  40ba30:	mov	w0, #0xffffffff            	// #-1
  40ba34:	b	40bbdc <ferror@plt+0x904c>
  40ba38:	ldr	x0, [sp, #328]
  40ba3c:	add	x0, x0, #0x1
  40ba40:	ldrb	w0, [x0]
  40ba44:	cmp	w0, #0x40
  40ba48:	b.ls	40ba60 <ferror@plt+0x8ed0>  // b.plast
  40ba4c:	ldr	x0, [sp, #328]
  40ba50:	add	x0, x0, #0x1
  40ba54:	ldrb	w0, [x0]
  40ba58:	sub	w0, w0, #0x37
  40ba5c:	b	40ba70 <ferror@plt+0x8ee0>
  40ba60:	ldr	x0, [sp, #328]
  40ba64:	add	x0, x0, #0x1
  40ba68:	ldrb	w0, [x0]
  40ba6c:	sub	w0, w0, #0x30
  40ba70:	str	w0, [sp, #972]
  40ba74:	ldr	x0, [sp, #48]
  40ba78:	ldr	w1, [x0, #4]
  40ba7c:	ldr	w0, [sp, #972]
  40ba80:	asr	w0, w1, w0
  40ba84:	and	w0, w0, #0x1
  40ba88:	cmp	w0, #0x0
  40ba8c:	b.ne	40ba98 <ferror@plt+0x8f08>  // b.any
  40ba90:	mov	w0, #0x0                   	// #0
  40ba94:	b	40bbdc <ferror@plt+0x904c>
  40ba98:	ldr	x0, [sp, #344]
  40ba9c:	ldr	x1, [sp, #336]
  40baa0:	add	x2, sp, #0x160
  40baa4:	mov	x3, x2
  40baa8:	ldr	w2, [sp, #44]
  40baac:	bl	407dcc <ferror@plt+0x523c>
  40bab0:	ldr	x0, [sp, #48]
  40bab4:	ldr	x0, [x0, #16]
  40bab8:	cmp	x0, #0x0
  40babc:	b.eq	40bae0 <ferror@plt+0x8f50>  // b.none
  40bac0:	ldr	x0, [sp, #48]
  40bac4:	ldr	x0, [x0, #16]
  40bac8:	add	x1, sp, #0x160
  40bacc:	bl	405e78 <ferror@plt+0x32e8>
  40bad0:	cmp	w0, #0x0
  40bad4:	b.ne	40bae0 <ferror@plt+0x8f50>  // b.any
  40bad8:	mov	w0, #0x0                   	// #0
  40badc:	b	40bbdc <ferror@plt+0x904c>
  40bae0:	strb	wzr, [sp, #72]
  40bae4:	ldr	x8, [sp, #328]
  40bae8:	add	x0, sp, #0x160
  40baec:	add	x6, x0, #0x23c
  40baf0:	add	x0, sp, #0x160
  40baf4:	add	x5, x0, #0x234
  40baf8:	add	x0, sp, #0x160
  40bafc:	add	x4, x0, #0x238
  40bb00:	add	x0, sp, #0x160
  40bb04:	add	x3, x0, #0x22c
  40bb08:	add	x0, sp, #0x160
  40bb0c:	add	x2, x0, #0x230
  40bb10:	add	x0, sp, #0x160
  40bb14:	add	x1, x0, #0x228
  40bb18:	add	x0, sp, #0x48
  40bb1c:	str	x0, [sp, #8]
  40bb20:	add	x0, sp, #0x160
  40bb24:	add	x0, x0, #0x248
  40bb28:	str	x0, [sp]
  40bb2c:	mov	x7, x6
  40bb30:	mov	x6, x5
  40bb34:	mov	x5, x4
  40bb38:	mov	x4, x3
  40bb3c:	mov	x3, x2
  40bb40:	mov	x2, x1
  40bb44:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40bb48:	add	x1, x0, #0x650
  40bb4c:	mov	x0, x8
  40bb50:	bl	402a80 <__isoc99_sscanf@plt>
  40bb54:	str	w0, [sp, #968]
  40bb58:	ldr	w0, [sp, #968]
  40bb5c:	cmp	w0, #0x8
  40bb60:	b.gt	40bb68 <ferror@plt+0x8fd8>
  40bb64:	strb	wzr, [sp, #72]
  40bb68:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40bb6c:	add	x0, x0, #0xf10
  40bb70:	ldr	x1, [x0]
  40bb74:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  40bb78:	add	x0, x0, #0x578
  40bb7c:	ldr	x0, [x0]
  40bb80:	cmp	x1, x0
  40bb84:	b.ne	40bb90 <ferror@plt+0x9000>  // b.any
  40bb88:	mov	w0, #0x11                  	// #17
  40bb8c:	b	40bb94 <ferror@plt+0x9004>
  40bb90:	mov	w0, #0x0                   	// #0
  40bb94:	str	w0, [sp, #360]
  40bb98:	add	x0, sp, #0x160
  40bb9c:	mov	w1, #0x0                   	// #0
  40bba0:	bl	407d54 <ferror@plt+0x51c4>
  40bba4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40bba8:	add	x0, x0, #0x738
  40bbac:	ldr	w0, [x0]
  40bbb0:	cmp	w0, #0x0
  40bbb4:	b.eq	40bbd8 <ferror@plt+0x9048>  // b.none
  40bbb8:	ldrb	w0, [sp, #72]
  40bbbc:	cmp	w0, #0x0
  40bbc0:	b.eq	40bbd8 <ferror@plt+0x9048>  // b.none
  40bbc4:	add	x0, sp, #0x48
  40bbc8:	mov	x1, x0
  40bbcc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40bbd0:	add	x0, x0, #0x350
  40bbd4:	bl	4044b8 <ferror@plt+0x1928>
  40bbd8:	mov	w0, #0x0                   	// #0
  40bbdc:	ldp	x29, x30, [sp, #16]
  40bbe0:	add	sp, sp, #0x3d0
  40bbe4:	ret
  40bbe8:	stp	x29, x30, [sp, #-48]!
  40bbec:	mov	x29, sp
  40bbf0:	str	x0, [sp, #24]
  40bbf4:	str	xzr, [sp, #40]
  40bbf8:	mov	w1, #0x2                   	// #2
  40bbfc:	ldr	x0, [sp, #24]
  40bc00:	bl	403458 <ferror@plt+0x8c8>
  40bc04:	cmp	w0, #0x0
  40bc08:	b.ne	40bc28 <ferror@plt+0x9098>  // b.any
  40bc0c:	mov	w1, #0xa                   	// #10
  40bc10:	ldr	x0, [sp, #24]
  40bc14:	bl	403458 <ferror@plt+0x8c8>
  40bc18:	cmp	w0, #0x0
  40bc1c:	b.ne	40bc28 <ferror@plt+0x9098>  // b.any
  40bc20:	mov	w0, #0x0                   	// #0
  40bc24:	b	40bd98 <ferror@plt+0x9208>
  40bc28:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  40bc2c:	add	x0, x0, #0x578
  40bc30:	ldr	x1, [x0]
  40bc34:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40bc38:	add	x0, x0, #0xf10
  40bc3c:	str	x1, [x0]
  40bc40:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40bc44:	add	x0, x0, #0x680
  40bc48:	bl	402b10 <getenv@plt>
  40bc4c:	cmp	x0, #0x0
  40bc50:	b.ne	40bc88 <ferror@plt+0x90f8>  // b.any
  40bc54:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40bc58:	add	x0, x0, #0x890
  40bc5c:	bl	402b10 <getenv@plt>
  40bc60:	cmp	x0, #0x0
  40bc64:	b.ne	40bc88 <ferror@plt+0x90f8>  // b.any
  40bc68:	mov	w2, #0x11                  	// #17
  40bc6c:	mov	x1, #0x0                   	// #0
  40bc70:	ldr	x0, [sp, #24]
  40bc74:	bl	40b1a0 <ferror@plt+0x8610>
  40bc78:	cmp	w0, #0x0
  40bc7c:	b.ne	40bc88 <ferror@plt+0x90f8>  // b.any
  40bc80:	mov	w0, #0x0                   	// #0
  40bc84:	b	40bd98 <ferror@plt+0x9208>
  40bc88:	ldr	x0, [sp, #24]
  40bc8c:	ldr	x0, [x0, #8]
  40bc90:	and	x0, x0, #0x4
  40bc94:	cmp	x0, #0x0
  40bc98:	b.eq	40bce8 <ferror@plt+0x9158>  // b.none
  40bc9c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40bca0:	add	x1, x0, #0x690
  40bca4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40bca8:	add	x0, x0, #0x680
  40bcac:	bl	40363c <ferror@plt+0xaac>
  40bcb0:	str	x0, [sp, #40]
  40bcb4:	ldr	x0, [sp, #40]
  40bcb8:	cmp	x0, #0x0
  40bcbc:	b.eq	40bd50 <ferror@plt+0x91c0>  // b.none
  40bcc0:	mov	w3, #0x2                   	// #2
  40bcc4:	ldr	x2, [sp, #24]
  40bcc8:	adrp	x0, 40b000 <ferror@plt+0x8470>
  40bccc:	add	x1, x0, #0x9dc
  40bcd0:	ldr	x0, [sp, #40]
  40bcd4:	bl	4093d8 <ferror@plt+0x6848>
  40bcd8:	cmp	w0, #0x0
  40bcdc:	b.ne	40bd58 <ferror@plt+0x91c8>  // b.any
  40bce0:	ldr	x0, [sp, #40]
  40bce4:	bl	402620 <fclose@plt>
  40bce8:	ldr	x0, [sp, #24]
  40bcec:	ldr	x0, [x0, #8]
  40bcf0:	and	x0, x0, #0x400
  40bcf4:	cmp	x0, #0x0
  40bcf8:	b.eq	40bd48 <ferror@plt+0x91b8>  // b.none
  40bcfc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40bd00:	add	x1, x0, #0x698
  40bd04:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40bd08:	add	x0, x0, #0x6a8
  40bd0c:	bl	40363c <ferror@plt+0xaac>
  40bd10:	str	x0, [sp, #40]
  40bd14:	ldr	x0, [sp, #40]
  40bd18:	cmp	x0, #0x0
  40bd1c:	b.eq	40bd48 <ferror@plt+0x91b8>  // b.none
  40bd20:	mov	w3, #0xa                   	// #10
  40bd24:	ldr	x2, [sp, #24]
  40bd28:	adrp	x0, 40b000 <ferror@plt+0x8470>
  40bd2c:	add	x1, x0, #0x9dc
  40bd30:	ldr	x0, [sp, #40]
  40bd34:	bl	4093d8 <ferror@plt+0x6848>
  40bd38:	cmp	w0, #0x0
  40bd3c:	b.ne	40bd60 <ferror@plt+0x91d0>  // b.any
  40bd40:	ldr	x0, [sp, #40]
  40bd44:	bl	402620 <fclose@plt>
  40bd48:	mov	w0, #0x0                   	// #0
  40bd4c:	b	40bd98 <ferror@plt+0x9208>
  40bd50:	nop
  40bd54:	b	40bd64 <ferror@plt+0x91d4>
  40bd58:	nop
  40bd5c:	b	40bd64 <ferror@plt+0x91d4>
  40bd60:	nop
  40bd64:	bl	402b00 <__errno_location@plt>
  40bd68:	ldr	w0, [x0]
  40bd6c:	str	w0, [sp, #36]
  40bd70:	ldr	x0, [sp, #40]
  40bd74:	cmp	x0, #0x0
  40bd78:	b.eq	40bd84 <ferror@plt+0x91f4>  // b.none
  40bd7c:	ldr	x0, [sp, #40]
  40bd80:	bl	402620 <fclose@plt>
  40bd84:	bl	402b00 <__errno_location@plt>
  40bd88:	mov	x1, x0
  40bd8c:	ldr	w0, [sp, #36]
  40bd90:	str	w0, [x1]
  40bd94:	mov	w0, #0xffffffff            	// #-1
  40bd98:	ldp	x29, x30, [sp], #48
  40bd9c:	ret
  40bda0:	stp	x29, x30, [sp, #-48]!
  40bda4:	mov	x29, sp
  40bda8:	str	x0, [sp, #24]
  40bdac:	str	xzr, [sp, #40]
  40bdb0:	mov	w1, #0x2                   	// #2
  40bdb4:	ldr	x0, [sp, #24]
  40bdb8:	bl	403458 <ferror@plt+0x8c8>
  40bdbc:	cmp	w0, #0x0
  40bdc0:	b.ne	40bde0 <ferror@plt+0x9250>  // b.any
  40bdc4:	mov	w1, #0xa                   	// #10
  40bdc8:	ldr	x0, [sp, #24]
  40bdcc:	bl	403458 <ferror@plt+0x8c8>
  40bdd0:	cmp	w0, #0x0
  40bdd4:	b.ne	40bde0 <ferror@plt+0x9250>  // b.any
  40bdd8:	mov	w0, #0x0                   	// #0
  40bddc:	b	40bf50 <ferror@plt+0x93c0>
  40bde0:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  40bde4:	add	x0, x0, #0x580
  40bde8:	ldr	x1, [x0]
  40bdec:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40bdf0:	add	x0, x0, #0xf10
  40bdf4:	str	x1, [x0]
  40bdf8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40bdfc:	add	x0, x0, #0x6b8
  40be00:	bl	402b10 <getenv@plt>
  40be04:	cmp	x0, #0x0
  40be08:	b.ne	40be40 <ferror@plt+0x92b0>  // b.any
  40be0c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40be10:	add	x0, x0, #0x890
  40be14:	bl	402b10 <getenv@plt>
  40be18:	cmp	x0, #0x0
  40be1c:	b.ne	40be40 <ferror@plt+0x92b0>  // b.any
  40be20:	mov	w2, #0xff                  	// #255
  40be24:	mov	x1, #0x0                   	// #0
  40be28:	ldr	x0, [sp, #24]
  40be2c:	bl	40b1a0 <ferror@plt+0x8610>
  40be30:	cmp	w0, #0x0
  40be34:	b.ne	40be40 <ferror@plt+0x92b0>  // b.any
  40be38:	mov	w0, #0x0                   	// #0
  40be3c:	b	40bf50 <ferror@plt+0x93c0>
  40be40:	ldr	x0, [sp, #24]
  40be44:	ldr	x0, [x0, #8]
  40be48:	and	x0, x0, #0x4
  40be4c:	cmp	x0, #0x0
  40be50:	b.eq	40bea0 <ferror@plt+0x9310>  // b.none
  40be54:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40be58:	add	x1, x0, #0x6c8
  40be5c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40be60:	add	x0, x0, #0x6b8
  40be64:	bl	40363c <ferror@plt+0xaac>
  40be68:	str	x0, [sp, #40]
  40be6c:	ldr	x0, [sp, #40]
  40be70:	cmp	x0, #0x0
  40be74:	b.eq	40bf08 <ferror@plt+0x9378>  // b.none
  40be78:	mov	w3, #0x2                   	// #2
  40be7c:	ldr	x2, [sp, #24]
  40be80:	adrp	x0, 40b000 <ferror@plt+0x8470>
  40be84:	add	x1, x0, #0x9dc
  40be88:	ldr	x0, [sp, #40]
  40be8c:	bl	4093d8 <ferror@plt+0x6848>
  40be90:	cmp	w0, #0x0
  40be94:	b.ne	40bf10 <ferror@plt+0x9380>  // b.any
  40be98:	ldr	x0, [sp, #40]
  40be9c:	bl	402620 <fclose@plt>
  40bea0:	ldr	x0, [sp, #24]
  40bea4:	ldr	x0, [x0, #8]
  40bea8:	and	x0, x0, #0x400
  40beac:	cmp	x0, #0x0
  40beb0:	b.eq	40bf00 <ferror@plt+0x9370>  // b.none
  40beb4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40beb8:	add	x1, x0, #0x6d0
  40bebc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40bec0:	add	x0, x0, #0x6e0
  40bec4:	bl	40363c <ferror@plt+0xaac>
  40bec8:	str	x0, [sp, #40]
  40becc:	ldr	x0, [sp, #40]
  40bed0:	cmp	x0, #0x0
  40bed4:	b.eq	40bf00 <ferror@plt+0x9370>  // b.none
  40bed8:	mov	w3, #0xa                   	// #10
  40bedc:	ldr	x2, [sp, #24]
  40bee0:	adrp	x0, 40b000 <ferror@plt+0x8470>
  40bee4:	add	x1, x0, #0x9dc
  40bee8:	ldr	x0, [sp, #40]
  40beec:	bl	4093d8 <ferror@plt+0x6848>
  40bef0:	cmp	w0, #0x0
  40bef4:	b.ne	40bf18 <ferror@plt+0x9388>  // b.any
  40bef8:	ldr	x0, [sp, #40]
  40befc:	bl	402620 <fclose@plt>
  40bf00:	mov	w0, #0x0                   	// #0
  40bf04:	b	40bf50 <ferror@plt+0x93c0>
  40bf08:	nop
  40bf0c:	b	40bf1c <ferror@plt+0x938c>
  40bf10:	nop
  40bf14:	b	40bf1c <ferror@plt+0x938c>
  40bf18:	nop
  40bf1c:	bl	402b00 <__errno_location@plt>
  40bf20:	ldr	w0, [x0]
  40bf24:	str	w0, [sp, #36]
  40bf28:	ldr	x0, [sp, #40]
  40bf2c:	cmp	x0, #0x0
  40bf30:	b.eq	40bf3c <ferror@plt+0x93ac>  // b.none
  40bf34:	ldr	x0, [sp, #40]
  40bf38:	bl	402620 <fclose@plt>
  40bf3c:	bl	402b00 <__errno_location@plt>
  40bf40:	mov	x1, x0
  40bf44:	ldr	w0, [sp, #36]
  40bf48:	str	w0, [x1]
  40bf4c:	mov	w0, #0xffffffff            	// #-1
  40bf50:	ldp	x29, x30, [sp], #48
  40bf54:	ret
  40bf58:	stp	x29, x30, [sp, #-48]!
  40bf5c:	mov	x29, sp
  40bf60:	str	x0, [sp, #24]
  40bf64:	ldr	x0, [sp, #24]
  40bf68:	ldr	x0, [x0]
  40bf6c:	str	x0, [sp, #40]
  40bf70:	ldr	x0, [sp, #24]
  40bf74:	ldr	x0, [x0]
  40bf78:	ldr	x1, [x0]
  40bf7c:	ldr	x0, [sp, #24]
  40bf80:	str	x1, [x0]
  40bf84:	ldr	x0, [sp, #40]
  40bf88:	ldr	x0, [x0, #592]
  40bf8c:	bl	4028e0 <free@plt>
  40bf90:	ldr	x0, [sp, #40]
  40bf94:	bl	4028e0 <free@plt>
  40bf98:	nop
  40bf9c:	ldp	x29, x30, [sp], #48
  40bfa0:	ret
  40bfa4:	sub	sp, sp, #0x10
  40bfa8:	str	x0, [sp, #8]
  40bfac:	str	x1, [sp]
  40bfb0:	ldr	x0, [sp, #8]
  40bfb4:	ldr	w0, [x0, #8]
  40bfb8:	cmp	w0, #0x1
  40bfbc:	b.ne	40bfdc <ferror@plt+0x944c>  // b.any
  40bfc0:	ldr	x0, [sp]
  40bfc4:	ldr	w0, [x0]
  40bfc8:	and	w0, w0, #0x20
  40bfcc:	cmp	w0, #0x0
  40bfd0:	b.ne	40bfdc <ferror@plt+0x944c>  // b.any
  40bfd4:	mov	w0, #0x1                   	// #1
  40bfd8:	b	40c038 <ferror@plt+0x94a8>
  40bfdc:	ldr	x0, [sp, #8]
  40bfe0:	ldr	w0, [x0, #8]
  40bfe4:	cmp	w0, #0x2
  40bfe8:	b.ne	40c008 <ferror@plt+0x9478>  // b.any
  40bfec:	ldr	x0, [sp]
  40bff0:	ldr	w0, [x0]
  40bff4:	and	w0, w0, #0x10
  40bff8:	cmp	w0, #0x0
  40bffc:	b.ne	40c008 <ferror@plt+0x9478>  // b.any
  40c000:	mov	w0, #0x1                   	// #1
  40c004:	b	40c038 <ferror@plt+0x94a8>
  40c008:	ldr	x0, [sp, #8]
  40c00c:	ldr	w0, [x0, #8]
  40c010:	cmp	w0, #0x5
  40c014:	b.ne	40c034 <ferror@plt+0x94a4>  // b.any
  40c018:	ldr	x0, [sp]
  40c01c:	ldr	w0, [x0]
  40c020:	and	w0, w0, #0x40
  40c024:	cmp	w0, #0x0
  40c028:	b.ne	40c034 <ferror@plt+0x94a4>  // b.any
  40c02c:	mov	w0, #0x1                   	// #1
  40c030:	b	40c038 <ferror@plt+0x94a8>
  40c034:	mov	w0, #0x0                   	// #0
  40c038:	add	sp, sp, #0x10
  40c03c:	ret
  40c040:	stp	x29, x30, [sp, #-80]!
  40c044:	mov	x29, sp
  40c048:	str	x19, [sp, #16]
  40c04c:	str	x0, [sp, #40]
  40c050:	str	x1, [sp, #32]
  40c054:	stp	xzr, xzr, [sp, #48]
  40c058:	str	xzr, [sp, #64]
  40c05c:	str	wzr, [sp, #72]
  40c060:	strh	wzr, [sp, #76]
  40c064:	ldr	x0, [sp, #40]
  40c068:	bl	405100 <ferror@plt+0x2570>
  40c06c:	ldr	x0, [sp, #40]
  40c070:	ldr	x19, [x0, #592]
  40c074:	cmp	x19, #0x0
  40c078:	b.ne	40c084 <ferror@plt+0x94f4>  // b.any
  40c07c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40c080:	add	x19, x0, #0xc58
  40c084:	ldr	x0, [sp, #40]
  40c088:	ldr	w0, [x0, #544]
  40c08c:	add	x1, sp, #0x30
  40c090:	bl	415118 <ferror@plt+0x12588>
  40c094:	mov	x3, #0x0                   	// #0
  40c098:	mov	x2, x0
  40c09c:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40c0a0:	add	x1, x0, #0xde0
  40c0a4:	mov	x0, x19
  40c0a8:	bl	4053b0 <ferror@plt+0x2820>
  40c0ac:	ldr	x0, [sp, #40]
  40c0b0:	ldr	x19, [x0, #600]
  40c0b4:	cmp	x19, #0x0
  40c0b8:	b.ne	40c0c4 <ferror@plt+0x9534>  // b.any
  40c0bc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40c0c0:	add	x19, x0, #0xc58
  40c0c4:	ldr	x0, [sp, #40]
  40c0c8:	ldr	w0, [x0, #548]
  40c0cc:	add	x1, sp, #0x30
  40c0d0:	bl	415118 <ferror@plt+0x12588>
  40c0d4:	mov	x3, #0x0                   	// #0
  40c0d8:	mov	x2, x0
  40c0dc:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40c0e0:	add	x1, x0, #0xde0
  40c0e4:	mov	x0, x19
  40c0e8:	bl	4053b0 <ferror@plt+0x2820>
  40c0ec:	ldr	x0, [sp, #40]
  40c0f0:	bl	407c54 <ferror@plt+0x50c4>
  40c0f4:	nop
  40c0f8:	ldr	x19, [sp, #16]
  40c0fc:	ldp	x29, x30, [sp], #80
  40c100:	ret
  40c104:	sub	sp, sp, #0x3a0
  40c108:	stp	x29, x30, [sp]
  40c10c:	mov	x29, sp
  40c110:	stp	x19, x20, [sp, #16]
  40c114:	str	x0, [sp, #40]
  40c118:	str	x1, [sp, #32]
  40c11c:	ldr	x0, [sp, #32]
  40c120:	str	x0, [sp, #912]
  40c124:	ldr	x0, [sp, #40]
  40c128:	add	x0, x0, #0x10
  40c12c:	str	x0, [sp, #904]
  40c130:	add	x0, sp, #0x38
  40c134:	mov	x1, #0x268                 	// #616
  40c138:	mov	x2, x1
  40c13c:	mov	w1, #0x0                   	// #0
  40c140:	bl	4026e0 <memset@plt>
  40c144:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40c148:	add	x0, x0, #0xc58
  40c14c:	str	x0, [sp, #648]
  40c150:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40c154:	add	x0, x0, #0xc58
  40c158:	str	x0, [sp, #656]
  40c15c:	ldr	x0, [sp, #904]
  40c160:	add	x1, x0, #0x10
  40c164:	ldr	x0, [sp, #40]
  40c168:	ldr	w0, [x0]
  40c16c:	sub	w0, w0, #0x20
  40c170:	mov	w2, w0
  40c174:	add	x0, sp, #0x320
  40c178:	mov	w3, w2
  40c17c:	mov	x2, x1
  40c180:	mov	w1, #0x7                   	// #7
  40c184:	bl	41e9ac <ferror@plt+0x1be1c>
  40c188:	ldr	x0, [sp, #904]
  40c18c:	ldrb	w0, [x0, #1]
  40c190:	str	w0, [sp, #64]
  40c194:	ldr	x0, [sp, #904]
  40c198:	ldrb	w0, [x0, #2]
  40c19c:	str	w0, [sp, #608]
  40c1a0:	ldr	x0, [sp, #904]
  40c1a4:	ldr	w0, [x0, #4]
  40c1a8:	str	w0, [sp, #600]
  40c1ac:	ldr	w0, [sp, #600]
  40c1b0:	str	w0, [sp, #620]
  40c1b4:	mov	w0, #0x1                   	// #1
  40c1b8:	strh	w0, [sp, #342]
  40c1bc:	ldrh	w0, [sp, #342]
  40c1c0:	strh	w0, [sp, #78]
  40c1c4:	add	x0, sp, #0x38
  40c1c8:	ldr	x1, [sp, #912]
  40c1cc:	bl	40bfa4 <ferror@plt+0x9414>
  40c1d0:	and	w0, w0, #0xff
  40c1d4:	cmp	w0, #0x0
  40c1d8:	b.eq	40c1e4 <ferror@plt+0x9654>  // b.none
  40c1dc:	mov	w0, #0x0                   	// #0
  40c1e0:	b	40c480 <ferror@plt+0x98f0>
  40c1e4:	ldr	x0, [sp, #832]
  40c1e8:	cmp	x0, #0x0
  40c1ec:	b.eq	40c214 <ferror@plt+0x9684>  // b.none
  40c1f0:	ldr	x0, [sp, #832]
  40c1f4:	add	x0, x0, #0x4
  40c1f8:	str	x0, [sp, #896]
  40c1fc:	ldr	x0, [sp, #896]
  40c200:	ldr	w0, [x0]
  40c204:	str	w0, [sp, #612]
  40c208:	ldr	x0, [sp, #896]
  40c20c:	ldr	w0, [x0, #4]
  40c210:	str	w0, [sp, #616]
  40c214:	ldr	x0, [sp, #800]
  40c218:	cmp	x0, #0x0
  40c21c:	b.eq	40c2b4 <ferror@plt+0x9724>  // b.none
  40c220:	ldr	x0, [sp, #800]
  40c224:	ldrh	w0, [x0]
  40c228:	sub	w0, w0, #0x4
  40c22c:	str	w0, [sp, #892]
  40c230:	ldr	x0, [sp, #800]
  40c234:	add	x1, x0, #0x4
  40c238:	ldrsw	x2, [sp, #892]
  40c23c:	add	x0, sp, #0x2a0
  40c240:	bl	402430 <memcpy@plt>
  40c244:	ldrsw	x0, [sp, #892]
  40c248:	add	x1, sp, #0x2a0
  40c24c:	strb	wzr, [x1, x0]
  40c250:	ldrb	w0, [sp, #672]
  40c254:	cmp	w0, #0x0
  40c258:	b.ne	40c2a4 <ferror@plt+0x9714>  // b.any
  40c25c:	str	wzr, [sp, #924]
  40c260:	b	40c294 <ferror@plt+0x9704>
  40c264:	ldrsw	x0, [sp, #924]
  40c268:	add	x1, sp, #0x2a0
  40c26c:	ldrb	w0, [x1, x0]
  40c270:	cmp	w0, #0x0
  40c274:	b.ne	40c288 <ferror@plt+0x96f8>  // b.any
  40c278:	ldrsw	x0, [sp, #924]
  40c27c:	add	x1, sp, #0x2a0
  40c280:	mov	w2, #0x40                  	// #64
  40c284:	strb	w2, [x1, x0]
  40c288:	ldr	w0, [sp, #924]
  40c28c:	add	w0, w0, #0x1
  40c290:	str	w0, [sp, #924]
  40c294:	ldr	w1, [sp, #924]
  40c298:	ldr	w0, [sp, #892]
  40c29c:	cmp	w1, w0
  40c2a0:	b.lt	40c264 <ferror@plt+0x96d4>  // b.tstop
  40c2a4:	add	x0, sp, #0x2a0
  40c2a8:	str	x0, [sp, #648]
  40c2ac:	ldr	x0, [sp, #648]
  40c2b0:	str	x0, [sp, #80]
  40c2b4:	ldr	x0, [sp, #816]
  40c2b8:	cmp	x0, #0x0
  40c2bc:	b.eq	40c2cc <ferror@plt+0x973c>  // b.none
  40c2c0:	ldr	x0, [sp, #816]
  40c2c4:	bl	402d98 <ferror@plt+0x208>
  40c2c8:	str	w0, [sp, #604]
  40c2cc:	ldr	x0, [sp, #912]
  40c2d0:	ldr	x0, [x0, #16]
  40c2d4:	cmp	x0, #0x0
  40c2d8:	b.eq	40c2fc <ferror@plt+0x976c>  // b.none
  40c2dc:	ldr	x0, [sp, #912]
  40c2e0:	ldr	x0, [x0, #16]
  40c2e4:	add	x1, sp, #0x38
  40c2e8:	bl	405e78 <ferror@plt+0x32e8>
  40c2ec:	cmp	w0, #0x0
  40c2f0:	b.ne	40c2fc <ferror@plt+0x976c>  // b.any
  40c2f4:	mov	w0, #0x0                   	// #0
  40c2f8:	b	40c480 <ferror@plt+0x98f0>
  40c2fc:	add	x0, sp, #0x38
  40c300:	ldr	x1, [sp, #912]
  40c304:	bl	40c040 <ferror@plt+0x94b0>
  40c308:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40c30c:	add	x0, x0, #0xecc
  40c310:	ldr	w0, [x0]
  40c314:	cmp	w0, #0x0
  40c318:	b.eq	40c328 <ferror@plt+0x9798>  // b.none
  40c31c:	add	x0, sp, #0x320
  40c320:	mov	w1, #0x5                   	// #5
  40c324:	bl	4094d4 <ferror@plt+0x6944>
  40c328:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40c32c:	add	x0, x0, #0x738
  40c330:	ldr	w0, [x0]
  40c334:	cmp	w0, #0x0
  40c338:	b.eq	40c47c <ferror@plt+0x98ec>  // b.none
  40c33c:	ldr	x0, [sp, #848]
  40c340:	cmp	x0, #0x0
  40c344:	b.eq	40c3a0 <ferror@plt+0x9810>  // b.none
  40c348:	ldr	x0, [sp, #848]
  40c34c:	bl	402d68 <ferror@plt+0x1d8>
  40c350:	strb	w0, [sp, #891]
  40c354:	ldrb	w0, [sp, #891]
  40c358:	and	w0, w0, #0x1
  40c35c:	cmp	w0, #0x0
  40c360:	b.eq	40c36c <ferror@plt+0x97dc>  // b.none
  40c364:	mov	w0, #0x2d                  	// #45
  40c368:	b	40c370 <ferror@plt+0x97e0>
  40c36c:	mov	w0, #0x3c                  	// #60
  40c370:	ldrb	w1, [sp, #891]
  40c374:	and	w1, w1, #0x2
  40c378:	cmp	w1, #0x0
  40c37c:	b.eq	40c388 <ferror@plt+0x97f8>  // b.none
  40c380:	mov	w1, #0x2d                  	// #45
  40c384:	b	40c38c <ferror@plt+0x97fc>
  40c388:	mov	w1, #0x3e                  	// #62
  40c38c:	mov	w2, w1
  40c390:	mov	w1, w0
  40c394:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40c398:	add	x0, x0, #0x4e0
  40c39c:	bl	4044b8 <ferror@plt+0x1928>
  40c3a0:	ldr	x0, [sp, #808]
  40c3a4:	cmp	x0, #0x0
  40c3a8:	b.eq	40c3fc <ferror@plt+0x986c>  // b.none
  40c3ac:	ldr	x0, [sp, #808]
  40c3b0:	add	x0, x0, #0x4
  40c3b4:	str	x0, [sp, #880]
  40c3b8:	ldr	x0, [sp, #880]
  40c3bc:	ldr	w19, [x0]
  40c3c0:	ldr	x0, [sp, #880]
  40c3c4:	ldr	w0, [x0, #4]
  40c3c8:	mov	w0, w0
  40c3cc:	bl	402800 <gnu_dev_major@plt>
  40c3d0:	mov	w20, w0
  40c3d4:	ldr	x0, [sp, #880]
  40c3d8:	ldr	w0, [x0, #4]
  40c3dc:	mov	w0, w0
  40c3e0:	bl	402990 <gnu_dev_minor@plt>
  40c3e4:	mov	w3, w0
  40c3e8:	mov	w2, w20
  40c3ec:	mov	w1, w19
  40c3f0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40c3f4:	add	x0, x0, #0x6f0
  40c3f8:	bl	4044b8 <ferror@plt+0x1928>
  40c3fc:	ldr	x0, [sp, #824]
  40c400:	cmp	x0, #0x0
  40c404:	b.eq	40c47c <ferror@plt+0x98ec>  // b.none
  40c408:	ldr	x0, [sp, #824]
  40c40c:	ldrh	w0, [x0]
  40c410:	sub	w0, w0, #0x4
  40c414:	str	w0, [sp, #876]
  40c418:	ldr	x0, [sp, #824]
  40c41c:	add	x0, x0, #0x4
  40c420:	str	x0, [sp, #864]
  40c424:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40c428:	add	x0, x0, #0x708
  40c42c:	bl	4044b8 <ferror@plt+0x1928>
  40c430:	str	wzr, [sp, #920]
  40c434:	b	40c468 <ferror@plt+0x98d8>
  40c438:	ldrsw	x0, [sp, #920]
  40c43c:	lsl	x0, x0, #2
  40c440:	ldr	x1, [sp, #864]
  40c444:	add	x0, x1, x0
  40c448:	ldr	w0, [x0]
  40c44c:	mov	w1, w0
  40c450:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40c454:	add	x0, x0, #0x710
  40c458:	bl	4044b8 <ferror@plt+0x1928>
  40c45c:	ldr	w0, [sp, #920]
  40c460:	add	w0, w0, #0x1
  40c464:	str	w0, [sp, #920]
  40c468:	ldrsw	x1, [sp, #920]
  40c46c:	ldrsw	x0, [sp, #876]
  40c470:	lsr	x0, x0, #2
  40c474:	cmp	x1, x0
  40c478:	b.cc	40c438 <ferror@plt+0x98a8>  // b.lo, b.ul, b.last
  40c47c:	mov	w0, #0x0                   	// #0
  40c480:	ldp	x19, x20, [sp, #16]
  40c484:	ldp	x29, x30, [sp]
  40c488:	add	sp, sp, #0x3a0
  40c48c:	ret
  40c490:	stp	x29, x30, [sp, #-112]!
  40c494:	mov	x29, sp
  40c498:	str	x0, [sp, #40]
  40c49c:	str	x1, [sp, #32]
  40c4a0:	str	x2, [sp, #24]
  40c4a4:	str	x3, [sp, #16]
  40c4a8:	mov	w0, #0xffffffff            	// #-1
  40c4ac:	str	w0, [sp, #108]
  40c4b0:	add	x0, sp, #0x30
  40c4b4:	mov	w2, #0x4                   	// #4
  40c4b8:	mov	w1, #0x0                   	// #0
  40c4bc:	bl	41ba18 <ferror@plt+0x18e88>
  40c4c0:	cmp	w0, #0x0
  40c4c4:	b.eq	40c4d0 <ferror@plt+0x9940>  // b.none
  40c4c8:	mov	w0, #0xffffffff            	// #-1
  40c4cc:	b	40c538 <ferror@plt+0x99a8>
  40c4d0:	mov	w0, #0xe240                	// #57920
  40c4d4:	movk	w0, #0x1, lsl #16
  40c4d8:	str	w0, [sp, #80]
  40c4dc:	ldr	x0, [sp, #24]
  40c4e0:	mov	w1, w0
  40c4e4:	add	x0, sp, #0x30
  40c4e8:	mov	w2, w1
  40c4ec:	ldr	x1, [sp, #32]
  40c4f0:	bl	41c7f4 <ferror@plt+0x19c64>
  40c4f4:	cmp	w0, #0x0
  40c4f8:	b.lt	40c520 <ferror@plt+0x9990>  // b.tstop
  40c4fc:	add	x0, sp, #0x30
  40c500:	mov	w3, #0x0                   	// #0
  40c504:	ldr	x2, [sp, #40]
  40c508:	ldr	x1, [sp, #16]
  40c50c:	bl	41d304 <ferror@plt+0x1a774>
  40c510:	cmp	w0, #0x0
  40c514:	b.ne	40c528 <ferror@plt+0x9998>  // b.any
  40c518:	str	wzr, [sp, #108]
  40c51c:	b	40c52c <ferror@plt+0x999c>
  40c520:	nop
  40c524:	b	40c52c <ferror@plt+0x999c>
  40c528:	nop
  40c52c:	add	x0, sp, #0x30
  40c530:	bl	41b9d8 <ferror@plt+0x18e48>
  40c534:	ldr	w0, [sp, #108]
  40c538:	ldp	x29, x30, [sp], #112
  40c53c:	ret
  40c540:	stp	x29, x30, [sp, #-80]!
  40c544:	mov	x29, sp
  40c548:	str	x0, [sp, #24]
  40c54c:	stp	xzr, xzr, [sp, #40]
  40c550:	stp	xzr, xzr, [sp, #56]
  40c554:	str	xzr, [sp, #72]
  40c558:	mov	w0, #0x28                  	// #40
  40c55c:	str	w0, [sp, #40]
  40c560:	mov	w0, #0x14                  	// #20
  40c564:	strh	w0, [sp, #44]
  40c568:	mov	w0, #0x301                 	// #769
  40c56c:	strh	w0, [sp, #46]
  40c570:	mov	w0, #0xe240                	// #57920
  40c574:	movk	w0, #0x1, lsl #16
  40c578:	str	w0, [sp, #48]
  40c57c:	mov	w0, #0x1                   	// #1
  40c580:	strb	w0, [sp, #56]
  40c584:	ldr	x0, [sp, #24]
  40c588:	ldr	w0, [x0, #4]
  40c58c:	str	w0, [sp, #60]
  40c590:	mov	w0, #0x15                  	// #21
  40c594:	str	w0, [sp, #68]
  40c598:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40c59c:	add	x0, x0, #0xecc
  40c5a0:	ldr	w0, [x0]
  40c5a4:	cmp	w0, #0x0
  40c5a8:	b.eq	40c5b8 <ferror@plt+0x9a28>  // b.none
  40c5ac:	ldr	w0, [sp, #68]
  40c5b0:	orr	w0, w0, #0x20
  40c5b4:	str	w0, [sp, #68]
  40c5b8:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40c5bc:	add	x0, x0, #0x738
  40c5c0:	ldr	w0, [x0]
  40c5c4:	cmp	w0, #0x0
  40c5c8:	b.eq	40c5dc <ferror@plt+0x9a4c>  // b.none
  40c5cc:	ldr	w1, [sp, #68]
  40c5d0:	mov	w0, #0xa                   	// #10
  40c5d4:	orr	w0, w1, w0
  40c5d8:	str	w0, [sp, #68]
  40c5dc:	add	x1, sp, #0x28
  40c5e0:	adrp	x0, 40c000 <ferror@plt+0x9470>
  40c5e4:	add	x3, x0, #0x104
  40c5e8:	mov	x2, #0x28                  	// #40
  40c5ec:	ldr	x0, [sp, #24]
  40c5f0:	bl	40c490 <ferror@plt+0x9900>
  40c5f4:	ldp	x29, x30, [sp], #80
  40c5f8:	ret
  40c5fc:	sub	sp, sp, #0x460
  40c600:	stp	x29, x30, [sp, #16]
  40c604:	add	x29, sp, #0x10
  40c608:	str	x0, [sp, #40]
  40c60c:	str	wzr, [sp, #1116]
  40c610:	str	xzr, [sp, #688]
  40c614:	mov	w0, #0x7                   	// #7
  40c618:	str	w0, [sp, #672]
  40c61c:	mov	w0, #0x2                   	// #2
  40c620:	str	w0, [sp, #676]
  40c624:	mov	w0, #0x1                   	// #1
  40c628:	str	w0, [sp, #680]
  40c62c:	mov	w0, #0xb                   	// #11
  40c630:	str	w0, [sp, #684]
  40c634:	mov	w1, #0x1                   	// #1
  40c638:	ldr	x0, [sp, #40]
  40c63c:	bl	403458 <ferror@plt+0x8c8>
  40c640:	cmp	w0, #0x0
  40c644:	b.ne	40c650 <ferror@plt+0x9ac0>  // b.any
  40c648:	mov	w0, #0x0                   	// #0
  40c64c:	b	40cb74 <ferror@plt+0x9fe4>
  40c650:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40c654:	add	x0, x0, #0x718
  40c658:	bl	402b10 <getenv@plt>
  40c65c:	cmp	x0, #0x0
  40c660:	b.ne	40c690 <ferror@plt+0x9b00>  // b.any
  40c664:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40c668:	add	x0, x0, #0x890
  40c66c:	bl	402b10 <getenv@plt>
  40c670:	cmp	x0, #0x0
  40c674:	b.ne	40c690 <ferror@plt+0x9b00>  // b.any
  40c678:	ldr	x0, [sp, #40]
  40c67c:	bl	40c540 <ferror@plt+0x99b0>
  40c680:	cmp	w0, #0x0
  40c684:	b.ne	40c690 <ferror@plt+0x9b00>  // b.any
  40c688:	mov	w0, #0x0                   	// #0
  40c68c:	b	40cb74 <ferror@plt+0x9fe4>
  40c690:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40c694:	add	x1, x0, #0x728
  40c698:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40c69c:	add	x0, x0, #0x718
  40c6a0:	bl	40363c <ferror@plt+0xaac>
  40c6a4:	str	x0, [sp, #1088]
  40c6a8:	ldr	x0, [sp, #1088]
  40c6ac:	cmp	x0, #0x0
  40c6b0:	b.ne	40c6bc <ferror@plt+0x9b2c>  // b.any
  40c6b4:	mov	w0, #0xffffffff            	// #-1
  40c6b8:	b	40cb74 <ferror@plt+0x9fe4>
  40c6bc:	add	x0, sp, #0x338
  40c6c0:	ldr	x2, [sp, #1088]
  40c6c4:	mov	w1, #0x100                 	// #256
  40c6c8:	bl	402b60 <fgets@plt>
  40c6cc:	cmp	x0, #0x0
  40c6d0:	b.ne	40c6e4 <ferror@plt+0x9b54>  // b.any
  40c6d4:	ldr	x0, [sp, #1088]
  40c6d8:	bl	402620 <fclose@plt>
  40c6dc:	mov	w0, #0xffffffff            	// #-1
  40c6e0:	b	40cb74 <ferror@plt+0x9fe4>
  40c6e4:	add	x3, sp, #0x338
  40c6e8:	mov	x2, #0x4                   	// #4
  40c6ec:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40c6f0:	add	x1, x0, #0x738
  40c6f4:	mov	x0, x3
  40c6f8:	bl	402840 <memcmp@plt>
  40c6fc:	cmp	w0, #0x0
  40c700:	b.ne	40c70c <ferror@plt+0x9b7c>  // b.any
  40c704:	mov	w0, #0x1                   	// #1
  40c708:	str	w0, [sp, #1116]
  40c70c:	str	wzr, [sp, #1112]
  40c710:	b	40cb24 <ferror@plt+0x9f94>
  40c714:	mov	x1, #0x268                 	// #616
  40c718:	mov	x0, #0x1                   	// #1
  40c71c:	bl	402710 <calloc@plt>
  40c720:	str	x0, [sp, #1080]
  40c724:	ldr	x0, [sp, #1080]
  40c728:	cmp	x0, #0x0
  40c72c:	b.eq	40cb40 <ferror@plt+0x9fb0>  // b.none
  40c730:	ldr	x0, [sp, #1080]
  40c734:	add	x2, x0, #0x224
  40c738:	ldr	x0, [sp, #1080]
  40c73c:	add	x3, x0, #0x22c
  40c740:	ldr	x0, [sp, #1080]
  40c744:	add	x4, x0, #0x230
  40c748:	ldr	x0, [sp, #1080]
  40c74c:	add	x6, x0, #0x8
  40c750:	ldr	x0, [sp, #1080]
  40c754:	add	x7, x0, #0x228
  40c758:	ldr	x0, [sp, #1080]
  40c75c:	add	x0, x0, #0x234
  40c760:	add	x5, sp, #0x29c
  40c764:	add	x8, sp, #0x338
  40c768:	add	x1, sp, #0x2b8
  40c76c:	str	x1, [sp, #8]
  40c770:	str	x0, [sp]
  40c774:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40c778:	add	x1, x0, #0x740
  40c77c:	mov	x0, x8
  40c780:	bl	402a80 <__isoc99_sscanf@plt>
  40c784:	cmp	w0, #0x7
  40c788:	b.gt	40c790 <ferror@plt+0x9c00>
  40c78c:	strb	wzr, [sp, #696]
  40c790:	ldr	x0, [sp, #1080]
  40c794:	ldr	w0, [x0, #564]
  40c798:	mov	w1, w0
  40c79c:	ldr	x0, [sp, #1080]
  40c7a0:	str	w1, [x0, #544]
  40c7a4:	ldr	x0, [sp, #1080]
  40c7a8:	mov	w1, #0x1                   	// #1
  40c7ac:	strh	w1, [x0, #286]
  40c7b0:	ldr	x0, [sp, #1080]
  40c7b4:	ldrh	w1, [x0, #286]
  40c7b8:	ldr	x0, [sp, #1080]
  40c7bc:	strh	w1, [x0, #22]
  40c7c0:	ldr	w0, [sp, #668]
  40c7c4:	and	w0, w0, #0x10000
  40c7c8:	cmp	w0, #0x0
  40c7cc:	b.eq	40c7e0 <ferror@plt+0x9c50>  // b.none
  40c7d0:	ldr	x0, [sp, #1080]
  40c7d4:	mov	w1, #0xa                   	// #10
  40c7d8:	str	w1, [x0, #552]
  40c7dc:	b	40c860 <ferror@plt+0x9cd0>
  40c7e0:	ldr	x0, [sp, #1080]
  40c7e4:	ldr	w0, [x0, #552]
  40c7e8:	cmp	w0, #0x0
  40c7ec:	b.le	40c860 <ferror@plt+0x9cd0>
  40c7f0:	ldr	x0, [sp, #1080]
  40c7f4:	ldr	w0, [x0, #552]
  40c7f8:	cmp	w0, #0x4
  40c7fc:	b.hi	40c860 <ferror@plt+0x9cd0>  // b.pmore
  40c800:	ldr	x0, [sp, #1080]
  40c804:	ldr	w0, [x0, #552]
  40c808:	sub	w0, w0, #0x1
  40c80c:	sxtw	x0, w0
  40c810:	lsl	x0, x0, #2
  40c814:	add	x1, sp, #0x2a0
  40c818:	ldr	w1, [x1, x0]
  40c81c:	ldr	x0, [sp, #1080]
  40c820:	str	w1, [x0, #552]
  40c824:	ldr	x0, [sp, #1080]
  40c828:	ldr	w0, [x0, #8]
  40c82c:	cmp	w0, #0x2
  40c830:	b.ne	40c860 <ferror@plt+0x9cd0>  // b.any
  40c834:	ldr	x0, [sp, #1080]
  40c838:	ldr	w0, [x0, #552]
  40c83c:	cmp	w0, #0x7
  40c840:	b.ne	40c860 <ferror@plt+0x9cd0>  // b.any
  40c844:	ldr	x0, [sp, #1080]
  40c848:	ldr	w0, [x0, #548]
  40c84c:	cmp	w0, #0x0
  40c850:	b.eq	40c860 <ferror@plt+0x9cd0>  // b.none
  40c854:	ldr	x0, [sp, #1080]
  40c858:	mov	w1, #0x1                   	// #1
  40c85c:	str	w1, [x0, #552]
  40c860:	ldr	x1, [sp, #40]
  40c864:	ldr	x0, [sp, #1080]
  40c868:	bl	40bfa4 <ferror@plt+0x9414>
  40c86c:	and	w0, w0, #0xff
  40c870:	cmp	w0, #0x0
  40c874:	b.ne	40c898 <ferror@plt+0x9d08>  // b.any
  40c878:	ldr	x0, [sp, #40]
  40c87c:	ldr	w1, [x0, #4]
  40c880:	ldr	x0, [sp, #1080]
  40c884:	ldr	w0, [x0, #552]
  40c888:	asr	w0, w1, w0
  40c88c:	and	w0, w0, #0x1
  40c890:	cmp	w0, #0x0
  40c894:	b.ne	40c8a4 <ferror@plt+0x9d14>  // b.any
  40c898:	ldr	x0, [sp, #1080]
  40c89c:	bl	4028e0 <free@plt>
  40c8a0:	b	40cb24 <ferror@plt+0x9f94>
  40c8a4:	ldr	w0, [sp, #1116]
  40c8a8:	cmp	w0, #0x0
  40c8ac:	b.ne	40c8c8 <ferror@plt+0x9d38>  // b.any
  40c8b0:	ldr	x0, [sp, #1080]
  40c8b4:	str	wzr, [x0, #548]
  40c8b8:	ldr	x0, [sp, #1080]
  40c8bc:	str	wzr, [x0, #556]
  40c8c0:	ldr	x0, [sp, #1080]
  40c8c4:	str	wzr, [x0, #560]
  40c8c8:	ldrb	w0, [sp, #696]
  40c8cc:	cmp	w0, #0x0
  40c8d0:	b.eq	40c904 <ferror@plt+0x9d74>  // b.none
  40c8d4:	add	x0, sp, #0x2b8
  40c8d8:	bl	402770 <strdup@plt>
  40c8dc:	mov	x1, x0
  40c8e0:	ldr	x0, [sp, #1080]
  40c8e4:	str	x1, [x0, #592]
  40c8e8:	ldr	x0, [sp, #1080]
  40c8ec:	ldr	x0, [x0, #592]
  40c8f0:	cmp	x0, #0x0
  40c8f4:	b.ne	40c904 <ferror@plt+0x9d74>  // b.any
  40c8f8:	ldr	x0, [sp, #1080]
  40c8fc:	bl	4028e0 <free@plt>
  40c900:	b	40cb44 <ferror@plt+0x9fb4>
  40c904:	ldr	x0, [sp, #1080]
  40c908:	ldr	w0, [x0, #548]
  40c90c:	cmp	w0, #0x0
  40c910:	b.eq	40c998 <ferror@plt+0x9e08>  // b.none
  40c914:	ldr	x0, [sp, #688]
  40c918:	str	x0, [sp, #1096]
  40c91c:	b	40c944 <ferror@plt+0x9db4>
  40c920:	ldr	x0, [sp, #1080]
  40c924:	ldr	w1, [x0, #548]
  40c928:	ldr	x0, [sp, #1096]
  40c92c:	ldr	w0, [x0, #544]
  40c930:	cmp	w1, w0
  40c934:	b.eq	40c954 <ferror@plt+0x9dc4>  // b.none
  40c938:	ldr	x0, [sp, #1096]
  40c93c:	ldr	x0, [x0]
  40c940:	str	x0, [sp, #1096]
  40c944:	ldr	x0, [sp, #1096]
  40c948:	cmp	x0, #0x0
  40c94c:	b.ne	40c920 <ferror@plt+0x9d90>  // b.any
  40c950:	b	40c958 <ferror@plt+0x9dc8>
  40c954:	nop
  40c958:	ldr	x0, [sp, #1096]
  40c95c:	cmp	x0, #0x0
  40c960:	b.ne	40c978 <ferror@plt+0x9de8>  // b.any
  40c964:	ldr	x0, [sp, #1080]
  40c968:	adrp	x1, 420000 <ferror@plt+0x1d470>
  40c96c:	add	x1, x1, #0x760
  40c970:	str	x1, [x0, #600]
  40c974:	b	40c998 <ferror@plt+0x9e08>
  40c978:	ldr	x0, [sp, #1096]
  40c97c:	ldr	x0, [x0, #592]
  40c980:	cmp	x0, #0x0
  40c984:	b.ne	40c990 <ferror@plt+0x9e00>  // b.any
  40c988:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40c98c:	add	x0, x0, #0xc58
  40c990:	ldr	x1, [sp, #1080]
  40c994:	str	x0, [x1, #600]
  40c998:	ldr	x0, [sp, #40]
  40c99c:	ldr	x0, [x0, #16]
  40c9a0:	cmp	x0, #0x0
  40c9a4:	b.eq	40ca4c <ferror@plt+0x9ebc>  // b.none
  40c9a8:	add	x0, sp, #0x30
  40c9ac:	mov	x1, #0x268                 	// #616
  40c9b0:	mov	x2, x1
  40c9b4:	mov	w1, #0x0                   	// #0
  40c9b8:	bl	4026e0 <memset@plt>
  40c9bc:	mov	w0, #0x1                   	// #1
  40c9c0:	strh	w0, [sp, #70]
  40c9c4:	mov	w0, #0x1                   	// #1
  40c9c8:	strh	w0, [sp, #334]
  40c9cc:	ldr	x0, [sp, #1080]
  40c9d0:	add	x0, x0, #0x250
  40c9d4:	ldr	x0, [x0]
  40c9d8:	str	x0, [sp, #72]
  40c9dc:	ldr	x0, [sp, #1080]
  40c9e0:	ldr	x0, [x0, #600]
  40c9e4:	cmp	x0, #0x0
  40c9e8:	b.eq	40ca1c <ferror@plt+0x9e8c>  // b.none
  40c9ec:	ldr	x0, [sp, #1080]
  40c9f0:	ldr	x2, [x0, #600]
  40c9f4:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40c9f8:	add	x1, x0, #0xc58
  40c9fc:	mov	x0, x2
  40ca00:	bl	402860 <strcmp@plt>
  40ca04:	cmp	w0, #0x0
  40ca08:	b.eq	40ca1c <ferror@plt+0x9e8c>  // b.none
  40ca0c:	ldr	x0, [sp, #1080]
  40ca10:	add	x0, x0, #0x258
  40ca14:	ldr	x0, [x0]
  40ca18:	str	x0, [sp, #336]
  40ca1c:	ldr	x0, [sp, #40]
  40ca20:	ldr	x0, [x0, #16]
  40ca24:	add	x1, sp, #0x30
  40ca28:	bl	405e78 <ferror@plt+0x32e8>
  40ca2c:	cmp	w0, #0x0
  40ca30:	b.ne	40ca4c <ferror@plt+0x9ebc>  // b.any
  40ca34:	ldr	x0, [sp, #1080]
  40ca38:	ldr	x0, [x0, #592]
  40ca3c:	bl	4028e0 <free@plt>
  40ca40:	ldr	x0, [sp, #1080]
  40ca44:	bl	4028e0 <free@plt>
  40ca48:	b	40cb24 <ferror@plt+0x9f94>
  40ca4c:	add	x0, sp, #0x2b0
  40ca50:	str	x0, [sp, #1104]
  40ca54:	b	40cab8 <ferror@plt+0x9f28>
  40ca58:	ldr	x0, [sp, #1080]
  40ca5c:	ldr	w1, [x0, #8]
  40ca60:	ldr	x0, [sp, #1104]
  40ca64:	ldr	x0, [x0]
  40ca68:	ldr	w0, [x0, #8]
  40ca6c:	cmp	w1, w0
  40ca70:	b.cc	40cac8 <ferror@plt+0x9f38>  // b.lo, b.ul, b.last
  40ca74:	ldr	x0, [sp, #1080]
  40ca78:	ldr	w1, [x0, #8]
  40ca7c:	ldr	x0, [sp, #1104]
  40ca80:	ldr	x0, [x0]
  40ca84:	ldr	w0, [x0, #8]
  40ca88:	cmp	w1, w0
  40ca8c:	b.ne	40caac <ferror@plt+0x9f1c>  // b.any
  40ca90:	ldr	x0, [sp, #1080]
  40ca94:	ldr	w1, [x0, #564]
  40ca98:	ldr	x0, [sp, #1104]
  40ca9c:	ldr	x0, [x0]
  40caa0:	ldr	w0, [x0, #564]
  40caa4:	cmp	w1, w0
  40caa8:	b.cc	40cac8 <ferror@plt+0x9f38>  // b.lo, b.ul, b.last
  40caac:	ldr	x0, [sp, #1104]
  40cab0:	ldr	x0, [x0]
  40cab4:	str	x0, [sp, #1104]
  40cab8:	ldr	x0, [sp, #1104]
  40cabc:	ldr	x0, [x0]
  40cac0:	cmp	x0, #0x0
  40cac4:	b.ne	40ca58 <ferror@plt+0x9ec8>  // b.any
  40cac8:	ldr	x0, [sp, #1104]
  40cacc:	ldr	x1, [x0]
  40cad0:	ldr	x0, [sp, #1080]
  40cad4:	str	x1, [x0]
  40cad8:	ldr	x0, [sp, #1104]
  40cadc:	ldr	x1, [sp, #1080]
  40cae0:	str	x1, [x0]
  40cae4:	ldr	w0, [sp, #1112]
  40cae8:	add	w0, w0, #0x1
  40caec:	str	w0, [sp, #1112]
  40caf0:	ldr	w0, [sp, #1112]
  40caf4:	cmp	w0, #0x6a6
  40caf8:	b.ls	40cb24 <ferror@plt+0x9f94>  // b.plast
  40cafc:	b	40cb14 <ferror@plt+0x9f84>
  40cb00:	ldr	x0, [sp, #688]
  40cb04:	ldr	x1, [sp, #40]
  40cb08:	bl	40c040 <ferror@plt+0x94b0>
  40cb0c:	add	x0, sp, #0x2b0
  40cb10:	bl	40bf58 <ferror@plt+0x93c8>
  40cb14:	ldr	x0, [sp, #688]
  40cb18:	cmp	x0, #0x0
  40cb1c:	b.ne	40cb00 <ferror@plt+0x9f70>  // b.any
  40cb20:	str	wzr, [sp, #1112]
  40cb24:	add	x0, sp, #0x338
  40cb28:	ldr	x2, [sp, #1088]
  40cb2c:	mov	w1, #0x100                 	// #256
  40cb30:	bl	402b60 <fgets@plt>
  40cb34:	cmp	x0, #0x0
  40cb38:	b.ne	40c714 <ferror@plt+0x9b84>  // b.any
  40cb3c:	b	40cb44 <ferror@plt+0x9fb4>
  40cb40:	nop
  40cb44:	ldr	x0, [sp, #1088]
  40cb48:	bl	402620 <fclose@plt>
  40cb4c:	b	40cb64 <ferror@plt+0x9fd4>
  40cb50:	ldr	x0, [sp, #688]
  40cb54:	ldr	x1, [sp, #40]
  40cb58:	bl	40c040 <ferror@plt+0x94b0>
  40cb5c:	add	x0, sp, #0x2b0
  40cb60:	bl	40bf58 <ferror@plt+0x93c8>
  40cb64:	ldr	x0, [sp, #688]
  40cb68:	cmp	x0, #0x0
  40cb6c:	b.ne	40cb50 <ferror@plt+0x9fc0>  // b.any
  40cb70:	mov	w0, #0x0                   	// #0
  40cb74:	ldp	x29, x30, [sp, #16]
  40cb78:	add	sp, sp, #0x460
  40cb7c:	ret
  40cb80:	stp	x29, x30, [sp, #-64]!
  40cb84:	mov	x29, sp
  40cb88:	str	x0, [sp, #24]
  40cb8c:	str	x1, [sp, #16]
  40cb90:	ldr	x0, [sp, #24]
  40cb94:	mov	w1, #0x11                  	// #17
  40cb98:	strh	w1, [x0, #286]
  40cb9c:	ldr	x0, [sp, #24]
  40cba0:	ldrh	w1, [x0, #286]
  40cba4:	ldr	x0, [sp, #24]
  40cba8:	strh	w1, [x0, #22]
  40cbac:	ldr	x0, [sp, #16]
  40cbb0:	ldr	x0, [x0, #16]
  40cbb4:	cmp	x0, #0x0
  40cbb8:	b.eq	40cbf0 <ferror@plt+0xa060>  // b.none
  40cbbc:	ldr	x0, [sp, #24]
  40cbc0:	ldrh	w0, [x0, #12]
  40cbc4:	mov	w1, w0
  40cbc8:	ldr	x0, [sp, #24]
  40cbcc:	str	w1, [x0, #24]
  40cbd0:	ldr	x0, [sp, #16]
  40cbd4:	ldr	x0, [x0, #16]
  40cbd8:	ldr	x1, [sp, #24]
  40cbdc:	bl	405e78 <ferror@plt+0x32e8>
  40cbe0:	cmp	w0, #0x0
  40cbe4:	b.ne	40cbf0 <ferror@plt+0xa060>  // b.any
  40cbe8:	mov	w0, #0x1                   	// #1
  40cbec:	b	40ccd0 <ferror@plt+0xa140>
  40cbf0:	ldr	x0, [sp, #24]
  40cbf4:	bl	405100 <ferror@plt+0x2570>
  40cbf8:	ldr	x0, [sp, #24]
  40cbfc:	ldrh	w0, [x0, #12]
  40cc00:	cmp	w0, #0x3
  40cc04:	b.ne	40cc18 <ferror@plt+0xa088>  // b.any
  40cc08:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40cc0c:	add	x0, x0, #0xc58
  40cc10:	str	x0, [sp, #56]
  40cc14:	b	40cc40 <ferror@plt+0xa0b0>
  40cc18:	ldr	x0, [sp, #24]
  40cc1c:	ldrh	w0, [x0, #12]
  40cc20:	bl	402750 <htons@plt>
  40cc24:	and	w3, w0, #0xffff
  40cc28:	add	x0, sp, #0x20
  40cc2c:	mov	w2, #0x10                  	// #16
  40cc30:	mov	x1, x0
  40cc34:	mov	w0, w3
  40cc38:	bl	41860c <ferror@plt+0x15a7c>
  40cc3c:	str	x0, [sp, #56]
  40cc40:	ldr	x0, [sp, #24]
  40cc44:	ldr	w0, [x0, #576]
  40cc48:	cmp	w0, #0x0
  40cc4c:	b.ne	40cc60 <ferror@plt+0xa0d0>  // b.any
  40cc50:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40cc54:	add	x0, x0, #0xc58
  40cc58:	str	x0, [sp, #48]
  40cc5c:	b	40cc70 <ferror@plt+0xa0e0>
  40cc60:	ldr	x0, [sp, #24]
  40cc64:	ldr	w0, [x0, #576]
  40cc68:	bl	406fdc <ferror@plt+0x444c>
  40cc6c:	str	x0, [sp, #48]
  40cc70:	mov	x3, #0x0                   	// #0
  40cc74:	ldr	x2, [sp, #48]
  40cc78:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40cc7c:	add	x1, x0, #0xc28
  40cc80:	ldr	x0, [sp, #56]
  40cc84:	bl	4053b0 <ferror@plt+0x2820>
  40cc88:	mov	x3, #0x0                   	// #0
  40cc8c:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40cc90:	add	x2, x0, #0xdd0
  40cc94:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40cc98:	add	x1, x0, #0xc58
  40cc9c:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40cca0:	add	x0, x0, #0xdd0
  40cca4:	bl	4053b0 <ferror@plt+0x2820>
  40cca8:	ldr	x0, [sp, #24]
  40ccac:	bl	407c54 <ferror@plt+0x50c4>
  40ccb0:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40ccb4:	add	x0, x0, #0x738
  40ccb8:	ldr	w0, [x0]
  40ccbc:	cmp	w0, #0x0
  40ccc0:	b.eq	40cccc <ferror@plt+0xa13c>  // b.none
  40ccc4:	ldr	x0, [sp, #24]
  40ccc8:	bl	405318 <ferror@plt+0x2788>
  40cccc:	mov	w0, #0x0                   	// #0
  40ccd0:	ldp	x29, x30, [sp], #64
  40ccd4:	ret
  40ccd8:	stp	x29, x30, [sp, #-32]!
  40ccdc:	mov	x29, sp
  40cce0:	str	x0, [sp, #24]
  40cce4:	ldr	x0, [sp, #24]
  40cce8:	ldr	w0, [x0]
  40ccec:	mov	w1, w0
  40ccf0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40ccf4:	add	x0, x0, #0x768
  40ccf8:	bl	4044b8 <ferror@plt+0x1928>
  40ccfc:	ldr	x0, [sp, #24]
  40cd00:	ldr	w0, [x0, #4]
  40cd04:	mov	w1, w0
  40cd08:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40cd0c:	add	x0, x0, #0x778
  40cd10:	bl	4044b8 <ferror@plt+0x1928>
  40cd14:	ldr	x0, [sp, #24]
  40cd18:	ldr	w0, [x0, #8]
  40cd1c:	mov	w1, w0
  40cd20:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40cd24:	add	x0, x0, #0x788
  40cd28:	bl	4044b8 <ferror@plt+0x1928>
  40cd2c:	ldr	x0, [sp, #24]
  40cd30:	ldr	w0, [x0, #12]
  40cd34:	mov	w1, w0
  40cd38:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40cd3c:	add	x0, x0, #0x798
  40cd40:	bl	4044b8 <ferror@plt+0x1928>
  40cd44:	ldr	x0, [sp, #24]
  40cd48:	ldr	w0, [x0, #16]
  40cd4c:	mov	w1, w0
  40cd50:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40cd54:	add	x0, x0, #0x7a8
  40cd58:	bl	4044b8 <ferror@plt+0x1928>
  40cd5c:	ldr	x0, [sp, #24]
  40cd60:	ldr	w0, [x0, #24]
  40cd64:	mov	w1, w0
  40cd68:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40cd6c:	add	x0, x0, #0x7b0
  40cd70:	bl	4044b8 <ferror@plt+0x1928>
  40cd74:	nop
  40cd78:	ldp	x29, x30, [sp], #32
  40cd7c:	ret
  40cd80:	sub	sp, sp, #0x320
  40cd84:	stp	x29, x30, [sp]
  40cd88:	mov	x29, sp
  40cd8c:	str	x0, [sp, #24]
  40cd90:	str	x1, [sp, #16]
  40cd94:	ldr	x0, [sp, #16]
  40cd98:	str	x0, [sp, #744]
  40cd9c:	ldr	x0, [sp, #24]
  40cda0:	add	x0, x0, #0x10
  40cda4:	str	x0, [sp, #736]
  40cda8:	str	xzr, [sp, #792]
  40cdac:	str	xzr, [sp, #784]
  40cdb0:	str	xzr, [sp, #776]
  40cdb4:	add	x0, sp, #0x28
  40cdb8:	mov	x1, #0x268                 	// #616
  40cdbc:	mov	x2, x1
  40cdc0:	mov	w1, #0x0                   	// #0
  40cdc4:	bl	4026e0 <memset@plt>
  40cdc8:	str	wzr, [sp, #772]
  40cdcc:	strb	wzr, [sp, #771]
  40cdd0:	ldr	x0, [sp, #736]
  40cdd4:	add	x1, x0, #0x10
  40cdd8:	ldr	x0, [sp, #24]
  40cddc:	ldr	w0, [x0]
  40cde0:	sub	w0, w0, #0x20
  40cde4:	mov	w2, w0
  40cde8:	add	x0, sp, #0x290
  40cdec:	mov	w3, w2
  40cdf0:	mov	x2, x1
  40cdf4:	mov	w1, #0x7                   	// #7
  40cdf8:	bl	41e9ac <ferror@plt+0x1be1c>
  40cdfc:	ldr	x0, [sp, #704]
  40ce00:	cmp	x0, #0x0
  40ce04:	b.ne	40ce10 <ferror@plt+0xa280>  // b.any
  40ce08:	mov	w0, #0xffffffff            	// #-1
  40ce0c:	b	40d34c <ferror@plt+0xa7bc>
  40ce10:	ldr	x0, [sp, #736]
  40ce14:	ldrb	w0, [x0, #1]
  40ce18:	str	w0, [sp, #48]
  40ce1c:	ldr	x0, [sp, #736]
  40ce20:	ldrh	w0, [x0, #2]
  40ce24:	strh	w0, [sp, #52]
  40ce28:	ldr	x0, [sp, #736]
  40ce2c:	ldr	w0, [x0, #4]
  40ce30:	str	w0, [sp, #604]
  40ce34:	mov	w0, #0x7                   	// #7
  40ce38:	str	w0, [sp, #592]
  40ce3c:	ldr	x0, [sp, #736]
  40ce40:	add	x0, x0, #0x8
  40ce44:	bl	403fa0 <ferror@plt+0x1410>
  40ce48:	str	x0, [sp, #624]
  40ce4c:	ldr	x0, [sp, #704]
  40ce50:	cmp	x0, #0x0
  40ce54:	b.eq	40ce70 <ferror@plt+0xa2e0>  // b.none
  40ce58:	ldr	x0, [sp, #704]
  40ce5c:	add	x0, x0, #0x4
  40ce60:	str	x0, [sp, #728]
  40ce64:	ldr	x0, [sp, #728]
  40ce68:	ldr	w0, [x0]
  40ce6c:	str	w0, [sp, #596]
  40ce70:	ldr	x0, [sp, #656]
  40ce74:	cmp	x0, #0x0
  40ce78:	b.eq	40ce9c <ferror@plt+0xa30c>  // b.none
  40ce7c:	ldr	x0, [sp, #656]
  40ce80:	add	x0, x0, #0x4
  40ce84:	str	x0, [sp, #792]
  40ce88:	ldr	x0, [sp, #792]
  40ce8c:	ldr	w0, [x0]
  40ce90:	str	w0, [sp, #616]
  40ce94:	ldr	w0, [sp, #616]
  40ce98:	str	w0, [sp, #584]
  40ce9c:	ldr	x0, [sp, #696]
  40cea0:	cmp	x0, #0x0
  40cea4:	b.eq	40ceb4 <ferror@plt+0xa324>  // b.none
  40cea8:	ldr	x0, [sp, #696]
  40ceac:	bl	402d98 <ferror@plt+0x208>
  40ceb0:	str	w0, [sp, #608]
  40ceb4:	ldr	x0, [sp, #672]
  40ceb8:	cmp	x0, #0x0
  40cebc:	b.eq	40cecc <ferror@plt+0xa33c>  // b.none
  40cec0:	ldr	x0, [sp, #672]
  40cec4:	add	x0, x0, #0x4
  40cec8:	str	x0, [sp, #784]
  40cecc:	ldr	x0, [sp, #680]
  40ced0:	cmp	x0, #0x0
  40ced4:	b.eq	40cee4 <ferror@plt+0xa354>  // b.none
  40ced8:	ldr	x0, [sp, #680]
  40cedc:	add	x0, x0, #0x4
  40cee0:	str	x0, [sp, #776]
  40cee4:	ldr	x0, [sp, #688]
  40cee8:	cmp	x0, #0x0
  40ceec:	b.eq	40cf04 <ferror@plt+0xa374>  // b.none
  40cef0:	mov	w0, #0x1                   	// #1
  40cef4:	strb	w0, [sp, #771]
  40cef8:	ldr	x0, [sp, #688]
  40cefc:	bl	402d98 <ferror@plt+0x208>
  40cf00:	str	w0, [sp, #772]
  40cf04:	add	x0, sp, #0x28
  40cf08:	ldr	x1, [sp, #744]
  40cf0c:	bl	40cb80 <ferror@plt+0x9ff0>
  40cf10:	cmp	w0, #0x0
  40cf14:	b.eq	40cf20 <ferror@plt+0xa390>  // b.none
  40cf18:	mov	w0, #0x0                   	// #0
  40cf1c:	b	40d34c <ferror@plt+0xa7bc>
  40cf20:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40cf24:	add	x0, x0, #0x738
  40cf28:	ldr	w0, [x0]
  40cf2c:	cmp	w0, #0x0
  40cf30:	b.eq	40d248 <ferror@plt+0xa6b8>  // b.none
  40cf34:	ldr	x0, [sp, #792]
  40cf38:	cmp	x0, #0x0
  40cf3c:	b.eq	40d074 <ferror@plt+0xa4e4>  // b.none
  40cf40:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40cf44:	add	x0, x0, #0x73c
  40cf48:	ldr	w0, [x0]
  40cf4c:	cmp	w0, #0x0
  40cf50:	b.eq	40cf70 <ferror@plt+0xa3e0>  // b.none
  40cf54:	ldr	x0, [sp, #792]
  40cf58:	ldr	w0, [x0, #4]
  40cf5c:	mov	w1, w0
  40cf60:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40cf64:	add	x0, x0, #0x7c0
  40cf68:	bl	4044b8 <ferror@plt+0x1928>
  40cf6c:	b	40cf88 <ferror@plt+0xa3f8>
  40cf70:	ldr	x0, [sp, #792]
  40cf74:	ldr	w0, [x0, #4]
  40cf78:	mov	w1, w0
  40cf7c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40cf80:	add	x0, x0, #0x7c8
  40cf84:	bl	4044b8 <ferror@plt+0x1928>
  40cf88:	ldr	x0, [sp, #792]
  40cf8c:	ldr	w0, [x0, #12]
  40cf90:	mov	w1, w0
  40cf94:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40cf98:	add	x0, x0, #0x7d8
  40cf9c:	bl	4044b8 <ferror@plt+0x1928>
  40cfa0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40cfa4:	add	x0, x0, #0x7e8
  40cfa8:	bl	4044b8 <ferror@plt+0x1928>
  40cfac:	ldr	x0, [sp, #792]
  40cfb0:	ldr	w0, [x0, #20]
  40cfb4:	and	w0, w0, #0x1
  40cfb8:	cmp	w0, #0x0
  40cfbc:	b.eq	40cfcc <ferror@plt+0xa43c>  // b.none
  40cfc0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40cfc4:	add	x0, x0, #0x7f8
  40cfc8:	bl	4044b8 <ferror@plt+0x1928>
  40cfcc:	ldr	x0, [sp, #792]
  40cfd0:	ldr	w0, [x0, #20]
  40cfd4:	and	w0, w0, #0x2
  40cfd8:	cmp	w0, #0x0
  40cfdc:	b.eq	40cfec <ferror@plt+0xa45c>  // b.none
  40cfe0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40cfe4:	add	x0, x0, #0x800
  40cfe8:	bl	4044b8 <ferror@plt+0x1928>
  40cfec:	ldr	x0, [sp, #792]
  40cff0:	ldr	w0, [x0, #20]
  40cff4:	and	w0, w0, #0x4
  40cff8:	cmp	w0, #0x0
  40cffc:	b.eq	40d00c <ferror@plt+0xa47c>  // b.none
  40d000:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d004:	add	x0, x0, #0x810
  40d008:	bl	4044b8 <ferror@plt+0x1928>
  40d00c:	ldr	x0, [sp, #792]
  40d010:	ldr	w0, [x0, #20]
  40d014:	and	w0, w0, #0x8
  40d018:	cmp	w0, #0x0
  40d01c:	b.eq	40d02c <ferror@plt+0xa49c>  // b.none
  40d020:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d024:	add	x0, x0, #0x820
  40d028:	bl	4044b8 <ferror@plt+0x1928>
  40d02c:	ldr	x0, [sp, #792]
  40d030:	ldr	w0, [x0, #20]
  40d034:	and	w0, w0, #0x10
  40d038:	cmp	w0, #0x0
  40d03c:	b.eq	40d04c <ferror@plt+0xa4bc>  // b.none
  40d040:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d044:	add	x0, x0, #0x830
  40d048:	bl	4044b8 <ferror@plt+0x1928>
  40d04c:	ldr	x0, [sp, #792]
  40d050:	ldr	w0, [x0, #20]
  40d054:	cmp	w0, #0x0
  40d058:	b.ne	40d068 <ferror@plt+0xa4d8>  // b.any
  40d05c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d060:	add	x0, x0, #0x838
  40d064:	bl	4044b8 <ferror@plt+0x1928>
  40d068:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d06c:	add	x0, x0, #0x840
  40d070:	bl	4044b8 <ferror@plt+0x1928>
  40d074:	ldr	x0, [sp, #784]
  40d078:	cmp	x0, #0x0
  40d07c:	b.eq	40d0c4 <ferror@plt+0xa534>  // b.none
  40d080:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40d084:	add	x0, x0, #0x73c
  40d088:	ldr	w0, [x0]
  40d08c:	cmp	w0, #0x0
  40d090:	b.eq	40d0a4 <ferror@plt+0xa514>  // b.none
  40d094:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d098:	add	x0, x0, #0x848
  40d09c:	bl	4044b8 <ferror@plt+0x1928>
  40d0a0:	b	40d0b0 <ferror@plt+0xa520>
  40d0a4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d0a8:	add	x0, x0, #0x858
  40d0ac:	bl	4044b8 <ferror@plt+0x1928>
  40d0b0:	ldr	x0, [sp, #784]
  40d0b4:	bl	40ccd8 <ferror@plt+0xa148>
  40d0b8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d0bc:	add	x0, x0, #0x100
  40d0c0:	bl	4044b8 <ferror@plt+0x1928>
  40d0c4:	ldr	x0, [sp, #776]
  40d0c8:	cmp	x0, #0x0
  40d0cc:	b.eq	40d114 <ferror@plt+0xa584>  // b.none
  40d0d0:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40d0d4:	add	x0, x0, #0x73c
  40d0d8:	ldr	w0, [x0]
  40d0dc:	cmp	w0, #0x0
  40d0e0:	b.eq	40d0f4 <ferror@plt+0xa564>  // b.none
  40d0e4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d0e8:	add	x0, x0, #0x868
  40d0ec:	bl	4044b8 <ferror@plt+0x1928>
  40d0f0:	b	40d100 <ferror@plt+0xa570>
  40d0f4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d0f8:	add	x0, x0, #0x878
  40d0fc:	bl	4044b8 <ferror@plt+0x1928>
  40d100:	ldr	x0, [sp, #776]
  40d104:	bl	40ccd8 <ferror@plt+0xa148>
  40d108:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d10c:	add	x0, x0, #0x100
  40d110:	bl	4044b8 <ferror@plt+0x1928>
  40d114:	ldrb	w0, [sp, #771]
  40d118:	cmp	w0, #0x0
  40d11c:	b.eq	40d248 <ferror@plt+0xa6b8>  // b.none
  40d120:	ldr	w0, [sp, #772]
  40d124:	lsr	w0, w0, #16
  40d128:	strh	w0, [sp, #726]
  40d12c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40d130:	add	x0, x0, #0x73c
  40d134:	ldr	w0, [x0]
  40d138:	cmp	w0, #0x0
  40d13c:	b.eq	40d150 <ferror@plt+0xa5c0>  // b.none
  40d140:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d144:	add	x0, x0, #0x888
  40d148:	bl	4044b8 <ferror@plt+0x1928>
  40d14c:	b	40d15c <ferror@plt+0xa5cc>
  40d150:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d154:	add	x0, x0, #0x898
  40d158:	bl	4044b8 <ferror@plt+0x1928>
  40d15c:	ldr	w0, [sp, #772]
  40d160:	and	w0, w0, #0xffff
  40d164:	mov	w1, w0
  40d168:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d16c:	add	x0, x0, #0x8a8
  40d170:	bl	4044b8 <ferror@plt+0x1928>
  40d174:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d178:	add	x0, x0, #0x8b0
  40d17c:	bl	4044b8 <ferror@plt+0x1928>
  40d180:	ldrh	w0, [sp, #726]
  40d184:	cmp	w0, #0x0
  40d188:	b.ne	40d19c <ferror@plt+0xa60c>  // b.any
  40d18c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d190:	add	x0, x0, #0x8b8
  40d194:	bl	4044b8 <ferror@plt+0x1928>
  40d198:	b	40d23c <ferror@plt+0xa6ac>
  40d19c:	ldrh	w0, [sp, #726]
  40d1a0:	cmp	w0, #0x1
  40d1a4:	b.ne	40d1b8 <ferror@plt+0xa628>  // b.any
  40d1a8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d1ac:	add	x0, x0, #0x8c0
  40d1b0:	bl	4044b8 <ferror@plt+0x1928>
  40d1b4:	b	40d23c <ferror@plt+0xa6ac>
  40d1b8:	ldrh	w0, [sp, #726]
  40d1bc:	cmp	w0, #0x2
  40d1c0:	b.ne	40d1d4 <ferror@plt+0xa644>  // b.any
  40d1c4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d1c8:	add	x0, x0, #0x8c8
  40d1cc:	bl	4044b8 <ferror@plt+0x1928>
  40d1d0:	b	40d23c <ferror@plt+0xa6ac>
  40d1d4:	ldrh	w0, [sp, #726]
  40d1d8:	cmp	w0, #0x3
  40d1dc:	b.ne	40d1f0 <ferror@plt+0xa660>  // b.any
  40d1e0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d1e4:	add	x0, x0, #0x8d0
  40d1e8:	bl	4044b8 <ferror@plt+0x1928>
  40d1ec:	b	40d23c <ferror@plt+0xa6ac>
  40d1f0:	ldrh	w0, [sp, #726]
  40d1f4:	cmp	w0, #0x4
  40d1f8:	b.ne	40d20c <ferror@plt+0xa67c>  // b.any
  40d1fc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d200:	add	x0, x0, #0x8d8
  40d204:	bl	4044b8 <ferror@plt+0x1928>
  40d208:	b	40d23c <ferror@plt+0xa6ac>
  40d20c:	ldrh	w0, [sp, #726]
  40d210:	cmp	w0, #0x5
  40d214:	b.ne	40d228 <ferror@plt+0xa698>  // b.any
  40d218:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d21c:	add	x0, x0, #0x8e0
  40d220:	bl	4044b8 <ferror@plt+0x1928>
  40d224:	b	40d23c <ferror@plt+0xa6ac>
  40d228:	ldrh	w0, [sp, #726]
  40d22c:	mov	w1, w0
  40d230:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d234:	add	x0, x0, #0x8e8
  40d238:	bl	4044b8 <ferror@plt+0x1928>
  40d23c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d240:	add	x0, x0, #0x100
  40d244:	bl	4044b8 <ferror@plt+0x1928>
  40d248:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40d24c:	add	x0, x0, #0xed4
  40d250:	ldr	w0, [x0]
  40d254:	cmp	w0, #0x0
  40d258:	b.eq	40d328 <ferror@plt+0xa798>  // b.none
  40d25c:	ldr	x0, [sp, #712]
  40d260:	cmp	x0, #0x0
  40d264:	b.eq	40d328 <ferror@plt+0xa798>  // b.none
  40d268:	ldr	x0, [sp, #712]
  40d26c:	add	x0, x0, #0x4
  40d270:	str	x0, [sp, #760]
  40d274:	ldr	x0, [sp, #712]
  40d278:	ldrh	w0, [x0]
  40d27c:	and	x0, x0, #0xffff
  40d280:	sub	x0, x0, #0x4
  40d284:	lsr	x0, x0, #3
  40d288:	str	w0, [sp, #756]
  40d28c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40d290:	add	x0, x0, #0x73c
  40d294:	ldr	w0, [x0]
  40d298:	cmp	w0, #0x0
  40d29c:	b.eq	40d2b4 <ferror@plt+0xa724>  // b.none
  40d2a0:	ldr	w1, [sp, #756]
  40d2a4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d2a8:	add	x0, x0, #0x8f0
  40d2ac:	bl	4044b8 <ferror@plt+0x1928>
  40d2b0:	b	40d31c <ferror@plt+0xa78c>
  40d2b4:	ldr	w1, [sp, #756]
  40d2b8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d2bc:	add	x0, x0, #0x908
  40d2c0:	bl	4044b8 <ferror@plt+0x1928>
  40d2c4:	b	40d31c <ferror@plt+0xa78c>
  40d2c8:	ldr	x0, [sp, #760]
  40d2cc:	ldrh	w0, [x0]
  40d2d0:	mov	w1, w0
  40d2d4:	ldr	x0, [sp, #760]
  40d2d8:	ldrb	w0, [x0, #2]
  40d2dc:	mov	w2, w0
  40d2e0:	ldr	x0, [sp, #760]
  40d2e4:	ldrb	w0, [x0, #3]
  40d2e8:	mov	w3, w0
  40d2ec:	ldr	x0, [sp, #760]
  40d2f0:	ldr	w0, [x0, #4]
  40d2f4:	mov	w4, w0
  40d2f8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d2fc:	add	x0, x0, #0x920
  40d300:	bl	4044b8 <ferror@plt+0x1928>
  40d304:	ldr	w0, [sp, #756]
  40d308:	sub	w0, w0, #0x1
  40d30c:	str	w0, [sp, #756]
  40d310:	ldr	x0, [sp, #760]
  40d314:	add	x0, x0, #0x8
  40d318:	str	x0, [sp, #760]
  40d31c:	ldr	w0, [sp, #756]
  40d320:	cmp	w0, #0x0
  40d324:	b.ne	40d2c8 <ferror@plt+0xa738>  // b.any
  40d328:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40d32c:	add	x0, x0, #0xecc
  40d330:	ldr	w0, [x0]
  40d334:	cmp	w0, #0x0
  40d338:	b.eq	40d348 <ferror@plt+0xa7b8>  // b.none
  40d33c:	add	x0, sp, #0x290
  40d340:	mov	w1, #0x6                   	// #6
  40d344:	bl	4094d4 <ferror@plt+0x6944>
  40d348:	mov	w0, #0x0                   	// #0
  40d34c:	ldp	x29, x30, [sp]
  40d350:	add	sp, sp, #0x320
  40d354:	ret
  40d358:	stp	x29, x30, [sp, #-80]!
  40d35c:	mov	x29, sp
  40d360:	str	x0, [sp, #24]
  40d364:	stp	xzr, xzr, [sp, #40]
  40d368:	stp	xzr, xzr, [sp, #56]
  40d36c:	str	wzr, [sp, #72]
  40d370:	mov	w0, #0x24                  	// #36
  40d374:	str	w0, [sp, #40]
  40d378:	mov	w0, #0x14                  	// #20
  40d37c:	strh	w0, [sp, #44]
  40d380:	mov	w0, #0x301                 	// #769
  40d384:	strh	w0, [sp, #46]
  40d388:	mov	w0, #0xe240                	// #57920
  40d38c:	movk	w0, #0x1, lsl #16
  40d390:	str	w0, [sp, #48]
  40d394:	mov	w0, #0x11                  	// #17
  40d398:	strb	w0, [sp, #56]
  40d39c:	mov	w0, #0x3d                  	// #61
  40d3a0:	str	w0, [sp, #64]
  40d3a4:	add	x1, sp, #0x28
  40d3a8:	adrp	x0, 40c000 <ferror@plt+0x9470>
  40d3ac:	add	x3, x0, #0xd80
  40d3b0:	mov	x2, #0x24                  	// #36
  40d3b4:	ldr	x0, [sp, #24]
  40d3b8:	bl	40c490 <ferror@plt+0x9900>
  40d3bc:	ldp	x29, x30, [sp], #80
  40d3c0:	ret
  40d3c4:	sub	sp, sp, #0x2d0
  40d3c8:	stp	x29, x30, [sp, #16]
  40d3cc:	add	x29, sp, #0x10
  40d3d0:	str	x0, [sp, #56]
  40d3d4:	str	x1, [sp, #48]
  40d3d8:	str	w2, [sp, #44]
  40d3dc:	add	x0, sp, #0x60
  40d3e0:	mov	x1, #0x268                 	// #616
  40d3e4:	mov	x2, x1
  40d3e8:	mov	w1, #0x0                   	// #0
  40d3ec:	bl	4026e0 <memset@plt>
  40d3f0:	add	x6, sp, #0x4c
  40d3f4:	add	x5, sp, #0x50
  40d3f8:	add	x4, sp, #0x54
  40d3fc:	add	x3, sp, #0x58
  40d400:	add	x2, sp, #0x5c
  40d404:	add	x1, sp, #0x2c8
  40d408:	add	x0, sp, #0x44
  40d40c:	str	x0, [sp, #8]
  40d410:	add	x0, sp, #0x48
  40d414:	str	x0, [sp]
  40d418:	mov	x7, x6
  40d41c:	mov	x6, x5
  40d420:	mov	x5, x4
  40d424:	mov	x4, x3
  40d428:	mov	x3, x2
  40d42c:	mov	x2, x1
  40d430:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d434:	add	x1, x0, #0x938
  40d438:	ldr	x0, [sp, #56]
  40d43c:	bl	402a80 <__isoc99_sscanf@plt>
  40d440:	ldr	w0, [sp, #104]
  40d444:	cmp	w0, #0x3
  40d448:	b.ne	40d468 <ferror@plt+0xa8d8>  // b.any
  40d44c:	ldr	x0, [sp, #48]
  40d450:	ldr	w0, [x0]
  40d454:	and	w0, w0, #0x100
  40d458:	cmp	w0, #0x0
  40d45c:	b.ne	40d468 <ferror@plt+0xa8d8>  // b.any
  40d460:	mov	w0, #0x0                   	// #0
  40d464:	b	40d4fc <ferror@plt+0xa96c>
  40d468:	ldr	w0, [sp, #104]
  40d46c:	cmp	w0, #0x2
  40d470:	b.ne	40d490 <ferror@plt+0xa900>  // b.any
  40d474:	ldr	x0, [sp, #48]
  40d478:	ldr	w0, [x0]
  40d47c:	and	w0, w0, #0x80
  40d480:	cmp	w0, #0x0
  40d484:	b.ne	40d490 <ferror@plt+0xa900>  // b.any
  40d488:	mov	w0, #0x0                   	// #0
  40d48c:	b	40d4fc <ferror@plt+0xa96c>
  40d490:	ldr	w0, [sp, #92]
  40d494:	str	w0, [sp, #104]
  40d498:	ldr	w0, [sp, #88]
  40d49c:	and	w0, w0, #0xffff
  40d4a0:	strh	w0, [sp, #108]
  40d4a4:	ldr	w0, [sp, #84]
  40d4a8:	str	w0, [sp, #672]
  40d4ac:	ldr	w0, [sp, #672]
  40d4b0:	str	w0, [sp, #640]
  40d4b4:	ldr	w0, [sp, #80]
  40d4b8:	str	w0, [sp, #648]
  40d4bc:	ldr	w0, [sp, #76]
  40d4c0:	str	w0, [sp, #652]
  40d4c4:	ldr	w0, [sp, #72]
  40d4c8:	str	w0, [sp, #664]
  40d4cc:	ldr	w0, [sp, #68]
  40d4d0:	str	w0, [sp, #660]
  40d4d4:	mov	w0, #0x7                   	// #7
  40d4d8:	str	w0, [sp, #648]
  40d4dc:	add	x0, sp, #0x60
  40d4e0:	ldr	x1, [sp, #48]
  40d4e4:	bl	40cb80 <ferror@plt+0x9ff0>
  40d4e8:	cmp	w0, #0x0
  40d4ec:	b.eq	40d4f8 <ferror@plt+0xa968>  // b.none
  40d4f0:	mov	w0, #0x0                   	// #0
  40d4f4:	b	40d4fc <ferror@plt+0xa96c>
  40d4f8:	mov	w0, #0x0                   	// #0
  40d4fc:	ldp	x29, x30, [sp, #16]
  40d500:	add	sp, sp, #0x2d0
  40d504:	ret
  40d508:	stp	x29, x30, [sp, #-48]!
  40d50c:	mov	x29, sp
  40d510:	str	x0, [sp, #24]
  40d514:	str	wzr, [sp, #44]
  40d518:	mov	w1, #0x11                  	// #17
  40d51c:	ldr	x0, [sp, #24]
  40d520:	bl	403458 <ferror@plt+0x8c8>
  40d524:	cmp	w0, #0x0
  40d528:	b.eq	40d540 <ferror@plt+0xa9b0>  // b.none
  40d52c:	ldr	x0, [sp, #24]
  40d530:	ldr	w0, [x0, #4]
  40d534:	and	w0, w0, #0x80
  40d538:	cmp	w0, #0x0
  40d53c:	b.ne	40d548 <ferror@plt+0xa9b8>  // b.any
  40d540:	mov	w0, #0x0                   	// #0
  40d544:	b	40d5e8 <ferror@plt+0xaa58>
  40d548:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d54c:	add	x0, x0, #0x958
  40d550:	bl	402b10 <getenv@plt>
  40d554:	cmp	x0, #0x0
  40d558:	b.ne	40d588 <ferror@plt+0xa9f8>  // b.any
  40d55c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40d560:	add	x0, x0, #0x890
  40d564:	bl	402b10 <getenv@plt>
  40d568:	cmp	x0, #0x0
  40d56c:	b.ne	40d588 <ferror@plt+0xa9f8>  // b.any
  40d570:	ldr	x0, [sp, #24]
  40d574:	bl	40d358 <ferror@plt+0xa7c8>
  40d578:	cmp	w0, #0x0
  40d57c:	b.ne	40d588 <ferror@plt+0xa9f8>  // b.any
  40d580:	mov	w0, #0x0                   	// #0
  40d584:	b	40d5e8 <ferror@plt+0xaa58>
  40d588:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d58c:	add	x1, x0, #0x968
  40d590:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d594:	add	x0, x0, #0x958
  40d598:	bl	40363c <ferror@plt+0xaac>
  40d59c:	str	x0, [sp, #32]
  40d5a0:	ldr	x0, [sp, #32]
  40d5a4:	cmp	x0, #0x0
  40d5a8:	b.ne	40d5b4 <ferror@plt+0xaa24>  // b.any
  40d5ac:	mov	w0, #0xffffffff            	// #-1
  40d5b0:	b	40d5e8 <ferror@plt+0xaa58>
  40d5b4:	mov	w3, #0x11                  	// #17
  40d5b8:	ldr	x2, [sp, #24]
  40d5bc:	adrp	x0, 40d000 <ferror@plt+0xa470>
  40d5c0:	add	x1, x0, #0x3c4
  40d5c4:	ldr	x0, [sp, #32]
  40d5c8:	bl	4093d8 <ferror@plt+0x6848>
  40d5cc:	cmp	w0, #0x0
  40d5d0:	b.eq	40d5dc <ferror@plt+0xaa4c>  // b.none
  40d5d4:	mov	w0, #0xffffffff            	// #-1
  40d5d8:	str	w0, [sp, #44]
  40d5dc:	ldr	x0, [sp, #32]
  40d5e0:	bl	402620 <fclose@plt>
  40d5e4:	ldr	w0, [sp, #44]
  40d5e8:	ldp	x29, x30, [sp], #48
  40d5ec:	ret
  40d5f0:	stp	x29, x30, [sp, #-64]!
  40d5f4:	mov	x29, sp
  40d5f8:	str	x0, [sp, #24]
  40d5fc:	str	x1, [sp, #16]
  40d600:	ldr	x0, [sp, #24]
  40d604:	mov	w1, #0x2c                  	// #44
  40d608:	strh	w1, [x0, #286]
  40d60c:	ldr	x0, [sp, #24]
  40d610:	ldrh	w1, [x0, #286]
  40d614:	ldr	x0, [sp, #24]
  40d618:	strh	w1, [x0, #22]
  40d61c:	ldr	x0, [sp, #16]
  40d620:	ldr	x0, [x0, #16]
  40d624:	cmp	x0, #0x0
  40d628:	b.eq	40d64c <ferror@plt+0xaabc>  // b.none
  40d62c:	ldr	x0, [sp, #16]
  40d630:	ldr	x0, [x0, #16]
  40d634:	ldr	x1, [sp, #24]
  40d638:	bl	405e78 <ferror@plt+0x32e8>
  40d63c:	cmp	w0, #0x0
  40d640:	b.ne	40d64c <ferror@plt+0xaabc>  // b.any
  40d644:	mov	w0, #0x1                   	// #1
  40d648:	b	40d724 <ferror@plt+0xab94>
  40d64c:	ldr	x0, [sp, #24]
  40d650:	bl	405100 <ferror@plt+0x2570>
  40d654:	ldr	x0, [sp, #24]
  40d658:	ldr	w0, [x0, #576]
  40d65c:	cmp	w0, #0x0
  40d660:	b.eq	40d6bc <ferror@plt+0xab2c>  // b.none
  40d664:	ldr	x0, [sp, #24]
  40d668:	ldr	w0, [x0, #576]
  40d66c:	bl	406fdc <ferror@plt+0x444c>
  40d670:	str	x0, [sp, #56]
  40d674:	ldr	x0, [sp, #24]
  40d678:	ldr	w0, [x0, #544]
  40d67c:	add	x4, sp, #0x20
  40d680:	mov	w3, w0
  40d684:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d688:	add	x2, x0, #0x978
  40d68c:	mov	x1, #0x10                  	// #16
  40d690:	mov	x0, x4
  40d694:	bl	4025e0 <snprintf@plt>
  40d698:	add	x0, sp, #0x20
  40d69c:	str	x0, [sp, #48]
  40d6a0:	mov	x3, #0x0                   	// #0
  40d6a4:	ldr	x2, [sp, #48]
  40d6a8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40d6ac:	add	x1, x0, #0xc28
  40d6b0:	ldr	x0, [sp, #56]
  40d6b4:	bl	4053b0 <ferror@plt+0x2820>
  40d6b8:	b	40d6dc <ferror@plt+0xab4c>
  40d6bc:	mov	x3, #0x0                   	// #0
  40d6c0:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40d6c4:	add	x2, x0, #0xdd0
  40d6c8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40d6cc:	add	x1, x0, #0xc58
  40d6d0:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40d6d4:	add	x0, x0, #0xdd0
  40d6d8:	bl	4053b0 <ferror@plt+0x2820>
  40d6dc:	mov	x3, #0x0                   	// #0
  40d6e0:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40d6e4:	add	x2, x0, #0xdd0
  40d6e8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40d6ec:	add	x1, x0, #0xc58
  40d6f0:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40d6f4:	add	x0, x0, #0xdd0
  40d6f8:	bl	4053b0 <ferror@plt+0x2820>
  40d6fc:	ldr	x0, [sp, #24]
  40d700:	bl	407c54 <ferror@plt+0x50c4>
  40d704:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40d708:	add	x0, x0, #0x738
  40d70c:	ldr	w0, [x0]
  40d710:	cmp	w0, #0x0
  40d714:	b.eq	40d720 <ferror@plt+0xab90>  // b.none
  40d718:	ldr	x0, [sp, #24]
  40d71c:	bl	405318 <ferror@plt+0x2788>
  40d720:	mov	w0, #0x0                   	// #0
  40d724:	ldp	x29, x30, [sp], #64
  40d728:	ret
  40d72c:	stp	x29, x30, [sp, #-32]!
  40d730:	mov	x29, sp
  40d734:	str	x0, [sp, #24]
  40d738:	str	x1, [sp, #16]
  40d73c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40d740:	add	x0, x0, #0x73c
  40d744:	ldr	w0, [x0]
  40d748:	cmp	w0, #0x0
  40d74c:	b.eq	40d764 <ferror@plt+0xabd4>  // b.none
  40d750:	ldr	x1, [sp, #24]
  40d754:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d758:	add	x0, x0, #0x980
  40d75c:	bl	4044b8 <ferror@plt+0x1928>
  40d760:	b	40d774 <ferror@plt+0xabe4>
  40d764:	ldr	x1, [sp, #24]
  40d768:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d76c:	add	x0, x0, #0x988
  40d770:	bl	4044b8 <ferror@plt+0x1928>
  40d774:	ldr	x0, [sp, #16]
  40d778:	ldr	w0, [x0]
  40d77c:	mov	w1, w0
  40d780:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d784:	add	x0, x0, #0x990
  40d788:	bl	4044b8 <ferror@plt+0x1928>
  40d78c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d790:	add	x0, x0, #0x100
  40d794:	bl	4044b8 <ferror@plt+0x1928>
  40d798:	nop
  40d79c:	ldp	x29, x30, [sp], #32
  40d7a0:	ret
  40d7a4:	stp	x29, x30, [sp, #-48]!
  40d7a8:	mov	x29, sp
  40d7ac:	str	x0, [sp, #40]
  40d7b0:	str	x1, [sp, #32]
  40d7b4:	str	x2, [sp, #24]
  40d7b8:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40d7bc:	add	x0, x0, #0x73c
  40d7c0:	ldr	w0, [x0]
  40d7c4:	cmp	w0, #0x0
  40d7c8:	b.eq	40d7dc <ferror@plt+0xac4c>  // b.none
  40d7cc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d7d0:	add	x0, x0, #0x9a0
  40d7d4:	bl	4044b8 <ferror@plt+0x1928>
  40d7d8:	b	40d7e8 <ferror@plt+0xac58>
  40d7dc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d7e0:	add	x0, x0, #0x9a8
  40d7e4:	bl	4044b8 <ferror@plt+0x1928>
  40d7e8:	ldr	x0, [sp, #40]
  40d7ec:	ldr	w0, [x0, #8]
  40d7f0:	mov	w1, w0
  40d7f4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d7f8:	add	x0, x0, #0x9b0
  40d7fc:	bl	4044b8 <ferror@plt+0x1928>
  40d800:	ldr	x0, [sp, #40]
  40d804:	ldr	x0, [x0]
  40d808:	mov	x1, x0
  40d80c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d810:	add	x0, x0, #0x9b8
  40d814:	bl	4044b8 <ferror@plt+0x1928>
  40d818:	ldr	x0, [sp, #40]
  40d81c:	ldr	w0, [x0, #12]
  40d820:	mov	w1, w0
  40d824:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d828:	add	x0, x0, #0x9c8
  40d82c:	bl	4044b8 <ferror@plt+0x1928>
  40d830:	ldr	x0, [sp, #40]
  40d834:	ldr	w0, [x0, #16]
  40d838:	mov	w1, w0
  40d83c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d840:	add	x0, x0, #0x9d8
  40d844:	bl	4044b8 <ferror@plt+0x1928>
  40d848:	ldr	x0, [sp, #40]
  40d84c:	ldr	w0, [x0, #20]
  40d850:	mov	w1, w0
  40d854:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d858:	add	x0, x0, #0x9e8
  40d85c:	bl	4044b8 <ferror@plt+0x1928>
  40d860:	ldr	x0, [sp, #40]
  40d864:	ldr	w0, [x0, #24]
  40d868:	mov	w1, w0
  40d86c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d870:	add	x0, x0, #0x9f8
  40d874:	bl	4044b8 <ferror@plt+0x1928>
  40d878:	ldr	x0, [sp, #40]
  40d87c:	ldr	w0, [x0, #28]
  40d880:	mov	w1, w0
  40d884:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d888:	add	x0, x0, #0xa08
  40d88c:	bl	4044b8 <ferror@plt+0x1928>
  40d890:	ldr	x0, [sp, #40]
  40d894:	ldr	w0, [x0, #32]
  40d898:	and	w0, w0, #0x1
  40d89c:	mov	w1, w0
  40d8a0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d8a4:	add	x0, x0, #0xa10
  40d8a8:	bl	4044b8 <ferror@plt+0x1928>
  40d8ac:	ldr	x0, [sp, #40]
  40d8b0:	ldr	w0, [x0, #36]
  40d8b4:	mov	w1, w0
  40d8b8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d8bc:	add	x0, x0, #0xa18
  40d8c0:	bl	4044b8 <ferror@plt+0x1928>
  40d8c4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d8c8:	add	x0, x0, #0x100
  40d8cc:	bl	4044b8 <ferror@plt+0x1928>
  40d8d0:	ldr	x0, [sp, #32]
  40d8d4:	cmp	x0, #0x0
  40d8d8:	b.eq	40d8ec <ferror@plt+0xad5c>  // b.none
  40d8dc:	ldr	x1, [sp, #32]
  40d8e0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d8e4:	add	x0, x0, #0xa28
  40d8e8:	bl	40d72c <ferror@plt+0xab9c>
  40d8ec:	ldr	x0, [sp, #24]
  40d8f0:	cmp	x0, #0x0
  40d8f4:	b.eq	40d908 <ferror@plt+0xad78>  // b.none
  40d8f8:	ldr	x1, [sp, #24]
  40d8fc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40d900:	add	x0, x0, #0xa30
  40d904:	bl	40d72c <ferror@plt+0xab9c>
  40d908:	nop
  40d90c:	ldp	x29, x30, [sp], #48
  40d910:	ret
  40d914:	sub	sp, sp, #0x320
  40d918:	stp	x29, x30, [sp]
  40d91c:	mov	x29, sp
  40d920:	str	x0, [sp, #24]
  40d924:	str	x1, [sp, #16]
  40d928:	str	xzr, [sp, #792]
  40d92c:	str	xzr, [sp, #784]
  40d930:	str	xzr, [sp, #776]
  40d934:	str	xzr, [sp, #768]
  40d938:	ldr	x0, [sp, #24]
  40d93c:	add	x0, x0, #0x10
  40d940:	str	x0, [sp, #752]
  40d944:	str	xzr, [sp, #744]
  40d948:	str	xzr, [sp, #760]
  40d94c:	ldr	x0, [sp, #16]
  40d950:	str	x0, [sp, #736]
  40d954:	add	x0, sp, #0x28
  40d958:	mov	x1, #0x268                 	// #616
  40d95c:	mov	x2, x1
  40d960:	mov	w1, #0x0                   	// #0
  40d964:	bl	4026e0 <memset@plt>
  40d968:	ldr	x0, [sp, #752]
  40d96c:	add	x1, x0, #0x10
  40d970:	ldr	x0, [sp, #24]
  40d974:	ldr	w0, [x0]
  40d978:	sub	w0, w0, #0x20
  40d97c:	mov	w2, w0
  40d980:	add	x0, sp, #0x290
  40d984:	mov	w3, w2
  40d988:	mov	x2, x1
  40d98c:	mov	w1, #0x8                   	// #8
  40d990:	bl	41e9ac <ferror@plt+0x1be1c>
  40d994:	ldr	x0, [sp, #752]
  40d998:	ldrb	w0, [x0, #1]
  40d99c:	str	w0, [sp, #48]
  40d9a0:	ldr	x0, [sp, #752]
  40d9a4:	ldr	w0, [x0, #4]
  40d9a8:	str	w0, [sp, #604]
  40d9ac:	mov	w0, #0x7                   	// #7
  40d9b0:	str	w0, [sp, #592]
  40d9b4:	ldr	x0, [sp, #752]
  40d9b8:	add	x0, x0, #0x8
  40d9bc:	bl	403fa0 <ferror@plt+0x1410>
  40d9c0:	str	x0, [sp, #624]
  40d9c4:	ldr	x0, [sp, #664]
  40d9c8:	cmp	x0, #0x0
  40d9cc:	b.eq	40d9f4 <ferror@plt+0xae64>  // b.none
  40d9d0:	ldr	x0, [sp, #664]
  40d9d4:	add	x0, x0, #0x4
  40d9d8:	str	x0, [sp, #744]
  40d9dc:	ldr	x0, [sp, #744]
  40d9e0:	ldr	w0, [x0]
  40d9e4:	str	w0, [sp, #616]
  40d9e8:	ldr	x0, [sp, #744]
  40d9ec:	ldr	w0, [x0, #4]
  40d9f0:	str	w0, [sp, #584]
  40d9f4:	ldr	x0, [sp, #672]
  40d9f8:	cmp	x0, #0x0
  40d9fc:	b.eq	40da0c <ferror@plt+0xae7c>  // b.none
  40da00:	ldr	x0, [sp, #672]
  40da04:	bl	402d98 <ferror@plt+0x208>
  40da08:	str	w0, [sp, #608]
  40da0c:	ldr	x0, [sp, #680]
  40da10:	cmp	x0, #0x0
  40da14:	b.eq	40da24 <ferror@plt+0xae94>  // b.none
  40da18:	ldr	x0, [sp, #680]
  40da1c:	add	x0, x0, #0x4
  40da20:	str	x0, [sp, #792]
  40da24:	ldr	x0, [sp, #688]
  40da28:	cmp	x0, #0x0
  40da2c:	b.eq	40da3c <ferror@plt+0xaeac>  // b.none
  40da30:	ldr	x0, [sp, #688]
  40da34:	add	x0, x0, #0x4
  40da38:	str	x0, [sp, #784]
  40da3c:	ldr	x0, [sp, #696]
  40da40:	cmp	x0, #0x0
  40da44:	b.eq	40da54 <ferror@plt+0xaec4>  // b.none
  40da48:	ldr	x0, [sp, #696]
  40da4c:	add	x0, x0, #0x4
  40da50:	str	x0, [sp, #760]
  40da54:	ldr	x0, [sp, #704]
  40da58:	cmp	x0, #0x0
  40da5c:	b.eq	40da6c <ferror@plt+0xaedc>  // b.none
  40da60:	ldr	x0, [sp, #704]
  40da64:	add	x0, x0, #0x4
  40da68:	str	x0, [sp, #776]
  40da6c:	ldr	x0, [sp, #712]
  40da70:	cmp	x0, #0x0
  40da74:	b.eq	40da84 <ferror@plt+0xaef4>  // b.none
  40da78:	ldr	x0, [sp, #712]
  40da7c:	add	x0, x0, #0x4
  40da80:	str	x0, [sp, #768]
  40da84:	ldr	x0, [sp, #720]
  40da88:	cmp	x0, #0x0
  40da8c:	b.eq	40daa8 <ferror@plt+0xaf18>  // b.none
  40da90:	ldr	x0, [sp, #720]
  40da94:	add	x0, x0, #0x4
  40da98:	str	x0, [sp, #728]
  40da9c:	ldr	x0, [sp, #728]
  40daa0:	ldr	w0, [x0]
  40daa4:	str	w0, [sp, #596]
  40daa8:	add	x0, sp, #0x28
  40daac:	ldr	x1, [sp, #736]
  40dab0:	bl	40d5f0 <ferror@plt+0xaa60>
  40dab4:	cmp	w0, #0x0
  40dab8:	b.eq	40dac4 <ferror@plt+0xaf34>  // b.none
  40dabc:	mov	w0, #0x0                   	// #0
  40dac0:	b	40db50 <ferror@plt+0xafc0>
  40dac4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40dac8:	add	x0, x0, #0x738
  40dacc:	ldr	w0, [x0]
  40dad0:	cmp	w0, #0x0
  40dad4:	b.eq	40db2c <ferror@plt+0xaf9c>  // b.none
  40dad8:	ldr	x0, [sp, #792]
  40dadc:	cmp	x0, #0x0
  40dae0:	b.eq	40daf4 <ferror@plt+0xaf64>  // b.none
  40dae4:	ldr	x1, [sp, #792]
  40dae8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40daec:	add	x0, x0, #0xa38
  40daf0:	bl	40d72c <ferror@plt+0xab9c>
  40daf4:	ldr	x0, [sp, #784]
  40daf8:	cmp	x0, #0x0
  40dafc:	b.eq	40db10 <ferror@plt+0xaf80>  // b.none
  40db00:	ldr	x1, [sp, #784]
  40db04:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40db08:	add	x0, x0, #0xa40
  40db0c:	bl	40d72c <ferror@plt+0xab9c>
  40db10:	ldr	x0, [sp, #760]
  40db14:	cmp	x0, #0x0
  40db18:	b.eq	40db2c <ferror@plt+0xaf9c>  // b.none
  40db1c:	ldr	x2, [sp, #768]
  40db20:	ldr	x1, [sp, #776]
  40db24:	ldr	x0, [sp, #760]
  40db28:	bl	40d7a4 <ferror@plt+0xac14>
  40db2c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40db30:	add	x0, x0, #0xecc
  40db34:	ldr	w0, [x0]
  40db38:	cmp	w0, #0x0
  40db3c:	b.eq	40db4c <ferror@plt+0xafbc>  // b.none
  40db40:	add	x0, sp, #0x290
  40db44:	mov	w1, #0x8                   	// #8
  40db48:	bl	4094d4 <ferror@plt+0x6944>
  40db4c:	mov	w0, #0x0                   	// #0
  40db50:	ldp	x29, x30, [sp]
  40db54:	add	sp, sp, #0x320
  40db58:	ret
  40db5c:	stp	x29, x30, [sp, #-80]!
  40db60:	mov	x29, sp
  40db64:	str	x0, [sp, #24]
  40db68:	stp	xzr, xzr, [sp, #40]
  40db6c:	stp	xzr, xzr, [sp, #56]
  40db70:	str	wzr, [sp, #72]
  40db74:	mov	w0, #0x24                  	// #36
  40db78:	str	w0, [sp, #40]
  40db7c:	mov	w0, #0x14                  	// #20
  40db80:	strh	w0, [sp, #44]
  40db84:	mov	w0, #0x301                 	// #769
  40db88:	strh	w0, [sp, #46]
  40db8c:	mov	w0, #0xe240                	// #57920
  40db90:	movk	w0, #0x1, lsl #16
  40db94:	str	w0, [sp, #48]
  40db98:	mov	w1, #0x2c                  	// #44
  40db9c:	ldr	x0, [sp, #24]
  40dba0:	bl	403458 <ferror@plt+0x8c8>
  40dba4:	cmp	w0, #0x0
  40dba8:	b.eq	40dbc0 <ferror@plt+0xb030>  // b.none
  40dbac:	ldr	x0, [sp, #24]
  40dbb0:	ldr	w0, [x0, #4]
  40dbb4:	and	w0, w0, #0x80
  40dbb8:	cmp	w0, #0x0
  40dbbc:	b.ne	40dbc8 <ferror@plt+0xb038>  // b.any
  40dbc0:	mov	w0, #0x0                   	// #0
  40dbc4:	b	40dbf0 <ferror@plt+0xb060>
  40dbc8:	mov	w0, #0x2c                  	// #44
  40dbcc:	strb	w0, [sp, #56]
  40dbd0:	mov	w0, #0xf                   	// #15
  40dbd4:	str	w0, [sp, #64]
  40dbd8:	add	x1, sp, #0x28
  40dbdc:	adrp	x0, 40d000 <ferror@plt+0xa470>
  40dbe0:	add	x3, x0, #0x914
  40dbe4:	mov	x2, #0x24                  	// #36
  40dbe8:	ldr	x0, [sp, #24]
  40dbec:	bl	40c490 <ferror@plt+0x9900>
  40dbf0:	ldp	x29, x30, [sp], #80
  40dbf4:	ret
  40dbf8:	sub	sp, sp, #0x3a0
  40dbfc:	stp	x29, x30, [sp]
  40dc00:	mov	x29, sp
  40dc04:	str	x19, [sp, #16]
  40dc08:	str	x0, [sp, #72]
  40dc0c:	str	w1, [sp, #68]
  40dc10:	str	w2, [sp, #64]
  40dc14:	str	w3, [sp, #60]
  40dc18:	str	w4, [sp, #56]
  40dc1c:	str	w5, [sp, #52]
  40dc20:	str	w6, [sp, #48]
  40dc24:	str	w7, [sp, #44]
  40dc28:	add	x0, sp, #0x120
  40dc2c:	mov	x1, #0x268                 	// #616
  40dc30:	mov	x2, x1
  40dc34:	mov	w1, #0x0                   	// #0
  40dc38:	bl	4026e0 <memset@plt>
  40dc3c:	mov	w0, #0x10                  	// #16
  40dc40:	strh	w0, [sp, #310]
  40dc44:	mov	w0, #0x10                  	// #16
  40dc48:	strh	w0, [sp, #574]
  40dc4c:	mov	w0, #0x7                   	// #7
  40dc50:	str	w0, [sp, #840]
  40dc54:	ldr	w0, [sp, #44]
  40dc58:	str	w0, [sp, #844]
  40dc5c:	ldr	w0, [sp, #928]
  40dc60:	str	w0, [sp, #848]
  40dc64:	stp	xzr, xzr, [sp, #224]
  40dc68:	stp	xzr, xzr, [sp, #240]
  40dc6c:	stp	xzr, xzr, [sp, #256]
  40dc70:	stp	xzr, xzr, [sp, #272]
  40dc74:	stp	xzr, xzr, [sp, #160]
  40dc78:	stp	xzr, xzr, [sp, #176]
  40dc7c:	stp	xzr, xzr, [sp, #192]
  40dc80:	stp	xzr, xzr, [sp, #208]
  40dc84:	ldr	x0, [sp, #72]
  40dc88:	ldr	x0, [x0, #16]
  40dc8c:	cmp	x0, #0x0
  40dc90:	b.eq	40dccc <ferror@plt+0xb13c>  // b.none
  40dc94:	mov	w0, #0xffffffff            	// #-1
  40dc98:	str	w0, [sp, #836]
  40dc9c:	ldr	w0, [sp, #64]
  40dca0:	str	w0, [sp, #832]
  40dca4:	ldr	w0, [sp, #68]
  40dca8:	str	w0, [sp, #312]
  40dcac:	ldr	x0, [sp, #72]
  40dcb0:	ldr	x0, [x0, #16]
  40dcb4:	add	x1, sp, #0x120
  40dcb8:	bl	405e78 <ferror@plt+0x32e8>
  40dcbc:	cmp	w0, #0x0
  40dcc0:	b.ne	40dccc <ferror@plt+0xb13c>  // b.any
  40dcc4:	mov	w0, #0x1                   	// #1
  40dcc8:	b	40df94 <ferror@plt+0xb404>
  40dccc:	add	x0, sp, #0x120
  40dcd0:	bl	405100 <ferror@plt+0x2570>
  40dcd4:	add	x0, sp, #0xe0
  40dcd8:	mov	w2, #0x40                  	// #64
  40dcdc:	mov	x1, x0
  40dce0:	ldr	w0, [sp, #68]
  40dce4:	bl	417444 <ferror@plt+0x148b4>
  40dce8:	str	x0, [sp, #912]
  40dcec:	ldr	w0, [sp, #64]
  40dcf0:	cmn	w0, #0x1
  40dcf4:	b.ne	40dd04 <ferror@plt+0xb174>  // b.any
  40dcf8:	mov	w0, #0x2a                  	// #42
  40dcfc:	strb	w0, [sp, #160]
  40dd00:	b	40de5c <ferror@plt+0xb2cc>
  40dd04:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40dd08:	add	x0, x0, #0x768
  40dd0c:	ldr	w0, [x0]
  40dd10:	cmp	w0, #0x0
  40dd14:	b.ne	40de4c <ferror@plt+0xb2bc>  // b.any
  40dd18:	str	wzr, [sp, #924]
  40dd1c:	ldr	w0, [sp, #64]
  40dd20:	cmp	w0, #0x0
  40dd24:	b.ne	40dd54 <ferror@plt+0xb1c4>  // b.any
  40dd28:	mov	w0, #0x1                   	// #1
  40dd2c:	str	w0, [sp, #924]
  40dd30:	add	x2, sp, #0xa0
  40dd34:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40dd38:	add	x1, x0, #0xc70
  40dd3c:	mov	x0, x2
  40dd40:	ldr	w2, [x1]
  40dd44:	str	w2, [x0]
  40dd48:	ldur	w1, [x1, #3]
  40dd4c:	stur	w1, [x0, #3]
  40dd50:	b	40de2c <ferror@plt+0xb29c>
  40dd54:	ldr	w0, [sp, #64]
  40dd58:	cmp	w0, #0x0
  40dd5c:	b.le	40de2c <ferror@plt+0xb29c>
  40dd60:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40dd64:	add	x0, x0, #0x890
  40dd68:	bl	402b10 <getenv@plt>
  40dd6c:	cmp	x0, #0x0
  40dd70:	b.ne	40dd7c <ferror@plt+0xb1ec>  // b.any
  40dd74:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40dd78:	add	x0, x0, #0x8a0
  40dd7c:	add	x5, sp, #0xa0
  40dd80:	ldr	w4, [sp, #64]
  40dd84:	mov	x3, x0
  40dd88:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40dd8c:	add	x2, x0, #0x938
  40dd90:	mov	x1, #0x40                  	// #64
  40dd94:	mov	x0, x5
  40dd98:	bl	4025e0 <snprintf@plt>
  40dd9c:	add	x2, sp, #0xa0
  40dda0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40dda4:	add	x1, x0, #0x8b0
  40dda8:	mov	x0, x2
  40ddac:	bl	4029c0 <fopen64@plt>
  40ddb0:	str	x0, [sp, #904]
  40ddb4:	ldr	x0, [sp, #904]
  40ddb8:	cmp	x0, #0x0
  40ddbc:	b.eq	40de2c <ferror@plt+0xb29c>  // b.none
  40ddc0:	add	x0, sp, #0xa0
  40ddc4:	mov	x2, x0
  40ddc8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40ddcc:	add	x1, x0, #0x948
  40ddd0:	ldr	x0, [sp, #904]
  40ddd4:	bl	402690 <__isoc99_fscanf@plt>
  40ddd8:	cmp	w0, #0x1
  40dddc:	b.ne	40de24 <ferror@plt+0xb294>  // b.any
  40dde0:	add	x0, sp, #0xa0
  40dde4:	bl	402460 <strlen@plt>
  40dde8:	mov	x1, x0
  40ddec:	add	x0, sp, #0xa0
  40ddf0:	add	x19, x0, x1
  40ddf4:	add	x0, sp, #0xa0
  40ddf8:	bl	402460 <strlen@plt>
  40ddfc:	mov	x1, x0
  40de00:	mov	x0, #0x40                  	// #64
  40de04:	sub	x1, x0, x1
  40de08:	ldr	w3, [sp, #64]
  40de0c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40de10:	add	x2, x0, #0xa48
  40de14:	mov	x0, x19
  40de18:	bl	4025e0 <snprintf@plt>
  40de1c:	mov	w0, #0x1                   	// #1
  40de20:	str	w0, [sp, #924]
  40de24:	ldr	x0, [sp, #904]
  40de28:	bl	402620 <fclose@plt>
  40de2c:	ldr	w0, [sp, #924]
  40de30:	cmp	w0, #0x0
  40de34:	b.ne	40de5c <ferror@plt+0xb2cc>  // b.any
  40de38:	add	x0, sp, #0xa0
  40de3c:	mov	x1, x0
  40de40:	ldr	w0, [sp, #64]
  40de44:	bl	415118 <ferror@plt+0x12588>
  40de48:	b	40de5c <ferror@plt+0xb2cc>
  40de4c:	add	x0, sp, #0xa0
  40de50:	mov	x1, x0
  40de54:	ldr	w0, [sp, #64]
  40de58:	bl	415118 <ferror@plt+0x12588>
  40de5c:	add	x0, sp, #0xa0
  40de60:	mov	x3, #0x0                   	// #0
  40de64:	mov	x2, x0
  40de68:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40de6c:	add	x1, x0, #0xc28
  40de70:	ldr	x0, [sp, #912]
  40de74:	bl	4053b0 <ferror@plt+0x2820>
  40de78:	ldr	w0, [sp, #56]
  40de7c:	cmp	w0, #0x1
  40de80:	b.ne	40dec0 <ferror@plt+0xb330>  // b.any
  40de84:	ldr	w0, [sp, #48]
  40de88:	add	x1, sp, #0x78
  40de8c:	bl	415118 <ferror@plt+0x12588>
  40de90:	mov	x19, x0
  40de94:	add	x0, sp, #0x58
  40de98:	mov	x1, x0
  40de9c:	ldr	w0, [sp, #52]
  40dea0:	bl	415118 <ferror@plt+0x12588>
  40dea4:	mov	x3, #0x0                   	// #0
  40dea8:	mov	x2, x0
  40deac:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40deb0:	add	x1, x0, #0xc28
  40deb4:	mov	x0, x19
  40deb8:	bl	4053b0 <ferror@plt+0x2820>
  40debc:	b	40dee0 <ferror@plt+0xb350>
  40dec0:	mov	x3, #0x0                   	// #0
  40dec4:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40dec8:	add	x2, x0, #0xdd0
  40decc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40ded0:	add	x1, x0, #0xc58
  40ded4:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40ded8:	add	x0, x0, #0xdd0
  40dedc:	bl	4053b0 <ferror@plt+0x2820>
  40dee0:	str	xzr, [sp, #152]
  40dee4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40dee8:	add	x0, x0, #0xed8
  40deec:	ldr	w0, [x0]
  40def0:	cmp	w0, #0x0
  40def4:	b.eq	40df64 <ferror@plt+0xb3d4>  // b.none
  40def8:	ldr	w0, [sp, #64]
  40defc:	cmp	w0, #0x0
  40df00:	b.ne	40df1c <ferror@plt+0xb38c>  // b.any
  40df04:	add	x0, sp, #0x98
  40df08:	mov	x1, x0
  40df0c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40df10:	add	x0, x0, #0xc70
  40df14:	bl	402e78 <ferror@plt+0x2e8>
  40df18:	b	40df38 <ferror@plt+0xb3a8>
  40df1c:	ldr	w0, [sp, #64]
  40df20:	cmp	w0, #0x0
  40df24:	b.le	40df38 <ferror@plt+0xb3a8>
  40df28:	add	x0, sp, #0x98
  40df2c:	mov	x1, x0
  40df30:	ldr	w0, [sp, #64]
  40df34:	bl	402e38 <ferror@plt+0x2a8>
  40df38:	ldr	x0, [sp, #152]
  40df3c:	cmp	x0, #0x0
  40df40:	b.ne	40df4c <ferror@plt+0xb3bc>  // b.any
  40df44:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40df48:	add	x0, x0, #0x8e0
  40df4c:	mov	x1, x0
  40df50:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40df54:	add	x0, x0, #0xa50
  40df58:	bl	4044b8 <ferror@plt+0x1928>
  40df5c:	ldr	x0, [sp, #152]
  40df60:	bl	4028e0 <free@plt>
  40df64:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40df68:	add	x0, x0, #0x738
  40df6c:	ldr	w0, [x0]
  40df70:	cmp	w0, #0x0
  40df74:	b.eq	40df90 <ferror@plt+0xb400>  // b.none
  40df78:	ldr	w3, [sp, #60]
  40df7c:	ldr	x2, [sp, #944]
  40df80:	ldr	x1, [sp, #936]
  40df84:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40df88:	add	x0, x0, #0xa60
  40df8c:	bl	4044b8 <ferror@plt+0x1928>
  40df90:	mov	w0, #0x0                   	// #0
  40df94:	ldr	x19, [sp, #16]
  40df98:	ldp	x29, x30, [sp]
  40df9c:	add	sp, sp, #0x3a0
  40dfa0:	ret
  40dfa4:	sub	sp, sp, #0x90
  40dfa8:	stp	x29, x30, [sp, #32]
  40dfac:	add	x29, sp, #0x20
  40dfb0:	str	x0, [sp, #56]
  40dfb4:	str	x1, [sp, #48]
  40dfb8:	ldr	x0, [sp, #48]
  40dfbc:	str	x0, [sp, #120]
  40dfc0:	ldr	x0, [sp, #56]
  40dfc4:	add	x0, x0, #0x10
  40dfc8:	str	x0, [sp, #112]
  40dfcc:	str	wzr, [sp, #140]
  40dfd0:	str	wzr, [sp, #136]
  40dfd4:	str	xzr, [sp, #128]
  40dfd8:	ldr	x0, [sp, #112]
  40dfdc:	add	x1, x0, #0x1c
  40dfe0:	ldr	x0, [sp, #56]
  40dfe4:	ldr	w0, [x0]
  40dfe8:	sub	w0, w0, #0x2c
  40dfec:	mov	w2, w0
  40dff0:	add	x0, sp, #0x40
  40dff4:	mov	w3, w2
  40dff8:	mov	x2, x1
  40dffc:	mov	w1, #0x4                   	// #4
  40e000:	bl	41e9ac <ferror@plt+0x1be1c>
  40e004:	ldr	x0, [sp, #72]
  40e008:	cmp	x0, #0x0
  40e00c:	b.eq	40e02c <ferror@plt+0xb49c>  // b.none
  40e010:	ldr	x0, [sp, #72]
  40e014:	ldrh	w0, [x0]
  40e018:	cmp	w0, #0x4
  40e01c:	b.eq	40e02c <ferror@plt+0xb49c>  // b.none
  40e020:	ldr	x0, [sp, #72]
  40e024:	ldur	x0, [x0, #4]
  40e028:	str	x0, [sp, #128]
  40e02c:	ldr	x0, [sp, #64]
  40e030:	cmp	x0, #0x0
  40e034:	b.eq	40e060 <ferror@plt+0xb4d0>  // b.none
  40e038:	ldr	x0, [sp, #64]
  40e03c:	add	x0, x0, #0x4
  40e040:	str	x0, [sp, #104]
  40e044:	ldr	x0, [sp, #104]
  40e048:	ldr	w0, [x0]
  40e04c:	str	w0, [sp, #140]
  40e050:	ldr	x0, [sp, #104]
  40e054:	add	x0, x0, #0x8
  40e058:	ldr	w0, [x0]
  40e05c:	str	w0, [sp, #136]
  40e060:	ldr	x0, [sp, #112]
  40e064:	ldrb	w0, [x0, #2]
  40e068:	mov	w8, w0
  40e06c:	ldr	x0, [sp, #112]
  40e070:	ldr	w0, [x0, #4]
  40e074:	mov	w2, w0
  40e078:	ldr	x0, [sp, #128]
  40e07c:	mov	w3, w0
  40e080:	ldr	x0, [sp, #112]
  40e084:	ldrb	w0, [x0, #3]
  40e088:	mov	w4, w0
  40e08c:	ldr	x0, [sp, #112]
  40e090:	ldr	w0, [x0, #8]
  40e094:	mov	w5, w0
  40e098:	ldr	x0, [sp, #112]
  40e09c:	ldr	w1, [x0, #12]
  40e0a0:	str	xzr, [sp, #16]
  40e0a4:	str	xzr, [sp, #8]
  40e0a8:	ldr	w0, [sp, #136]
  40e0ac:	str	w0, [sp]
  40e0b0:	ldr	w7, [sp, #140]
  40e0b4:	mov	w6, w1
  40e0b8:	mov	w1, w8
  40e0bc:	ldr	x0, [sp, #120]
  40e0c0:	bl	40dbf8 <ferror@plt+0xb068>
  40e0c4:	cmp	w0, #0x0
  40e0c8:	b.eq	40e0d4 <ferror@plt+0xb544>  // b.none
  40e0cc:	mov	w0, #0x0                   	// #0
  40e0d0:	b	40e104 <ferror@plt+0xb574>
  40e0d4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40e0d8:	add	x0, x0, #0xecc
  40e0dc:	ldr	w0, [x0]
  40e0e0:	cmp	w0, #0x0
  40e0e4:	b.eq	40e100 <ferror@plt+0xb570>  // b.none
  40e0e8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40e0ec:	add	x0, x0, #0xa80
  40e0f0:	bl	4044b8 <ferror@plt+0x1928>
  40e0f4:	add	x0, sp, #0x40
  40e0f8:	mov	w1, #0x0                   	// #0
  40e0fc:	bl	4094d4 <ferror@plt+0x6944>
  40e100:	mov	w0, #0x0                   	// #0
  40e104:	ldp	x29, x30, [sp, #32]
  40e108:	add	sp, sp, #0x90
  40e10c:	ret
  40e110:	stp	x29, x30, [sp, #-80]!
  40e114:	mov	x29, sp
  40e118:	str	x0, [sp, #24]
  40e11c:	stp	xzr, xzr, [sp, #40]
  40e120:	stp	xzr, xzr, [sp, #56]
  40e124:	str	wzr, [sp, #72]
  40e128:	mov	w0, #0x24                  	// #36
  40e12c:	str	w0, [sp, #40]
  40e130:	mov	w0, #0x14                  	// #20
  40e134:	strh	w0, [sp, #44]
  40e138:	mov	w0, #0x301                 	// #769
  40e13c:	strh	w0, [sp, #46]
  40e140:	mov	w0, #0xe240                	// #57920
  40e144:	movk	w0, #0x1, lsl #16
  40e148:	str	w0, [sp, #48]
  40e14c:	mov	w0, #0x10                  	// #16
  40e150:	strb	w0, [sp, #56]
  40e154:	mov	w0, #0xffffffff            	// #-1
  40e158:	strb	w0, [sp, #57]
  40e15c:	mov	w0, #0x3                   	// #3
  40e160:	str	w0, [sp, #64]
  40e164:	add	x1, sp, #0x28
  40e168:	adrp	x0, 40d000 <ferror@plt+0xa470>
  40e16c:	add	x3, x0, #0xfa4
  40e170:	mov	x2, #0x24                  	// #36
  40e174:	ldr	x0, [sp, #24]
  40e178:	bl	40c490 <ferror@plt+0x9900>
  40e17c:	ldp	x29, x30, [sp], #80
  40e180:	ret
  40e184:	sub	sp, sp, #0x170
  40e188:	stp	x29, x30, [sp, #32]
  40e18c:	add	x29, sp, #0x20
  40e190:	str	x0, [sp, #56]
  40e194:	mov	w1, #0x10                  	// #16
  40e198:	ldr	x0, [sp, #56]
  40e19c:	bl	403458 <ferror@plt+0x8c8>
  40e1a0:	cmp	w0, #0x0
  40e1a4:	b.eq	40e1bc <ferror@plt+0xb62c>  // b.none
  40e1a8:	ldr	x0, [sp, #56]
  40e1ac:	ldr	w0, [x0, #4]
  40e1b0:	and	w0, w0, #0x80
  40e1b4:	cmp	w0, #0x0
  40e1b8:	b.ne	40e1c4 <ferror@plt+0xb634>  // b.any
  40e1bc:	mov	w0, #0x0                   	// #0
  40e1c0:	b	40e318 <ferror@plt+0xb788>
  40e1c4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40e1c8:	add	x0, x0, #0xa88
  40e1cc:	bl	402b10 <getenv@plt>
  40e1d0:	cmp	x0, #0x0
  40e1d4:	b.ne	40e204 <ferror@plt+0xb674>  // b.any
  40e1d8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40e1dc:	add	x0, x0, #0x890
  40e1e0:	bl	402b10 <getenv@plt>
  40e1e4:	cmp	x0, #0x0
  40e1e8:	b.ne	40e204 <ferror@plt+0xb674>  // b.any
  40e1ec:	ldr	x0, [sp, #56]
  40e1f0:	bl	40e110 <ferror@plt+0xb580>
  40e1f4:	cmp	w0, #0x0
  40e1f8:	b.ne	40e204 <ferror@plt+0xb674>  // b.any
  40e1fc:	mov	w0, #0x0                   	// #0
  40e200:	b	40e318 <ferror@plt+0xb788>
  40e204:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40e208:	add	x1, x0, #0xaa0
  40e20c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40e210:	add	x0, x0, #0xa88
  40e214:	bl	40363c <ferror@plt+0xaac>
  40e218:	str	x0, [sp, #360]
  40e21c:	ldr	x0, [sp, #360]
  40e220:	cmp	x0, #0x0
  40e224:	b.ne	40e230 <ferror@plt+0xb6a0>  // b.any
  40e228:	mov	w0, #0xffffffff            	// #-1
  40e22c:	b	40e318 <ferror@plt+0xb788>
  40e230:	add	x0, sp, #0x68
  40e234:	ldr	x2, [sp, #360]
  40e238:	mov	w1, #0x100                 	// #256
  40e23c:	bl	402b60 <fgets@plt>
  40e240:	cmp	x0, #0x0
  40e244:	b.ne	40e2f4 <ferror@plt+0xb764>  // b.any
  40e248:	ldr	x0, [sp, #360]
  40e24c:	bl	402620 <fclose@plt>
  40e250:	mov	w0, #0xffffffff            	// #-1
  40e254:	b	40e318 <ferror@plt+0xb788>
  40e258:	add	x6, sp, #0x54
  40e25c:	add	x5, sp, #0x58
  40e260:	add	x4, sp, #0x5c
  40e264:	add	x3, sp, #0x60
  40e268:	add	x2, sp, #0x64
  40e26c:	add	x1, sp, #0x48
  40e270:	add	x8, sp, #0x68
  40e274:	add	x0, sp, #0x50
  40e278:	str	x0, [sp, #8]
  40e27c:	add	x0, sp, #0x40
  40e280:	str	x0, [sp]
  40e284:	mov	x7, x6
  40e288:	mov	x6, x5
  40e28c:	mov	x5, x4
  40e290:	mov	x4, x3
  40e294:	mov	x3, x2
  40e298:	mov	x2, x1
  40e29c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40e2a0:	add	x1, x0, #0xab0
  40e2a4:	mov	x0, x8
  40e2a8:	bl	402a80 <__isoc99_sscanf@plt>
  40e2ac:	ldr	w8, [sp, #100]
  40e2b0:	ldr	w9, [sp, #96]
  40e2b4:	ldr	w3, [sp, #92]
  40e2b8:	ldr	w4, [sp, #88]
  40e2bc:	ldr	w0, [sp, #84]
  40e2c0:	ldr	x1, [sp, #72]
  40e2c4:	ldr	x2, [sp, #64]
  40e2c8:	str	x2, [sp, #16]
  40e2cc:	str	x1, [sp, #8]
  40e2d0:	str	w0, [sp]
  40e2d4:	mov	w7, w4
  40e2d8:	mov	w6, #0x0                   	// #0
  40e2dc:	mov	w5, #0x0                   	// #0
  40e2e0:	mov	w4, #0x0                   	// #0
  40e2e4:	mov	w2, w9
  40e2e8:	mov	w1, w8
  40e2ec:	ldr	x0, [sp, #56]
  40e2f0:	bl	40dbf8 <ferror@plt+0xb068>
  40e2f4:	add	x0, sp, #0x68
  40e2f8:	ldr	x2, [sp, #360]
  40e2fc:	mov	w1, #0x100                 	// #256
  40e300:	bl	402b60 <fgets@plt>
  40e304:	cmp	x0, #0x0
  40e308:	b.ne	40e258 <ferror@plt+0xb6c8>  // b.any
  40e30c:	ldr	x0, [sp, #360]
  40e310:	bl	402620 <fclose@plt>
  40e314:	mov	w0, #0x0                   	// #0
  40e318:	ldp	x29, x30, [sp, #32]
  40e31c:	add	sp, sp, #0x170
  40e320:	ret
  40e324:	sub	sp, sp, #0x10
  40e328:	str	x0, [sp, #8]
  40e32c:	str	x1, [sp]
  40e330:	ldr	x0, [sp, #8]
  40e334:	ldr	w0, [x0, #8]
  40e338:	cmp	w0, #0x1
  40e33c:	b.ne	40e35c <ferror@plt+0xb7cc>  // b.any
  40e340:	ldr	x0, [sp]
  40e344:	ldr	w0, [x0]
  40e348:	and	w0, w0, #0x800
  40e34c:	cmp	w0, #0x0
  40e350:	b.ne	40e35c <ferror@plt+0xb7cc>  // b.any
  40e354:	mov	w0, #0x1                   	// #1
  40e358:	b	40e38c <ferror@plt+0xb7fc>
  40e35c:	ldr	x0, [sp, #8]
  40e360:	ldr	w0, [x0, #8]
  40e364:	cmp	w0, #0x2
  40e368:	b.ne	40e388 <ferror@plt+0xb7f8>  // b.any
  40e36c:	ldr	x0, [sp]
  40e370:	ldr	w0, [x0]
  40e374:	and	w0, w0, #0x1000
  40e378:	cmp	w0, #0x0
  40e37c:	b.ne	40e388 <ferror@plt+0xb7f8>  // b.any
  40e380:	mov	w0, #0x1                   	// #1
  40e384:	b	40e38c <ferror@plt+0xb7fc>
  40e388:	mov	w0, #0x0                   	// #0
  40e38c:	add	sp, sp, #0x10
  40e390:	ret
  40e394:	stp	x29, x30, [sp, #-80]!
  40e398:	mov	x29, sp
  40e39c:	str	x0, [sp, #24]
  40e3a0:	str	w1, [sp, #20]
  40e3a4:	ldr	x0, [sp, #24]
  40e3a8:	add	x0, x0, #0x8
  40e3ac:	ldr	w0, [x0]
  40e3b0:	str	w0, [sp, #44]
  40e3b4:	ldr	w0, [sp, #44]
  40e3b8:	cmn	w0, #0x1
  40e3bc:	b.ne	40e3dc <ferror@plt+0xb84c>  // b.any
  40e3c0:	add	x3, sp, #0x40
  40e3c4:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40e3c8:	add	x2, x0, #0xc58
  40e3cc:	mov	x1, #0xb                   	// #11
  40e3d0:	mov	x0, x3
  40e3d4:	bl	4025e0 <snprintf@plt>
  40e3d8:	b	40e3fc <ferror@plt+0xb86c>
  40e3dc:	ldr	w0, [sp, #44]
  40e3e0:	add	x4, sp, #0x40
  40e3e4:	mov	w3, w0
  40e3e8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40e3ec:	add	x2, x0, #0xc18
  40e3f0:	mov	x1, #0xb                   	// #11
  40e3f4:	mov	x0, x4
  40e3f8:	bl	4025e0 <snprintf@plt>
  40e3fc:	ldr	w0, [sp, #20]
  40e400:	cmn	w0, #0x1
  40e404:	b.ne	40e424 <ferror@plt+0xb894>  // b.any
  40e408:	add	x3, sp, #0x30
  40e40c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40e410:	add	x2, x0, #0xc58
  40e414:	mov	x1, #0xb                   	// #11
  40e418:	mov	x0, x3
  40e41c:	bl	4025e0 <snprintf@plt>
  40e420:	b	40e440 <ferror@plt+0xb8b0>
  40e424:	add	x4, sp, #0x30
  40e428:	ldr	w3, [sp, #20]
  40e42c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40e430:	add	x2, x0, #0xc18
  40e434:	mov	x1, #0xb                   	// #11
  40e438:	mov	x0, x4
  40e43c:	bl	4025e0 <snprintf@plt>
  40e440:	add	x0, sp, #0x30
  40e444:	add	x4, sp, #0x40
  40e448:	mov	x3, #0x0                   	// #0
  40e44c:	mov	x2, x0
  40e450:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40e454:	add	x1, x0, #0xc28
  40e458:	mov	x0, x4
  40e45c:	bl	4053b0 <ferror@plt+0x2820>
  40e460:	nop
  40e464:	ldp	x29, x30, [sp], #80
  40e468:	ret
  40e46c:	stp	x29, x30, [sp, #-32]!
  40e470:	mov	x29, sp
  40e474:	str	x0, [sp, #24]
  40e478:	str	x1, [sp, #16]
  40e47c:	ldr	x0, [sp, #24]
  40e480:	bl	405100 <ferror@plt+0x2570>
  40e484:	ldr	x0, [sp, #24]
  40e488:	add	x2, x0, #0x10
  40e48c:	ldr	x0, [sp, #24]
  40e490:	ldr	w0, [x0, #544]
  40e494:	mov	w1, w0
  40e498:	mov	x0, x2
  40e49c:	bl	40e394 <ferror@plt+0xb804>
  40e4a0:	ldr	x0, [sp, #24]
  40e4a4:	add	x2, x0, #0x118
  40e4a8:	ldr	x0, [sp, #24]
  40e4ac:	ldr	w0, [x0, #548]
  40e4b0:	mov	w1, w0
  40e4b4:	mov	x0, x2
  40e4b8:	bl	40e394 <ferror@plt+0xb804>
  40e4bc:	ldr	x0, [sp, #24]
  40e4c0:	bl	407c54 <ferror@plt+0x50c4>
  40e4c4:	nop
  40e4c8:	ldp	x29, x30, [sp], #32
  40e4cc:	ret
  40e4d0:	sub	sp, sp, #0x2a0
  40e4d4:	stp	x29, x30, [sp]
  40e4d8:	mov	x29, sp
  40e4dc:	str	x0, [sp, #24]
  40e4e0:	str	x1, [sp, #16]
  40e4e4:	ldr	x0, [sp, #16]
  40e4e8:	str	x0, [sp, #664]
  40e4ec:	ldr	x0, [sp, #24]
  40e4f0:	add	x0, x0, #0x10
  40e4f4:	str	x0, [sp, #656]
  40e4f8:	add	x0, sp, #0x28
  40e4fc:	mov	x1, #0x268                 	// #616
  40e500:	mov	x2, x1
  40e504:	mov	w1, #0x0                   	// #0
  40e508:	bl	4026e0 <memset@plt>
  40e50c:	ldr	x0, [sp, #656]
  40e510:	ldrb	w0, [x0, #1]
  40e514:	str	w0, [sp, #48]
  40e518:	ldr	x0, [sp, #656]
  40e51c:	ldr	w0, [x0, #8]
  40e520:	str	w0, [sp, #584]
  40e524:	ldr	x0, [sp, #656]
  40e528:	ldr	w0, [x0, #16]
  40e52c:	str	w0, [sp, #588]
  40e530:	ldr	x0, [sp, #656]
  40e534:	ldrb	w0, [x0, #2]
  40e538:	str	w0, [sp, #592]
  40e53c:	ldr	x0, [sp, #656]
  40e540:	ldr	w0, [x0, #20]
  40e544:	str	w0, [sp, #604]
  40e548:	ldr	x0, [sp, #656]
  40e54c:	ldr	w1, [x0, #4]
  40e550:	add	x0, sp, #0x28
  40e554:	add	x0, x0, #0x10
  40e558:	bl	407118 <ferror@plt+0x4588>
  40e55c:	ldr	x0, [sp, #656]
  40e560:	ldr	w1, [x0, #12]
  40e564:	add	x0, sp, #0x28
  40e568:	add	x0, x0, #0x118
  40e56c:	bl	407118 <ferror@plt+0x4588>
  40e570:	add	x0, sp, #0x28
  40e574:	ldr	x1, [sp, #664]
  40e578:	bl	40e324 <ferror@plt+0xb794>
  40e57c:	and	w0, w0, #0xff
  40e580:	cmp	w0, #0x0
  40e584:	b.eq	40e590 <ferror@plt+0xba00>  // b.none
  40e588:	mov	w0, #0x0                   	// #0
  40e58c:	b	40e5d0 <ferror@plt+0xba40>
  40e590:	ldr	x0, [sp, #664]
  40e594:	ldr	x0, [x0, #16]
  40e598:	cmp	x0, #0x0
  40e59c:	b.eq	40e5c0 <ferror@plt+0xba30>  // b.none
  40e5a0:	ldr	x0, [sp, #664]
  40e5a4:	ldr	x0, [x0, #16]
  40e5a8:	add	x1, sp, #0x28
  40e5ac:	bl	405e78 <ferror@plt+0x32e8>
  40e5b0:	cmp	w0, #0x0
  40e5b4:	b.ne	40e5c0 <ferror@plt+0xba30>  // b.any
  40e5b8:	mov	w0, #0x0                   	// #0
  40e5bc:	b	40e5d0 <ferror@plt+0xba40>
  40e5c0:	add	x0, sp, #0x28
  40e5c4:	ldr	x1, [sp, #664]
  40e5c8:	bl	40e46c <ferror@plt+0xb8dc>
  40e5cc:	mov	w0, #0x0                   	// #0
  40e5d0:	ldp	x29, x30, [sp]
  40e5d4:	add	sp, sp, #0x2a0
  40e5d8:	ret
  40e5dc:	stp	x29, x30, [sp, #-80]!
  40e5e0:	mov	x29, sp
  40e5e4:	str	x0, [sp, #24]
  40e5e8:	stp	xzr, xzr, [sp, #40]
  40e5ec:	stp	xzr, xzr, [sp, #56]
  40e5f0:	str	xzr, [sp, #72]
  40e5f4:	mov	w0, #0x28                  	// #40
  40e5f8:	str	w0, [sp, #40]
  40e5fc:	mov	w0, #0x14                  	// #20
  40e600:	strh	w0, [sp, #44]
  40e604:	mov	w0, #0x301                 	// #769
  40e608:	strh	w0, [sp, #46]
  40e60c:	mov	w0, #0xe240                	// #57920
  40e610:	movk	w0, #0x1, lsl #16
  40e614:	str	w0, [sp, #48]
  40e618:	mov	w1, #0x28                  	// #40
  40e61c:	ldr	x0, [sp, #24]
  40e620:	bl	403458 <ferror@plt+0x8c8>
  40e624:	cmp	w0, #0x0
  40e628:	b.ne	40e634 <ferror@plt+0xbaa4>  // b.any
  40e62c:	mov	w0, #0x0                   	// #0
  40e630:	b	40e660 <ferror@plt+0xbad0>
  40e634:	mov	w0, #0x28                  	// #40
  40e638:	strb	w0, [sp, #56]
  40e63c:	ldr	x0, [sp, #24]
  40e640:	ldr	w0, [x0, #4]
  40e644:	str	w0, [sp, #60]
  40e648:	add	x1, sp, #0x28
  40e64c:	adrp	x0, 40e000 <ferror@plt+0xb470>
  40e650:	add	x3, x0, #0x4d0
  40e654:	mov	x2, #0x28                  	// #40
  40e658:	ldr	x0, [sp, #24]
  40e65c:	bl	40c490 <ferror@plt+0x9900>
  40e660:	ldp	x29, x30, [sp], #80
  40e664:	ret
  40e668:	stp	x29, x30, [sp, #-176]!
  40e66c:	mov	x29, sp
  40e670:	str	x0, [sp, #24]
  40e674:	str	x1, [sp, #16]
  40e678:	ldr	x0, [sp, #24]
  40e67c:	bl	402d98 <ferror@plt+0x208>
  40e680:	str	w0, [sp, #172]
  40e684:	ldr	x0, [sp, #16]
  40e688:	bl	402d98 <ferror@plt+0x208>
  40e68c:	str	w0, [sp, #168]
  40e690:	stp	xzr, xzr, [sp, #104]
  40e694:	stp	xzr, xzr, [sp, #120]
  40e698:	stp	xzr, xzr, [sp, #136]
  40e69c:	stp	xzr, xzr, [sp, #152]
  40e6a0:	stp	xzr, xzr, [sp, #40]
  40e6a4:	stp	xzr, xzr, [sp, #56]
  40e6a8:	stp	xzr, xzr, [sp, #72]
  40e6ac:	stp	xzr, xzr, [sp, #88]
  40e6b0:	add	x3, sp, #0x68
  40e6b4:	ldr	w2, [sp, #172]
  40e6b8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40e6bc:	add	x1, x0, #0xc18
  40e6c0:	mov	x0, x3
  40e6c4:	bl	402560 <sprintf@plt>
  40e6c8:	add	x3, sp, #0x28
  40e6cc:	ldr	w2, [sp, #168]
  40e6d0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40e6d4:	add	x1, x0, #0xc18
  40e6d8:	mov	x0, x3
  40e6dc:	bl	402560 <sprintf@plt>
  40e6e0:	add	x0, sp, #0x28
  40e6e4:	add	x4, sp, #0x68
  40e6e8:	mov	x3, #0x0                   	// #0
  40e6ec:	mov	x2, x0
  40e6f0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40e6f4:	add	x1, x0, #0xc28
  40e6f8:	mov	x0, x4
  40e6fc:	bl	4053b0 <ferror@plt+0x2820>
  40e700:	nop
  40e704:	ldp	x29, x30, [sp], #176
  40e708:	ret
  40e70c:	sub	sp, sp, #0x3c0
  40e710:	stp	x29, x30, [sp]
  40e714:	mov	x29, sp
  40e718:	str	x19, [sp, #16]
  40e71c:	str	x0, [sp, #40]
  40e720:	str	x1, [sp, #32]
  40e724:	add	x0, sp, #0x400
  40e728:	stp	xzr, xzr, [x0, #-112]
  40e72c:	add	x0, sp, #0x400
  40e730:	stp	xzr, xzr, [x0, #-96]
  40e734:	str	xzr, [sp, #944]
  40e738:	add	x0, sp, #0x400
  40e73c:	stp	xzr, xzr, [x0, #-216]
  40e740:	add	x0, sp, #0x400
  40e744:	stp	xzr, xzr, [x0, #-200]
  40e748:	add	x0, sp, #0x400
  40e74c:	stp	xzr, xzr, [x0, #-184]
  40e750:	add	x0, sp, #0x400
  40e754:	stp	xzr, xzr, [x0, #-168]
  40e758:	add	x0, sp, #0x400
  40e75c:	stp	xzr, xzr, [x0, #-152]
  40e760:	add	x0, sp, #0x400
  40e764:	stp	xzr, xzr, [x0, #-136]
  40e768:	str	xzr, [sp, #904]
  40e76c:	add	x0, sp, #0x200
  40e770:	stp	xzr, xzr, [x0, #248]
  40e774:	add	x0, sp, #0x400
  40e778:	stp	xzr, xzr, [x0, #-248]
  40e77c:	add	x0, sp, #0x400
  40e780:	stp	xzr, xzr, [x0, #-232]
  40e784:	add	x0, sp, #0x200
  40e788:	stp	xzr, xzr, [x0, #160]
  40e78c:	add	x0, sp, #0x200
  40e790:	stp	xzr, xzr, [x0, #176]
  40e794:	add	x0, sp, #0x200
  40e798:	stp	xzr, xzr, [x0, #192]
  40e79c:	add	x0, sp, #0x200
  40e7a0:	stp	xzr, xzr, [x0, #208]
  40e7a4:	add	x0, sp, #0x200
  40e7a8:	stp	xzr, xzr, [x0, #224]
  40e7ac:	str	xzr, [sp, #752]
  40e7b0:	add	x0, sp, #0x38
  40e7b4:	mov	x1, #0x268                 	// #616
  40e7b8:	mov	x2, x1
  40e7bc:	mov	w1, #0x0                   	// #0
  40e7c0:	bl	4026e0 <memset@plt>
  40e7c4:	ldr	x0, [sp, #40]
  40e7c8:	add	x1, x0, #0x10
  40e7cc:	ldr	x0, [sp, #40]
  40e7d0:	ldr	w0, [x0]
  40e7d4:	sub	w0, w0, #0x10
  40e7d8:	mov	w2, w0
  40e7dc:	add	x0, sp, #0x2a0
  40e7e0:	mov	w3, w2
  40e7e4:	mov	x2, x1
  40e7e8:	mov	w1, #0xa                   	// #10
  40e7ec:	bl	41e9ac <ferror@plt+0x1be1c>
  40e7f0:	ldr	x0, [sp, #688]
  40e7f4:	cmp	x0, #0x0
  40e7f8:	b.ne	40e804 <ferror@plt+0xbc74>  // b.any
  40e7fc:	mov	w0, #0x0                   	// #0
  40e800:	b	40ea94 <ferror@plt+0xbf04>
  40e804:	ldr	x0, [sp, #688]
  40e808:	str	x0, [sp, #952]
  40e80c:	ldr	x0, [sp, #952]
  40e810:	add	x1, x0, #0x4
  40e814:	ldr	x0, [sp, #952]
  40e818:	ldrh	w0, [x0]
  40e81c:	sub	w0, w0, #0x4
  40e820:	mov	w2, w0
  40e824:	add	x0, sp, #0x328
  40e828:	mov	w3, w2
  40e82c:	mov	x2, x1
  40e830:	mov	w1, #0xc                   	// #12
  40e834:	bl	41e9ac <ferror@plt+0x1be1c>
  40e838:	ldr	x0, [sp, #848]
  40e83c:	str	x0, [sp, #952]
  40e840:	ldr	x0, [sp, #952]
  40e844:	add	x1, x0, #0x4
  40e848:	ldr	x0, [sp, #952]
  40e84c:	ldrh	w0, [x0]
  40e850:	sub	w0, w0, #0x4
  40e854:	mov	w2, w0
  40e858:	add	x0, sp, #0x390
  40e85c:	mov	w3, w2
  40e860:	mov	x2, x1
  40e864:	mov	w1, #0x4                   	// #4
  40e868:	bl	41e9ac <ferror@plt+0x1be1c>
  40e86c:	mov	w0, #0x1e                  	// #30
  40e870:	strh	w0, [sp, #78]
  40e874:	ldr	x0, [sp, #856]
  40e878:	bl	402d98 <ferror@plt+0x208>
  40e87c:	str	w0, [sp, #64]
  40e880:	ldr	x0, [sp, #880]
  40e884:	bl	402d98 <ferror@plt+0x208>
  40e888:	str	w0, [sp, #608]
  40e88c:	ldr	x0, [sp, #872]
  40e890:	bl	402d98 <ferror@plt+0x208>
  40e894:	str	w0, [sp, #624]
  40e898:	ldr	x0, [sp, #864]
  40e89c:	bl	402d98 <ferror@plt+0x208>
  40e8a0:	str	w0, [sp, #620]
  40e8a4:	ldr	x0, [sp, #912]
  40e8a8:	bl	402d98 <ferror@plt+0x208>
  40e8ac:	str	w0, [sp, #612]
  40e8b0:	ldr	x0, [sp, #920]
  40e8b4:	bl	402d98 <ferror@plt+0x208>
  40e8b8:	str	w0, [sp, #616]
  40e8bc:	ldr	x0, [sp, #888]
  40e8c0:	bl	402db0 <ferror@plt+0x220>
  40e8c4:	str	x0, [sp, #640]
  40e8c8:	add	x0, sp, #0x38
  40e8cc:	bl	405100 <ferror@plt+0x2570>
  40e8d0:	ldr	x0, [sp, #816]
  40e8d4:	ldr	x1, [sp, #824]
  40e8d8:	bl	40e668 <ferror@plt+0xbad8>
  40e8dc:	ldr	x0, [sp, #832]
  40e8e0:	str	x0, [sp, #952]
  40e8e4:	ldr	x0, [sp, #952]
  40e8e8:	cmp	x0, #0x0
  40e8ec:	b.eq	40e92c <ferror@plt+0xbd9c>  // b.none
  40e8f0:	ldr	x0, [sp, #952]
  40e8f4:	add	x1, x0, #0x4
  40e8f8:	ldr	x0, [sp, #952]
  40e8fc:	ldrh	w0, [x0]
  40e900:	sub	w0, w0, #0x4
  40e904:	mov	w2, w0
  40e908:	add	x0, sp, #0x2f8
  40e90c:	mov	w3, w2
  40e910:	mov	x2, x1
  40e914:	mov	w1, #0x5                   	// #5
  40e918:	bl	41e9ac <ferror@plt+0x1be1c>
  40e91c:	ldr	x0, [sp, #776]
  40e920:	ldr	x1, [sp, #784]
  40e924:	bl	40e668 <ferror@plt+0xbad8>
  40e928:	b	40e94c <ferror@plt+0xbdbc>
  40e92c:	mov	x3, #0x0                   	// #0
  40e930:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40e934:	add	x2, x0, #0xdd0
  40e938:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40e93c:	add	x1, x0, #0xad0
  40e940:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40e944:	add	x0, x0, #0xdd0
  40e948:	bl	4053b0 <ferror@plt+0x2820>
  40e94c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40e950:	add	x0, x0, #0x738
  40e954:	ldr	w0, [x0]
  40e958:	cmp	w0, #0x0
  40e95c:	b.eq	40e968 <ferror@plt+0xbdd8>  // b.none
  40e960:	add	x0, sp, #0x38
  40e964:	bl	405318 <ferror@plt+0x2788>
  40e968:	add	x0, sp, #0x38
  40e96c:	bl	407c54 <ferror@plt+0x50c4>
  40e970:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40e974:	add	x0, x0, #0xee8
  40e978:	ldr	w0, [x0]
  40e97c:	cmp	w0, #0x0
  40e980:	b.eq	40ea90 <ferror@plt+0xbf00>  // b.none
  40e984:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40e988:	add	x0, x0, #0x73c
  40e98c:	ldr	w0, [x0]
  40e990:	cmp	w0, #0x0
  40e994:	b.eq	40e9c0 <ferror@plt+0xbe30>  // b.none
  40e998:	ldr	w1, [sp, #64]
  40e99c:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40e9a0:	add	x0, x0, #0xa90
  40e9a4:	mov	w1, w1
  40e9a8:	ldr	x0, [x0, x1, lsl #3]
  40e9ac:	mov	x1, x0
  40e9b0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40e9b4:	add	x0, x0, #0xad8
  40e9b8:	bl	4044b8 <ferror@plt+0x1928>
  40e9bc:	b	40e9e4 <ferror@plt+0xbe54>
  40e9c0:	ldr	w1, [sp, #64]
  40e9c4:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40e9c8:	add	x0, x0, #0xa90
  40e9cc:	mov	w1, w1
  40e9d0:	ldr	x0, [x0, x1, lsl #3]
  40e9d4:	mov	x1, x0
  40e9d8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40e9dc:	add	x0, x0, #0xae8
  40e9e0:	bl	4044b8 <ferror@plt+0x1928>
  40e9e4:	ldr	x0, [sp, #928]
  40e9e8:	cmp	x0, #0x0
  40e9ec:	b.ne	40ea14 <ferror@plt+0xbe84>  // b.any
  40e9f0:	ldr	x0, [sp, #936]
  40e9f4:	cmp	x0, #0x0
  40e9f8:	b.eq	40ea08 <ferror@plt+0xbe78>  // b.none
  40e9fc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40ea00:	add	x0, x0, #0xaf8
  40ea04:	b	40ea1c <ferror@plt+0xbe8c>
  40ea08:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40ea0c:	add	x0, x0, #0xb00
  40ea10:	b	40ea1c <ferror@plt+0xbe8c>
  40ea14:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40ea18:	add	x0, x0, #0xb08
  40ea1c:	mov	x1, x0
  40ea20:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40ea24:	add	x0, x0, #0xb10
  40ea28:	bl	4044b8 <ferror@plt+0x1928>
  40ea2c:	ldr	x0, [sp, #944]
  40ea30:	bl	402d98 <ferror@plt+0x208>
  40ea34:	mov	w1, w0
  40ea38:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40ea3c:	add	x0, x0, #0xb20
  40ea40:	bl	4044b8 <ferror@plt+0x1928>
  40ea44:	ldr	x0, [sp, #840]
  40ea48:	cmp	x0, #0x0
  40ea4c:	b.eq	40ea5c <ferror@plt+0xbecc>  // b.none
  40ea50:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40ea54:	add	x0, x0, #0xb30
  40ea58:	bl	4044b8 <ferror@plt+0x1928>
  40ea5c:	ldr	x0, [sp, #768]
  40ea60:	cmp	x0, #0x0
  40ea64:	b.eq	40ea90 <ferror@plt+0xbf00>  // b.none
  40ea68:	ldr	x0, [sp, #792]
  40ea6c:	bl	402d98 <ferror@plt+0x208>
  40ea70:	mov	w19, w0
  40ea74:	ldr	x0, [sp, #800]
  40ea78:	bl	402d98 <ferror@plt+0x208>
  40ea7c:	mov	w2, w0
  40ea80:	mov	w1, w19
  40ea84:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40ea88:	add	x0, x0, #0xb38
  40ea8c:	bl	4044b8 <ferror@plt+0x1928>
  40ea90:	mov	w0, #0x0                   	// #0
  40ea94:	ldr	x19, [sp, #16]
  40ea98:	ldp	x29, x30, [sp]
  40ea9c:	add	sp, sp, #0x3c0
  40eaa0:	ret
  40eaa4:	stp	x29, x30, [sp, #-64]!
  40eaa8:	mov	x29, sp
  40eaac:	str	x0, [sp, #24]
  40eab0:	stp	xzr, xzr, [sp, #40]
  40eab4:	str	xzr, [sp, #56]
  40eab8:	mov	w0, #0x18                  	// #24
  40eabc:	str	w0, [sp, #40]
  40eac0:	mov	w0, #0x14                  	// #20
  40eac4:	strh	w0, [sp, #44]
  40eac8:	mov	w0, #0x301                 	// #769
  40eacc:	strh	w0, [sp, #46]
  40ead0:	mov	w0, #0xe240                	// #57920
  40ead4:	movk	w0, #0x1, lsl #16
  40ead8:	str	w0, [sp, #48]
  40eadc:	add	x0, sp, #0x28
  40eae0:	add	x0, x0, #0x10
  40eae4:	mov	x2, #0x8                   	// #8
  40eae8:	mov	w1, #0x0                   	// #0
  40eaec:	bl	4026e0 <memset@plt>
  40eaf0:	mov	w0, #0x1e                  	// #30
  40eaf4:	strb	w0, [sp, #56]
  40eaf8:	ldr	x0, [sp, #24]
  40eafc:	ldr	w0, [x0, #4]
  40eb00:	str	w0, [sp, #60]
  40eb04:	add	x1, sp, #0x28
  40eb08:	adrp	x0, 40e000 <ferror@plt+0xb470>
  40eb0c:	add	x3, x0, #0x70c
  40eb10:	mov	x2, #0x18                  	// #24
  40eb14:	ldr	x0, [sp, #24]
  40eb18:	bl	40c490 <ferror@plt+0x9900>
  40eb1c:	ldp	x29, x30, [sp], #64
  40eb20:	ret
  40eb24:	stp	x29, x30, [sp, #-80]!
  40eb28:	mov	x29, sp
  40eb2c:	str	x0, [sp, #24]
  40eb30:	str	x1, [sp, #16]
  40eb34:	ldr	x0, [sp, #24]
  40eb38:	add	x0, x0, #0x10
  40eb3c:	str	x0, [sp, #64]
  40eb40:	stp	xzr, xzr, [sp, #40]
  40eb44:	str	xzr, [sp, #56]
  40eb48:	ldr	x0, [sp, #16]
  40eb4c:	str	x0, [sp, #40]
  40eb50:	mov	w0, #0x100                 	// #256
  40eb54:	str	w0, [sp, #48]
  40eb58:	ldr	x0, [sp, #64]
  40eb5c:	ldrb	w0, [x0]
  40eb60:	cmp	w0, #0x2c
  40eb64:	b.eq	40ec34 <ferror@plt+0xc0a4>  // b.none
  40eb68:	cmp	w0, #0x2c
  40eb6c:	b.gt	40ec48 <ferror@plt+0xc0b8>
  40eb70:	cmp	w0, #0x28
  40eb74:	b.eq	40ec20 <ferror@plt+0xc090>  // b.none
  40eb78:	cmp	w0, #0x28
  40eb7c:	b.gt	40ec48 <ferror@plt+0xc0b8>
  40eb80:	cmp	w0, #0x11
  40eb84:	b.eq	40ebf8 <ferror@plt+0xc068>  // b.none
  40eb88:	cmp	w0, #0x11
  40eb8c:	b.gt	40ec48 <ferror@plt+0xc0b8>
  40eb90:	cmp	w0, #0x10
  40eb94:	b.eq	40ec0c <ferror@plt+0xc07c>  // b.none
  40eb98:	cmp	w0, #0x10
  40eb9c:	b.gt	40ec48 <ferror@plt+0xc0b8>
  40eba0:	cmp	w0, #0xa
  40eba4:	b.eq	40ebc0 <ferror@plt+0xc030>  // b.none
  40eba8:	cmp	w0, #0xa
  40ebac:	b.gt	40ec48 <ferror@plt+0xc0b8>
  40ebb0:	cmp	w0, #0x1
  40ebb4:	b.eq	40ebe4 <ferror@plt+0xc054>  // b.none
  40ebb8:	cmp	w0, #0x2
  40ebbc:	b.ne	40ec48 <ferror@plt+0xc0b8>  // b.any
  40ebc0:	ldr	x0, [sp, #40]
  40ebc4:	ldr	x0, [x0, #32]
  40ebc8:	str	x0, [sp, #56]
  40ebcc:	add	x0, sp, #0x28
  40ebd0:	mov	x1, x0
  40ebd4:	ldr	x0, [sp, #24]
  40ebd8:	bl	40b040 <ferror@plt+0x84b0>
  40ebdc:	str	w0, [sp, #76]
  40ebe0:	b	40ec50 <ferror@plt+0xc0c0>
  40ebe4:	ldr	x1, [sp, #16]
  40ebe8:	ldr	x0, [sp, #24]
  40ebec:	bl	40c104 <ferror@plt+0x9574>
  40ebf0:	str	w0, [sp, #76]
  40ebf4:	b	40ec50 <ferror@plt+0xc0c0>
  40ebf8:	ldr	x1, [sp, #16]
  40ebfc:	ldr	x0, [sp, #24]
  40ec00:	bl	40cd80 <ferror@plt+0xa1f0>
  40ec04:	str	w0, [sp, #76]
  40ec08:	b	40ec50 <ferror@plt+0xc0c0>
  40ec0c:	ldr	x1, [sp, #16]
  40ec10:	ldr	x0, [sp, #24]
  40ec14:	bl	40dfa4 <ferror@plt+0xb414>
  40ec18:	str	w0, [sp, #76]
  40ec1c:	b	40ec50 <ferror@plt+0xc0c0>
  40ec20:	ldr	x1, [sp, #16]
  40ec24:	ldr	x0, [sp, #24]
  40ec28:	bl	40e4d0 <ferror@plt+0xb940>
  40ec2c:	str	w0, [sp, #76]
  40ec30:	b	40ec50 <ferror@plt+0xc0c0>
  40ec34:	ldr	x1, [sp, #16]
  40ec38:	ldr	x0, [sp, #24]
  40ec3c:	bl	40d914 <ferror@plt+0xad84>
  40ec40:	str	w0, [sp, #76]
  40ec44:	b	40ec50 <ferror@plt+0xc0c0>
  40ec48:	mov	w0, #0xffffffff            	// #-1
  40ec4c:	str	w0, [sp, #76]
  40ec50:	bl	404d90 <ferror@plt+0x2200>
  40ec54:	ldr	w0, [sp, #76]
  40ec58:	ldp	x29, x30, [sp], #80
  40ec5c:	ret
  40ec60:	stp	x29, x30, [sp, #-160]!
  40ec64:	mov	x29, sp
  40ec68:	str	x0, [sp, #24]
  40ec6c:	str	wzr, [sp, #156]
  40ec70:	str	wzr, [sp, #152]
  40ec74:	ldr	x0, [sp, #24]
  40ec78:	ldr	x0, [x0, #8]
  40ec7c:	and	x0, x0, #0x4
  40ec80:	cmp	x0, #0x0
  40ec84:	b.eq	40eca8 <ferror@plt+0xc118>  // b.none
  40ec88:	ldr	x0, [sp, #24]
  40ec8c:	ldr	w0, [x0]
  40ec90:	and	w0, w0, #0x1
  40ec94:	cmp	w0, #0x0
  40ec98:	b.eq	40eca8 <ferror@plt+0xc118>  // b.none
  40ec9c:	ldr	w0, [sp, #152]
  40eca0:	orr	w0, w0, #0x1
  40eca4:	str	w0, [sp, #152]
  40eca8:	ldr	x0, [sp, #24]
  40ecac:	ldr	x0, [x0, #8]
  40ecb0:	and	x0, x0, #0x4
  40ecb4:	cmp	x0, #0x0
  40ecb8:	b.eq	40ecdc <ferror@plt+0xc14c>  // b.none
  40ecbc:	ldr	x0, [sp, #24]
  40ecc0:	ldr	w0, [x0]
  40ecc4:	and	w0, w0, #0x4
  40ecc8:	cmp	w0, #0x0
  40eccc:	b.eq	40ecdc <ferror@plt+0xc14c>  // b.none
  40ecd0:	ldr	w0, [sp, #152]
  40ecd4:	orr	w0, w0, #0x2
  40ecd8:	str	w0, [sp, #152]
  40ecdc:	ldr	x0, [sp, #24]
  40ece0:	ldr	x0, [x0, #8]
  40ece4:	and	x0, x0, #0x400
  40ece8:	cmp	x0, #0x0
  40ecec:	b.eq	40ed10 <ferror@plt+0xc180>  // b.none
  40ecf0:	ldr	x0, [sp, #24]
  40ecf4:	ldr	w0, [x0]
  40ecf8:	and	w0, w0, #0x1
  40ecfc:	cmp	w0, #0x0
  40ed00:	b.eq	40ed10 <ferror@plt+0xc180>  // b.none
  40ed04:	ldr	w0, [sp, #152]
  40ed08:	orr	w0, w0, #0x4
  40ed0c:	str	w0, [sp, #152]
  40ed10:	ldr	x0, [sp, #24]
  40ed14:	ldr	x0, [x0, #8]
  40ed18:	and	x0, x0, #0x400
  40ed1c:	cmp	x0, #0x0
  40ed20:	b.eq	40ed44 <ferror@plt+0xc1b4>  // b.none
  40ed24:	ldr	x0, [sp, #24]
  40ed28:	ldr	w0, [x0]
  40ed2c:	and	w0, w0, #0x4
  40ed30:	cmp	w0, #0x0
  40ed34:	b.eq	40ed44 <ferror@plt+0xc1b4>  // b.none
  40ed38:	ldr	w0, [sp, #152]
  40ed3c:	orr	w0, w0, #0x8
  40ed40:	str	w0, [sp, #152]
  40ed44:	ldr	w0, [sp, #152]
  40ed48:	cmp	w0, #0x0
  40ed4c:	b.ne	40ed58 <ferror@plt+0xc1c8>  // b.any
  40ed50:	mov	w0, #0xffffffff            	// #-1
  40ed54:	b	40ee18 <ferror@plt+0xc288>
  40ed58:	ldr	w1, [sp, #152]
  40ed5c:	add	x0, sp, #0x60
  40ed60:	mov	w2, #0x4                   	// #4
  40ed64:	bl	41ba18 <ferror@plt+0x18e88>
  40ed68:	cmp	w0, #0x0
  40ed6c:	b.eq	40ed78 <ferror@plt+0xc1e8>  // b.none
  40ed70:	mov	w0, #0xffffffff            	// #-1
  40ed74:	b	40ee18 <ferror@plt+0xc288>
  40ed78:	str	wzr, [sp, #128]
  40ed7c:	str	wzr, [sp, #104]
  40ed80:	ldr	x0, [sp, #24]
  40ed84:	ldrb	w0, [x0, #24]
  40ed88:	cmp	w0, #0x0
  40ed8c:	b.eq	40edc4 <ferror@plt+0xc234>  // b.none
  40ed90:	ldr	w1, [sp, #152]
  40ed94:	add	x0, sp, #0x28
  40ed98:	mov	w2, #0x4                   	// #4
  40ed9c:	bl	41ba18 <ferror@plt+0x18e88>
  40eda0:	cmp	w0, #0x0
  40eda4:	b.eq	40edb8 <ferror@plt+0xc228>  // b.none
  40eda8:	add	x0, sp, #0x60
  40edac:	bl	41b9d8 <ferror@plt+0x18e48>
  40edb0:	mov	w0, #0xffffffff            	// #-1
  40edb4:	b	40ee18 <ferror@plt+0xc288>
  40edb8:	ldr	x0, [sp, #24]
  40edbc:	add	x1, sp, #0x28
  40edc0:	str	x1, [x0, #32]
  40edc4:	add	x4, sp, #0x60
  40edc8:	mov	w3, #0x0                   	// #0
  40edcc:	ldr	x2, [sp, #24]
  40edd0:	adrp	x0, 40e000 <ferror@plt+0xb470>
  40edd4:	add	x1, x0, #0xb24
  40edd8:	mov	x0, x4
  40eddc:	bl	41d304 <ferror@plt+0x1a774>
  40ede0:	cmp	w0, #0x0
  40ede4:	b.eq	40edf0 <ferror@plt+0xc260>  // b.none
  40ede8:	mov	w0, #0xffffffff            	// #-1
  40edec:	str	w0, [sp, #156]
  40edf0:	add	x0, sp, #0x60
  40edf4:	bl	41b9d8 <ferror@plt+0x18e48>
  40edf8:	ldr	x0, [sp, #24]
  40edfc:	ldr	x0, [x0, #32]
  40ee00:	cmp	x0, #0x0
  40ee04:	b.eq	40ee14 <ferror@plt+0xc284>  // b.none
  40ee08:	ldr	x0, [sp, #24]
  40ee0c:	ldr	x0, [x0, #32]
  40ee10:	bl	41b9d8 <ferror@plt+0x18e48>
  40ee14:	ldr	w0, [sp, #156]
  40ee18:	ldp	x29, x30, [sp], #160
  40ee1c:	ret
  40ee20:	sub	sp, sp, #0x450
  40ee24:	stp	x29, x30, [sp]
  40ee28:	mov	x29, sp
  40ee2c:	str	x0, [sp, #40]
  40ee30:	str	x1, [sp, #32]
  40ee34:	str	x2, [sp, #24]
  40ee38:	ldr	x0, [sp, #40]
  40ee3c:	bl	402460 <strlen@plt>
  40ee40:	str	w0, [sp, #1088]
  40ee44:	ldr	x0, [sp, #32]
  40ee48:	bl	402460 <strlen@plt>
  40ee4c:	str	w0, [sp, #1084]
  40ee50:	ldr	x0, [sp, #24]
  40ee54:	str	wzr, [x0]
  40ee58:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40ee5c:	add	x1, x0, #0xb48
  40ee60:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40ee64:	add	x0, x0, #0xb58
  40ee68:	bl	40363c <ferror@plt+0xaac>
  40ee6c:	str	x0, [sp, #1072]
  40ee70:	ldr	x0, [sp, #1072]
  40ee74:	cmp	x0, #0x0
  40ee78:	b.ne	40efd4 <ferror@plt+0xc444>  // b.any
  40ee7c:	mov	w0, #0xffffffff            	// #-1
  40ee80:	b	40f018 <ferror@plt+0xc488>
  40ee84:	add	x0, sp, #0x30
  40ee88:	str	x0, [sp, #1096]
  40ee8c:	str	wzr, [sp, #1092]
  40ee90:	ldrsw	x1, [sp, #1088]
  40ee94:	add	x0, sp, #0x30
  40ee98:	mov	x2, x1
  40ee9c:	ldr	x1, [sp, #40]
  40eea0:	bl	402840 <memcmp@plt>
  40eea4:	cmp	w0, #0x0
  40eea8:	b.eq	40ef14 <ferror@plt+0xc384>  // b.none
  40eeac:	b	40efd4 <ferror@plt+0xc444>
  40eeb0:	ldr	w0, [sp, #1092]
  40eeb4:	add	w0, w0, #0x1
  40eeb8:	str	w0, [sp, #1092]
  40eebc:	ldr	x0, [sp, #1096]
  40eec0:	add	x0, x0, #0x1
  40eec4:	str	x0, [sp, #1096]
  40eec8:	ldrsw	x0, [sp, #1084]
  40eecc:	mov	x2, x0
  40eed0:	ldr	x1, [sp, #32]
  40eed4:	ldr	x0, [sp, #1096]
  40eed8:	bl	402840 <memcmp@plt>
  40eedc:	cmp	w0, #0x0
  40eee0:	b.ne	40ef14 <ferror@plt+0xc384>  // b.any
  40eee4:	ldrsw	x0, [sp, #1084]
  40eee8:	ldr	x1, [sp, #1096]
  40eeec:	add	x0, x1, x0
  40eef0:	ldrb	w0, [x0]
  40eef4:	cmp	w0, #0x20
  40eef8:	b.eq	40ef30 <ferror@plt+0xc3a0>  // b.none
  40eefc:	ldrsw	x0, [sp, #1084]
  40ef00:	ldr	x1, [sp, #1096]
  40ef04:	add	x0, x1, x0
  40ef08:	ldrb	w0, [x0]
  40ef0c:	cmp	w0, #0xa
  40ef10:	b.eq	40ef30 <ferror@plt+0xc3a0>  // b.none
  40ef14:	mov	w1, #0x20                  	// #32
  40ef18:	ldr	x0, [sp, #1096]
  40ef1c:	bl	402930 <strchr@plt>
  40ef20:	str	x0, [sp, #1096]
  40ef24:	ldr	x0, [sp, #1096]
  40ef28:	cmp	x0, #0x0
  40ef2c:	b.ne	40eeb0 <ferror@plt+0xc320>  // b.any
  40ef30:	add	x0, sp, #0x30
  40ef34:	ldr	x2, [sp, #1072]
  40ef38:	mov	w1, #0x400                 	// #1024
  40ef3c:	bl	402b60 <fgets@plt>
  40ef40:	cmp	x0, #0x0
  40ef44:	b.eq	40eff0 <ferror@plt+0xc460>  // b.none
  40ef48:	ldrsw	x1, [sp, #1088]
  40ef4c:	add	x0, sp, #0x30
  40ef50:	mov	x2, x1
  40ef54:	ldr	x1, [sp, #40]
  40ef58:	bl	402840 <memcmp@plt>
  40ef5c:	cmp	w0, #0x0
  40ef60:	b.ne	40eff8 <ferror@plt+0xc468>  // b.any
  40ef64:	add	x0, sp, #0x30
  40ef68:	str	x0, [sp, #1096]
  40ef6c:	b	40efb8 <ferror@plt+0xc428>
  40ef70:	ldr	x0, [sp, #1096]
  40ef74:	add	x0, x0, #0x1
  40ef78:	str	x0, [sp, #1096]
  40ef7c:	ldr	w0, [sp, #1092]
  40ef80:	sub	w0, w0, #0x1
  40ef84:	str	w0, [sp, #1092]
  40ef88:	ldr	w0, [sp, #1092]
  40ef8c:	cmp	w0, #0x0
  40ef90:	b.ne	40efb8 <ferror@plt+0xc428>  // b.any
  40ef94:	ldr	x2, [sp, #24]
  40ef98:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40ef9c:	add	x1, x0, #0x910
  40efa0:	ldr	x0, [sp, #1096]
  40efa4:	bl	402a80 <__isoc99_sscanf@plt>
  40efa8:	ldr	x0, [sp, #1072]
  40efac:	bl	402620 <fclose@plt>
  40efb0:	mov	w0, #0x0                   	// #0
  40efb4:	b	40f018 <ferror@plt+0xc488>
  40efb8:	mov	w1, #0x20                  	// #32
  40efbc:	ldr	x0, [sp, #1096]
  40efc0:	bl	402930 <strchr@plt>
  40efc4:	str	x0, [sp, #1096]
  40efc8:	ldr	x0, [sp, #1096]
  40efcc:	cmp	x0, #0x0
  40efd0:	b.ne	40ef70 <ferror@plt+0xc3e0>  // b.any
  40efd4:	add	x0, sp, #0x30
  40efd8:	ldr	x2, [sp, #1072]
  40efdc:	mov	w1, #0x400                 	// #1024
  40efe0:	bl	402b60 <fgets@plt>
  40efe4:	cmp	x0, #0x0
  40efe8:	b.ne	40ee84 <ferror@plt+0xc2f4>  // b.any
  40efec:	b	40effc <ferror@plt+0xc46c>
  40eff0:	nop
  40eff4:	b	40effc <ferror@plt+0xc46c>
  40eff8:	nop
  40effc:	ldr	x0, [sp, #1072]
  40f000:	bl	402620 <fclose@plt>
  40f004:	bl	402b00 <__errno_location@plt>
  40f008:	mov	x1, x0
  40f00c:	mov	w0, #0x3                   	// #3
  40f010:	str	w0, [x1]
  40f014:	mov	w0, #0xffffffff            	// #-1
  40f018:	ldp	x29, x30, [sp]
  40f01c:	add	sp, sp, #0x450
  40f020:	ret
  40f024:	sub	sp, sp, #0x220
  40f028:	stp	x29, x30, [sp]
  40f02c:	mov	x29, sp
  40f030:	str	x0, [sp, #24]
  40f034:	str	x1, [sp, #16]
  40f038:	add	x1, sp, #0x20
  40f03c:	add	x0, sp, #0x120
  40f040:	mov	x3, x1
  40f044:	mov	x2, x0
  40f048:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f04c:	add	x1, x0, #0xb68
  40f050:	ldr	x0, [sp, #24]
  40f054:	bl	402a80 <__isoc99_sscanf@plt>
  40f058:	cmp	w0, #0x2
  40f05c:	b.ne	40f2e4 <ferror@plt+0xc754>  // b.any
  40f060:	add	x2, sp, #0x120
  40f064:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f068:	add	x1, x0, #0xb78
  40f06c:	mov	x0, x2
  40f070:	bl	402860 <strcmp@plt>
  40f074:	cmp	w0, #0x0
  40f078:	b.ne	40f09c <ferror@plt+0xc50c>  // b.any
  40f07c:	ldr	x0, [sp, #16]
  40f080:	add	x3, sp, #0x20
  40f084:	mov	x2, x0
  40f088:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f08c:	add	x1, x0, #0xb88
  40f090:	mov	x0, x3
  40f094:	bl	402a80 <__isoc99_sscanf@plt>
  40f098:	b	40f2e8 <ferror@plt+0xc758>
  40f09c:	add	x2, sp, #0x120
  40f0a0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f0a4:	add	x1, x0, #0xb90
  40f0a8:	mov	x0, x2
  40f0ac:	bl	402860 <strcmp@plt>
  40f0b0:	cmp	w0, #0x0
  40f0b4:	b.ne	40f0dc <ferror@plt+0xc54c>  // b.any
  40f0b8:	ldr	x0, [sp, #16]
  40f0bc:	add	x0, x0, #0x18
  40f0c0:	add	x3, sp, #0x20
  40f0c4:	mov	x2, x0
  40f0c8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f0cc:	add	x1, x0, #0xb88
  40f0d0:	mov	x0, x3
  40f0d4:	bl	402a80 <__isoc99_sscanf@plt>
  40f0d8:	b	40f2e8 <ferror@plt+0xc758>
  40f0dc:	add	x2, sp, #0x120
  40f0e0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f0e4:	add	x1, x0, #0xb98
  40f0e8:	mov	x0, x2
  40f0ec:	bl	402860 <strcmp@plt>
  40f0f0:	cmp	w0, #0x0
  40f0f4:	b.ne	40f11c <ferror@plt+0xc58c>  // b.any
  40f0f8:	ldr	x0, [sp, #16]
  40f0fc:	add	x0, x0, #0x2c
  40f100:	add	x3, sp, #0x20
  40f104:	mov	x2, x0
  40f108:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f10c:	add	x1, x0, #0xb88
  40f110:	mov	x0, x3
  40f114:	bl	402a80 <__isoc99_sscanf@plt>
  40f118:	b	40f2e8 <ferror@plt+0xc758>
  40f11c:	add	x2, sp, #0x120
  40f120:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f124:	add	x1, x0, #0xba0
  40f128:	mov	x0, x2
  40f12c:	bl	402860 <strcmp@plt>
  40f130:	cmp	w0, #0x0
  40f134:	b.ne	40f15c <ferror@plt+0xc5cc>  // b.any
  40f138:	ldr	x0, [sp, #16]
  40f13c:	add	x0, x0, #0x1c
  40f140:	add	x3, sp, #0x20
  40f144:	mov	x2, x0
  40f148:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f14c:	add	x1, x0, #0xb88
  40f150:	mov	x0, x3
  40f154:	bl	402a80 <__isoc99_sscanf@plt>
  40f158:	b	40f2e8 <ferror@plt+0xc758>
  40f15c:	add	x2, sp, #0x120
  40f160:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f164:	add	x1, x0, #0xba8
  40f168:	mov	x0, x2
  40f16c:	bl	402860 <strcmp@plt>
  40f170:	cmp	w0, #0x0
  40f174:	b.ne	40f19c <ferror@plt+0xc60c>  // b.any
  40f178:	ldr	x0, [sp, #16]
  40f17c:	add	x0, x0, #0x30
  40f180:	add	x3, sp, #0x20
  40f184:	mov	x2, x0
  40f188:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f18c:	add	x1, x0, #0xb88
  40f190:	mov	x0, x3
  40f194:	bl	402a80 <__isoc99_sscanf@plt>
  40f198:	b	40f2e8 <ferror@plt+0xc758>
  40f19c:	add	x2, sp, #0x120
  40f1a0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f1a4:	add	x1, x0, #0xbb0
  40f1a8:	mov	x0, x2
  40f1ac:	bl	402860 <strcmp@plt>
  40f1b0:	cmp	w0, #0x0
  40f1b4:	b.ne	40f1dc <ferror@plt+0xc64c>  // b.any
  40f1b8:	ldr	x0, [sp, #16]
  40f1bc:	add	x0, x0, #0x28
  40f1c0:	add	x3, sp, #0x20
  40f1c4:	mov	x2, x0
  40f1c8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f1cc:	add	x1, x0, #0xb88
  40f1d0:	mov	x0, x3
  40f1d4:	bl	402a80 <__isoc99_sscanf@plt>
  40f1d8:	b	40f2e8 <ferror@plt+0xc758>
  40f1dc:	add	x2, sp, #0x120
  40f1e0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f1e4:	add	x1, x0, #0xbb8
  40f1e8:	mov	x0, x2
  40f1ec:	bl	402860 <strcmp@plt>
  40f1f0:	cmp	w0, #0x0
  40f1f4:	b.ne	40f228 <ferror@plt+0xc698>  // b.any
  40f1f8:	ldr	x0, [sp, #16]
  40f1fc:	add	x1, x0, #0x20
  40f200:	ldr	x0, [sp, #16]
  40f204:	add	x0, x0, #0x24
  40f208:	add	x4, sp, #0x20
  40f20c:	mov	x3, x0
  40f210:	mov	x2, x1
  40f214:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f218:	add	x1, x0, #0xbc0
  40f21c:	mov	x0, x4
  40f220:	bl	402a80 <__isoc99_sscanf@plt>
  40f224:	b	40f2e8 <ferror@plt+0xc758>
  40f228:	add	x2, sp, #0x120
  40f22c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f230:	add	x1, x0, #0xbd0
  40f234:	mov	x0, x2
  40f238:	bl	402860 <strcmp@plt>
  40f23c:	cmp	w0, #0x0
  40f240:	b.ne	40f274 <ferror@plt+0xc6e4>  // b.any
  40f244:	ldr	x0, [sp, #16]
  40f248:	add	x1, x0, #0x34
  40f24c:	ldr	x0, [sp, #16]
  40f250:	add	x0, x0, #0x38
  40f254:	add	x4, sp, #0x20
  40f258:	mov	x3, x0
  40f25c:	mov	x2, x1
  40f260:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f264:	add	x1, x0, #0xbc0
  40f268:	mov	x0, x4
  40f26c:	bl	402a80 <__isoc99_sscanf@plt>
  40f270:	b	40f2e8 <ferror@plt+0xc758>
  40f274:	add	x2, sp, #0x120
  40f278:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f27c:	add	x1, x0, #0xbd8
  40f280:	mov	x0, x2
  40f284:	bl	402860 <strcmp@plt>
  40f288:	cmp	w0, #0x0
  40f28c:	b.ne	40f2e8 <ferror@plt+0xc758>  // b.any
  40f290:	ldr	x0, [sp, #16]
  40f294:	add	x1, x0, #0x14
  40f298:	ldr	x0, [sp, #16]
  40f29c:	add	x2, x0, #0xc
  40f2a0:	ldr	x0, [sp, #16]
  40f2a4:	add	x3, x0, #0x10
  40f2a8:	ldr	x0, [sp, #16]
  40f2ac:	add	x4, x0, #0x8
  40f2b0:	ldr	x0, [sp, #16]
  40f2b4:	add	x0, x0, #0x4
  40f2b8:	add	x7, sp, #0x20
  40f2bc:	mov	x6, x0
  40f2c0:	mov	x5, x4
  40f2c4:	mov	x4, x3
  40f2c8:	mov	x3, x2
  40f2cc:	mov	x2, x1
  40f2d0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f2d4:	add	x1, x0, #0xbe0
  40f2d8:	mov	x0, x7
  40f2dc:	bl	402a80 <__isoc99_sscanf@plt>
  40f2e0:	b	40f2e8 <ferror@plt+0xc758>
  40f2e4:	nop
  40f2e8:	ldp	x29, x30, [sp]
  40f2ec:	add	sp, sp, #0x220
  40f2f0:	ret
  40f2f4:	stp	x29, x30, [sp, #-304]!
  40f2f8:	mov	x29, sp
  40f2fc:	str	x0, [sp, #24]
  40f300:	mov	x2, #0x3c                  	// #60
  40f304:	mov	w1, #0x0                   	// #0
  40f308:	ldr	x0, [sp, #24]
  40f30c:	bl	4026e0 <memset@plt>
  40f310:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f314:	add	x1, x0, #0xc00
  40f318:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f31c:	add	x0, x0, #0xc10
  40f320:	bl	40363c <ferror@plt+0xaac>
  40f324:	str	x0, [sp, #296]
  40f328:	ldr	x0, [sp, #296]
  40f32c:	cmp	x0, #0x0
  40f330:	b.ne	40f348 <ferror@plt+0xc7b8>  // b.any
  40f334:	mov	w0, #0xffffffff            	// #-1
  40f338:	b	40f3c4 <ferror@plt+0xc834>
  40f33c:	add	x0, sp, #0x28
  40f340:	ldr	x1, [sp, #24]
  40f344:	bl	40f024 <ferror@plt+0xc494>
  40f348:	add	x0, sp, #0x28
  40f34c:	ldr	x2, [sp, #296]
  40f350:	mov	w1, #0x100                 	// #256
  40f354:	bl	402b60 <fgets@plt>
  40f358:	cmp	x0, #0x0
  40f35c:	b.ne	40f33c <ferror@plt+0xc7ac>  // b.any
  40f360:	ldr	x0, [sp, #296]
  40f364:	bl	402620 <fclose@plt>
  40f368:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f36c:	add	x1, x0, #0xc28
  40f370:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f374:	add	x0, x0, #0xc38
  40f378:	bl	40363c <ferror@plt+0xaac>
  40f37c:	str	x0, [sp, #296]
  40f380:	ldr	x0, [sp, #296]
  40f384:	cmp	x0, #0x0
  40f388:	b.ne	40f3a0 <ferror@plt+0xc810>  // b.any
  40f38c:	mov	w0, #0x0                   	// #0
  40f390:	b	40f3c4 <ferror@plt+0xc834>
  40f394:	add	x0, sp, #0x28
  40f398:	ldr	x1, [sp, #24]
  40f39c:	bl	40f024 <ferror@plt+0xc494>
  40f3a0:	add	x0, sp, #0x28
  40f3a4:	ldr	x2, [sp, #296]
  40f3a8:	mov	w1, #0x100                 	// #256
  40f3ac:	bl	402b60 <fgets@plt>
  40f3b0:	cmp	x0, #0x0
  40f3b4:	b.ne	40f394 <ferror@plt+0xc804>  // b.any
  40f3b8:	ldr	x0, [sp, #296]
  40f3bc:	bl	402620 <fclose@plt>
  40f3c0:	mov	w0, #0x0                   	// #0
  40f3c4:	ldp	x29, x30, [sp], #304
  40f3c8:	ret
  40f3cc:	stp	x29, x30, [sp, #-96]!
  40f3d0:	mov	x29, sp
  40f3d4:	add	x0, sp, #0x20
  40f3d8:	bl	40f2f4 <ferror@plt+0xc764>
  40f3dc:	cmp	w0, #0x0
  40f3e0:	b.ge	40f3f0 <ferror@plt+0xc860>  // b.tcont
  40f3e4:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f3e8:	add	x0, x0, #0xc50
  40f3ec:	bl	402490 <perror@plt>
  40f3f0:	add	x0, sp, #0x1c
  40f3f4:	mov	x2, x0
  40f3f8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f3fc:	add	x1, x0, #0xc68
  40f400:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f404:	add	x0, x0, #0xc78
  40f408:	bl	40ee20 <ferror@plt+0xc290>
  40f40c:	cmp	w0, #0x0
  40f410:	b.ge	40f420 <ferror@plt+0xc890>  // b.tcont
  40f414:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f418:	add	x0, x0, #0xc80
  40f41c:	bl	402490 <perror@plt>
  40f420:	ldr	w0, [sp, #32]
  40f424:	mov	w1, w0
  40f428:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f42c:	add	x0, x0, #0xc98
  40f430:	bl	402ae0 <printf@plt>
  40f434:	ldr	w1, [sp, #40]
  40f438:	ldr	w0, [sp, #48]
  40f43c:	add	w6, w1, w0
  40f440:	ldr	w7, [sp, #28]
  40f444:	ldr	w1, [sp, #40]
  40f448:	ldr	w2, [sp, #52]
  40f44c:	ldr	w0, [sp, #72]
  40f450:	add	w2, w2, w0
  40f454:	ldr	w0, [sp, #48]
  40f458:	sub	w0, w2, w0
  40f45c:	sub	w0, w1, w0
  40f460:	ldr	w1, [sp, #44]
  40f464:	ldr	w2, [sp, #48]
  40f468:	mov	w5, w2
  40f46c:	mov	w4, w1
  40f470:	mov	w3, w0
  40f474:	mov	w2, w7
  40f478:	mov	w1, w6
  40f47c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f480:	add	x0, x0, #0xca8
  40f484:	bl	402ae0 <printf@plt>
  40f488:	mov	w0, #0xa                   	// #10
  40f48c:	bl	402b20 <putchar@plt>
  40f490:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f494:	add	x0, x0, #0xce8
  40f498:	bl	402820 <puts@plt>
  40f49c:	ldr	w1, [sp, #60]
  40f4a0:	ldr	w0, [sp, #80]
  40f4a4:	add	w0, w1, w0
  40f4a8:	ldr	w1, [sp, #60]
  40f4ac:	ldr	w2, [sp, #80]
  40f4b0:	mov	w3, w2
  40f4b4:	mov	w2, w1
  40f4b8:	mov	w1, w0
  40f4bc:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f4c0:	add	x0, x0, #0xd10
  40f4c4:	bl	402ae0 <printf@plt>
  40f4c8:	ldr	w1, [sp, #56]
  40f4cc:	ldr	w0, [sp, #76]
  40f4d0:	add	w0, w1, w0
  40f4d4:	ldr	w1, [sp, #56]
  40f4d8:	ldr	w2, [sp, #76]
  40f4dc:	mov	w3, w2
  40f4e0:	mov	w2, w1
  40f4e4:	mov	w1, w0
  40f4e8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f4ec:	add	x0, x0, #0xd28
  40f4f0:	bl	402ae0 <printf@plt>
  40f4f4:	ldr	w1, [sp, #52]
  40f4f8:	ldr	w0, [sp, #72]
  40f4fc:	add	w0, w1, w0
  40f500:	ldr	w1, [sp, #52]
  40f504:	ldr	w2, [sp, #72]
  40f508:	mov	w3, w2
  40f50c:	mov	w2, w1
  40f510:	mov	w1, w0
  40f514:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f518:	add	x0, x0, #0xd40
  40f51c:	bl	402ae0 <printf@plt>
  40f520:	ldr	w1, [sp, #60]
  40f524:	ldr	w0, [sp, #56]
  40f528:	add	w1, w1, w0
  40f52c:	ldr	w0, [sp, #52]
  40f530:	add	w1, w1, w0
  40f534:	ldr	w0, [sp, #80]
  40f538:	add	w1, w1, w0
  40f53c:	ldr	w0, [sp, #76]
  40f540:	add	w1, w1, w0
  40f544:	ldr	w0, [sp, #72]
  40f548:	add	w4, w1, w0
  40f54c:	ldr	w1, [sp, #60]
  40f550:	ldr	w0, [sp, #56]
  40f554:	add	w1, w1, w0
  40f558:	ldr	w0, [sp, #52]
  40f55c:	add	w2, w1, w0
  40f560:	ldr	w1, [sp, #80]
  40f564:	ldr	w0, [sp, #76]
  40f568:	add	w1, w1, w0
  40f56c:	ldr	w0, [sp, #72]
  40f570:	add	w0, w1, w0
  40f574:	mov	w3, w0
  40f578:	mov	w1, w4
  40f57c:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f580:	add	x0, x0, #0xd58
  40f584:	bl	402ae0 <printf@plt>
  40f588:	ldr	w1, [sp, #64]
  40f58c:	ldr	w0, [sp, #84]
  40f590:	add	w0, w1, w0
  40f594:	ldr	w1, [sp, #64]
  40f598:	ldr	w2, [sp, #84]
  40f59c:	mov	w3, w2
  40f5a0:	mov	w2, w1
  40f5a4:	mov	w1, w0
  40f5a8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f5ac:	add	x0, x0, #0xd70
  40f5b0:	bl	402ae0 <printf@plt>
  40f5b4:	mov	w0, #0xa                   	// #10
  40f5b8:	bl	402b20 <putchar@plt>
  40f5bc:	mov	w0, #0x0                   	// #0
  40f5c0:	ldp	x29, x30, [sp], #96
  40f5c4:	ret
  40f5c8:	stp	x29, x30, [sp, #-32]!
  40f5cc:	mov	x29, sp
  40f5d0:	str	x0, [sp, #24]
  40f5d4:	ldr	x3, [sp, #24]
  40f5d8:	mov	x2, #0xb29                 	// #2857
  40f5dc:	mov	x1, #0x1                   	// #1
  40f5e0:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40f5e4:	add	x0, x0, #0xd88
  40f5e8:	bl	402950 <fwrite@plt>
  40f5ec:	nop
  40f5f0:	ldp	x29, x30, [sp], #32
  40f5f4:	ret
  40f5f8:	stp	x29, x30, [sp, #-16]!
  40f5fc:	mov	x29, sp
  40f600:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f604:	add	x0, x0, #0xea8
  40f608:	ldr	x0, [x0]
  40f60c:	bl	40f5c8 <ferror@plt+0xca38>
  40f610:	mov	w0, #0x0                   	// #0
  40f614:	bl	402470 <exit@plt>
  40f618:	stp	x29, x30, [sp, #-16]!
  40f61c:	mov	x29, sp
  40f620:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f624:	add	x0, x0, #0xe90
  40f628:	ldr	x0, [x0]
  40f62c:	bl	40f5c8 <ferror@plt+0xca38>
  40f630:	mov	w0, #0xffffffff            	// #-1
  40f634:	bl	402470 <exit@plt>
  40f638:	stp	x29, x30, [sp, #-48]!
  40f63c:	mov	x29, sp
  40f640:	str	x0, [sp, #24]
  40f644:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40f648:	add	x1, x0, #0x8b8
  40f64c:	ldr	x0, [sp, #24]
  40f650:	bl	402730 <strcasecmp@plt>
  40f654:	cmp	w0, #0x0
  40f658:	b.eq	40f674 <ferror@plt+0xcae4>  // b.none
  40f65c:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40f660:	add	x1, x0, #0x8c0
  40f664:	ldr	x0, [sp, #24]
  40f668:	bl	402730 <strcasecmp@plt>
  40f66c:	cmp	w0, #0x0
  40f670:	b.ne	40f67c <ferror@plt+0xcaec>  // b.any
  40f674:	mov	w0, #0x80                  	// #128
  40f678:	b	40f7d8 <ferror@plt+0xcc48>
  40f67c:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40f680:	add	x1, x0, #0x8c8
  40f684:	ldr	x0, [sp, #24]
  40f688:	bl	402730 <strcasecmp@plt>
  40f68c:	cmp	w0, #0x0
  40f690:	b.ne	40f69c <ferror@plt+0xcb0c>  // b.any
  40f694:	mov	w0, #0x8                   	// #8
  40f698:	b	40f7d8 <ferror@plt+0xcc48>
  40f69c:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40f6a0:	add	x1, x0, #0x8d0
  40f6a4:	ldr	x0, [sp, #24]
  40f6a8:	bl	402730 <strcasecmp@plt>
  40f6ac:	cmp	w0, #0x0
  40f6b0:	b.ne	40f6bc <ferror@plt+0xcb2c>  // b.any
  40f6b4:	mov	w0, #0x2                   	// #2
  40f6b8:	b	40f7d8 <ferror@plt+0xcc48>
  40f6bc:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40f6c0:	add	x1, x0, #0x7a8
  40f6c4:	ldr	x0, [sp, #24]
  40f6c8:	bl	402730 <strcasecmp@plt>
  40f6cc:	cmp	w0, #0x0
  40f6d0:	b.ne	40f6dc <ferror@plt+0xcb4c>  // b.any
  40f6d4:	mov	w0, #0xfff                 	// #4095
  40f6d8:	b	40f7d8 <ferror@plt+0xcc48>
  40f6dc:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40f6e0:	add	x1, x0, #0x8e0
  40f6e4:	ldr	x0, [sp, #24]
  40f6e8:	bl	402730 <strcasecmp@plt>
  40f6ec:	cmp	w0, #0x0
  40f6f0:	b.ne	40f6fc <ferror@plt+0xcb6c>  // b.any
  40f6f4:	mov	w0, #0xb7f                 	// #2943
  40f6f8:	b	40f7d8 <ferror@plt+0xcc48>
  40f6fc:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40f700:	add	x1, x0, #0x8f0
  40f704:	ldr	x0, [sp, #24]
  40f708:	bl	402730 <strcasecmp@plt>
  40f70c:	cmp	w0, #0x0
  40f710:	b.ne	40f71c <ferror@plt+0xcb8c>  // b.any
  40f714:	mov	w0, #0xb7b                 	// #2939
  40f718:	b	40f7d8 <ferror@plt+0xcc48>
  40f71c:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40f720:	add	x1, x0, #0x900
  40f724:	ldr	x0, [sp, #24]
  40f728:	bl	402730 <strcasecmp@plt>
  40f72c:	cmp	w0, #0x0
  40f730:	b.ne	40f73c <ferror@plt+0xcbac>  // b.any
  40f734:	mov	w0, #0x48                  	// #72
  40f738:	b	40f7d8 <ferror@plt+0xcc48>
  40f73c:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40f740:	add	x1, x0, #0x908
  40f744:	ldr	x0, [sp, #24]
  40f748:	bl	402730 <strcasecmp@plt>
  40f74c:	cmp	w0, #0x0
  40f750:	b.ne	40f75c <ferror@plt+0xcbcc>  // b.any
  40f754:	mov	w0, #0xfb7                 	// #4023
  40f758:	b	40f7d8 <ferror@plt+0xcc48>
  40f75c:	str	wzr, [sp, #44]
  40f760:	b	40f7a4 <ferror@plt+0xcc14>
  40f764:	adrp	x0, 422000 <ferror@plt+0x1f470>
  40f768:	add	x0, x0, #0x660
  40f76c:	ldrsw	x1, [sp, #44]
  40f770:	ldr	x0, [x0, x1, lsl #3]
  40f774:	mov	x1, x0
  40f778:	ldr	x0, [sp, #24]
  40f77c:	bl	402730 <strcasecmp@plt>
  40f780:	cmp	w0, #0x0
  40f784:	b.ne	40f798 <ferror@plt+0xcc08>  // b.any
  40f788:	ldr	w0, [sp, #44]
  40f78c:	mov	w1, #0x1                   	// #1
  40f790:	lsl	w0, w1, w0
  40f794:	b	40f7d8 <ferror@plt+0xcc48>
  40f798:	ldr	w0, [sp, #44]
  40f79c:	add	w0, w0, #0x1
  40f7a0:	str	w0, [sp, #44]
  40f7a4:	ldr	w0, [sp, #44]
  40f7a8:	cmp	w0, #0xb
  40f7ac:	b.le	40f764 <ferror@plt+0xcbd4>
  40f7b0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f7b4:	add	x0, x0, #0xe90
  40f7b8:	ldr	x3, [x0]
  40f7bc:	ldr	x2, [sp, #24]
  40f7c0:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40f7c4:	add	x1, x0, #0x910
  40f7c8:	mov	x0, x3
  40f7cc:	bl	402b50 <fprintf@plt>
  40f7d0:	mov	w0, #0xffffffff            	// #-1
  40f7d4:	bl	402470 <exit@plt>
  40f7d8:	ldp	x29, x30, [sp], #48
  40f7dc:	ret
  40f7e0:	stp	x29, x30, [sp, #-112]!
  40f7e4:	mov	x29, sp
  40f7e8:	str	w0, [sp, #28]
  40f7ec:	str	x1, [sp, #16]
  40f7f0:	str	wzr, [sp, #108]
  40f7f4:	str	wzr, [sp, #104]
  40f7f8:	str	wzr, [sp, #100]
  40f7fc:	str	xzr, [sp, #88]
  40f800:	str	xzr, [sp, #80]
  40f804:	str	wzr, [sp, #76]
  40f808:	b	40ff20 <ferror@plt+0xd390>
  40f80c:	ldr	w0, [sp, #52]
  40f810:	sub	w0, w0, #0x30
  40f814:	cmp	w0, #0xd4
  40f818:	b.hi	40ff1c <ferror@plt+0xd38c>  // b.pmore
  40f81c:	adrp	x1, 422000 <ferror@plt+0x1f470>
  40f820:	add	x1, x1, #0x130
  40f824:	ldr	w0, [x1, w0, uxtw #2]
  40f828:	adr	x1, 40f834 <ferror@plt+0xcca4>
  40f82c:	add	x0, x1, w0, sxtw #2
  40f830:	br	x0
  40f834:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40f838:	add	x0, x0, #0x768
  40f83c:	mov	w1, #0x1                   	// #1
  40f840:	str	w1, [x0]
  40f844:	b	40ff20 <ferror@plt+0xd390>
  40f848:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40f84c:	add	x0, x0, #0x760
  40f850:	mov	w1, #0x1                   	// #1
  40f854:	str	w1, [x0]
  40f858:	b	40ff20 <ferror@plt+0xd390>
  40f85c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f860:	add	x0, x0, #0xec4
  40f864:	mov	w1, #0x1                   	// #1
  40f868:	str	w1, [x0]
  40f86c:	b	40ff20 <ferror@plt+0xd390>
  40f870:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f874:	add	x0, x0, #0xec4
  40f878:	mov	w1, #0x1                   	// #1
  40f87c:	str	w1, [x0]
  40f880:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40f884:	add	x0, x0, #0x738
  40f888:	ldr	w0, [x0]
  40f88c:	add	w1, w0, #0x1
  40f890:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40f894:	add	x0, x0, #0x738
  40f898:	str	w1, [x0]
  40f89c:	b	40ff20 <ferror@plt+0xd390>
  40f8a0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f8a4:	add	x0, x0, #0xecc
  40f8a8:	mov	w1, #0x1                   	// #1
  40f8ac:	str	w1, [x0]
  40f8b0:	b	40ff20 <ferror@plt+0xd390>
  40f8b4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f8b8:	add	x0, x0, #0xed0
  40f8bc:	mov	w1, #0x1                   	// #1
  40f8c0:	str	w1, [x0]
  40f8c4:	b	40ff20 <ferror@plt+0xd390>
  40f8c8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f8cc:	add	x0, x0, #0xec8
  40f8d0:	ldr	w0, [x0]
  40f8d4:	add	w1, w0, #0x1
  40f8d8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f8dc:	add	x0, x0, #0xec8
  40f8e0:	str	w1, [x0]
  40f8e4:	bl	4038b4 <ferror@plt+0xd24>
  40f8e8:	b	40ff20 <ferror@plt+0xd390>
  40f8ec:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f8f0:	add	x0, x0, #0xec4
  40f8f4:	mov	w1, #0x1                   	// #1
  40f8f8:	str	w1, [x0]
  40f8fc:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f900:	add	x0, x0, #0xed4
  40f904:	ldr	w0, [x0]
  40f908:	add	w1, w0, #0x1
  40f90c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f910:	add	x0, x0, #0xed4
  40f914:	str	w1, [x0]
  40f918:	b	40ff20 <ferror@plt+0xd390>
  40f91c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f920:	add	x0, x0, #0xee0
  40f924:	mov	w1, #0x1                   	// #1
  40f928:	str	w1, [x0]
  40f92c:	b	40ff20 <ferror@plt+0xd390>
  40f930:	mov	w2, #0x1                   	// #1
  40f934:	mov	w1, #0x1                   	// #1
  40f938:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f93c:	add	x0, x0, #0xf18
  40f940:	bl	402e98 <ferror@plt+0x308>
  40f944:	b	40ff20 <ferror@plt+0xd390>
  40f948:	mov	w2, #0x1                   	// #1
  40f94c:	mov	w1, #0x0                   	// #0
  40f950:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f954:	add	x0, x0, #0xf18
  40f958:	bl	402e98 <ferror@plt+0x308>
  40f95c:	b	40ff20 <ferror@plt+0xd390>
  40f960:	mov	w2, #0x1                   	// #1
  40f964:	mov	w1, #0xa                   	// #10
  40f968:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f96c:	add	x0, x0, #0xf18
  40f970:	bl	402e98 <ferror@plt+0x308>
  40f974:	b	40ff20 <ferror@plt+0xd390>
  40f978:	mov	w2, #0x1                   	// #1
  40f97c:	mov	w1, #0x2                   	// #2
  40f980:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f984:	add	x0, x0, #0xf18
  40f988:	bl	402e98 <ferror@plt+0x308>
  40f98c:	b	40ff20 <ferror@plt+0xd390>
  40f990:	mov	w2, #0x1                   	// #1
  40f994:	mov	w1, #0x3                   	// #3
  40f998:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f99c:	add	x0, x0, #0xf18
  40f9a0:	bl	402e98 <ferror@plt+0x308>
  40f9a4:	b	40ff20 <ferror@plt+0xd390>
  40f9a8:	mov	w1, #0x1                   	// #1
  40f9ac:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f9b0:	add	x0, x0, #0xf18
  40f9b4:	bl	4033cc <ferror@plt+0x83c>
  40f9b8:	b	40ff20 <ferror@plt+0xd390>
  40f9bc:	mov	w1, #0x28                  	// #40
  40f9c0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f9c4:	add	x0, x0, #0xf18
  40f9c8:	bl	4033cc <ferror@plt+0x83c>
  40f9cc:	b	40ff20 <ferror@plt+0xd390>
  40f9d0:	mov	w1, #0x1e                  	// #30
  40f9d4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40f9d8:	add	x0, x0, #0xf18
  40f9dc:	bl	4033cc <ferror@plt+0x83c>
  40f9e0:	b	40ff20 <ferror@plt+0xd390>
  40f9e4:	mov	w0, #0xfff                 	// #4095
  40f9e8:	str	w0, [sp, #76]
  40f9ec:	b	40ff20 <ferror@plt+0xd390>
  40f9f0:	mov	w0, #0x480                 	// #1152
  40f9f4:	str	w0, [sp, #76]
  40f9f8:	b	40ff20 <ferror@plt+0xd390>
  40f9fc:	mov	w1, #0x2                   	// #2
  40fa00:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fa04:	add	x0, x0, #0xf18
  40fa08:	bl	4033cc <ferror@plt+0x83c>
  40fa0c:	b	40ff20 <ferror@plt+0xd390>
  40fa10:	mov	w1, #0xa                   	// #10
  40fa14:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fa18:	add	x0, x0, #0xf18
  40fa1c:	bl	4033cc <ferror@plt+0x83c>
  40fa20:	b	40ff20 <ferror@plt+0xd390>
  40fa24:	mov	w1, #0x11                  	// #17
  40fa28:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fa2c:	add	x0, x0, #0xf18
  40fa30:	bl	4033cc <ferror@plt+0x83c>
  40fa34:	b	40ff20 <ferror@plt+0xd390>
  40fa38:	mov	w1, #0x2c                  	// #44
  40fa3c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fa40:	add	x0, x0, #0xf18
  40fa44:	bl	4033cc <ferror@plt+0x83c>
  40fa48:	b	40ff20 <ferror@plt+0xd390>
  40fa4c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fa50:	add	x0, x0, #0xe98
  40fa54:	ldr	x2, [x0]
  40fa58:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40fa5c:	add	x1, x0, #0x7b0
  40fa60:	mov	x0, x2
  40fa64:	bl	402860 <strcmp@plt>
  40fa68:	cmp	w0, #0x0
  40fa6c:	b.ne	40fa84 <ferror@plt+0xcef4>  // b.any
  40fa70:	mov	w1, #0x2                   	// #2
  40fa74:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fa78:	add	x0, x0, #0xf18
  40fa7c:	bl	4033cc <ferror@plt+0x83c>
  40fa80:	b	40ff20 <ferror@plt+0xd390>
  40fa84:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fa88:	add	x0, x0, #0xe98
  40fa8c:	ldr	x2, [x0]
  40fa90:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40fa94:	add	x1, x0, #0xf48
  40fa98:	mov	x0, x2
  40fa9c:	bl	402860 <strcmp@plt>
  40faa0:	cmp	w0, #0x0
  40faa4:	b.ne	40fabc <ferror@plt+0xcf2c>  // b.any
  40faa8:	mov	w1, #0xa                   	// #10
  40faac:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fab0:	add	x0, x0, #0xf18
  40fab4:	bl	4033cc <ferror@plt+0x83c>
  40fab8:	b	40ff20 <ferror@plt+0xd390>
  40fabc:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fac0:	add	x0, x0, #0xe98
  40fac4:	ldr	x2, [x0]
  40fac8:	adrp	x0, 420000 <ferror@plt+0x1d470>
  40facc:	add	x1, x0, #0xb08
  40fad0:	mov	x0, x2
  40fad4:	bl	402860 <strcmp@plt>
  40fad8:	cmp	w0, #0x0
  40fadc:	b.ne	40faf4 <ferror@plt+0xcf64>  // b.any
  40fae0:	mov	w1, #0x11                  	// #17
  40fae4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fae8:	add	x0, x0, #0xf18
  40faec:	bl	4033cc <ferror@plt+0x83c>
  40faf0:	b	40ff20 <ferror@plt+0xd390>
  40faf4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40faf8:	add	x0, x0, #0xe98
  40fafc:	ldr	x2, [x0]
  40fb00:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40fb04:	add	x1, x0, #0x7c0
  40fb08:	mov	x0, x2
  40fb0c:	bl	402860 <strcmp@plt>
  40fb10:	cmp	w0, #0x0
  40fb14:	b.ne	40fb2c <ferror@plt+0xcf9c>  // b.any
  40fb18:	mov	w1, #0x1                   	// #1
  40fb1c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fb20:	add	x0, x0, #0xf18
  40fb24:	bl	4033cc <ferror@plt+0x83c>
  40fb28:	b	40ff20 <ferror@plt+0xd390>
  40fb2c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fb30:	add	x0, x0, #0xe98
  40fb34:	ldr	x2, [x0]
  40fb38:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40fb3c:	add	x1, x0, #0x848
  40fb40:	mov	x0, x2
  40fb44:	bl	402860 <strcmp@plt>
  40fb48:	cmp	w0, #0x0
  40fb4c:	b.ne	40fb64 <ferror@plt+0xcfd4>  // b.any
  40fb50:	mov	w1, #0x10                  	// #16
  40fb54:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fb58:	add	x0, x0, #0xf18
  40fb5c:	bl	4033cc <ferror@plt+0x83c>
  40fb60:	b	40ff20 <ferror@plt+0xd390>
  40fb64:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fb68:	add	x0, x0, #0xe98
  40fb6c:	ldr	x2, [x0]
  40fb70:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40fb74:	add	x1, x0, #0x988
  40fb78:	mov	x0, x2
  40fb7c:	bl	402860 <strcmp@plt>
  40fb80:	cmp	w0, #0x0
  40fb84:	b.ne	40fb9c <ferror@plt+0xd00c>  // b.any
  40fb88:	mov	w1, #0x1e                  	// #30
  40fb8c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fb90:	add	x0, x0, #0xf18
  40fb94:	bl	4033cc <ferror@plt+0x83c>
  40fb98:	b	40ff20 <ferror@plt+0xd390>
  40fb9c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fba0:	add	x0, x0, #0xe98
  40fba4:	ldr	x2, [x0]
  40fba8:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40fbac:	add	x1, x0, #0x850
  40fbb0:	mov	x0, x2
  40fbb4:	bl	402860 <strcmp@plt>
  40fbb8:	cmp	w0, #0x0
  40fbbc:	b.ne	40fbd4 <ferror@plt+0xd044>  // b.any
  40fbc0:	mov	w1, #0x28                  	// #40
  40fbc4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fbc8:	add	x0, x0, #0xf18
  40fbcc:	bl	4033cc <ferror@plt+0x83c>
  40fbd0:	b	40ff20 <ferror@plt+0xd390>
  40fbd4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fbd8:	add	x0, x0, #0xe98
  40fbdc:	ldr	x2, [x0]
  40fbe0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40fbe4:	add	x1, x0, #0x888
  40fbe8:	mov	x0, x2
  40fbec:	bl	402860 <strcmp@plt>
  40fbf0:	cmp	w0, #0x0
  40fbf4:	b.ne	40fc0c <ferror@plt+0xd07c>  // b.any
  40fbf8:	mov	w1, #0x2c                  	// #44
  40fbfc:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fc00:	add	x0, x0, #0xf18
  40fc04:	bl	4033cc <ferror@plt+0x83c>
  40fc08:	b	40ff20 <ferror@plt+0xd390>
  40fc0c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fc10:	add	x0, x0, #0xe98
  40fc14:	ldr	x2, [x0]
  40fc18:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40fc1c:	add	x1, x0, #0x9e8
  40fc20:	mov	x0, x2
  40fc24:	bl	402860 <strcmp@plt>
  40fc28:	cmp	w0, #0x0
  40fc2c:	b.ne	40fc34 <ferror@plt+0xd0a4>  // b.any
  40fc30:	bl	40f5f8 <ferror@plt+0xca68>
  40fc34:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fc38:	add	x0, x0, #0xe90
  40fc3c:	ldr	x3, [x0]
  40fc40:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fc44:	add	x0, x0, #0xe98
  40fc48:	ldr	x0, [x0]
  40fc4c:	mov	x2, x0
  40fc50:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40fc54:	add	x1, x0, #0xf50
  40fc58:	mov	x0, x3
  40fc5c:	bl	402b50 <fprintf@plt>
  40fc60:	bl	40f618 <ferror@plt+0xca88>
  40fc64:	ldr	w0, [sp, #104]
  40fc68:	cmp	w0, #0x0
  40fc6c:	b.ne	40fcac <ferror@plt+0xd11c>  // b.any
  40fc70:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fc74:	add	x0, x0, #0xf18
  40fc78:	str	wzr, [x0]
  40fc7c:	ldr	w0, [sp, #76]
  40fc80:	cmp	w0, #0x0
  40fc84:	b.eq	40fc90 <ferror@plt+0xd100>  // b.none
  40fc88:	ldr	w0, [sp, #76]
  40fc8c:	b	40fc94 <ferror@plt+0xd104>
  40fc90:	mov	w0, #0xb37                 	// #2871
  40fc94:	str	w0, [sp, #76]
  40fc98:	mov	w0, #0x1                   	// #1
  40fc9c:	str	w0, [sp, #104]
  40fca0:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  40fca4:	add	x0, x0, #0x588
  40fca8:	str	wzr, [x0]
  40fcac:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fcb0:	add	x0, x0, #0xe98
  40fcb4:	ldr	x0, [x0]
  40fcb8:	str	x0, [sp, #40]
  40fcbc:	ldr	x0, [sp, #40]
  40fcc0:	str	x0, [sp, #64]
  40fcc4:	mov	w1, #0x2c                  	// #44
  40fcc8:	ldr	x0, [sp, #64]
  40fccc:	bl	402930 <strchr@plt>
  40fcd0:	str	x0, [sp, #40]
  40fcd4:	ldr	x0, [sp, #40]
  40fcd8:	cmp	x0, #0x0
  40fcdc:	b.eq	40fce8 <ferror@plt+0xd158>  // b.none
  40fce0:	ldr	x0, [sp, #40]
  40fce4:	strb	wzr, [x0]
  40fce8:	ldr	x1, [sp, #64]
  40fcec:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fcf0:	add	x0, x0, #0xf18
  40fcf4:	bl	402f4c <ferror@plt+0x3bc>
  40fcf8:	cmp	w0, #0x0
  40fcfc:	b.eq	40fd24 <ferror@plt+0xd194>  // b.none
  40fd00:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fd04:	add	x0, x0, #0xe90
  40fd08:	ldr	x3, [x0]
  40fd0c:	ldr	x2, [sp, #64]
  40fd10:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40fd14:	add	x1, x0, #0xf70
  40fd18:	mov	x0, x3
  40fd1c:	bl	402b50 <fprintf@plt>
  40fd20:	bl	40f618 <ferror@plt+0xca88>
  40fd24:	ldr	x0, [sp, #40]
  40fd28:	add	x0, x0, #0x1
  40fd2c:	str	x0, [sp, #64]
  40fd30:	ldr	x0, [sp, #40]
  40fd34:	cmp	x0, #0x0
  40fd38:	b.ne	40fcc4 <ferror@plt+0xd134>  // b.any
  40fd3c:	b	40ff20 <ferror@plt+0xd390>
  40fd40:	mov	w0, #0x1                   	// #1
  40fd44:	str	w0, [sp, #100]
  40fd48:	b	40ff20 <ferror@plt+0xd390>
  40fd4c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fd50:	add	x0, x0, #0xe98
  40fd54:	ldr	x0, [x0]
  40fd58:	str	x0, [sp, #88]
  40fd5c:	b	40ff20 <ferror@plt+0xd390>
  40fd60:	ldr	x0, [sp, #80]
  40fd64:	cmp	x0, #0x0
  40fd68:	b.eq	40fd98 <ferror@plt+0xd208>  // b.none
  40fd6c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fd70:	add	x0, x0, #0xe90
  40fd74:	ldr	x0, [x0]
  40fd78:	mov	x3, x0
  40fd7c:	mov	x2, #0x1a                  	// #26
  40fd80:	mov	x1, #0x1                   	// #1
  40fd84:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40fd88:	add	x0, x0, #0xf98
  40fd8c:	bl	402950 <fwrite@plt>
  40fd90:	mov	w0, #0xffffffff            	// #-1
  40fd94:	bl	402470 <exit@plt>
  40fd98:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fd9c:	add	x0, x0, #0xe98
  40fda0:	ldr	x0, [x0]
  40fda4:	ldrb	w0, [x0]
  40fda8:	cmp	w0, #0x2d
  40fdac:	b.ne	40fdc4 <ferror@plt+0xd234>  // b.any
  40fdb0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fdb4:	add	x0, x0, #0xeb0
  40fdb8:	ldr	x0, [x0]
  40fdbc:	str	x0, [sp, #80]
  40fdc0:	b	40fde4 <ferror@plt+0xd254>
  40fdc4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fdc8:	add	x0, x0, #0xe98
  40fdcc:	ldr	x2, [x0]
  40fdd0:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  40fdd4:	add	x1, x0, #0x8b0
  40fdd8:	mov	x0, x2
  40fddc:	bl	4029c0 <fopen64@plt>
  40fde0:	str	x0, [sp, #80]
  40fde4:	ldr	x0, [sp, #80]
  40fde8:	cmp	x0, #0x0
  40fdec:	b.ne	40ff20 <ferror@plt+0xd390>  // b.any
  40fdf0:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40fdf4:	add	x0, x0, #0xfb8
  40fdf8:	bl	402490 <perror@plt>
  40fdfc:	mov	w0, #0xffffffff            	// #-1
  40fe00:	bl	402470 <exit@plt>
  40fe04:	adrp	x0, 41e000 <ferror@plt+0x1b470>
  40fe08:	add	x1, x0, #0xdc0
  40fe0c:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40fe10:	add	x0, x0, #0xfd0
  40fe14:	bl	402ae0 <printf@plt>
  40fe18:	mov	w0, #0x0                   	// #0
  40fe1c:	bl	402470 <exit@plt>
  40fe20:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fe24:	add	x0, x0, #0xedc
  40fe28:	ldr	w0, [x0]
  40fe2c:	add	w1, w0, #0x1
  40fe30:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fe34:	add	x0, x0, #0xedc
  40fe38:	str	w1, [x0]
  40fe3c:	bl	402e30 <ferror@plt+0x2a0>
  40fe40:	cmp	w0, #0x0
  40fe44:	b.gt	40fe74 <ferror@plt+0xd2e4>
  40fe48:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fe4c:	add	x0, x0, #0xe90
  40fe50:	ldr	x0, [x0]
  40fe54:	mov	x3, x0
  40fe58:	mov	x2, #0x1c                  	// #28
  40fe5c:	mov	x1, #0x1                   	// #1
  40fe60:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40fe64:	add	x0, x0, #0xff0
  40fe68:	bl	402950 <fwrite@plt>
  40fe6c:	mov	w0, #0x1                   	// #1
  40fe70:	bl	402470 <exit@plt>
  40fe74:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fe78:	add	x0, x0, #0xed8
  40fe7c:	ldr	w0, [x0]
  40fe80:	add	w1, w0, #0x1
  40fe84:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fe88:	add	x0, x0, #0xed8
  40fe8c:	str	w1, [x0]
  40fe90:	bl	4038b4 <ferror@plt+0xd24>
  40fe94:	b	40ff20 <ferror@plt+0xd390>
  40fe98:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fe9c:	add	x0, x0, #0xe98
  40fea0:	ldr	x0, [x0]
  40fea4:	bl	418e48 <ferror@plt+0x162b8>
  40fea8:	cmp	w0, #0x0
  40feac:	b.eq	40ff20 <ferror@plt+0xd390>  // b.none
  40feb0:	mov	w0, #0x1                   	// #1
  40feb4:	bl	402470 <exit@plt>
  40feb8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40febc:	add	x0, x0, #0xee8
  40fec0:	mov	w1, #0x1                   	// #1
  40fec4:	str	w1, [x0]
  40fec8:	b	40ff20 <ferror@plt+0xd390>
  40fecc:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fed0:	add	x0, x0, #0xeec
  40fed4:	mov	w1, #0x1                   	// #1
  40fed8:	str	w1, [x0]
  40fedc:	b	40ff20 <ferror@plt+0xd390>
  40fee0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40fee4:	add	x0, x0, #0xf18
  40fee8:	mov	w1, #0x1                   	// #1
  40feec:	strb	w1, [x0, #24]
  40fef0:	b	40ff20 <ferror@plt+0xd390>
  40fef4:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  40fef8:	add	x0, x0, #0x3c8
  40fefc:	str	wzr, [x0]
  40ff00:	b	40ff20 <ferror@plt+0xd390>
  40ff04:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  40ff08:	add	x0, x0, #0x73c
  40ff0c:	mov	w1, #0x1                   	// #1
  40ff10:	str	w1, [x0]
  40ff14:	b	40ff20 <ferror@plt+0xd390>
  40ff18:	bl	40f5f8 <ferror@plt+0xca68>
  40ff1c:	bl	40f618 <ferror@plt+0xca88>
  40ff20:	mov	x4, #0x0                   	// #0
  40ff24:	adrp	x0, 421000 <ferror@plt+0x1e470>
  40ff28:	add	x3, x0, #0xa48
  40ff2c:	adrp	x0, 422000 <ferror@plt+0x1f470>
  40ff30:	add	x2, x0, #0x10
  40ff34:	ldr	x1, [sp, #16]
  40ff38:	ldr	w0, [sp, #28]
  40ff3c:	bl	402850 <getopt_long@plt>
  40ff40:	str	w0, [sp, #52]
  40ff44:	ldr	w0, [sp, #52]
  40ff48:	cmn	w0, #0x1
  40ff4c:	b.ne	40f80c <ferror@plt+0xcc7c>  // b.any
  40ff50:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ff54:	add	x0, x0, #0xea0
  40ff58:	ldr	w0, [x0]
  40ff5c:	ldr	w1, [sp, #28]
  40ff60:	sub	w0, w1, w0
  40ff64:	str	w0, [sp, #28]
  40ff68:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  40ff6c:	add	x0, x0, #0xea0
  40ff70:	ldr	w0, [x0]
  40ff74:	sxtw	x0, w0
  40ff78:	lsl	x0, x0, #3
  40ff7c:	ldr	x1, [sp, #16]
  40ff80:	add	x0, x1, x0
  40ff84:	str	x0, [sp, #16]
  40ff88:	ldr	w0, [sp, #100]
  40ff8c:	cmp	w0, #0x0
  40ff90:	b.eq	4100f8 <ferror@plt+0xd568>  // b.none
  40ff94:	bl	40f3cc <ferror@plt+0xc83c>
  40ff98:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  40ff9c:	add	x0, x0, #0x588
  40ffa0:	ldr	w0, [x0]
  40ffa4:	cmp	w0, #0x0
  40ffa8:	b.eq	4100f8 <ferror@plt+0xd568>  // b.none
  40ffac:	ldr	w0, [sp, #28]
  40ffb0:	cmp	w0, #0x0
  40ffb4:	b.ne	4100f8 <ferror@plt+0xd568>  // b.any
  40ffb8:	mov	w0, #0x0                   	// #0
  40ffbc:	bl	402470 <exit@plt>
  40ffc0:	ldr	x0, [sp, #16]
  40ffc4:	ldr	x2, [x0]
  40ffc8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  40ffcc:	add	x1, x0, #0x38
  40ffd0:	mov	x0, x2
  40ffd4:	bl	402860 <strcmp@plt>
  40ffd8:	cmp	w0, #0x0
  40ffdc:	b.ne	410040 <ferror@plt+0xd4b0>  // b.any
  40ffe0:	ldr	x0, [sp, #16]
  40ffe4:	add	x0, x0, #0x8
  40ffe8:	str	x0, [sp, #16]
  40ffec:	ldr	w0, [sp, #28]
  40fff0:	sub	w0, w0, #0x1
  40fff4:	str	w0, [sp, #28]
  40fff8:	ldr	w0, [sp, #28]
  40fffc:	cmp	w0, #0x0
  410000:	b.gt	410008 <ferror@plt+0xd478>
  410004:	bl	4138a4 <ferror@plt+0x10d14>
  410008:	ldr	w0, [sp, #108]
  41000c:	cmp	w0, #0x0
  410010:	b.ne	410018 <ferror@plt+0xd488>  // b.any
  410014:	str	wzr, [sp, #76]
  410018:	ldr	x0, [sp, #16]
  41001c:	ldr	x0, [x0]
  410020:	bl	40f638 <ferror@plt+0xcaa8>
  410024:	mov	w1, w0
  410028:	ldr	w0, [sp, #76]
  41002c:	orr	w0, w0, w1
  410030:	str	w0, [sp, #76]
  410034:	mov	w0, #0x1                   	// #1
  410038:	str	w0, [sp, #108]
  41003c:	b	4100e0 <ferror@plt+0xd550>
  410040:	ldr	x0, [sp, #16]
  410044:	ldr	x2, [x0]
  410048:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41004c:	add	x1, x0, #0x40
  410050:	mov	x0, x2
  410054:	bl	402860 <strcmp@plt>
  410058:	cmp	w0, #0x0
  41005c:	b.eq	410080 <ferror@plt+0xd4f0>  // b.none
  410060:	ldr	x0, [sp, #16]
  410064:	ldr	x2, [x0]
  410068:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41006c:	add	x1, x0, #0x48
  410070:	mov	x0, x2
  410074:	bl	402860 <strcmp@plt>
  410078:	cmp	w0, #0x0
  41007c:	b.ne	410104 <ferror@plt+0xd574>  // b.any
  410080:	ldr	x0, [sp, #16]
  410084:	add	x0, x0, #0x8
  410088:	str	x0, [sp, #16]
  41008c:	ldr	w0, [sp, #28]
  410090:	sub	w0, w0, #0x1
  410094:	str	w0, [sp, #28]
  410098:	ldr	w0, [sp, #28]
  41009c:	cmp	w0, #0x0
  4100a0:	b.gt	4100a8 <ferror@plt+0xd518>
  4100a4:	bl	4138a4 <ferror@plt+0x10d14>
  4100a8:	ldr	w0, [sp, #108]
  4100ac:	cmp	w0, #0x0
  4100b0:	b.ne	4100bc <ferror@plt+0xd52c>  // b.any
  4100b4:	mov	w0, #0xfff                 	// #4095
  4100b8:	str	w0, [sp, #76]
  4100bc:	ldr	x0, [sp, #16]
  4100c0:	ldr	x0, [x0]
  4100c4:	bl	40f638 <ferror@plt+0xcaa8>
  4100c8:	mvn	w0, w0
  4100cc:	ldr	w1, [sp, #76]
  4100d0:	and	w0, w1, w0
  4100d4:	str	w0, [sp, #76]
  4100d8:	mov	w0, #0x1                   	// #1
  4100dc:	str	w0, [sp, #108]
  4100e0:	ldr	w0, [sp, #28]
  4100e4:	sub	w0, w0, #0x1
  4100e8:	str	w0, [sp, #28]
  4100ec:	ldr	x0, [sp, #16]
  4100f0:	add	x0, x0, #0x8
  4100f4:	str	x0, [sp, #16]
  4100f8:	ldr	w0, [sp, #28]
  4100fc:	cmp	w0, #0x0
  410100:	b.gt	40ffc0 <ferror@plt+0xd430>
  410104:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  410108:	add	x0, x0, #0x588
  41010c:	ldr	w0, [x0]
  410110:	cmp	w0, #0x0
  410114:	b.eq	410148 <ferror@plt+0xd5b8>  // b.none
  410118:	ldr	w0, [sp, #76]
  41011c:	cmp	w0, #0x0
  410120:	b.eq	41012c <ferror@plt+0xd59c>  // b.none
  410124:	ldr	w0, [sp, #76]
  410128:	b	410130 <ferror@plt+0xd5a0>
  41012c:	mov	w0, #0xb37                 	// #2871
  410130:	str	w0, [sp, #76]
  410134:	adrp	x0, 41f000 <ferror@plt+0x1c470>
  410138:	add	x1, x0, #0x7a8
  41013c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410140:	add	x0, x0, #0xf18
  410144:	bl	402f4c <ferror@plt+0x3bc>
  410148:	ldr	w1, [sp, #76]
  41014c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410150:	add	x0, x0, #0xf18
  410154:	bl	40348c <ferror@plt+0x8fc>
  410158:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  41015c:	add	x0, x0, #0xf18
  410160:	bl	4034bc <ferror@plt+0x92c>
  410164:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  410168:	add	x0, x0, #0x768
  41016c:	ldr	w0, [x0]
  410170:	cmp	w0, #0x0
  410174:	b.ne	4101ac <ferror@plt+0xd61c>  // b.any
  410178:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41017c:	add	x0, x0, #0x760
  410180:	ldr	w0, [x0]
  410184:	cmp	w0, #0x0
  410188:	b.eq	4101ac <ferror@plt+0xd61c>  // b.none
  41018c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410190:	add	x0, x0, #0xf18
  410194:	ldr	w1, [x0]
  410198:	mov	w0, #0x477                 	// #1143
  41019c:	and	w0, w1, w0
  4101a0:	cmp	w0, #0x0
  4101a4:	b.eq	4101ac <ferror@plt+0xd61c>  // b.none
  4101a8:	bl	4055e0 <ferror@plt+0x2a50>
  4101ac:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4101b0:	add	x0, x0, #0xf18
  4101b4:	ldr	w0, [x0]
  4101b8:	cmp	w0, #0x0
  4101bc:	b.ne	4101ec <ferror@plt+0xd65c>  // b.any
  4101c0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4101c4:	add	x0, x0, #0xe90
  4101c8:	ldr	x0, [x0]
  4101cc:	mov	x3, x0
  4101d0:	mov	x2, #0x2f                  	// #47
  4101d4:	mov	x1, #0x1                   	// #1
  4101d8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4101dc:	add	x0, x0, #0x50
  4101e0:	bl	402950 <fwrite@plt>
  4101e4:	mov	w0, #0x0                   	// #0
  4101e8:	bl	402470 <exit@plt>
  4101ec:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4101f0:	add	x0, x0, #0xf18
  4101f4:	ldr	x0, [x0, #8]
  4101f8:	cmp	x0, #0x0
  4101fc:	b.ne	41022c <ferror@plt+0xd69c>  // b.any
  410200:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410204:	add	x0, x0, #0xe90
  410208:	ldr	x0, [x0]
  41020c:	mov	x3, x0
  410210:	mov	x2, #0x2a                  	// #42
  410214:	mov	x1, #0x1                   	// #1
  410218:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41021c:	add	x0, x0, #0x80
  410220:	bl	402950 <fwrite@plt>
  410224:	mov	w0, #0x0                   	// #0
  410228:	bl	402470 <exit@plt>
  41022c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410230:	add	x0, x0, #0xf18
  410234:	ldr	w0, [x0, #4]
  410238:	cmp	w0, #0x0
  41023c:	b.ne	41026c <ferror@plt+0xd6dc>  // b.any
  410240:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410244:	add	x0, x0, #0xe90
  410248:	ldr	x0, [x0]
  41024c:	mov	x3, x0
  410250:	mov	x2, #0x2f                  	// #47
  410254:	mov	x1, #0x1                   	// #1
  410258:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41025c:	add	x0, x0, #0xb0
  410260:	bl	402950 <fwrite@plt>
  410264:	mov	w0, #0x0                   	// #0
  410268:	bl	402470 <exit@plt>
  41026c:	ldr	x0, [sp, #88]
  410270:	cmp	x0, #0x0
  410274:	b.eq	410334 <ferror@plt+0xd7a4>  // b.none
  410278:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  41027c:	add	x0, x0, #0xea8
  410280:	ldr	x0, [x0]
  410284:	str	x0, [sp, #56]
  410288:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  41028c:	add	x0, x0, #0xf18
  410290:	ldr	w0, [x0]
  410294:	and	w0, w0, #0x1
  410298:	cmp	w0, #0x0
  41029c:	b.ne	4102cc <ferror@plt+0xd73c>  // b.any
  4102a0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4102a4:	add	x0, x0, #0xe90
  4102a8:	ldr	x0, [x0]
  4102ac:	mov	x3, x0
  4102b0:	mov	x2, #0x31                  	// #49
  4102b4:	mov	x1, #0x1                   	// #1
  4102b8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4102bc:	add	x0, x0, #0xe0
  4102c0:	bl	402950 <fwrite@plt>
  4102c4:	mov	w0, #0x0                   	// #0
  4102c8:	bl	402470 <exit@plt>
  4102cc:	ldr	x0, [sp, #88]
  4102d0:	ldrb	w0, [x0]
  4102d4:	cmp	w0, #0x2d
  4102d8:	b.eq	410310 <ferror@plt+0xd780>  // b.none
  4102dc:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4102e0:	add	x1, x0, #0x118
  4102e4:	ldr	x0, [sp, #88]
  4102e8:	bl	4029c0 <fopen64@plt>
  4102ec:	str	x0, [sp, #56]
  4102f0:	ldr	x0, [sp, #88]
  4102f4:	cmp	x0, #0x0
  4102f8:	b.ne	410310 <ferror@plt+0xd780>  // b.any
  4102fc:	adrp	x0, 422000 <ferror@plt+0x1f470>
  410300:	add	x0, x0, #0x120
  410304:	bl	402490 <perror@plt>
  410308:	mov	w0, #0xffffffff            	// #-1
  41030c:	bl	402470 <exit@plt>
  410310:	mov	w2, #0x6                   	// #6
  410314:	ldr	x1, [sp, #56]
  410318:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  41031c:	add	x0, x0, #0xf18
  410320:	bl	40b1a0 <ferror@plt+0x8610>
  410324:	ldr	x0, [sp, #56]
  410328:	bl	402980 <fflush@plt>
  41032c:	mov	w0, #0x0                   	// #0
  410330:	bl	402470 <exit@plt>
  410334:	ldr	x3, [sp, #80]
  410338:	ldr	x2, [sp, #16]
  41033c:	ldr	w1, [sp, #28]
  410340:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410344:	add	x0, x0, #0xf28
  410348:	bl	411bf0 <ferror@plt+0xf060>
  41034c:	cmp	w0, #0x0
  410350:	b.eq	410358 <ferror@plt+0xd7c8>  // b.none
  410354:	bl	40f618 <ferror@plt+0xca88>
  410358:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  41035c:	add	x0, x0, #0xf18
  410360:	ldr	w1, [x0]
  410364:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410368:	add	x0, x0, #0xf18
  41036c:	ldr	w0, [x0]
  410370:	sub	w0, w0, #0x1
  410374:	and	w0, w1, w0
  410378:	cmp	w0, #0x0
  41037c:	b.ne	410390 <ferror@plt+0xd800>  // b.any
  410380:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  410384:	add	x0, x0, #0x3d0
  410388:	mov	w1, #0x1                   	// #1
  41038c:	str	w1, [x0, #24]
  410390:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410394:	add	x0, x0, #0xf18
  410398:	ldr	w1, [x0, #4]
  41039c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4103a0:	add	x0, x0, #0xf18
  4103a4:	ldr	w0, [x0, #4]
  4103a8:	sub	w0, w0, #0x1
  4103ac:	and	w0, w1, w0
  4103b0:	cmp	w0, #0x0
  4103b4:	b.ne	4103c8 <ferror@plt+0xd838>  // b.any
  4103b8:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4103bc:	add	x0, x0, #0x3d0
  4103c0:	mov	w1, #0x1                   	// #1
  4103c4:	str	w1, [x0, #64]
  4103c8:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4103cc:	add	x0, x0, #0x3c8
  4103d0:	ldr	w0, [x0]
  4103d4:	cmp	w0, #0x0
  4103d8:	b.eq	4103e0 <ferror@plt+0xd850>  // b.none
  4103dc:	bl	405090 <ferror@plt+0x2500>
  4103e0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4103e4:	add	x0, x0, #0xea8
  4103e8:	ldr	x0, [x0]
  4103ec:	bl	402980 <fflush@plt>
  4103f0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4103f4:	add	x0, x0, #0xee0
  4103f8:	ldr	w0, [x0]
  4103fc:	cmp	w0, #0x0
  410400:	b.eq	410414 <ferror@plt+0xd884>  // b.none
  410404:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410408:	add	x0, x0, #0xf18
  41040c:	bl	40ec60 <ferror@plt+0xc0d0>
  410410:	bl	402470 <exit@plt>
  410414:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410418:	add	x0, x0, #0xf18
  41041c:	ldr	w0, [x0]
  410420:	and	w0, w0, #0x200
  410424:	cmp	w0, #0x0
  410428:	b.eq	410438 <ferror@plt+0xd8a8>  // b.none
  41042c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410430:	add	x0, x0, #0xf18
  410434:	bl	40e184 <ferror@plt+0xb5f4>
  410438:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  41043c:	add	x0, x0, #0xf18
  410440:	ldr	w0, [x0]
  410444:	and	w0, w0, #0x180
  410448:	cmp	w0, #0x0
  41044c:	b.eq	41045c <ferror@plt+0xd8cc>  // b.none
  410450:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410454:	add	x0, x0, #0xf18
  410458:	bl	40d508 <ferror@plt+0xa978>
  41045c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410460:	add	x0, x0, #0xf18
  410464:	ldr	w0, [x0]
  410468:	and	w0, w0, #0x70
  41046c:	cmp	w0, #0x0
  410470:	b.eq	410480 <ferror@plt+0xd8f0>  // b.none
  410474:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410478:	add	x0, x0, #0xf18
  41047c:	bl	40c5fc <ferror@plt+0x9a6c>
  410480:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410484:	add	x0, x0, #0xf18
  410488:	ldr	w0, [x0]
  41048c:	and	w0, w0, #0x8
  410490:	cmp	w0, #0x0
  410494:	b.eq	4104a4 <ferror@plt+0xd914>  // b.none
  410498:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  41049c:	add	x0, x0, #0xf18
  4104a0:	bl	40bda0 <ferror@plt+0x9210>
  4104a4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4104a8:	add	x0, x0, #0xf18
  4104ac:	ldr	w0, [x0]
  4104b0:	and	w0, w0, #0x4
  4104b4:	cmp	w0, #0x0
  4104b8:	b.eq	4104c8 <ferror@plt+0xd938>  // b.none
  4104bc:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4104c0:	add	x0, x0, #0xf18
  4104c4:	bl	40bbe8 <ferror@plt+0x9058>
  4104c8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4104cc:	add	x0, x0, #0xf18
  4104d0:	ldr	w0, [x0]
  4104d4:	and	w0, w0, #0x1
  4104d8:	cmp	w0, #0x0
  4104dc:	b.eq	4104ec <ferror@plt+0xd95c>  // b.none
  4104e0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4104e4:	add	x0, x0, #0xf18
  4104e8:	bl	40b638 <ferror@plt+0x8aa8>
  4104ec:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4104f0:	add	x0, x0, #0xf18
  4104f4:	ldr	w0, [x0]
  4104f8:	and	w0, w0, #0x2
  4104fc:	cmp	w0, #0x0
  410500:	b.eq	410510 <ferror@plt+0xd980>  // b.none
  410504:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410508:	add	x0, x0, #0xf18
  41050c:	bl	40b8bc <ferror@plt+0x8d2c>
  410510:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410514:	add	x0, x0, #0xf18
  410518:	ldr	w0, [x0]
  41051c:	and	w0, w0, #0x400
  410520:	cmp	w0, #0x0
  410524:	b.eq	410534 <ferror@plt+0xd9a4>  // b.none
  410528:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  41052c:	add	x0, x0, #0xf18
  410530:	bl	40b94c <ferror@plt+0x8dbc>
  410534:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410538:	add	x0, x0, #0xf18
  41053c:	ldr	w0, [x0]
  410540:	and	w0, w0, #0x1800
  410544:	cmp	w0, #0x0
  410548:	b.eq	410558 <ferror@plt+0xd9c8>  // b.none
  41054c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410550:	add	x0, x0, #0xf18
  410554:	bl	40e5dc <ferror@plt+0xba4c>
  410558:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  41055c:	add	x0, x0, #0xf18
  410560:	ldr	w0, [x0]
  410564:	and	w0, w0, #0x2000
  410568:	cmp	w0, #0x0
  41056c:	b.eq	41057c <ferror@plt+0xd9ec>  // b.none
  410570:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410574:	add	x0, x0, #0xf18
  410578:	bl	40eaa4 <ferror@plt+0xbf14>
  41057c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410580:	add	x0, x0, #0xf18
  410584:	ldr	w0, [x0]
  410588:	and	w0, w0, #0x4000
  41058c:	cmp	w0, #0x0
  410590:	b.eq	4105a0 <ferror@plt+0xda10>  // b.none
  410594:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410598:	add	x0, x0, #0xf18
  41059c:	bl	40db5c <ferror@plt+0xafcc>
  4105a0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4105a4:	add	x0, x0, #0xec8
  4105a8:	ldr	w0, [x0]
  4105ac:	cmp	w0, #0x0
  4105b0:	b.ne	4105dc <ferror@plt+0xda4c>  // b.any
  4105b4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4105b8:	add	x0, x0, #0xed8
  4105bc:	ldr	w0, [x0]
  4105c0:	cmp	w0, #0x0
  4105c4:	b.ne	4105dc <ferror@plt+0xda4c>  // b.any
  4105c8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4105cc:	add	x0, x0, #0xedc
  4105d0:	ldr	w0, [x0]
  4105d4:	cmp	w0, #0x0
  4105d8:	b.eq	4105e0 <ferror@plt+0xda50>  // b.none
  4105dc:	bl	403818 <ferror@plt+0xc88>
  4105e0:	bl	404d90 <ferror@plt+0x2200>
  4105e4:	mov	w0, #0x0                   	// #0
  4105e8:	ldp	x29, x30, [sp], #112
  4105ec:	ret
  4105f0:	stp	x29, x30, [sp, #-48]!
  4105f4:	mov	x29, sp
  4105f8:	str	w0, [sp, #28]
  4105fc:	str	x1, [sp, #16]
  410600:	mov	x0, #0x18                  	// #24
  410604:	bl	402660 <malloc@plt>
  410608:	str	x0, [sp, #40]
  41060c:	ldr	x0, [sp, #40]
  410610:	cmp	x0, #0x0
  410614:	b.ne	41061c <ferror@plt+0xda8c>  // b.any
  410618:	bl	4027e0 <abort@plt>
  41061c:	ldr	x0, [sp, #40]
  410620:	ldr	w1, [sp, #28]
  410624:	str	w1, [x0]
  410628:	ldr	x0, [sp, #40]
  41062c:	ldr	x1, [sp, #16]
  410630:	str	x1, [x0, #16]
  410634:	ldr	x0, [sp, #40]
  410638:	str	xzr, [x0, #8]
  41063c:	ldr	x0, [sp, #40]
  410640:	ldp	x29, x30, [sp], #48
  410644:	ret
  410648:	stp	x29, x30, [sp, #-32]!
  41064c:	mov	x29, sp
  410650:	str	x0, [sp, #24]
  410654:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  410658:	add	x0, x0, #0xe90
  41065c:	ldr	x3, [x0]
  410660:	ldr	x2, [sp, #24]
  410664:	adrp	x0, 422000 <ferror@plt+0x1f470>
  410668:	add	x1, x0, #0x6c0
  41066c:	mov	x0, x3
  410670:	bl	402b50 <fprintf@plt>
  410674:	nop
  410678:	ldp	x29, x30, [sp], #32
  41067c:	ret
  410680:	sub	sp, sp, #0x20
  410684:	str	x0, [sp, #24]
  410688:	str	w1, [sp, #20]
  41068c:	str	x2, [sp, #8]
  410690:	ldr	x0, [sp, #24]
  410694:	cmp	x0, #0x0
  410698:	b.ne	4106a8 <ferror@plt+0xdb18>  // b.any
  41069c:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4106a0:	add	x0, x0, #0x9c0
  4106a4:	str	x0, [sp, #24]
  4106a8:	nop
  4106ac:	add	sp, sp, #0x20
  4106b0:	ret
  4106b4:	sub	sp, sp, #0x7a0
  4106b8:	stp	x29, x30, [sp]
  4106bc:	mov	x29, sp
  4106c0:	str	wzr, [sp, #1892]
  4106c4:	str	wzr, [sp, #1876]
  4106c8:	add	x0, sp, #0x658
  4106cc:	str	x0, [sp, #1936]
  4106d0:	ldr	x0, [sp, #1936]
  4106d4:	str	x0, [sp, #1928]
  4106d8:	add	x0, sp, #0x18
  4106dc:	str	x0, [sp, #1920]
  4106e0:	ldr	x0, [sp, #1920]
  4106e4:	str	x0, [sp, #1912]
  4106e8:	mov	x0, #0xc8                  	// #200
  4106ec:	str	x0, [sp, #1904]
  4106f0:	str	wzr, [sp, #1948]
  4106f4:	str	wzr, [sp, #1944]
  4106f8:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4106fc:	add	x0, x0, #0x740
  410700:	str	wzr, [x0]
  410704:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  410708:	add	x0, x0, #0x744
  41070c:	mov	w1, #0xfffffffe            	// #-2
  410710:	str	w1, [x0]
  410714:	b	410724 <ferror@plt+0xdb94>
  410718:	ldr	x0, [sp, #1928]
  41071c:	add	x0, x0, #0x1
  410720:	str	x0, [sp, #1928]
  410724:	ldr	w0, [sp, #1948]
  410728:	sxtb	w1, w0
  41072c:	ldr	x0, [sp, #1928]
  410730:	strb	w1, [x0]
  410734:	ldr	x0, [sp, #1904]
  410738:	sub	x0, x0, #0x1
  41073c:	ldr	x1, [sp, #1936]
  410740:	add	x0, x1, x0
  410744:	ldr	x1, [sp, #1928]
  410748:	cmp	x1, x0
  41074c:	b.cc	4108d8 <ferror@plt+0xdd48>  // b.lo, b.ul, b.last
  410750:	ldr	x1, [sp, #1928]
  410754:	ldr	x0, [sp, #1936]
  410758:	sub	x0, x1, x0
  41075c:	add	x0, x0, #0x1
  410760:	str	x0, [sp, #1864]
  410764:	ldr	x1, [sp, #1904]
  410768:	mov	x0, #0x270f                	// #9999
  41076c:	cmp	x1, x0
  410770:	b.gt	411188 <ferror@plt+0xe5f8>
  410774:	ldr	x0, [sp, #1904]
  410778:	lsl	x0, x0, #1
  41077c:	str	x0, [sp, #1904]
  410780:	ldr	x1, [sp, #1904]
  410784:	mov	x0, #0x2710                	// #10000
  410788:	cmp	x1, x0
  41078c:	b.le	410798 <ferror@plt+0xdc08>
  410790:	mov	x0, #0x2710                	// #10000
  410794:	str	x0, [sp, #1904]
  410798:	ldr	x0, [sp, #1936]
  41079c:	str	x0, [sp, #1856]
  4107a0:	ldr	x1, [sp, #1904]
  4107a4:	mov	x0, x1
  4107a8:	lsl	x0, x0, #3
  4107ac:	add	x0, x0, x1
  4107b0:	add	x0, x0, #0x7
  4107b4:	bl	402660 <malloc@plt>
  4107b8:	str	x0, [sp, #1848]
  4107bc:	ldr	x0, [sp, #1848]
  4107c0:	cmp	x0, #0x0
  4107c4:	b.eq	411190 <ferror@plt+0xe600>  // b.none
  4107c8:	ldr	x2, [sp, #1848]
  4107cc:	ldr	x0, [sp, #1864]
  4107d0:	ldr	x1, [sp, #1936]
  4107d4:	mov	x3, x2
  4107d8:	mov	x2, x0
  4107dc:	mov	x0, x3
  4107e0:	bl	402430 <memcpy@plt>
  4107e4:	ldr	x0, [sp, #1848]
  4107e8:	str	x0, [sp, #1936]
  4107ec:	ldr	x0, [sp, #1904]
  4107f0:	add	x0, x0, #0x7
  4107f4:	str	x0, [sp, #1840]
  4107f8:	ldr	x0, [sp, #1840]
  4107fc:	add	x1, x0, #0x7
  410800:	cmp	x0, #0x0
  410804:	csel	x0, x1, x0, lt  // lt = tstop
  410808:	asr	x0, x0, #3
  41080c:	lsl	x0, x0, #3
  410810:	ldr	x1, [sp, #1848]
  410814:	add	x0, x1, x0
  410818:	str	x0, [sp, #1848]
  41081c:	ldr	x2, [sp, #1848]
  410820:	ldr	x0, [sp, #1864]
  410824:	lsl	x0, x0, #3
  410828:	ldr	x1, [sp, #1920]
  41082c:	mov	x3, x2
  410830:	mov	x2, x0
  410834:	mov	x0, x3
  410838:	bl	402430 <memcpy@plt>
  41083c:	ldr	x0, [sp, #1848]
  410840:	str	x0, [sp, #1920]
  410844:	ldr	x0, [sp, #1904]
  410848:	lsl	x0, x0, #3
  41084c:	add	x0, x0, #0x7
  410850:	str	x0, [sp, #1832]
  410854:	ldr	x0, [sp, #1832]
  410858:	add	x1, x0, #0x7
  41085c:	cmp	x0, #0x0
  410860:	csel	x0, x1, x0, lt  // lt = tstop
  410864:	asr	x0, x0, #3
  410868:	lsl	x0, x0, #3
  41086c:	ldr	x1, [sp, #1848]
  410870:	add	x0, x1, x0
  410874:	str	x0, [sp, #1848]
  410878:	add	x0, sp, #0x658
  41087c:	ldr	x1, [sp, #1856]
  410880:	cmp	x1, x0
  410884:	b.eq	410890 <ferror@plt+0xdd00>  // b.none
  410888:	ldr	x0, [sp, #1856]
  41088c:	bl	4028e0 <free@plt>
  410890:	ldr	x0, [sp, #1864]
  410894:	sub	x0, x0, #0x1
  410898:	ldr	x1, [sp, #1936]
  41089c:	add	x0, x1, x0
  4108a0:	str	x0, [sp, #1928]
  4108a4:	ldr	x0, [sp, #1864]
  4108a8:	lsl	x0, x0, #3
  4108ac:	sub	x0, x0, #0x8
  4108b0:	ldr	x1, [sp, #1920]
  4108b4:	add	x0, x1, x0
  4108b8:	str	x0, [sp, #1912]
  4108bc:	ldr	x0, [sp, #1904]
  4108c0:	sub	x0, x0, #0x1
  4108c4:	ldr	x1, [sp, #1936]
  4108c8:	add	x0, x1, x0
  4108cc:	ldr	x1, [sp, #1928]
  4108d0:	cmp	x1, x0
  4108d4:	b.cs	411170 <ferror@plt+0xe5e0>  // b.hs, b.nlast
  4108d8:	ldr	w0, [sp, #1948]
  4108dc:	cmp	w0, #0x23
  4108e0:	b.eq	411164 <ferror@plt+0xe5d4>  // b.none
  4108e4:	nop
  4108e8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4108ec:	add	x1, x0, #0x800
  4108f0:	ldrsw	x0, [sp, #1948]
  4108f4:	ldrsb	w0, [x1, x0]
  4108f8:	str	w0, [sp, #1900]
  4108fc:	ldr	w0, [sp, #1900]
  410900:	cmn	w0, #0x12
  410904:	b.eq	410a78 <ferror@plt+0xdee8>  // b.none
  410908:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41090c:	add	x0, x0, #0x744
  410910:	ldr	w0, [x0]
  410914:	cmn	w0, #0x2
  410918:	b.ne	410930 <ferror@plt+0xdda0>  // b.any
  41091c:	bl	411434 <ferror@plt+0xe8a4>
  410920:	mov	w1, w0
  410924:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  410928:	add	x0, x0, #0x744
  41092c:	str	w1, [x0]
  410930:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  410934:	add	x0, x0, #0x744
  410938:	ldr	w0, [x0]
  41093c:	cmp	w0, #0x0
  410940:	b.gt	41095c <ferror@plt+0xddcc>
  410944:	str	wzr, [sp, #1892]
  410948:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41094c:	add	x0, x0, #0x744
  410950:	ldr	w1, [sp, #1892]
  410954:	str	w1, [x0]
  410958:	b	4109ac <ferror@plt+0xde1c>
  41095c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  410960:	add	x0, x0, #0x744
  410964:	ldr	w0, [x0]
  410968:	cmp	w0, #0x0
  41096c:	b.lt	4109a4 <ferror@plt+0xde14>  // b.tstop
  410970:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  410974:	add	x0, x0, #0x744
  410978:	ldr	w0, [x0]
  41097c:	cmp	w0, #0x10e
  410980:	b.gt	4109a4 <ferror@plt+0xde14>
  410984:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  410988:	add	x0, x0, #0x744
  41098c:	ldr	w2, [x0]
  410990:	adrp	x0, 422000 <ferror@plt+0x1f470>
  410994:	add	x1, x0, #0x6f0
  410998:	sxtw	x0, w2
  41099c:	ldrsb	w0, [x1, x0]
  4109a0:	b	4109a8 <ferror@plt+0xde18>
  4109a4:	mov	w0, #0x2                   	// #2
  4109a8:	str	w0, [sp, #1892]
  4109ac:	ldr	w1, [sp, #1900]
  4109b0:	ldr	w0, [sp, #1892]
  4109b4:	add	w0, w1, w0
  4109b8:	str	w0, [sp, #1900]
  4109bc:	ldr	w0, [sp, #1900]
  4109c0:	cmp	w0, #0x0
  4109c4:	b.lt	410a80 <ferror@plt+0xdef0>  // b.tstop
  4109c8:	ldr	w0, [sp, #1900]
  4109cc:	cmp	w0, #0x54
  4109d0:	b.gt	410a80 <ferror@plt+0xdef0>
  4109d4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4109d8:	add	x1, x0, #0x8e8
  4109dc:	ldrsw	x0, [sp, #1900]
  4109e0:	ldrsb	w0, [x1, x0]
  4109e4:	mov	w1, w0
  4109e8:	ldr	w0, [sp, #1892]
  4109ec:	cmp	w0, w1
  4109f0:	b.ne	410a80 <ferror@plt+0xdef0>  // b.any
  4109f4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4109f8:	add	x1, x0, #0x890
  4109fc:	ldrsw	x0, [sp, #1900]
  410a00:	ldrsb	w0, [x1, x0]
  410a04:	str	w0, [sp, #1900]
  410a08:	ldr	w0, [sp, #1900]
  410a0c:	cmp	w0, #0x0
  410a10:	b.gt	410a24 <ferror@plt+0xde94>
  410a14:	ldr	w0, [sp, #1900]
  410a18:	neg	w0, w0
  410a1c:	str	w0, [sp, #1900]
  410a20:	b	410aa8 <ferror@plt+0xdf18>
  410a24:	ldr	w0, [sp, #1944]
  410a28:	cmp	w0, #0x0
  410a2c:	b.eq	410a3c <ferror@plt+0xdeac>  // b.none
  410a30:	ldr	w0, [sp, #1944]
  410a34:	sub	w0, w0, #0x1
  410a38:	str	w0, [sp, #1944]
  410a3c:	ldr	w0, [sp, #1900]
  410a40:	str	w0, [sp, #1948]
  410a44:	ldr	x0, [sp, #1912]
  410a48:	add	x0, x0, #0x8
  410a4c:	str	x0, [sp, #1912]
  410a50:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  410a54:	add	x0, x0, #0x748
  410a58:	ldr	x1, [x0]
  410a5c:	ldr	x0, [sp, #1912]
  410a60:	str	x1, [x0]
  410a64:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  410a68:	add	x0, x0, #0x744
  410a6c:	mov	w1, #0xfffffffe            	// #-2
  410a70:	str	w1, [x0]
  410a74:	b	410718 <ferror@plt+0xdb88>
  410a78:	nop
  410a7c:	b	410a84 <ferror@plt+0xdef4>
  410a80:	nop
  410a84:	adrp	x0, 422000 <ferror@plt+0x1f470>
  410a88:	add	x1, x0, #0x840
  410a8c:	ldrsw	x0, [sp, #1948]
  410a90:	ldrsb	w0, [x1, x0]
  410a94:	str	w0, [sp, #1900]
  410a98:	ldr	w0, [sp, #1900]
  410a9c:	cmp	w0, #0x0
  410aa0:	b.eq	410f4c <ferror@plt+0xe3bc>  // b.none
  410aa4:	nop
  410aa8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  410aac:	add	x1, x0, #0x9a0
  410ab0:	ldrsw	x0, [sp, #1900]
  410ab4:	ldrsb	w0, [x1, x0]
  410ab8:	str	w0, [sp, #1876]
  410abc:	mov	w1, #0x1                   	// #1
  410ac0:	ldr	w0, [sp, #1876]
  410ac4:	sub	w0, w1, w0
  410ac8:	sxtw	x0, w0
  410acc:	lsl	x0, x0, #3
  410ad0:	ldr	x1, [sp, #1912]
  410ad4:	add	x0, x1, x0
  410ad8:	ldr	x0, [x0]
  410adc:	str	x0, [sp, #1880]
  410ae0:	ldr	w0, [sp, #1900]
  410ae4:	sub	w0, w0, #0x2
  410ae8:	cmp	w0, #0x1d
  410aec:	b.hi	410e60 <ferror@plt+0xe2d0>  // b.pmore
  410af0:	adrp	x1, 422000 <ferror@plt+0x1f470>
  410af4:	add	x1, x1, #0xa54
  410af8:	ldr	w0, [x1, w0, uxtw #2]
  410afc:	adr	x1, 410b08 <ferror@plt+0xdf78>
  410b00:	add	x0, x1, w0, sxtw #2
  410b04:	br	x0
  410b08:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  410b0c:	add	x0, x0, #0x840
  410b10:	ldr	x0, [x0]
  410b14:	ldr	x1, [sp, #1912]
  410b18:	ldr	x1, [x1]
  410b1c:	str	x1, [x0]
  410b20:	ldr	x0, [sp, #1912]
  410b24:	ldr	x0, [x0]
  410b28:	str	x0, [sp, #1880]
  410b2c:	b	410e64 <ferror@plt+0xe2d4>
  410b30:	str	xzr, [sp, #1880]
  410b34:	b	410e64 <ferror@plt+0xe2d4>
  410b38:	ldr	x0, [sp, #1912]
  410b3c:	sub	x0, x0, #0x10
  410b40:	ldr	x0, [x0]
  410b44:	mov	x1, x0
  410b48:	mov	w0, #0x2                   	// #2
  410b4c:	bl	4105f0 <ferror@plt+0xda60>
  410b50:	str	x0, [sp, #1880]
  410b54:	ldr	x0, [sp, #1912]
  410b58:	ldr	x1, [x0]
  410b5c:	ldr	x0, [sp, #1880]
  410b60:	str	x1, [x0, #8]
  410b64:	b	410e64 <ferror@plt+0xe2d4>
  410b68:	ldr	x0, [sp, #1912]
  410b6c:	sub	x0, x0, #0x10
  410b70:	ldr	x0, [x0]
  410b74:	mov	x1, x0
  410b78:	mov	w0, #0x3                   	// #3
  410b7c:	bl	4105f0 <ferror@plt+0xda60>
  410b80:	str	x0, [sp, #1880]
  410b84:	ldr	x0, [sp, #1912]
  410b88:	ldr	x1, [x0]
  410b8c:	ldr	x0, [sp, #1880]
  410b90:	str	x1, [x0, #8]
  410b94:	b	410e64 <ferror@plt+0xe2d4>
  410b98:	ldr	x0, [sp, #1912]
  410b9c:	sub	x0, x0, #0x8
  410ba0:	ldr	x0, [x0]
  410ba4:	mov	x1, x0
  410ba8:	mov	w0, #0x3                   	// #3
  410bac:	bl	4105f0 <ferror@plt+0xda60>
  410bb0:	str	x0, [sp, #1880]
  410bb4:	ldr	x0, [sp, #1912]
  410bb8:	ldr	x1, [x0]
  410bbc:	ldr	x0, [sp, #1880]
  410bc0:	str	x1, [x0, #8]
  410bc4:	b	410e64 <ferror@plt+0xe2d4>
  410bc8:	ldr	x0, [sp, #1912]
  410bcc:	ldur	x0, [x0, #-8]
  410bd0:	str	x0, [sp, #1880]
  410bd4:	b	410e64 <ferror@plt+0xe2d4>
  410bd8:	ldr	x0, [sp, #1912]
  410bdc:	ldr	x0, [x0]
  410be0:	mov	x1, x0
  410be4:	mov	w0, #0x4                   	// #4
  410be8:	bl	4105f0 <ferror@plt+0xda60>
  410bec:	str	x0, [sp, #1880]
  410bf0:	b	410e64 <ferror@plt+0xe2d4>
  410bf4:	ldr	x0, [sp, #1912]
  410bf8:	ldr	x0, [x0]
  410bfc:	mov	x1, x0
  410c00:	mov	w0, #0x0                   	// #0
  410c04:	bl	4105f0 <ferror@plt+0xda60>
  410c08:	str	x0, [sp, #1880]
  410c0c:	b	410e64 <ferror@plt+0xe2d4>
  410c10:	ldr	x0, [sp, #1912]
  410c14:	ldr	x0, [x0]
  410c18:	mov	x1, x0
  410c1c:	mov	w0, #0x1                   	// #1
  410c20:	bl	4105f0 <ferror@plt+0xda60>
  410c24:	str	x0, [sp, #1880]
  410c28:	b	410e64 <ferror@plt+0xe2d4>
  410c2c:	ldr	x0, [sp, #1912]
  410c30:	ldr	x0, [x0]
  410c34:	mov	x1, x0
  410c38:	mov	w0, #0x5                   	// #5
  410c3c:	bl	4105f0 <ferror@plt+0xda60>
  410c40:	str	x0, [sp, #1880]
  410c44:	b	410e64 <ferror@plt+0xe2d4>
  410c48:	ldr	x0, [sp, #1912]
  410c4c:	ldr	x0, [x0]
  410c50:	mov	x1, x0
  410c54:	mov	w0, #0x6                   	// #6
  410c58:	bl	4105f0 <ferror@plt+0xda60>
  410c5c:	str	x0, [sp, #1880]
  410c60:	b	410e64 <ferror@plt+0xe2d4>
  410c64:	ldr	x0, [sp, #1912]
  410c68:	ldr	x0, [x0]
  410c6c:	mov	x1, x0
  410c70:	mov	w0, #0x6                   	// #6
  410c74:	bl	4105f0 <ferror@plt+0xda60>
  410c78:	mov	x1, x0
  410c7c:	mov	w0, #0x4                   	// #4
  410c80:	bl	4105f0 <ferror@plt+0xda60>
  410c84:	str	x0, [sp, #1880]
  410c88:	b	410e64 <ferror@plt+0xe2d4>
  410c8c:	ldr	x0, [sp, #1912]
  410c90:	ldr	x0, [x0]
  410c94:	mov	x1, x0
  410c98:	mov	w0, #0x5                   	// #5
  410c9c:	bl	4105f0 <ferror@plt+0xda60>
  410ca0:	mov	x1, x0
  410ca4:	mov	w0, #0x4                   	// #4
  410ca8:	bl	4105f0 <ferror@plt+0xda60>
  410cac:	str	x0, [sp, #1880]
  410cb0:	b	410e64 <ferror@plt+0xe2d4>
  410cb4:	ldr	x0, [sp, #1912]
  410cb8:	ldr	x0, [x0]
  410cbc:	mov	x1, x0
  410cc0:	mov	w0, #0x0                   	// #0
  410cc4:	bl	4105f0 <ferror@plt+0xda60>
  410cc8:	str	x0, [sp, #1880]
  410ccc:	b	410e64 <ferror@plt+0xe2d4>
  410cd0:	ldr	x0, [sp, #1912]
  410cd4:	ldr	x0, [x0]
  410cd8:	mov	x1, x0
  410cdc:	mov	w0, #0x0                   	// #0
  410ce0:	bl	4105f0 <ferror@plt+0xda60>
  410ce4:	mov	x1, x0
  410ce8:	mov	w0, #0x4                   	// #4
  410cec:	bl	4105f0 <ferror@plt+0xda60>
  410cf0:	str	x0, [sp, #1880]
  410cf4:	b	410e64 <ferror@plt+0xe2d4>
  410cf8:	ldr	x0, [sp, #1912]
  410cfc:	ldr	x0, [x0]
  410d00:	mov	x1, x0
  410d04:	mov	w0, #0x7                   	// #7
  410d08:	bl	4105f0 <ferror@plt+0xda60>
  410d0c:	str	x0, [sp, #1880]
  410d10:	b	410e64 <ferror@plt+0xe2d4>
  410d14:	ldr	x0, [sp, #1912]
  410d18:	ldr	x0, [x0]
  410d1c:	mov	x1, x0
  410d20:	mov	w0, #0x8                   	// #8
  410d24:	bl	4105f0 <ferror@plt+0xda60>
  410d28:	str	x0, [sp, #1880]
  410d2c:	b	410e64 <ferror@plt+0xe2d4>
  410d30:	ldr	x0, [sp, #1912]
  410d34:	ldr	x0, [x0]
  410d38:	mov	x1, x0
  410d3c:	mov	w0, #0x8                   	// #8
  410d40:	bl	4105f0 <ferror@plt+0xda60>
  410d44:	mov	x1, x0
  410d48:	mov	w0, #0x4                   	// #4
  410d4c:	bl	4105f0 <ferror@plt+0xda60>
  410d50:	str	x0, [sp, #1880]
  410d54:	b	410e64 <ferror@plt+0xe2d4>
  410d58:	ldr	x0, [sp, #1912]
  410d5c:	ldr	x0, [x0]
  410d60:	mov	x1, x0
  410d64:	mov	w0, #0x7                   	// #7
  410d68:	bl	4105f0 <ferror@plt+0xda60>
  410d6c:	mov	x1, x0
  410d70:	mov	w0, #0x4                   	// #4
  410d74:	bl	4105f0 <ferror@plt+0xda60>
  410d78:	str	x0, [sp, #1880]
  410d7c:	b	410e64 <ferror@plt+0xe2d4>
  410d80:	ldr	x0, [sp, #1912]
  410d84:	ldr	x0, [x0]
  410d88:	mov	x1, x0
  410d8c:	mov	w0, #0x1                   	// #1
  410d90:	bl	4105f0 <ferror@plt+0xda60>
  410d94:	str	x0, [sp, #1880]
  410d98:	b	410e64 <ferror@plt+0xe2d4>
  410d9c:	ldr	x0, [sp, #1912]
  410da0:	ldr	x0, [x0]
  410da4:	mov	x1, x0
  410da8:	mov	w0, #0x1                   	// #1
  410dac:	bl	4105f0 <ferror@plt+0xda60>
  410db0:	mov	x1, x0
  410db4:	mov	w0, #0x4                   	// #4
  410db8:	bl	4105f0 <ferror@plt+0xda60>
  410dbc:	str	x0, [sp, #1880]
  410dc0:	b	410e64 <ferror@plt+0xe2d4>
  410dc4:	ldr	x0, [sp, #1912]
  410dc8:	ldr	x0, [x0]
  410dcc:	mov	x1, x0
  410dd0:	mov	w0, #0xa                   	// #10
  410dd4:	bl	4105f0 <ferror@plt+0xda60>
  410dd8:	str	x0, [sp, #1880]
  410ddc:	b	410e64 <ferror@plt+0xe2d4>
  410de0:	ldr	x0, [sp, #1912]
  410de4:	ldr	x0, [x0]
  410de8:	mov	x1, x0
  410dec:	mov	w0, #0xa                   	// #10
  410df0:	bl	4105f0 <ferror@plt+0xda60>
  410df4:	mov	x1, x0
  410df8:	mov	w0, #0x4                   	// #4
  410dfc:	bl	4105f0 <ferror@plt+0xda60>
  410e00:	str	x0, [sp, #1880]
  410e04:	b	410e64 <ferror@plt+0xe2d4>
  410e08:	ldr	x0, [sp, #1912]
  410e0c:	ldr	x0, [x0]
  410e10:	mov	x1, x0
  410e14:	mov	w0, #0xb                   	// #11
  410e18:	bl	4105f0 <ferror@plt+0xda60>
  410e1c:	str	x0, [sp, #1880]
  410e20:	b	410e64 <ferror@plt+0xe2d4>
  410e24:	ldr	x0, [sp, #1912]
  410e28:	ldr	x0, [x0]
  410e2c:	mov	x1, x0
  410e30:	mov	w0, #0xb                   	// #11
  410e34:	bl	4105f0 <ferror@plt+0xda60>
  410e38:	mov	x1, x0
  410e3c:	mov	w0, #0x4                   	// #4
  410e40:	bl	4105f0 <ferror@plt+0xda60>
  410e44:	str	x0, [sp, #1880]
  410e48:	b	410e64 <ferror@plt+0xe2d4>
  410e4c:	mov	x1, #0x0                   	// #0
  410e50:	mov	w0, #0x9                   	// #9
  410e54:	bl	4105f0 <ferror@plt+0xda60>
  410e58:	str	x0, [sp, #1880]
  410e5c:	b	410e64 <ferror@plt+0xe2d4>
  410e60:	nop
  410e64:	ldrsw	x0, [sp, #1876]
  410e68:	lsl	x0, x0, #3
  410e6c:	neg	x0, x0
  410e70:	ldr	x1, [sp, #1912]
  410e74:	add	x0, x1, x0
  410e78:	str	x0, [sp, #1912]
  410e7c:	ldrsw	x0, [sp, #1876]
  410e80:	neg	x0, x0
  410e84:	ldr	x1, [sp, #1928]
  410e88:	add	x0, x1, x0
  410e8c:	str	x0, [sp, #1928]
  410e90:	str	wzr, [sp, #1876]
  410e94:	ldr	x0, [sp, #1912]
  410e98:	add	x0, x0, #0x8
  410e9c:	str	x0, [sp, #1912]
  410ea0:	ldr	x0, [sp, #1912]
  410ea4:	ldr	x1, [sp, #1880]
  410ea8:	str	x1, [x0]
  410eac:	adrp	x0, 422000 <ferror@plt+0x1f470>
  410eb0:	add	x1, x0, #0x980
  410eb4:	ldrsw	x0, [sp, #1900]
  410eb8:	ldrsb	w0, [x1, x0]
  410ebc:	sub	w0, w0, #0x18
  410ec0:	str	w0, [sp, #1828]
  410ec4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  410ec8:	add	x1, x0, #0x880
  410ecc:	ldrsw	x0, [sp, #1828]
  410ed0:	ldrsb	w0, [x1, x0]
  410ed4:	mov	w1, w0
  410ed8:	ldr	x0, [sp, #1928]
  410edc:	ldrsb	w0, [x0]
  410ee0:	add	w0, w1, w0
  410ee4:	str	w0, [sp, #1824]
  410ee8:	ldr	w0, [sp, #1824]
  410eec:	cmp	w0, #0x0
  410ef0:	b.lt	410f34 <ferror@plt+0xe3a4>  // b.tstop
  410ef4:	ldr	w0, [sp, #1824]
  410ef8:	cmp	w0, #0x54
  410efc:	b.gt	410f34 <ferror@plt+0xe3a4>
  410f00:	adrp	x0, 422000 <ferror@plt+0x1f470>
  410f04:	add	x1, x0, #0x8e8
  410f08:	ldrsw	x0, [sp, #1824]
  410f0c:	ldrsb	w1, [x1, x0]
  410f10:	ldr	x0, [sp, #1928]
  410f14:	ldrsb	w0, [x0]
  410f18:	cmp	w1, w0
  410f1c:	b.ne	410f34 <ferror@plt+0xe3a4>  // b.any
  410f20:	adrp	x0, 422000 <ferror@plt+0x1f470>
  410f24:	add	x1, x0, #0x890
  410f28:	ldrsw	x0, [sp, #1824]
  410f2c:	ldrsb	w0, [x1, x0]
  410f30:	b	410f44 <ferror@plt+0xe3b4>
  410f34:	adrp	x0, 422000 <ferror@plt+0x1f470>
  410f38:	add	x1, x0, #0x888
  410f3c:	ldrsw	x0, [sp, #1828]
  410f40:	ldrsb	w0, [x1, x0]
  410f44:	str	w0, [sp, #1948]
  410f48:	b	410718 <ferror@plt+0xdb88>
  410f4c:	nop
  410f50:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  410f54:	add	x0, x0, #0x744
  410f58:	ldr	w0, [x0]
  410f5c:	cmn	w0, #0x2
  410f60:	b.eq	410fb4 <ferror@plt+0xe424>  // b.none
  410f64:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  410f68:	add	x0, x0, #0x744
  410f6c:	ldr	w0, [x0]
  410f70:	cmp	w0, #0x0
  410f74:	b.lt	410fac <ferror@plt+0xe41c>  // b.tstop
  410f78:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  410f7c:	add	x0, x0, #0x744
  410f80:	ldr	w0, [x0]
  410f84:	cmp	w0, #0x10e
  410f88:	b.gt	410fac <ferror@plt+0xe41c>
  410f8c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  410f90:	add	x0, x0, #0x744
  410f94:	ldr	w2, [x0]
  410f98:	adrp	x0, 422000 <ferror@plt+0x1f470>
  410f9c:	add	x1, x0, #0x6f0
  410fa0:	sxtw	x0, w2
  410fa4:	ldrsb	w0, [x1, x0]
  410fa8:	b	410fb8 <ferror@plt+0xe428>
  410fac:	mov	w0, #0x2                   	// #2
  410fb0:	b	410fb8 <ferror@plt+0xe428>
  410fb4:	mov	w0, #0xfffffffe            	// #-2
  410fb8:	str	w0, [sp, #1892]
  410fbc:	ldr	w0, [sp, #1944]
  410fc0:	cmp	w0, #0x0
  410fc4:	b.ne	410ff0 <ferror@plt+0xe460>  // b.any
  410fc8:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  410fcc:	add	x0, x0, #0x740
  410fd0:	ldr	w0, [x0]
  410fd4:	add	w1, w0, #0x1
  410fd8:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  410fdc:	add	x0, x0, #0x740
  410fe0:	str	w1, [x0]
  410fe4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  410fe8:	add	x0, x0, #0x9d0
  410fec:	bl	410648 <ferror@plt+0xdab8>
  410ff0:	ldr	w0, [sp, #1944]
  410ff4:	cmp	w0, #0x3
  410ff8:	b.ne	411050 <ferror@plt+0xe4c0>  // b.any
  410ffc:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  411000:	add	x0, x0, #0x744
  411004:	ldr	w0, [x0]
  411008:	cmp	w0, #0x0
  41100c:	b.gt	411028 <ferror@plt+0xe498>
  411010:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  411014:	add	x0, x0, #0x744
  411018:	ldr	w0, [x0]
  41101c:	cmp	w0, #0x0
  411020:	b.ne	411050 <ferror@plt+0xe4c0>  // b.any
  411024:	b	41117c <ferror@plt+0xe5ec>
  411028:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41102c:	add	x2, x0, #0x748
  411030:	ldr	w1, [sp, #1892]
  411034:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411038:	add	x0, x0, #0x9e0
  41103c:	bl	410680 <ferror@plt+0xdaf0>
  411040:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  411044:	add	x0, x0, #0x744
  411048:	mov	w1, #0xfffffffe            	// #-2
  41104c:	str	w1, [x0]
  411050:	nop
  411054:	mov	w0, #0x3                   	// #3
  411058:	str	w0, [sp, #1944]
  41105c:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411060:	add	x1, x0, #0x800
  411064:	ldrsw	x0, [sp, #1948]
  411068:	ldrsb	w0, [x1, x0]
  41106c:	str	w0, [sp, #1900]
  411070:	ldr	w0, [sp, #1900]
  411074:	cmn	w0, #0x12
  411078:	b.eq	4110d8 <ferror@plt+0xe548>  // b.none
  41107c:	ldr	w0, [sp, #1900]
  411080:	add	w0, w0, #0x1
  411084:	str	w0, [sp, #1900]
  411088:	ldr	w0, [sp, #1900]
  41108c:	cmp	w0, #0x0
  411090:	b.lt	4110d8 <ferror@plt+0xe548>  // b.tstop
  411094:	ldr	w0, [sp, #1900]
  411098:	cmp	w0, #0x54
  41109c:	b.gt	4110d8 <ferror@plt+0xe548>
  4110a0:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4110a4:	add	x1, x0, #0x8e8
  4110a8:	ldrsw	x0, [sp, #1900]
  4110ac:	ldrsb	w0, [x1, x0]
  4110b0:	cmp	w0, #0x1
  4110b4:	b.ne	4110d8 <ferror@plt+0xe548>  // b.any
  4110b8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4110bc:	add	x1, x0, #0x890
  4110c0:	ldrsw	x0, [sp, #1900]
  4110c4:	ldrsb	w0, [x1, x0]
  4110c8:	str	w0, [sp, #1900]
  4110cc:	ldr	w0, [sp, #1900]
  4110d0:	cmp	w0, #0x0
  4110d4:	b.gt	411134 <ferror@plt+0xe5a4>
  4110d8:	ldr	x1, [sp, #1928]
  4110dc:	ldr	x0, [sp, #1936]
  4110e0:	cmp	x1, x0
  4110e4:	b.eq	411178 <ferror@plt+0xe5e8>  // b.none
  4110e8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4110ec:	add	x1, x0, #0x940
  4110f0:	ldrsw	x0, [sp, #1948]
  4110f4:	ldrsb	w0, [x1, x0]
  4110f8:	ldr	x2, [sp, #1912]
  4110fc:	mov	w1, w0
  411100:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411104:	add	x0, x0, #0x9f8
  411108:	bl	410680 <ferror@plt+0xdaf0>
  41110c:	ldr	x0, [sp, #1912]
  411110:	sub	x0, x0, #0x8
  411114:	str	x0, [sp, #1912]
  411118:	ldr	x0, [sp, #1928]
  41111c:	sub	x0, x0, #0x1
  411120:	str	x0, [sp, #1928]
  411124:	ldr	x0, [sp, #1928]
  411128:	ldrsb	w0, [x0]
  41112c:	str	w0, [sp, #1948]
  411130:	b	41105c <ferror@plt+0xe4cc>
  411134:	nop
  411138:	ldr	x0, [sp, #1912]
  41113c:	add	x0, x0, #0x8
  411140:	str	x0, [sp, #1912]
  411144:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  411148:	add	x0, x0, #0x748
  41114c:	ldr	x1, [x0]
  411150:	ldr	x0, [sp, #1912]
  411154:	str	x1, [x0]
  411158:	ldr	w0, [sp, #1900]
  41115c:	str	w0, [sp, #1948]
  411160:	b	410718 <ferror@plt+0xdb88>
  411164:	nop
  411168:	str	wzr, [sp, #1896]
  41116c:	b	4111a8 <ferror@plt+0xe618>
  411170:	nop
  411174:	b	41117c <ferror@plt+0xe5ec>
  411178:	nop
  41117c:	mov	w0, #0x1                   	// #1
  411180:	str	w0, [sp, #1896]
  411184:	b	4111a8 <ferror@plt+0xe618>
  411188:	nop
  41118c:	b	411194 <ferror@plt+0xe604>
  411190:	nop
  411194:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411198:	add	x0, x0, #0xa08
  41119c:	bl	410648 <ferror@plt+0xdab8>
  4111a0:	mov	w0, #0x2                   	// #2
  4111a4:	str	w0, [sp, #1896]
  4111a8:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4111ac:	add	x0, x0, #0x744
  4111b0:	ldr	w0, [x0]
  4111b4:	cmn	w0, #0x2
  4111b8:	b.eq	411224 <ferror@plt+0xe694>  // b.none
  4111bc:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4111c0:	add	x0, x0, #0x744
  4111c4:	ldr	w0, [x0]
  4111c8:	cmp	w0, #0x0
  4111cc:	b.lt	411204 <ferror@plt+0xe674>  // b.tstop
  4111d0:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4111d4:	add	x0, x0, #0x744
  4111d8:	ldr	w0, [x0]
  4111dc:	cmp	w0, #0x10e
  4111e0:	b.gt	411204 <ferror@plt+0xe674>
  4111e4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4111e8:	add	x0, x0, #0x744
  4111ec:	ldr	w2, [x0]
  4111f0:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4111f4:	add	x1, x0, #0x6f0
  4111f8:	sxtw	x0, w2
  4111fc:	ldrsb	w0, [x1, x0]
  411200:	b	411208 <ferror@plt+0xe678>
  411204:	mov	w0, #0x2                   	// #2
  411208:	str	w0, [sp, #1892]
  41120c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  411210:	add	x2, x0, #0x748
  411214:	ldr	w1, [sp, #1892]
  411218:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41121c:	add	x0, x0, #0xa20
  411220:	bl	410680 <ferror@plt+0xdaf0>
  411224:	ldrsw	x0, [sp, #1876]
  411228:	lsl	x0, x0, #3
  41122c:	neg	x0, x0
  411230:	ldr	x1, [sp, #1912]
  411234:	add	x0, x1, x0
  411238:	str	x0, [sp, #1912]
  41123c:	ldrsw	x0, [sp, #1876]
  411240:	neg	x0, x0
  411244:	ldr	x1, [sp, #1928]
  411248:	add	x0, x1, x0
  41124c:	str	x0, [sp, #1928]
  411250:	b	41129c <ferror@plt+0xe70c>
  411254:	ldr	x0, [sp, #1928]
  411258:	ldrsb	w0, [x0]
  41125c:	mov	w2, w0
  411260:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411264:	add	x1, x0, #0x940
  411268:	sxtw	x0, w2
  41126c:	ldrsb	w0, [x1, x0]
  411270:	ldr	x2, [sp, #1912]
  411274:	mov	w1, w0
  411278:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41127c:	add	x0, x0, #0xa40
  411280:	bl	410680 <ferror@plt+0xdaf0>
  411284:	ldr	x0, [sp, #1912]
  411288:	sub	x0, x0, #0x8
  41128c:	str	x0, [sp, #1912]
  411290:	ldr	x0, [sp, #1928]
  411294:	sub	x0, x0, #0x1
  411298:	str	x0, [sp, #1928]
  41129c:	ldr	x1, [sp, #1928]
  4112a0:	ldr	x0, [sp, #1936]
  4112a4:	cmp	x1, x0
  4112a8:	b.ne	411254 <ferror@plt+0xe6c4>  // b.any
  4112ac:	add	x0, sp, #0x658
  4112b0:	ldr	x1, [sp, #1936]
  4112b4:	cmp	x1, x0
  4112b8:	b.eq	4112c4 <ferror@plt+0xe734>  // b.none
  4112bc:	ldr	x0, [sp, #1936]
  4112c0:	bl	4028e0 <free@plt>
  4112c4:	ldr	w0, [sp, #1896]
  4112c8:	ldp	x29, x30, [sp]
  4112cc:	add	sp, sp, #0x7a0
  4112d0:	ret
  4112d4:	sub	sp, sp, #0x30
  4112d8:	str	x0, [sp, #8]
  4112dc:	ldr	x0, [sp, #8]
  4112e0:	ldr	x0, [x0]
  4112e4:	str	x0, [sp, #32]
  4112e8:	b	4112f8 <ferror@plt+0xe768>
  4112ec:	ldr	x0, [sp, #32]
  4112f0:	add	x0, x0, #0x1
  4112f4:	str	x0, [sp, #32]
  4112f8:	ldr	x0, [sp, #32]
  4112fc:	ldrb	w0, [x0]
  411300:	cmp	w0, #0x20
  411304:	b.eq	4112ec <ferror@plt+0xe75c>  // b.none
  411308:	ldr	x0, [sp, #32]
  41130c:	ldrb	w0, [x0]
  411310:	cmp	w0, #0x9
  411314:	b.eq	4112ec <ferror@plt+0xe75c>  // b.none
  411318:	ldr	x0, [sp, #32]
  41131c:	ldrb	w0, [x0]
  411320:	cmp	w0, #0x0
  411324:	b.ne	41133c <ferror@plt+0xe7ac>  // b.any
  411328:	ldr	x0, [sp, #8]
  41132c:	ldr	x1, [sp, #32]
  411330:	str	x1, [x0]
  411334:	mov	x0, #0x0                   	// #0
  411338:	b	41142c <ferror@plt+0xe89c>
  41133c:	ldr	x0, [sp, #32]
  411340:	str	x0, [sp, #40]
  411344:	b	4113c4 <ferror@plt+0xe834>
  411348:	ldr	x0, [sp, #32]
  41134c:	ldrb	w0, [x0]
  411350:	cmp	w0, #0x5c
  411354:	b.ne	4113b8 <ferror@plt+0xe828>  // b.any
  411358:	ldr	x0, [sp, #32]
  41135c:	str	x0, [sp, #24]
  411360:	b	411380 <ferror@plt+0xe7f0>
  411364:	ldr	x0, [sp, #24]
  411368:	ldurb	w1, [x0, #-1]
  41136c:	ldr	x0, [sp, #24]
  411370:	strb	w1, [x0]
  411374:	ldr	x0, [sp, #24]
  411378:	sub	x0, x0, #0x1
  41137c:	str	x0, [sp, #24]
  411380:	ldr	x1, [sp, #24]
  411384:	ldr	x0, [sp, #40]
  411388:	cmp	x1, x0
  41138c:	b.ne	411364 <ferror@plt+0xe7d4>  // b.any
  411390:	ldr	x0, [sp, #32]
  411394:	add	x0, x0, #0x1
  411398:	str	x0, [sp, #32]
  41139c:	ldr	x0, [sp, #40]
  4113a0:	add	x0, x0, #0x1
  4113a4:	str	x0, [sp, #40]
  4113a8:	ldr	x0, [sp, #32]
  4113ac:	ldrb	w0, [x0]
  4113b0:	cmp	w0, #0x0
  4113b4:	b.eq	4113f8 <ferror@plt+0xe868>  // b.none
  4113b8:	ldr	x0, [sp, #32]
  4113bc:	add	x0, x0, #0x1
  4113c0:	str	x0, [sp, #32]
  4113c4:	ldr	x0, [sp, #32]
  4113c8:	ldrb	w0, [x0]
  4113cc:	cmp	w0, #0x0
  4113d0:	b.eq	4113fc <ferror@plt+0xe86c>  // b.none
  4113d4:	ldr	x0, [sp, #32]
  4113d8:	ldrb	w0, [x0]
  4113dc:	cmp	w0, #0x20
  4113e0:	b.eq	4113fc <ferror@plt+0xe86c>  // b.none
  4113e4:	ldr	x0, [sp, #32]
  4113e8:	ldrb	w0, [x0]
  4113ec:	cmp	w0, #0x9
  4113f0:	b.ne	411348 <ferror@plt+0xe7b8>  // b.any
  4113f4:	b	4113fc <ferror@plt+0xe86c>
  4113f8:	nop
  4113fc:	ldr	x0, [sp, #32]
  411400:	ldrb	w0, [x0]
  411404:	cmp	w0, #0x0
  411408:	b.eq	41141c <ferror@plt+0xe88c>  // b.none
  41140c:	ldr	x0, [sp, #32]
  411410:	add	x1, x0, #0x1
  411414:	str	x1, [sp, #32]
  411418:	strb	wzr, [x0]
  41141c:	ldr	x0, [sp, #8]
  411420:	ldr	x1, [sp, #32]
  411424:	str	x1, [x0]
  411428:	ldr	x0, [sp, #40]
  41142c:	add	sp, sp, #0x30
  411430:	ret
  411434:	stp	x29, x30, [sp, #-32]!
  411438:	mov	x29, sp
  41143c:	b	41161c <ferror@plt+0xea8c>
  411440:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  411444:	add	x0, x0, #0x5d8
  411448:	str	xzr, [x0]
  41144c:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  411450:	add	x0, x0, #0x848
  411454:	ldr	w1, [x0]
  411458:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  41145c:	add	x0, x0, #0x830
  411460:	ldr	w0, [x0]
  411464:	cmp	w1, w0
  411468:	b.ge	4114c0 <ferror@plt+0xe930>  // b.tcont
  41146c:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  411470:	add	x0, x0, #0x828
  411474:	ldr	x1, [x0]
  411478:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  41147c:	add	x0, x0, #0x848
  411480:	ldr	w0, [x0]
  411484:	sxtw	x0, w0
  411488:	lsl	x0, x0, #3
  41148c:	add	x0, x1, x0
  411490:	ldr	x1, [x0]
  411494:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  411498:	add	x0, x0, #0x5d8
  41149c:	str	x1, [x0]
  4114a0:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4114a4:	add	x0, x0, #0x848
  4114a8:	ldr	w0, [x0]
  4114ac:	add	w1, w0, #0x1
  4114b0:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4114b4:	add	x0, x0, #0x848
  4114b8:	str	w1, [x0]
  4114bc:	b	41161c <ferror@plt+0xea8c>
  4114c0:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4114c4:	add	x0, x0, #0x838
  4114c8:	ldr	x0, [x0]
  4114cc:	cmp	x0, #0x0
  4114d0:	b.eq	411614 <ferror@plt+0xea84>  // b.none
  4114d4:	b	4115fc <ferror@plt+0xea6c>
  4114d8:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4114dc:	add	x0, x0, #0x838
  4114e0:	ldr	x0, [x0]
  4114e4:	mov	x2, x0
  4114e8:	mov	w1, #0x400                 	// #1024
  4114ec:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4114f0:	add	x0, x0, #0x850
  4114f4:	bl	402b60 <fgets@plt>
  4114f8:	cmp	x0, #0x0
  4114fc:	b.ne	411508 <ferror@plt+0xe978>  // b.any
  411500:	mov	w0, #0x0                   	// #0
  411504:	b	411be8 <ferror@plt+0xf058>
  411508:	mov	x1, #0x400                 	// #1024
  41150c:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  411510:	add	x0, x0, #0x850
  411514:	bl	4024d0 <strnlen@plt>
  411518:	str	x0, [sp, #16]
  41151c:	ldr	x0, [sp, #16]
  411520:	cmp	x0, #0x0
  411524:	b.ne	411554 <ferror@plt+0xe9c4>  // b.any
  411528:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  41152c:	add	x0, x0, #0xe90
  411530:	ldr	x0, [x0]
  411534:	mov	x3, x0
  411538:	mov	x2, #0xd                   	// #13
  41153c:	mov	x1, #0x1                   	// #1
  411540:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411544:	add	x0, x0, #0xad0
  411548:	bl	402950 <fwrite@plt>
  41154c:	mov	w0, #0xffffffff            	// #-1
  411550:	bl	402470 <exit@plt>
  411554:	ldr	x0, [sp, #16]
  411558:	cmp	x0, #0x3fe
  41155c:	b.ls	41158c <ferror@plt+0xe9fc>  // b.plast
  411560:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  411564:	add	x0, x0, #0xe90
  411568:	ldr	x0, [x0]
  41156c:	mov	x3, x0
  411570:	mov	x2, #0x18                  	// #24
  411574:	mov	x1, #0x1                   	// #1
  411578:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41157c:	add	x0, x0, #0xae0
  411580:	bl	402950 <fwrite@plt>
  411584:	mov	w0, #0xffffffff            	// #-1
  411588:	bl	402470 <exit@plt>
  41158c:	ldr	x0, [sp, #16]
  411590:	sub	x0, x0, #0x1
  411594:	adrp	x1, 43f000 <stdin@@GLIBC_2.17+0x2150>
  411598:	add	x1, x1, #0x850
  41159c:	ldrb	w0, [x1, x0]
  4115a0:	cmp	w0, #0xa
  4115a4:	b.ne	4115bc <ferror@plt+0xea2c>  // b.any
  4115a8:	ldr	x0, [sp, #16]
  4115ac:	sub	x0, x0, #0x1
  4115b0:	adrp	x1, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4115b4:	add	x1, x1, #0x850
  4115b8:	strb	wzr, [x1, x0]
  4115bc:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4115c0:	add	x0, x0, #0x850
  4115c4:	ldrb	w0, [x0]
  4115c8:	cmp	w0, #0x23
  4115cc:	b.eq	4115fc <ferror@plt+0xea6c>  // b.none
  4115d0:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4115d4:	add	x0, x0, #0x850
  4115d8:	ldrb	w0, [x0]
  4115dc:	cmp	w0, #0x30
  4115e0:	b.ne	4115e8 <ferror@plt+0xea58>  // b.any
  4115e4:	b	4115fc <ferror@plt+0xea6c>
  4115e8:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4115ec:	add	x0, x0, #0x5d8
  4115f0:	adrp	x1, 43f000 <stdin@@GLIBC_2.17+0x2150>
  4115f4:	add	x1, x1, #0x850
  4115f8:	str	x1, [x0]
  4115fc:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  411600:	add	x0, x0, #0x5d8
  411604:	ldr	x0, [x0]
  411608:	cmp	x0, #0x0
  41160c:	b.eq	4114d8 <ferror@plt+0xe948>  // b.none
  411610:	b	41161c <ferror@plt+0xea8c>
  411614:	mov	w0, #0x0                   	// #0
  411618:	b	411be8 <ferror@plt+0xf058>
  41161c:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  411620:	add	x0, x0, #0x5d8
  411624:	ldr	x0, [x0]
  411628:	ldrb	w0, [x0]
  41162c:	cmp	w0, #0x0
  411630:	b.eq	411440 <ferror@plt+0xe8b0>  // b.none
  411634:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  411638:	add	x0, x0, #0x5d8
  41163c:	bl	4112d4 <ferror@plt+0xe744>
  411640:	str	x0, [sp, #24]
  411644:	ldr	x0, [sp, #24]
  411648:	cmp	x0, #0x0
  41164c:	b.eq	41161c <ferror@plt+0xea8c>  // b.none
  411650:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411654:	add	x1, x0, #0xb00
  411658:	ldr	x0, [sp, #24]
  41165c:	bl	402860 <strcmp@plt>
  411660:	cmp	w0, #0x0
  411664:	b.eq	411680 <ferror@plt+0xeaf0>  // b.none
  411668:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41166c:	add	x1, x0, #0xb08
  411670:	ldr	x0, [sp, #24]
  411674:	bl	402860 <strcmp@plt>
  411678:	cmp	w0, #0x0
  41167c:	b.ne	411688 <ferror@plt+0xeaf8>  // b.any
  411680:	mov	w0, #0x21                  	// #33
  411684:	b	411be8 <ferror@plt+0xf058>
  411688:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41168c:	add	x1, x0, #0xb10
  411690:	ldr	x0, [sp, #24]
  411694:	bl	402860 <strcmp@plt>
  411698:	cmp	w0, #0x0
  41169c:	b.eq	4116d0 <ferror@plt+0xeb40>  // b.none
  4116a0:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4116a4:	add	x1, x0, #0xb18
  4116a8:	ldr	x0, [sp, #24]
  4116ac:	bl	402860 <strcmp@plt>
  4116b0:	cmp	w0, #0x0
  4116b4:	b.eq	4116d0 <ferror@plt+0xeb40>  // b.none
  4116b8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4116bc:	add	x1, x0, #0xb20
  4116c0:	ldr	x0, [sp, #24]
  4116c4:	bl	402860 <strcmp@plt>
  4116c8:	cmp	w0, #0x0
  4116cc:	b.ne	4116d8 <ferror@plt+0xeb48>  // b.any
  4116d0:	mov	w0, #0x26                  	// #38
  4116d4:	b	411be8 <ferror@plt+0xf058>
  4116d8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4116dc:	add	x1, x0, #0xb28
  4116e0:	ldr	x0, [sp, #24]
  4116e4:	bl	402860 <strcmp@plt>
  4116e8:	cmp	w0, #0x0
  4116ec:	b.eq	411720 <ferror@plt+0xeb90>  // b.none
  4116f0:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4116f4:	add	x1, x0, #0xb30
  4116f8:	ldr	x0, [sp, #24]
  4116fc:	bl	402860 <strcmp@plt>
  411700:	cmp	w0, #0x0
  411704:	b.eq	411720 <ferror@plt+0xeb90>  // b.none
  411708:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41170c:	add	x1, x0, #0xb38
  411710:	ldr	x0, [sp, #24]
  411714:	bl	402860 <strcmp@plt>
  411718:	cmp	w0, #0x0
  41171c:	b.ne	411728 <ferror@plt+0xeb98>  // b.any
  411720:	mov	w0, #0x7c                  	// #124
  411724:	b	411be8 <ferror@plt+0xf058>
  411728:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41172c:	add	x1, x0, #0xb40
  411730:	ldr	x0, [sp, #24]
  411734:	bl	402860 <strcmp@plt>
  411738:	cmp	w0, #0x0
  41173c:	b.ne	411748 <ferror@plt+0xebb8>  // b.any
  411740:	mov	w0, #0x28                  	// #40
  411744:	b	411be8 <ferror@plt+0xf058>
  411748:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41174c:	add	x1, x0, #0xb48
  411750:	ldr	x0, [sp, #24]
  411754:	bl	402860 <strcmp@plt>
  411758:	cmp	w0, #0x0
  41175c:	b.ne	411768 <ferror@plt+0xebd8>  // b.any
  411760:	mov	w0, #0x29                  	// #41
  411764:	b	411be8 <ferror@plt+0xf058>
  411768:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41176c:	add	x1, x0, #0xb50
  411770:	ldr	x0, [sp, #24]
  411774:	bl	402860 <strcmp@plt>
  411778:	cmp	w0, #0x0
  41177c:	b.ne	411798 <ferror@plt+0xec08>  // b.any
  411780:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  411784:	add	x0, x0, #0x5d0
  411788:	mov	w1, #0x103                 	// #259
  41178c:	str	w1, [x0]
  411790:	mov	w0, #0x103                 	// #259
  411794:	b	411be8 <ferror@plt+0xf058>
  411798:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41179c:	add	x1, x0, #0xb58
  4117a0:	ldr	x0, [sp, #24]
  4117a4:	bl	402860 <strcmp@plt>
  4117a8:	cmp	w0, #0x0
  4117ac:	b.ne	4117c8 <ferror@plt+0xec38>  // b.any
  4117b0:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4117b4:	add	x0, x0, #0x5d0
  4117b8:	mov	w1, #0x104                 	// #260
  4117bc:	str	w1, [x0]
  4117c0:	mov	w0, #0x104                 	// #260
  4117c4:	b	411be8 <ferror@plt+0xf058>
  4117c8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4117cc:	add	x1, x0, #0xb60
  4117d0:	ldr	x0, [sp, #24]
  4117d4:	bl	402860 <strcmp@plt>
  4117d8:	cmp	w0, #0x0
  4117dc:	b.ne	4117f8 <ferror@plt+0xec68>  // b.any
  4117e0:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4117e4:	add	x0, x0, #0x5d0
  4117e8:	mov	w1, #0x105                 	// #261
  4117ec:	str	w1, [x0]
  4117f0:	mov	w0, #0x105                 	// #261
  4117f4:	b	411be8 <ferror@plt+0xf058>
  4117f8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4117fc:	add	x1, x0, #0xb68
  411800:	ldr	x0, [sp, #24]
  411804:	bl	402860 <strcmp@plt>
  411808:	cmp	w0, #0x0
  41180c:	b.ne	411828 <ferror@plt+0xec98>  // b.any
  411810:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  411814:	add	x0, x0, #0x5d0
  411818:	mov	w1, #0x106                 	// #262
  41181c:	str	w1, [x0]
  411820:	mov	w0, #0x106                 	// #262
  411824:	b	411be8 <ferror@plt+0xf058>
  411828:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41182c:	add	x1, x0, #0xb70
  411830:	ldr	x0, [sp, #24]
  411834:	bl	402860 <strcmp@plt>
  411838:	cmp	w0, #0x0
  41183c:	b.ne	411858 <ferror@plt+0xecc8>  // b.any
  411840:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  411844:	add	x0, x0, #0x5d0
  411848:	mov	w1, #0x10c                 	// #268
  41184c:	str	w1, [x0]
  411850:	mov	w0, #0x10c                 	// #268
  411854:	b	411be8 <ferror@plt+0xf058>
  411858:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41185c:	add	x1, x0, #0xb78
  411860:	ldr	x0, [sp, #24]
  411864:	bl	402860 <strcmp@plt>
  411868:	cmp	w0, #0x0
  41186c:	b.ne	411888 <ferror@plt+0xecf8>  // b.any
  411870:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  411874:	add	x0, x0, #0x5d0
  411878:	mov	w1, #0x10e                 	// #270
  41187c:	str	w1, [x0]
  411880:	mov	w0, #0x10e                 	// #270
  411884:	b	411be8 <ferror@plt+0xf058>
  411888:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41188c:	add	x1, x0, #0xb80
  411890:	ldr	x0, [sp, #24]
  411894:	bl	402860 <strcmp@plt>
  411898:	cmp	w0, #0x0
  41189c:	b.eq	4118d0 <ferror@plt+0xed40>  // b.none
  4118a0:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4118a4:	add	x1, x0, #0xb88
  4118a8:	ldr	x0, [sp, #24]
  4118ac:	bl	402860 <strcmp@plt>
  4118b0:	cmp	w0, #0x0
  4118b4:	b.eq	4118d0 <ferror@plt+0xed40>  // b.none
  4118b8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4118bc:	add	x1, x0, #0xb90
  4118c0:	ldr	x0, [sp, #24]
  4118c4:	bl	402860 <strcmp@plt>
  4118c8:	cmp	w0, #0x0
  4118cc:	b.ne	4118d8 <ferror@plt+0xed48>  // b.any
  4118d0:	mov	w0, #0x108                 	// #264
  4118d4:	b	411be8 <ferror@plt+0xf058>
  4118d8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4118dc:	add	x1, x0, #0xb98
  4118e0:	ldr	x0, [sp, #24]
  4118e4:	bl	402860 <strcmp@plt>
  4118e8:	cmp	w0, #0x0
  4118ec:	b.eq	411920 <ferror@plt+0xed90>  // b.none
  4118f0:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4118f4:	add	x1, x0, #0xba0
  4118f8:	ldr	x0, [sp, #24]
  4118fc:	bl	402860 <strcmp@plt>
  411900:	cmp	w0, #0x0
  411904:	b.eq	411920 <ferror@plt+0xed90>  // b.none
  411908:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41190c:	add	x1, x0, #0xba8
  411910:	ldr	x0, [sp, #24]
  411914:	bl	402860 <strcmp@plt>
  411918:	cmp	w0, #0x0
  41191c:	b.ne	411928 <ferror@plt+0xed98>  // b.any
  411920:	mov	w0, #0x107                 	// #263
  411924:	b	411be8 <ferror@plt+0xf058>
  411928:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41192c:	add	x1, x0, #0xbb0
  411930:	ldr	x0, [sp, #24]
  411934:	bl	402860 <strcmp@plt>
  411938:	cmp	w0, #0x0
  41193c:	b.eq	411970 <ferror@plt+0xede0>  // b.none
  411940:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411944:	add	x1, x0, #0xbb8
  411948:	ldr	x0, [sp, #24]
  41194c:	bl	402860 <strcmp@plt>
  411950:	cmp	w0, #0x0
  411954:	b.eq	411970 <ferror@plt+0xede0>  // b.none
  411958:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41195c:	add	x1, x0, #0xbc0
  411960:	ldr	x0, [sp, #24]
  411964:	bl	402860 <strcmp@plt>
  411968:	cmp	w0, #0x0
  41196c:	b.ne	411978 <ferror@plt+0xede8>  // b.any
  411970:	mov	w0, #0x109                 	// #265
  411974:	b	411be8 <ferror@plt+0xf058>
  411978:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41197c:	add	x1, x0, #0xbc8
  411980:	ldr	x0, [sp, #24]
  411984:	bl	402860 <strcmp@plt>
  411988:	cmp	w0, #0x0
  41198c:	b.eq	4119c0 <ferror@plt+0xee30>  // b.none
  411990:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411994:	add	x1, x0, #0xbd0
  411998:	ldr	x0, [sp, #24]
  41199c:	bl	402860 <strcmp@plt>
  4119a0:	cmp	w0, #0x0
  4119a4:	b.eq	4119c0 <ferror@plt+0xee30>  // b.none
  4119a8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4119ac:	add	x1, x0, #0xbd8
  4119b0:	ldr	x0, [sp, #24]
  4119b4:	bl	402860 <strcmp@plt>
  4119b8:	cmp	w0, #0x0
  4119bc:	b.ne	4119c8 <ferror@plt+0xee38>  // b.any
  4119c0:	mov	w0, #0x3d                  	// #61
  4119c4:	b	411be8 <ferror@plt+0xf058>
  4119c8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4119cc:	add	x1, x0, #0xbe0
  4119d0:	ldr	x0, [sp, #24]
  4119d4:	bl	402860 <strcmp@plt>
  4119d8:	cmp	w0, #0x0
  4119dc:	b.eq	4119f8 <ferror@plt+0xee68>  // b.none
  4119e0:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4119e4:	add	x1, x0, #0xbe8
  4119e8:	ldr	x0, [sp, #24]
  4119ec:	bl	402860 <strcmp@plt>
  4119f0:	cmp	w0, #0x0
  4119f4:	b.ne	411a00 <ferror@plt+0xee70>  // b.any
  4119f8:	mov	w0, #0x3e                  	// #62
  4119fc:	b	411be8 <ferror@plt+0xf058>
  411a00:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411a04:	add	x1, x0, #0xbf0
  411a08:	ldr	x0, [sp, #24]
  411a0c:	bl	402860 <strcmp@plt>
  411a10:	cmp	w0, #0x0
  411a14:	b.eq	411a30 <ferror@plt+0xeea0>  // b.none
  411a18:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411a1c:	add	x1, x0, #0xbf8
  411a20:	ldr	x0, [sp, #24]
  411a24:	bl	402860 <strcmp@plt>
  411a28:	cmp	w0, #0x0
  411a2c:	b.ne	411a38 <ferror@plt+0xeea8>  // b.any
  411a30:	mov	w0, #0x3c                  	// #60
  411a34:	b	411be8 <ferror@plt+0xf058>
  411a38:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411a3c:	add	x1, x0, #0xc00
  411a40:	ldr	x0, [sp, #24]
  411a44:	bl	402860 <strcmp@plt>
  411a48:	cmp	w0, #0x0
  411a4c:	b.ne	411a68 <ferror@plt+0xeed8>  // b.any
  411a50:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  411a54:	add	x0, x0, #0x5d0
  411a58:	mov	w1, #0x10a                 	// #266
  411a5c:	str	w1, [x0]
  411a60:	mov	w0, #0x10a                 	// #266
  411a64:	b	411be8 <ferror@plt+0xf058>
  411a68:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  411a6c:	add	x0, x0, #0x5d0
  411a70:	ldr	w0, [x0]
  411a74:	cmp	w0, #0x10c
  411a78:	b.ne	411adc <ferror@plt+0xef4c>  // b.any
  411a7c:	ldr	x0, [sp, #24]
  411a80:	bl	407044 <ferror@plt+0x44b4>
  411a84:	mov	x1, x0
  411a88:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  411a8c:	add	x0, x0, #0x748
  411a90:	str	x1, [x0]
  411a94:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  411a98:	add	x0, x0, #0x748
  411a9c:	ldr	x0, [x0]
  411aa0:	cmp	x0, #0x0
  411aa4:	b.ne	411ad4 <ferror@plt+0xef44>  // b.any
  411aa8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  411aac:	add	x0, x0, #0xe90
  411ab0:	ldr	x0, [x0]
  411ab4:	mov	x3, x0
  411ab8:	mov	x2, #0x15                  	// #21
  411abc:	mov	x1, #0x1                   	// #1
  411ac0:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411ac4:	add	x0, x0, #0xc10
  411ac8:	bl	402950 <fwrite@plt>
  411acc:	mov	w0, #0x1                   	// #1
  411ad0:	bl	402470 <exit@plt>
  411ad4:	mov	w0, #0x10b                 	// #267
  411ad8:	b	411be8 <ferror@plt+0xf058>
  411adc:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  411ae0:	add	x0, x0, #0x5d0
  411ae4:	ldr	w0, [x0]
  411ae8:	cmp	w0, #0x10e
  411aec:	b.ne	411b4c <ferror@plt+0xefbc>  // b.any
  411af0:	ldr	x0, [sp, #24]
  411af4:	bl	407b90 <ferror@plt+0x5000>
  411af8:	mov	x1, x0
  411afc:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  411b00:	add	x0, x0, #0x748
  411b04:	str	x1, [x0]
  411b08:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  411b0c:	add	x0, x0, #0x748
  411b10:	ldr	x0, [x0]
  411b14:	cmp	x0, #0x0
  411b18:	b.ne	411b44 <ferror@plt+0xefb4>  // b.any
  411b1c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  411b20:	add	x0, x0, #0xe90
  411b24:	ldr	x3, [x0]
  411b28:	ldr	x2, [sp, #24]
  411b2c:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411b30:	add	x1, x0, #0xc28
  411b34:	mov	x0, x3
  411b38:	bl	402b50 <fprintf@plt>
  411b3c:	mov	w0, #0x1                   	// #1
  411b40:	bl	402470 <exit@plt>
  411b44:	mov	w0, #0x10d                 	// #269
  411b48:	b	411be8 <ferror@plt+0xf058>
  411b4c:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  411b50:	add	x0, x0, #0x5d0
  411b54:	ldr	w0, [x0]
  411b58:	cmp	w0, #0x106
  411b5c:	b.eq	411b74 <ferror@plt+0xefe4>  // b.none
  411b60:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  411b64:	add	x0, x0, #0x5d0
  411b68:	ldr	w0, [x0]
  411b6c:	cmp	w0, #0x105
  411b70:	b.ne	411b7c <ferror@plt+0xefec>  // b.any
  411b74:	mov	w0, #0x1                   	// #1
  411b78:	b	411b80 <ferror@plt+0xeff0>
  411b7c:	mov	w0, #0x0                   	// #0
  411b80:	and	w0, w0, #0x1
  411b84:	and	w0, w0, #0xff
  411b88:	mov	w1, w0
  411b8c:	ldr	x0, [sp, #24]
  411b90:	bl	407178 <ferror@plt+0x45e8>
  411b94:	mov	x1, x0
  411b98:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  411b9c:	add	x0, x0, #0x748
  411ba0:	str	x1, [x0]
  411ba4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  411ba8:	add	x0, x0, #0x748
  411bac:	ldr	x0, [x0]
  411bb0:	cmp	x0, #0x0
  411bb4:	b.ne	411be4 <ferror@plt+0xf054>  // b.any
  411bb8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  411bbc:	add	x0, x0, #0xe90
  411bc0:	ldr	x0, [x0]
  411bc4:	mov	x3, x0
  411bc8:	mov	x2, #0x1e                  	// #30
  411bcc:	mov	x1, #0x1                   	// #1
  411bd0:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411bd4:	add	x0, x0, #0xc40
  411bd8:	bl	402950 <fwrite@plt>
  411bdc:	mov	w0, #0x1                   	// #1
  411be0:	bl	402470 <exit@plt>
  411be4:	mov	w0, #0x102                 	// #258
  411be8:	ldp	x29, x30, [sp], #32
  411bec:	ret
  411bf0:	stp	x29, x30, [sp, #-48]!
  411bf4:	mov	x29, sp
  411bf8:	str	x0, [sp, #40]
  411bfc:	str	w1, [sp, #36]
  411c00:	str	x2, [sp, #24]
  411c04:	str	x3, [sp, #16]
  411c08:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  411c0c:	add	x0, x0, #0x830
  411c10:	ldr	w1, [sp, #36]
  411c14:	str	w1, [x0]
  411c18:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  411c1c:	add	x0, x0, #0x828
  411c20:	ldr	x1, [sp, #24]
  411c24:	str	x1, [x0]
  411c28:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  411c2c:	add	x0, x0, #0x838
  411c30:	ldr	x1, [sp, #16]
  411c34:	str	x1, [x0]
  411c38:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  411c3c:	add	x0, x0, #0x840
  411c40:	ldr	x1, [sp, #40]
  411c44:	str	x1, [x0]
  411c48:	bl	4106b4 <ferror@plt+0xdb24>
  411c4c:	cmp	w0, #0x0
  411c50:	b.eq	411c80 <ferror@plt+0xf0f0>  // b.none
  411c54:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  411c58:	add	x0, x0, #0xe90
  411c5c:	ldr	x0, [x0]
  411c60:	mov	x3, x0
  411c64:	mov	x2, #0x8                   	// #8
  411c68:	mov	x1, #0x1                   	// #1
  411c6c:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411c70:	add	x0, x0, #0xc60
  411c74:	bl	402950 <fwrite@plt>
  411c78:	mov	w0, #0xffffffff            	// #-1
  411c7c:	b	411c84 <ferror@plt+0xf0f4>
  411c80:	mov	w0, #0x0                   	// #0
  411c84:	ldp	x29, x30, [sp], #48
  411c88:	ret
  411c8c:	sub	sp, sp, #0x10
  411c90:	str	x0, [sp, #8]
  411c94:	ldr	x0, [sp, #8]
  411c98:	ldr	w0, [x0, #4]
  411c9c:	add	sp, sp, #0x10
  411ca0:	ret
  411ca4:	sub	sp, sp, #0x10
  411ca8:	str	x0, [sp, #8]
  411cac:	ldr	x0, [sp, #8]
  411cb0:	add	x0, x0, #0x4
  411cb4:	add	sp, sp, #0x10
  411cb8:	ret
  411cbc:	stp	x29, x30, [sp, #-48]!
  411cc0:	mov	x29, sp
  411cc4:	str	w0, [sp, #44]
  411cc8:	str	x1, [sp, #32]
  411ccc:	str	x2, [sp, #24]
  411cd0:	str	w3, [sp, #40]
  411cd4:	ldr	w4, [sp, #40]
  411cd8:	ldr	x3, [sp, #24]
  411cdc:	ldr	x2, [sp, #32]
  411ce0:	mov	w1, #0x6                   	// #6
  411ce4:	ldr	w0, [sp, #44]
  411ce8:	bl	419624 <ferror@plt+0x16a94>
  411cec:	nop
  411cf0:	ldp	x29, x30, [sp], #48
  411cf4:	ret
  411cf8:	stp	x29, x30, [sp, #-48]!
  411cfc:	mov	x29, sp
  411d00:	str	w0, [sp, #44]
  411d04:	str	x1, [sp, #32]
  411d08:	str	x2, [sp, #24]
  411d0c:	str	x3, [sp, #16]
  411d10:	ldr	x4, [sp, #16]
  411d14:	ldr	x3, [sp, #24]
  411d18:	ldr	x2, [sp, #32]
  411d1c:	mov	w1, #0x6                   	// #6
  411d20:	ldr	w0, [sp, #44]
  411d24:	bl	41a378 <ferror@plt+0x177e8>
  411d28:	nop
  411d2c:	ldp	x29, x30, [sp], #48
  411d30:	ret
  411d34:	stp	x29, x30, [sp, #-48]!
  411d38:	mov	x29, sp
  411d3c:	str	w0, [sp, #44]
  411d40:	str	x1, [sp, #32]
  411d44:	str	x2, [sp, #24]
  411d48:	str	x3, [sp, #16]
  411d4c:	ldr	x4, [sp, #16]
  411d50:	ldr	x3, [sp, #24]
  411d54:	ldr	x2, [sp, #32]
  411d58:	mov	w1, #0x6                   	// #6
  411d5c:	ldr	w0, [sp, #44]
  411d60:	bl	419f3c <ferror@plt+0x173ac>
  411d64:	nop
  411d68:	ldp	x29, x30, [sp], #48
  411d6c:	ret
  411d70:	stp	x29, x30, [sp, #-320]!
  411d74:	mov	x29, sp
  411d78:	str	x19, [sp, #16]
  411d7c:	str	x0, [sp, #56]
  411d80:	str	x1, [sp, #48]
  411d84:	str	x2, [sp, #40]
  411d88:	add	x5, sp, #0xa0
  411d8c:	ldr	x4, [sp, #48]
  411d90:	ldr	x3, [sp, #56]
  411d94:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411d98:	add	x2, x0, #0xc78
  411d9c:	mov	x1, #0x80                  	// #128
  411da0:	mov	x0, x5
  411da4:	bl	4025e0 <snprintf@plt>
  411da8:	str	w0, [sp, #316]
  411dac:	ldr	w0, [sp, #316]
  411db0:	cmp	w0, #0x0
  411db4:	b.le	411dc4 <ferror@plt+0xf234>
  411db8:	ldr	w0, [sp, #316]
  411dbc:	cmp	w0, #0x7f
  411dc0:	b.ls	411df0 <ferror@plt+0xf260>  // b.plast
  411dc4:	adrp	x0, 438000 <ferror@plt+0x35470>
  411dc8:	ldr	x0, [x0, #3984]
  411dcc:	ldr	x0, [x0]
  411dd0:	mov	x3, x0
  411dd4:	mov	x2, #0x26                  	// #38
  411dd8:	mov	x1, #0x1                   	// #1
  411ddc:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411de0:	add	x0, x0, #0xc90
  411de4:	bl	402950 <fwrite@plt>
  411de8:	mov	w0, #0xffffffff            	// #-1
  411dec:	b	411fd8 <ferror@plt+0xf448>
  411df0:	add	x2, sp, #0xa0
  411df4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411df8:	add	x1, x0, #0xcb8
  411dfc:	mov	x0, x2
  411e00:	bl	4029c0 <fopen64@plt>
  411e04:	str	x0, [sp, #304]
  411e08:	ldr	x0, [sp, #304]
  411e0c:	cmp	x0, #0x0
  411e10:	b.ne	411e54 <ferror@plt+0xf2c4>  // b.any
  411e14:	adrp	x0, 438000 <ferror@plt+0x35470>
  411e18:	ldr	x0, [x0, #3984]
  411e1c:	ldr	x19, [x0]
  411e20:	bl	402b00 <__errno_location@plt>
  411e24:	ldr	w0, [x0]
  411e28:	bl	402790 <strerror@plt>
  411e2c:	mov	x1, x0
  411e30:	add	x0, sp, #0xa0
  411e34:	mov	x3, x1
  411e38:	mov	x2, x0
  411e3c:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411e40:	add	x1, x0, #0xcc0
  411e44:	mov	x0, x19
  411e48:	bl	402b50 <fprintf@plt>
  411e4c:	mov	w0, #0xffffffff            	// #-1
  411e50:	b	411fd8 <ferror@plt+0xf448>
  411e54:	add	x0, sp, #0x50
  411e58:	ldr	x2, [sp, #304]
  411e5c:	mov	w1, #0x50                  	// #80
  411e60:	bl	402b60 <fgets@plt>
  411e64:	cmp	x0, #0x0
  411e68:	b.ne	411ea0 <ferror@plt+0xf310>  // b.any
  411e6c:	adrp	x0, 438000 <ferror@plt+0x35470>
  411e70:	ldr	x0, [x0, #3984]
  411e74:	ldr	x4, [x0]
  411e78:	add	x0, sp, #0xa0
  411e7c:	mov	x3, x0
  411e80:	ldr	x2, [sp, #48]
  411e84:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411e88:	add	x1, x0, #0xcd0
  411e8c:	mov	x0, x4
  411e90:	bl	402b50 <fprintf@plt>
  411e94:	ldr	x0, [sp, #304]
  411e98:	bl	402620 <fclose@plt>
  411e9c:	b	411fb0 <ferror@plt+0xf420>
  411ea0:	add	x0, sp, #0x50
  411ea4:	mov	w1, #0xa                   	// #10
  411ea8:	bl	402930 <strchr@plt>
  411eac:	str	x0, [sp, #296]
  411eb0:	ldr	x0, [sp, #296]
  411eb4:	cmp	x0, #0x0
  411eb8:	b.eq	411ec4 <ferror@plt+0xf334>  // b.none
  411ebc:	ldr	x0, [sp, #296]
  411ec0:	strb	wzr, [x0]
  411ec4:	ldr	x0, [sp, #304]
  411ec8:	bl	402620 <fclose@plt>
  411ecc:	add	x1, sp, #0x48
  411ed0:	add	x0, sp, #0x50
  411ed4:	mov	w2, #0x0                   	// #0
  411ed8:	bl	402880 <strtol@plt>
  411edc:	str	x0, [sp, #288]
  411ee0:	ldr	x0, [sp, #72]
  411ee4:	ldrb	w0, [x0]
  411ee8:	cmp	w0, #0x0
  411eec:	b.ne	411f00 <ferror@plt+0xf370>  // b.any
  411ef0:	ldr	x1, [sp, #72]
  411ef4:	add	x0, sp, #0x50
  411ef8:	cmp	x1, x0
  411efc:	b.ne	411f30 <ferror@plt+0xf3a0>  // b.any
  411f00:	adrp	x0, 438000 <ferror@plt+0x35470>
  411f04:	ldr	x0, [x0, #3984]
  411f08:	ldr	x4, [x0]
  411f0c:	add	x1, sp, #0xa0
  411f10:	add	x0, sp, #0x50
  411f14:	mov	x3, x1
  411f18:	mov	x2, x0
  411f1c:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411f20:	add	x1, x0, #0xd00
  411f24:	mov	x0, x4
  411f28:	bl	402b50 <fprintf@plt>
  411f2c:	b	411fb0 <ferror@plt+0xf420>
  411f30:	ldr	x1, [sp, #288]
  411f34:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  411f38:	cmp	x1, x0
  411f3c:	b.eq	411f50 <ferror@plt+0xf3c0>  // b.none
  411f40:	ldr	x1, [sp, #288]
  411f44:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  411f48:	cmp	x1, x0
  411f4c:	b.ne	411f9c <ferror@plt+0xf40c>  // b.any
  411f50:	bl	402b00 <__errno_location@plt>
  411f54:	ldr	w0, [x0]
  411f58:	cmp	w0, #0x22
  411f5c:	b.ne	411f9c <ferror@plt+0xf40c>  // b.any
  411f60:	adrp	x0, 438000 <ferror@plt+0x35470>
  411f64:	ldr	x0, [x0, #3984]
  411f68:	ldr	x19, [x0]
  411f6c:	bl	402b00 <__errno_location@plt>
  411f70:	ldr	w0, [x0]
  411f74:	bl	402790 <strerror@plt>
  411f78:	mov	x1, x0
  411f7c:	add	x0, sp, #0xa0
  411f80:	mov	x3, x1
  411f84:	mov	x2, x0
  411f88:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411f8c:	add	x1, x0, #0xd28
  411f90:	mov	x0, x19
  411f94:	bl	402b50 <fprintf@plt>
  411f98:	b	411fb0 <ferror@plt+0xf420>
  411f9c:	ldr	x0, [sp, #40]
  411fa0:	ldr	x1, [sp, #288]
  411fa4:	str	x1, [x0]
  411fa8:	mov	w0, #0x0                   	// #0
  411fac:	b	411fd8 <ferror@plt+0xf448>
  411fb0:	adrp	x0, 438000 <ferror@plt+0x35470>
  411fb4:	ldr	x0, [x0, #3984]
  411fb8:	ldr	x3, [x0]
  411fbc:	add	x0, sp, #0xa0
  411fc0:	mov	x2, x0
  411fc4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  411fc8:	add	x1, x0, #0xd38
  411fcc:	mov	x0, x3
  411fd0:	bl	402b50 <fprintf@plt>
  411fd4:	mov	w0, #0xffffffff            	// #-1
  411fd8:	ldr	x19, [sp, #16]
  411fdc:	ldp	x29, x30, [sp], #320
  411fe0:	ret
  411fe4:	sub	sp, sp, #0x10
  411fe8:	strb	w0, [sp, #15]
  411fec:	ldrb	w0, [sp, #15]
  411ff0:	cmp	w0, #0x40
  411ff4:	b.ls	412010 <ferror@plt+0xf480>  // b.plast
  411ff8:	ldrb	w0, [sp, #15]
  411ffc:	cmp	w0, #0x46
  412000:	b.hi	412010 <ferror@plt+0xf480>  // b.pmore
  412004:	ldrb	w0, [sp, #15]
  412008:	sub	w0, w0, #0x37
  41200c:	b	41205c <ferror@plt+0xf4cc>
  412010:	ldrb	w0, [sp, #15]
  412014:	cmp	w0, #0x60
  412018:	b.ls	412034 <ferror@plt+0xf4a4>  // b.plast
  41201c:	ldrb	w0, [sp, #15]
  412020:	cmp	w0, #0x66
  412024:	b.hi	412034 <ferror@plt+0xf4a4>  // b.pmore
  412028:	ldrb	w0, [sp, #15]
  41202c:	sub	w0, w0, #0x57
  412030:	b	41205c <ferror@plt+0xf4cc>
  412034:	ldrb	w0, [sp, #15]
  412038:	cmp	w0, #0x2f
  41203c:	b.ls	412058 <ferror@plt+0xf4c8>  // b.plast
  412040:	ldrb	w0, [sp, #15]
  412044:	cmp	w0, #0x39
  412048:	b.hi	412058 <ferror@plt+0xf4c8>  // b.pmore
  41204c:	ldrb	w0, [sp, #15]
  412050:	sub	w0, w0, #0x30
  412054:	b	41205c <ferror@plt+0xf4cc>
  412058:	mov	w0, #0xffffffff            	// #-1
  41205c:	add	sp, sp, #0x10
  412060:	ret
  412064:	stp	x29, x30, [sp, #-64]!
  412068:	mov	x29, sp
  41206c:	str	x0, [sp, #40]
  412070:	str	x1, [sp, #32]
  412074:	str	w2, [sp, #28]
  412078:	ldr	x0, [sp, #32]
  41207c:	cmp	x0, #0x0
  412080:	b.eq	412094 <ferror@plt+0xf504>  // b.none
  412084:	ldr	x0, [sp, #32]
  412088:	ldrb	w0, [x0]
  41208c:	cmp	w0, #0x0
  412090:	b.ne	41209c <ferror@plt+0xf50c>  // b.any
  412094:	mov	w0, #0xffffffff            	// #-1
  412098:	b	41215c <ferror@plt+0xf5cc>
  41209c:	add	x0, sp, #0x30
  4120a0:	ldr	w2, [sp, #28]
  4120a4:	mov	x1, x0
  4120a8:	ldr	x0, [sp, #32]
  4120ac:	bl	402880 <strtol@plt>
  4120b0:	str	x0, [sp, #56]
  4120b4:	ldr	x0, [sp, #48]
  4120b8:	cmp	x0, #0x0
  4120bc:	b.eq	4120e0 <ferror@plt+0xf550>  // b.none
  4120c0:	ldr	x0, [sp, #48]
  4120c4:	ldr	x1, [sp, #32]
  4120c8:	cmp	x1, x0
  4120cc:	b.eq	4120e0 <ferror@plt+0xf550>  // b.none
  4120d0:	ldr	x0, [sp, #48]
  4120d4:	ldrb	w0, [x0]
  4120d8:	cmp	w0, #0x0
  4120dc:	b.eq	4120e8 <ferror@plt+0xf558>  // b.none
  4120e0:	mov	w0, #0xffffffff            	// #-1
  4120e4:	b	41215c <ferror@plt+0xf5cc>
  4120e8:	ldr	x1, [sp, #56]
  4120ec:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4120f0:	cmp	x1, x0
  4120f4:	b.eq	412108 <ferror@plt+0xf578>  // b.none
  4120f8:	ldr	x1, [sp, #56]
  4120fc:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  412100:	cmp	x1, x0
  412104:	b.ne	412120 <ferror@plt+0xf590>  // b.any
  412108:	bl	402b00 <__errno_location@plt>
  41210c:	ldr	w0, [x0]
  412110:	cmp	w0, #0x22
  412114:	b.ne	412120 <ferror@plt+0xf590>  // b.any
  412118:	mov	w0, #0xffffffff            	// #-1
  41211c:	b	41215c <ferror@plt+0xf5cc>
  412120:	ldr	x1, [sp, #56]
  412124:	mov	x0, #0xffffffff80000000    	// #-2147483648
  412128:	cmp	x1, x0
  41212c:	b.lt	412140 <ferror@plt+0xf5b0>  // b.tstop
  412130:	ldr	x1, [sp, #56]
  412134:	mov	x0, #0x7fffffff            	// #2147483647
  412138:	cmp	x1, x0
  41213c:	b.le	412148 <ferror@plt+0xf5b8>
  412140:	mov	w0, #0xffffffff            	// #-1
  412144:	b	41215c <ferror@plt+0xf5cc>
  412148:	ldr	x0, [sp, #56]
  41214c:	mov	w1, w0
  412150:	ldr	x0, [sp, #40]
  412154:	str	w1, [x0]
  412158:	mov	w0, #0x0                   	// #0
  41215c:	ldp	x29, x30, [sp], #64
  412160:	ret
  412164:	stp	x29, x30, [sp, #-48]!
  412168:	mov	x29, sp
  41216c:	str	w0, [sp, #28]
  412170:	str	wzr, [sp, #44]
  412174:	ldr	w0, [sp, #28]
  412178:	bl	402520 <ntohl@plt>
  41217c:	str	w0, [sp, #40]
  412180:	ldr	w0, [sp, #40]
  412184:	mvn	w0, w0
  412188:	str	w0, [sp, #36]
  41218c:	ldr	w0, [sp, #36]
  412190:	add	w1, w0, #0x1
  412194:	ldr	w0, [sp, #36]
  412198:	and	w0, w1, w0
  41219c:	cmp	w0, #0x0
  4121a0:	b.eq	4121c4 <ferror@plt+0xf634>  // b.none
  4121a4:	mov	w0, #0xffffffff            	// #-1
  4121a8:	b	4121d4 <ferror@plt+0xf644>
  4121ac:	ldr	w0, [sp, #44]
  4121b0:	add	w0, w0, #0x1
  4121b4:	str	w0, [sp, #44]
  4121b8:	ldr	w0, [sp, #40]
  4121bc:	lsl	w0, w0, #1
  4121c0:	str	w0, [sp, #40]
  4121c4:	ldr	w0, [sp, #40]
  4121c8:	cmp	w0, #0x0
  4121cc:	b.ne	4121ac <ferror@plt+0xf61c>  // b.any
  4121d0:	ldr	w0, [sp, #44]
  4121d4:	ldp	x29, x30, [sp], #48
  4121d8:	ret
  4121dc:	stp	x29, x30, [sp, #-320]!
  4121e0:	mov	x29, sp
  4121e4:	str	x0, [sp, #40]
  4121e8:	str	x1, [sp, #32]
  4121ec:	str	w2, [sp, #28]
  4121f0:	ldr	w2, [sp, #28]
  4121f4:	ldr	x1, [sp, #32]
  4121f8:	ldr	x0, [sp, #40]
  4121fc:	bl	41226c <ferror@plt+0xf6dc>
  412200:	cmp	w0, #0x0
  412204:	b.ne	412210 <ferror@plt+0xf680>  // b.any
  412208:	mov	w0, #0x0                   	// #0
  41220c:	b	412264 <ferror@plt+0xf6d4>
  412210:	add	x0, sp, #0x30
  412214:	mov	w2, #0x2                   	// #2
  412218:	ldr	x1, [sp, #32]
  41221c:	bl	4132f0 <ferror@plt+0x10760>
  412220:	cmp	w0, #0x0
  412224:	b.ne	412260 <ferror@plt+0xf6d0>  // b.any
  412228:	ldrh	w0, [sp, #54]
  41222c:	cmp	w0, #0x2
  412230:	b.ne	412260 <ferror@plt+0xf6d0>  // b.any
  412234:	ldr	w0, [sp, #56]
  412238:	bl	412164 <ferror@plt+0xf5d4>
  41223c:	str	w0, [sp, #316]
  412240:	ldr	w0, [sp, #316]
  412244:	cmp	w0, #0x0
  412248:	b.lt	412260 <ferror@plt+0xf6d0>  // b.tstop
  41224c:	ldr	w1, [sp, #316]
  412250:	ldr	x0, [sp, #40]
  412254:	str	w1, [x0]
  412258:	mov	w0, #0x0                   	// #0
  41225c:	b	412264 <ferror@plt+0xf6d4>
  412260:	mov	w0, #0xffffffff            	// #-1
  412264:	ldp	x29, x30, [sp], #320
  412268:	ret
  41226c:	stp	x29, x30, [sp, #-64]!
  412270:	mov	x29, sp
  412274:	str	x0, [sp, #40]
  412278:	str	x1, [sp, #32]
  41227c:	str	w2, [sp, #28]
  412280:	ldr	x0, [sp, #32]
  412284:	cmp	x0, #0x0
  412288:	b.eq	41229c <ferror@plt+0xf70c>  // b.none
  41228c:	ldr	x0, [sp, #32]
  412290:	ldrb	w0, [x0]
  412294:	cmp	w0, #0x0
  412298:	b.ne	4122a4 <ferror@plt+0xf714>  // b.any
  41229c:	mov	w0, #0xffffffff            	// #-1
  4122a0:	b	412340 <ferror@plt+0xf7b0>
  4122a4:	add	x0, sp, #0x30
  4122a8:	ldr	w2, [sp, #28]
  4122ac:	mov	x1, x0
  4122b0:	ldr	x0, [sp, #32]
  4122b4:	bl	402450 <strtoul@plt>
  4122b8:	str	x0, [sp, #56]
  4122bc:	ldr	x0, [sp, #48]
  4122c0:	cmp	x0, #0x0
  4122c4:	b.eq	4122e8 <ferror@plt+0xf758>  // b.none
  4122c8:	ldr	x0, [sp, #48]
  4122cc:	ldr	x1, [sp, #32]
  4122d0:	cmp	x1, x0
  4122d4:	b.eq	4122e8 <ferror@plt+0xf758>  // b.none
  4122d8:	ldr	x0, [sp, #48]
  4122dc:	ldrb	w0, [x0]
  4122e0:	cmp	w0, #0x0
  4122e4:	b.eq	4122f0 <ferror@plt+0xf760>  // b.none
  4122e8:	mov	w0, #0xffffffff            	// #-1
  4122ec:	b	412340 <ferror@plt+0xf7b0>
  4122f0:	ldr	x0, [sp, #56]
  4122f4:	cmn	x0, #0x1
  4122f8:	b.ne	412314 <ferror@plt+0xf784>  // b.any
  4122fc:	bl	402b00 <__errno_location@plt>
  412300:	ldr	w0, [x0]
  412304:	cmp	w0, #0x22
  412308:	b.ne	412314 <ferror@plt+0xf784>  // b.any
  41230c:	mov	w0, #0xffffffff            	// #-1
  412310:	b	412340 <ferror@plt+0xf7b0>
  412314:	ldr	x1, [sp, #56]
  412318:	mov	x0, #0xffffffff            	// #4294967295
  41231c:	cmp	x1, x0
  412320:	b.ls	41232c <ferror@plt+0xf79c>  // b.plast
  412324:	mov	w0, #0xffffffff            	// #-1
  412328:	b	412340 <ferror@plt+0xf7b0>
  41232c:	ldr	x0, [sp, #56]
  412330:	mov	w1, w0
  412334:	ldr	x0, [sp, #40]
  412338:	str	w1, [x0]
  41233c:	mov	w0, #0x0                   	// #0
  412340:	ldp	x29, x30, [sp], #64
  412344:	ret
  412348:	stp	x29, x30, [sp, #-80]!
  41234c:	mov	x29, sp
  412350:	str	x0, [sp, #40]
  412354:	str	x1, [sp, #32]
  412358:	str	x2, [sp, #24]
  41235c:	mov	w1, #0x2e                  	// #46
  412360:	ldr	x0, [sp, #32]
  412364:	bl	402930 <strchr@plt>
  412368:	cmp	x0, #0x0
  41236c:	b.eq	4123fc <ferror@plt+0xf86c>  // b.none
  412370:	add	x0, sp, #0x38
  412374:	mov	x1, x0
  412378:	ldr	x0, [sp, #32]
  41237c:	bl	4024e0 <strtod@plt>
  412380:	str	d0, [sp, #72]
  412384:	ldr	d0, [sp, #72]
  412388:	fcmpe	d0, #0.0
  41238c:	b.pl	412398 <ferror@plt+0xf808>  // b.nfrst
  412390:	mov	w0, #0xffffffff            	// #-1
  412394:	b	4125b4 <ferror@plt+0xfa24>
  412398:	ldr	x0, [sp, #56]
  41239c:	cmp	x0, #0x0
  4123a0:	b.eq	4123b4 <ferror@plt+0xf824>  // b.none
  4123a4:	ldr	x0, [sp, #56]
  4123a8:	ldr	x1, [sp, #32]
  4123ac:	cmp	x1, x0
  4123b0:	b.ne	4123bc <ferror@plt+0xf82c>  // b.any
  4123b4:	mov	w0, #0xffffffff            	// #-1
  4123b8:	b	4125b4 <ferror@plt+0xfa24>
  4123bc:	ldr	d0, [sp, #72]
  4123c0:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  4123c4:	fmov	d1, x0
  4123c8:	fcmp	d0, d1
  4123cc:	b.eq	4123e4 <ferror@plt+0xf854>  // b.none
  4123d0:	ldr	d0, [sp, #72]
  4123d4:	mov	x0, #0x7ff0000000000000    	// #9218868437227405312
  4123d8:	fmov	d1, x0
  4123dc:	fcmp	d0, d1
  4123e0:	b.ne	412468 <ferror@plt+0xf8d8>  // b.any
  4123e4:	bl	402b00 <__errno_location@plt>
  4123e8:	ldr	w0, [x0]
  4123ec:	cmp	w0, #0x22
  4123f0:	b.ne	412468 <ferror@plt+0xf8d8>  // b.any
  4123f4:	mov	w0, #0xffffffff            	// #-1
  4123f8:	b	4125b4 <ferror@plt+0xfa24>
  4123fc:	add	x0, sp, #0x38
  412400:	mov	w2, #0x0                   	// #0
  412404:	mov	x1, x0
  412408:	ldr	x0, [sp, #32]
  41240c:	bl	402450 <strtoul@plt>
  412410:	str	x0, [sp, #64]
  412414:	ldr	x0, [sp, #56]
  412418:	cmp	x0, #0x0
  41241c:	b.eq	412430 <ferror@plt+0xf8a0>  // b.none
  412420:	ldr	x0, [sp, #56]
  412424:	ldr	x1, [sp, #32]
  412428:	cmp	x1, x0
  41242c:	b.ne	412438 <ferror@plt+0xf8a8>  // b.any
  412430:	mov	w0, #0xffffffff            	// #-1
  412434:	b	4125b4 <ferror@plt+0xfa24>
  412438:	ldr	x0, [sp, #64]
  41243c:	cmn	x0, #0x1
  412440:	b.ne	41245c <ferror@plt+0xf8cc>  // b.any
  412444:	bl	402b00 <__errno_location@plt>
  412448:	ldr	w0, [x0]
  41244c:	cmp	w0, #0x22
  412450:	b.ne	41245c <ferror@plt+0xf8cc>  // b.any
  412454:	mov	w0, #0xffffffff            	// #-1
  412458:	b	4125b4 <ferror@plt+0xfa24>
  41245c:	ldr	d0, [sp, #64]
  412460:	ucvtf	d0, d0
  412464:	str	d0, [sp, #72]
  412468:	ldr	x0, [sp, #56]
  41246c:	ldr	x1, [sp, #32]
  412470:	cmp	x1, x0
  412474:	b.ne	412480 <ferror@plt+0xf8f0>  // b.any
  412478:	mov	w0, #0xffffffff            	// #-1
  41247c:	b	4125b4 <ferror@plt+0xfa24>
  412480:	ldr	x0, [sp, #24]
  412484:	mov	w1, #0x1                   	// #1
  412488:	str	w1, [x0]
  41248c:	ldr	x0, [sp, #56]
  412490:	ldrb	w0, [x0]
  412494:	cmp	w0, #0x0
  412498:	b.eq	412574 <ferror@plt+0xf9e4>  // b.none
  41249c:	ldr	x0, [sp, #24]
  4124a0:	str	wzr, [x0]
  4124a4:	ldr	x2, [sp, #56]
  4124a8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4124ac:	add	x1, x0, #0xd50
  4124b0:	mov	x0, x2
  4124b4:	bl	402730 <strcasecmp@plt>
  4124b8:	cmp	w0, #0x0
  4124bc:	b.eq	4124f8 <ferror@plt+0xf968>  // b.none
  4124c0:	ldr	x2, [sp, #56]
  4124c4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4124c8:	add	x1, x0, #0xd58
  4124cc:	mov	x0, x2
  4124d0:	bl	402730 <strcasecmp@plt>
  4124d4:	cmp	w0, #0x0
  4124d8:	b.eq	4124f8 <ferror@plt+0xf968>  // b.none
  4124dc:	ldr	x2, [sp, #56]
  4124e0:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4124e4:	add	x1, x0, #0xd60
  4124e8:	mov	x0, x2
  4124ec:	bl	402730 <strcasecmp@plt>
  4124f0:	cmp	w0, #0x0
  4124f4:	b.ne	412514 <ferror@plt+0xf984>  // b.any
  4124f8:	ldr	d0, [sp, #72]
  4124fc:	mov	x0, #0x400000000000        	// #70368744177664
  412500:	movk	x0, #0x408f, lsl #48
  412504:	fmov	d1, x0
  412508:	fmul	d0, d0, d1
  41250c:	str	d0, [sp, #72]
  412510:	b	412574 <ferror@plt+0xf9e4>
  412514:	ldr	x2, [sp, #56]
  412518:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41251c:	add	x1, x0, #0xd68
  412520:	mov	x0, x2
  412524:	bl	402730 <strcasecmp@plt>
  412528:	cmp	w0, #0x0
  41252c:	b.eq	412570 <ferror@plt+0xf9e0>  // b.none
  412530:	ldr	x2, [sp, #56]
  412534:	adrp	x0, 422000 <ferror@plt+0x1f470>
  412538:	add	x1, x0, #0xd70
  41253c:	mov	x0, x2
  412540:	bl	402730 <strcasecmp@plt>
  412544:	cmp	w0, #0x0
  412548:	b.eq	412570 <ferror@plt+0xf9e0>  // b.none
  41254c:	ldr	x2, [sp, #56]
  412550:	adrp	x0, 422000 <ferror@plt+0x1f470>
  412554:	add	x1, x0, #0xd78
  412558:	mov	x0, x2
  41255c:	bl	402730 <strcasecmp@plt>
  412560:	cmp	w0, #0x0
  412564:	b.eq	412570 <ferror@plt+0xf9e0>  // b.none
  412568:	mov	w0, #0xffffffff            	// #-1
  41256c:	b	4125b4 <ferror@plt+0xfa24>
  412570:	nop
  412574:	ldr	d0, [sp, #72]
  412578:	fcvtzu	w1, d0
  41257c:	ldr	x0, [sp, #40]
  412580:	str	w1, [x0]
  412584:	ldr	x0, [sp, #40]
  412588:	ldr	w0, [x0]
  41258c:	ucvtf	d0, w0
  412590:	ldr	d1, [sp, #72]
  412594:	fcmpe	d1, d0
  412598:	b.le	4125b0 <ferror@plt+0xfa20>
  41259c:	ldr	x0, [sp, #40]
  4125a0:	ldr	w0, [x0]
  4125a4:	add	w1, w0, #0x1
  4125a8:	ldr	x0, [sp, #40]
  4125ac:	str	w1, [x0]
  4125b0:	mov	w0, #0x0                   	// #0
  4125b4:	ldp	x29, x30, [sp], #80
  4125b8:	ret
  4125bc:	stp	x29, x30, [sp, #-64]!
  4125c0:	mov	x29, sp
  4125c4:	str	x0, [sp, #40]
  4125c8:	str	x1, [sp, #32]
  4125cc:	str	w2, [sp, #28]
  4125d0:	ldr	x0, [sp, #32]
  4125d4:	cmp	x0, #0x0
  4125d8:	b.eq	4125ec <ferror@plt+0xfa5c>  // b.none
  4125dc:	ldr	x0, [sp, #32]
  4125e0:	ldrb	w0, [x0]
  4125e4:	cmp	w0, #0x0
  4125e8:	b.ne	4125f4 <ferror@plt+0xfa64>  // b.any
  4125ec:	mov	w0, #0xffffffff            	// #-1
  4125f0:	b	412674 <ferror@plt+0xfae4>
  4125f4:	add	x0, sp, #0x30
  4125f8:	ldr	w2, [sp, #28]
  4125fc:	mov	x1, x0
  412600:	ldr	x0, [sp, #32]
  412604:	bl	402940 <strtoull@plt>
  412608:	str	x0, [sp, #56]
  41260c:	ldr	x0, [sp, #48]
  412610:	cmp	x0, #0x0
  412614:	b.eq	412638 <ferror@plt+0xfaa8>  // b.none
  412618:	ldr	x0, [sp, #48]
  41261c:	ldr	x1, [sp, #32]
  412620:	cmp	x1, x0
  412624:	b.eq	412638 <ferror@plt+0xfaa8>  // b.none
  412628:	ldr	x0, [sp, #48]
  41262c:	ldrb	w0, [x0]
  412630:	cmp	w0, #0x0
  412634:	b.eq	412640 <ferror@plt+0xfab0>  // b.none
  412638:	mov	w0, #0xffffffff            	// #-1
  41263c:	b	412674 <ferror@plt+0xfae4>
  412640:	ldr	x0, [sp, #56]
  412644:	cmn	x0, #0x1
  412648:	b.ne	412664 <ferror@plt+0xfad4>  // b.any
  41264c:	bl	402b00 <__errno_location@plt>
  412650:	ldr	w0, [x0]
  412654:	cmp	w0, #0x22
  412658:	b.ne	412664 <ferror@plt+0xfad4>  // b.any
  41265c:	mov	w0, #0xffffffff            	// #-1
  412660:	b	412674 <ferror@plt+0xfae4>
  412664:	ldr	x0, [sp, #40]
  412668:	ldr	x1, [sp, #56]
  41266c:	str	x1, [x0]
  412670:	mov	w0, #0x0                   	// #0
  412674:	ldp	x29, x30, [sp], #64
  412678:	ret
  41267c:	stp	x29, x30, [sp, #-64]!
  412680:	mov	x29, sp
  412684:	str	x0, [sp, #40]
  412688:	str	x1, [sp, #32]
  41268c:	str	w2, [sp, #28]
  412690:	ldr	x0, [sp, #32]
  412694:	cmp	x0, #0x0
  412698:	b.eq	4126ac <ferror@plt+0xfb1c>  // b.none
  41269c:	ldr	x0, [sp, #32]
  4126a0:	ldrb	w0, [x0]
  4126a4:	cmp	w0, #0x0
  4126a8:	b.ne	4126b4 <ferror@plt+0xfb24>  // b.any
  4126ac:	mov	w0, #0xffffffff            	// #-1
  4126b0:	b	412750 <ferror@plt+0xfbc0>
  4126b4:	add	x0, sp, #0x30
  4126b8:	ldr	w2, [sp, #28]
  4126bc:	mov	x1, x0
  4126c0:	ldr	x0, [sp, #32]
  4126c4:	bl	402450 <strtoul@plt>
  4126c8:	str	x0, [sp, #56]
  4126cc:	ldr	x0, [sp, #48]
  4126d0:	cmp	x0, #0x0
  4126d4:	b.eq	4126f8 <ferror@plt+0xfb68>  // b.none
  4126d8:	ldr	x0, [sp, #48]
  4126dc:	ldr	x1, [sp, #32]
  4126e0:	cmp	x1, x0
  4126e4:	b.eq	4126f8 <ferror@plt+0xfb68>  // b.none
  4126e8:	ldr	x0, [sp, #48]
  4126ec:	ldrb	w0, [x0]
  4126f0:	cmp	w0, #0x0
  4126f4:	b.eq	412700 <ferror@plt+0xfb70>  // b.none
  4126f8:	mov	w0, #0xffffffff            	// #-1
  4126fc:	b	412750 <ferror@plt+0xfbc0>
  412700:	ldr	x0, [sp, #56]
  412704:	cmn	x0, #0x1
  412708:	b.ne	412724 <ferror@plt+0xfb94>  // b.any
  41270c:	bl	402b00 <__errno_location@plt>
  412710:	ldr	w0, [x0]
  412714:	cmp	w0, #0x22
  412718:	b.ne	412724 <ferror@plt+0xfb94>  // b.any
  41271c:	mov	w0, #0xffffffff            	// #-1
  412720:	b	412750 <ferror@plt+0xfbc0>
  412724:	ldr	x1, [sp, #56]
  412728:	mov	x0, #0xffffffff            	// #4294967295
  41272c:	cmp	x1, x0
  412730:	b.ls	41273c <ferror@plt+0xfbac>  // b.plast
  412734:	mov	w0, #0xffffffff            	// #-1
  412738:	b	412750 <ferror@plt+0xfbc0>
  41273c:	ldr	x0, [sp, #56]
  412740:	mov	w1, w0
  412744:	ldr	x0, [sp, #40]
  412748:	str	w1, [x0]
  41274c:	mov	w0, #0x0                   	// #0
  412750:	ldp	x29, x30, [sp], #64
  412754:	ret
  412758:	stp	x29, x30, [sp, #-64]!
  41275c:	mov	x29, sp
  412760:	str	x0, [sp, #40]
  412764:	str	x1, [sp, #32]
  412768:	str	w2, [sp, #28]
  41276c:	ldr	x0, [sp, #32]
  412770:	cmp	x0, #0x0
  412774:	b.eq	412788 <ferror@plt+0xfbf8>  // b.none
  412778:	ldr	x0, [sp, #32]
  41277c:	ldrb	w0, [x0]
  412780:	cmp	w0, #0x0
  412784:	b.ne	412790 <ferror@plt+0xfc00>  // b.any
  412788:	mov	w0, #0xffffffff            	// #-1
  41278c:	b	41282c <ferror@plt+0xfc9c>
  412790:	add	x0, sp, #0x30
  412794:	ldr	w2, [sp, #28]
  412798:	mov	x1, x0
  41279c:	ldr	x0, [sp, #32]
  4127a0:	bl	402450 <strtoul@plt>
  4127a4:	str	x0, [sp, #56]
  4127a8:	ldr	x0, [sp, #48]
  4127ac:	cmp	x0, #0x0
  4127b0:	b.eq	4127d4 <ferror@plt+0xfc44>  // b.none
  4127b4:	ldr	x0, [sp, #48]
  4127b8:	ldr	x1, [sp, #32]
  4127bc:	cmp	x1, x0
  4127c0:	b.eq	4127d4 <ferror@plt+0xfc44>  // b.none
  4127c4:	ldr	x0, [sp, #48]
  4127c8:	ldrb	w0, [x0]
  4127cc:	cmp	w0, #0x0
  4127d0:	b.eq	4127dc <ferror@plt+0xfc4c>  // b.none
  4127d4:	mov	w0, #0xffffffff            	// #-1
  4127d8:	b	41282c <ferror@plt+0xfc9c>
  4127dc:	ldr	x0, [sp, #56]
  4127e0:	cmn	x0, #0x1
  4127e4:	b.ne	412800 <ferror@plt+0xfc70>  // b.any
  4127e8:	bl	402b00 <__errno_location@plt>
  4127ec:	ldr	w0, [x0]
  4127f0:	cmp	w0, #0x22
  4127f4:	b.ne	412800 <ferror@plt+0xfc70>  // b.any
  4127f8:	mov	w0, #0xffffffff            	// #-1
  4127fc:	b	41282c <ferror@plt+0xfc9c>
  412800:	ldr	x1, [sp, #56]
  412804:	mov	x0, #0xffff                	// #65535
  412808:	cmp	x1, x0
  41280c:	b.ls	412818 <ferror@plt+0xfc88>  // b.plast
  412810:	mov	w0, #0xffffffff            	// #-1
  412814:	b	41282c <ferror@plt+0xfc9c>
  412818:	ldr	x0, [sp, #56]
  41281c:	and	w1, w0, #0xffff
  412820:	ldr	x0, [sp, #40]
  412824:	strh	w1, [x0]
  412828:	mov	w0, #0x0                   	// #0
  41282c:	ldp	x29, x30, [sp], #64
  412830:	ret
  412834:	stp	x29, x30, [sp, #-64]!
  412838:	mov	x29, sp
  41283c:	str	x0, [sp, #40]
  412840:	str	x1, [sp, #32]
  412844:	str	w2, [sp, #28]
  412848:	ldr	x0, [sp, #32]
  41284c:	cmp	x0, #0x0
  412850:	b.eq	412864 <ferror@plt+0xfcd4>  // b.none
  412854:	ldr	x0, [sp, #32]
  412858:	ldrb	w0, [x0]
  41285c:	cmp	w0, #0x0
  412860:	b.ne	41286c <ferror@plt+0xfcdc>  // b.any
  412864:	mov	w0, #0xffffffff            	// #-1
  412868:	b	412904 <ferror@plt+0xfd74>
  41286c:	add	x0, sp, #0x30
  412870:	ldr	w2, [sp, #28]
  412874:	mov	x1, x0
  412878:	ldr	x0, [sp, #32]
  41287c:	bl	402450 <strtoul@plt>
  412880:	str	x0, [sp, #56]
  412884:	ldr	x0, [sp, #48]
  412888:	cmp	x0, #0x0
  41288c:	b.eq	4128b0 <ferror@plt+0xfd20>  // b.none
  412890:	ldr	x0, [sp, #48]
  412894:	ldr	x1, [sp, #32]
  412898:	cmp	x1, x0
  41289c:	b.eq	4128b0 <ferror@plt+0xfd20>  // b.none
  4128a0:	ldr	x0, [sp, #48]
  4128a4:	ldrb	w0, [x0]
  4128a8:	cmp	w0, #0x0
  4128ac:	b.eq	4128b8 <ferror@plt+0xfd28>  // b.none
  4128b0:	mov	w0, #0xffffffff            	// #-1
  4128b4:	b	412904 <ferror@plt+0xfd74>
  4128b8:	ldr	x0, [sp, #56]
  4128bc:	cmn	x0, #0x1
  4128c0:	b.ne	4128dc <ferror@plt+0xfd4c>  // b.any
  4128c4:	bl	402b00 <__errno_location@plt>
  4128c8:	ldr	w0, [x0]
  4128cc:	cmp	w0, #0x22
  4128d0:	b.ne	4128dc <ferror@plt+0xfd4c>  // b.any
  4128d4:	mov	w0, #0xffffffff            	// #-1
  4128d8:	b	412904 <ferror@plt+0xfd74>
  4128dc:	ldr	x0, [sp, #56]
  4128e0:	cmp	x0, #0xff
  4128e4:	b.ls	4128f0 <ferror@plt+0xfd60>  // b.plast
  4128e8:	mov	w0, #0xffffffff            	// #-1
  4128ec:	b	412904 <ferror@plt+0xfd74>
  4128f0:	ldr	x0, [sp, #56]
  4128f4:	and	w1, w0, #0xff
  4128f8:	ldr	x0, [sp, #40]
  4128fc:	strb	w1, [x0]
  412900:	mov	w0, #0x0                   	// #0
  412904:	ldp	x29, x30, [sp], #64
  412908:	ret
  41290c:	stp	x29, x30, [sp, #-64]!
  412910:	mov	x29, sp
  412914:	str	x0, [sp, #40]
  412918:	str	x1, [sp, #32]
  41291c:	str	w2, [sp, #28]
  412920:	bl	402b00 <__errno_location@plt>
  412924:	str	wzr, [x0]
  412928:	ldr	x0, [sp, #32]
  41292c:	cmp	x0, #0x0
  412930:	b.eq	412944 <ferror@plt+0xfdb4>  // b.none
  412934:	ldr	x0, [sp, #32]
  412938:	ldrb	w0, [x0]
  41293c:	cmp	w0, #0x0
  412940:	b.ne	41294c <ferror@plt+0xfdbc>  // b.any
  412944:	mov	w0, #0xffffffff            	// #-1
  412948:	b	4129e0 <ferror@plt+0xfe50>
  41294c:	add	x0, sp, #0x30
  412950:	ldr	w2, [sp, #28]
  412954:	mov	x1, x0
  412958:	ldr	x0, [sp, #32]
  41295c:	bl	4024c0 <strtoll@plt>
  412960:	str	x0, [sp, #56]
  412964:	ldr	x0, [sp, #48]
  412968:	cmp	x0, #0x0
  41296c:	b.eq	412990 <ferror@plt+0xfe00>  // b.none
  412970:	ldr	x0, [sp, #48]
  412974:	ldr	x1, [sp, #32]
  412978:	cmp	x1, x0
  41297c:	b.eq	412990 <ferror@plt+0xfe00>  // b.none
  412980:	ldr	x0, [sp, #48]
  412984:	ldrb	w0, [x0]
  412988:	cmp	w0, #0x0
  41298c:	b.eq	412998 <ferror@plt+0xfe08>  // b.none
  412990:	mov	w0, #0xffffffff            	// #-1
  412994:	b	4129e0 <ferror@plt+0xfe50>
  412998:	ldr	x1, [sp, #56]
  41299c:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  4129a0:	cmp	x1, x0
  4129a4:	b.eq	4129b8 <ferror@plt+0xfe28>  // b.none
  4129a8:	ldr	x1, [sp, #56]
  4129ac:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  4129b0:	cmp	x1, x0
  4129b4:	b.ne	4129d0 <ferror@plt+0xfe40>  // b.any
  4129b8:	bl	402b00 <__errno_location@plt>
  4129bc:	ldr	w0, [x0]
  4129c0:	cmp	w0, #0x22
  4129c4:	b.ne	4129d0 <ferror@plt+0xfe40>  // b.any
  4129c8:	mov	w0, #0xffffffff            	// #-1
  4129cc:	b	4129e0 <ferror@plt+0xfe50>
  4129d0:	ldr	x0, [sp, #40]
  4129d4:	ldr	x1, [sp, #56]
  4129d8:	str	x1, [x0]
  4129dc:	mov	w0, #0x0                   	// #0
  4129e0:	ldp	x29, x30, [sp], #64
  4129e4:	ret
  4129e8:	stp	x29, x30, [sp, #-64]!
  4129ec:	mov	x29, sp
  4129f0:	str	x0, [sp, #40]
  4129f4:	str	x1, [sp, #32]
  4129f8:	str	w2, [sp, #28]
  4129fc:	bl	402b00 <__errno_location@plt>
  412a00:	str	wzr, [x0]
  412a04:	ldr	x0, [sp, #32]
  412a08:	cmp	x0, #0x0
  412a0c:	b.eq	412a20 <ferror@plt+0xfe90>  // b.none
  412a10:	ldr	x0, [sp, #32]
  412a14:	ldrb	w0, [x0]
  412a18:	cmp	w0, #0x0
  412a1c:	b.ne	412a28 <ferror@plt+0xfe98>  // b.any
  412a20:	mov	w0, #0xffffffff            	// #-1
  412a24:	b	412ae8 <ferror@plt+0xff58>
  412a28:	add	x0, sp, #0x30
  412a2c:	ldr	w2, [sp, #28]
  412a30:	mov	x1, x0
  412a34:	ldr	x0, [sp, #32]
  412a38:	bl	402880 <strtol@plt>
  412a3c:	str	x0, [sp, #56]
  412a40:	ldr	x0, [sp, #48]
  412a44:	cmp	x0, #0x0
  412a48:	b.eq	412a6c <ferror@plt+0xfedc>  // b.none
  412a4c:	ldr	x0, [sp, #48]
  412a50:	ldr	x1, [sp, #32]
  412a54:	cmp	x1, x0
  412a58:	b.eq	412a6c <ferror@plt+0xfedc>  // b.none
  412a5c:	ldr	x0, [sp, #48]
  412a60:	ldrb	w0, [x0]
  412a64:	cmp	w0, #0x0
  412a68:	b.eq	412a74 <ferror@plt+0xfee4>  // b.none
  412a6c:	mov	w0, #0xffffffff            	// #-1
  412a70:	b	412ae8 <ferror@plt+0xff58>
  412a74:	ldr	x1, [sp, #56]
  412a78:	mov	x0, #0x8000000000000000    	// #-9223372036854775808
  412a7c:	cmp	x1, x0
  412a80:	b.eq	412a94 <ferror@plt+0xff04>  // b.none
  412a84:	ldr	x1, [sp, #56]
  412a88:	mov	x0, #0x7fffffffffffffff    	// #9223372036854775807
  412a8c:	cmp	x1, x0
  412a90:	b.ne	412aac <ferror@plt+0xff1c>  // b.any
  412a94:	bl	402b00 <__errno_location@plt>
  412a98:	ldr	w0, [x0]
  412a9c:	cmp	w0, #0x22
  412aa0:	b.ne	412aac <ferror@plt+0xff1c>  // b.any
  412aa4:	mov	w0, #0xffffffff            	// #-1
  412aa8:	b	412ae8 <ferror@plt+0xff58>
  412aac:	ldr	x1, [sp, #56]
  412ab0:	mov	x0, #0x7fffffff            	// #2147483647
  412ab4:	cmp	x1, x0
  412ab8:	b.gt	412acc <ferror@plt+0xff3c>
  412abc:	ldr	x1, [sp, #56]
  412ac0:	mov	x0, #0xffffffff80000000    	// #-2147483648
  412ac4:	cmp	x1, x0
  412ac8:	b.ge	412ad4 <ferror@plt+0xff44>  // b.tcont
  412acc:	mov	w0, #0xffffffff            	// #-1
  412ad0:	b	412ae8 <ferror@plt+0xff58>
  412ad4:	ldr	x0, [sp, #56]
  412ad8:	mov	w1, w0
  412adc:	ldr	x0, [sp, #40]
  412ae0:	str	w1, [x0]
  412ae4:	mov	w0, #0x0                   	// #0
  412ae8:	ldp	x29, x30, [sp], #64
  412aec:	ret
  412af0:	stp	x29, x30, [sp, #-80]!
  412af4:	mov	x29, sp
  412af8:	str	x19, [sp, #16]
  412afc:	str	x0, [sp, #56]
  412b00:	str	x1, [sp, #48]
  412b04:	str	w2, [sp, #44]
  412b08:	add	x0, sp, #0x40
  412b0c:	ldr	w2, [sp, #44]
  412b10:	ldr	x1, [sp, #48]
  412b14:	bl	4125bc <ferror@plt+0xfa2c>
  412b18:	str	w0, [sp, #76]
  412b1c:	ldr	w0, [sp, #76]
  412b20:	cmp	w0, #0x0
  412b24:	b.ne	412b6c <ferror@plt+0xffdc>  // b.any
  412b28:	mov	w0, #0x1                   	// #1
  412b2c:	bl	4024b0 <htonl@plt>
  412b30:	cmp	w0, #0x1
  412b34:	b.eq	412b60 <ferror@plt+0xffd0>  // b.none
  412b38:	ldr	x0, [sp, #64]
  412b3c:	bl	4024b0 <htonl@plt>
  412b40:	mov	w0, w0
  412b44:	lsl	x19, x0, #32
  412b48:	ldr	x0, [sp, #64]
  412b4c:	lsr	x0, x0, #32
  412b50:	bl	4024b0 <htonl@plt>
  412b54:	mov	w0, w0
  412b58:	orr	x0, x19, x0
  412b5c:	b	412b64 <ferror@plt+0xffd4>
  412b60:	ldr	x0, [sp, #64]
  412b64:	ldr	x1, [sp, #56]
  412b68:	str	x0, [x1]
  412b6c:	ldr	w0, [sp, #76]
  412b70:	ldr	x19, [sp, #16]
  412b74:	ldp	x29, x30, [sp], #80
  412b78:	ret
  412b7c:	stp	x29, x30, [sp, #-64]!
  412b80:	mov	x29, sp
  412b84:	str	x0, [sp, #40]
  412b88:	str	x1, [sp, #32]
  412b8c:	str	w2, [sp, #28]
  412b90:	add	x0, sp, #0x38
  412b94:	ldr	w2, [sp, #28]
  412b98:	ldr	x1, [sp, #32]
  412b9c:	bl	41267c <ferror@plt+0xfaec>
  412ba0:	str	w0, [sp, #60]
  412ba4:	ldr	w0, [sp, #60]
  412ba8:	cmp	w0, #0x0
  412bac:	b.ne	412bc4 <ferror@plt+0x10034>  // b.any
  412bb0:	ldr	w0, [sp, #56]
  412bb4:	bl	4024b0 <htonl@plt>
  412bb8:	mov	w1, w0
  412bbc:	ldr	x0, [sp, #40]
  412bc0:	str	w1, [x0]
  412bc4:	ldr	w0, [sp, #60]
  412bc8:	ldp	x29, x30, [sp], #64
  412bcc:	ret
  412bd0:	stp	x29, x30, [sp, #-64]!
  412bd4:	mov	x29, sp
  412bd8:	str	x0, [sp, #40]
  412bdc:	str	x1, [sp, #32]
  412be0:	str	w2, [sp, #28]
  412be4:	add	x0, sp, #0x3a
  412be8:	ldr	w2, [sp, #28]
  412bec:	ldr	x1, [sp, #32]
  412bf0:	bl	412758 <ferror@plt+0xfbc8>
  412bf4:	str	w0, [sp, #60]
  412bf8:	ldr	w0, [sp, #60]
  412bfc:	cmp	w0, #0x0
  412c00:	b.ne	412c18 <ferror@plt+0x10088>  // b.any
  412c04:	ldrh	w0, [sp, #58]
  412c08:	bl	402750 <htons@plt>
  412c0c:	and	w1, w0, #0xffff
  412c10:	ldr	x0, [sp, #40]
  412c14:	strh	w1, [x0]
  412c18:	ldr	w0, [sp, #60]
  412c1c:	ldp	x29, x30, [sp], #64
  412c20:	ret
  412c24:	stp	x29, x30, [sp, #-64]!
  412c28:	mov	x29, sp
  412c2c:	str	x0, [sp, #24]
  412c30:	str	x1, [sp, #16]
  412c34:	str	wzr, [sp, #60]
  412c38:	b	412ce4 <ferror@plt+0x10154>
  412c3c:	add	x0, sp, #0x28
  412c40:	mov	w2, #0x0                   	// #0
  412c44:	mov	x1, x0
  412c48:	ldr	x0, [sp, #16]
  412c4c:	bl	402450 <strtoul@plt>
  412c50:	str	x0, [sp, #48]
  412c54:	ldr	x0, [sp, #48]
  412c58:	cmp	x0, #0xff
  412c5c:	b.ls	412c68 <ferror@plt+0x100d8>  // b.plast
  412c60:	mov	w0, #0xffffffff            	// #-1
  412c64:	b	412cfc <ferror@plt+0x1016c>
  412c68:	ldr	x0, [sp, #40]
  412c6c:	ldr	x1, [sp, #16]
  412c70:	cmp	x1, x0
  412c74:	b.ne	412c80 <ferror@plt+0x100f0>  // b.any
  412c78:	mov	w0, #0xffffffff            	// #-1
  412c7c:	b	412cfc <ferror@plt+0x1016c>
  412c80:	ldrsw	x0, [sp, #60]
  412c84:	ldr	x1, [sp, #24]
  412c88:	add	x0, x1, x0
  412c8c:	ldr	x1, [sp, #48]
  412c90:	and	w1, w1, #0xff
  412c94:	strb	w1, [x0]
  412c98:	ldr	x0, [sp, #40]
  412c9c:	ldrb	w0, [x0]
  412ca0:	cmp	w0, #0x0
  412ca4:	b.eq	412cf4 <ferror@plt+0x10164>  // b.none
  412ca8:	ldr	w0, [sp, #60]
  412cac:	cmp	w0, #0x3
  412cb0:	b.eq	412cc4 <ferror@plt+0x10134>  // b.none
  412cb4:	ldr	x0, [sp, #40]
  412cb8:	ldrb	w0, [x0]
  412cbc:	cmp	w0, #0x2e
  412cc0:	b.eq	412ccc <ferror@plt+0x1013c>  // b.none
  412cc4:	mov	w0, #0xffffffff            	// #-1
  412cc8:	b	412cfc <ferror@plt+0x1016c>
  412ccc:	ldr	x0, [sp, #40]
  412cd0:	add	x0, x0, #0x1
  412cd4:	str	x0, [sp, #16]
  412cd8:	ldr	w0, [sp, #60]
  412cdc:	add	w0, w0, #0x1
  412ce0:	str	w0, [sp, #60]
  412ce4:	ldr	w0, [sp, #60]
  412ce8:	cmp	w0, #0x3
  412cec:	b.le	412c3c <ferror@plt+0x100ac>
  412cf0:	b	412cf8 <ferror@plt+0x10168>
  412cf4:	nop
  412cf8:	mov	w0, #0x1                   	// #1
  412cfc:	ldp	x29, x30, [sp], #64
  412d00:	ret
  412d04:	stp	x29, x30, [sp, #-64]!
  412d08:	mov	x29, sp
  412d0c:	str	x0, [sp, #24]
  412d10:	str	x1, [sp, #16]
  412d14:	str	wzr, [sp, #60]
  412d18:	b	412dd0 <ferror@plt+0x10240>
  412d1c:	add	x0, sp, #0x20
  412d20:	mov	w2, #0x10                  	// #16
  412d24:	mov	x1, x0
  412d28:	ldr	x0, [sp, #16]
  412d2c:	bl	402450 <strtoul@plt>
  412d30:	str	x0, [sp, #48]
  412d34:	ldr	x1, [sp, #48]
  412d38:	mov	x0, #0xffff                	// #65535
  412d3c:	cmp	x1, x0
  412d40:	b.ls	412d4c <ferror@plt+0x101bc>  // b.plast
  412d44:	mov	w0, #0xffffffff            	// #-1
  412d48:	b	412df4 <ferror@plt+0x10264>
  412d4c:	ldr	x0, [sp, #32]
  412d50:	ldr	x1, [sp, #16]
  412d54:	cmp	x1, x0
  412d58:	b.ne	412d64 <ferror@plt+0x101d4>  // b.any
  412d5c:	mov	w0, #0xffffffff            	// #-1
  412d60:	b	412df4 <ferror@plt+0x10264>
  412d64:	ldr	x0, [sp, #48]
  412d68:	and	w0, w0, #0xffff
  412d6c:	bl	402750 <htons@plt>
  412d70:	and	w2, w0, #0xffff
  412d74:	ldrsw	x0, [sp, #60]
  412d78:	lsl	x0, x0, #1
  412d7c:	add	x1, sp, #0x28
  412d80:	strh	w2, [x1, x0]
  412d84:	ldr	x0, [sp, #32]
  412d88:	ldrb	w0, [x0]
  412d8c:	cmp	w0, #0x0
  412d90:	b.eq	412de0 <ferror@plt+0x10250>  // b.none
  412d94:	ldr	w0, [sp, #60]
  412d98:	cmp	w0, #0x3
  412d9c:	b.eq	412db0 <ferror@plt+0x10220>  // b.none
  412da0:	ldr	x0, [sp, #32]
  412da4:	ldrb	w0, [x0]
  412da8:	cmp	w0, #0x3a
  412dac:	b.eq	412db8 <ferror@plt+0x10228>  // b.none
  412db0:	mov	w0, #0xffffffff            	// #-1
  412db4:	b	412df4 <ferror@plt+0x10264>
  412db8:	ldr	x0, [sp, #32]
  412dbc:	add	x0, x0, #0x1
  412dc0:	str	x0, [sp, #16]
  412dc4:	ldr	w0, [sp, #60]
  412dc8:	add	w0, w0, #0x1
  412dcc:	str	w0, [sp, #60]
  412dd0:	ldr	w0, [sp, #60]
  412dd4:	cmp	w0, #0x3
  412dd8:	b.le	412d1c <ferror@plt+0x1018c>
  412ddc:	b	412de4 <ferror@plt+0x10254>
  412de0:	nop
  412de4:	ldr	x1, [sp, #40]
  412de8:	ldr	x0, [sp, #24]
  412dec:	str	x1, [x0]
  412df0:	mov	w0, #0x1                   	// #1
  412df4:	ldp	x29, x30, [sp], #64
  412df8:	ret
  412dfc:	stp	x29, x30, [sp, #-48]!
  412e00:	mov	x29, sp
  412e04:	str	x0, [sp, #24]
  412e08:	ldr	x0, [sp, #24]
  412e0c:	ldrh	w0, [x0, #6]
  412e10:	cmp	w0, #0x2
  412e14:	b.eq	412e24 <ferror@plt+0x10294>  // b.none
  412e18:	cmp	w0, #0xa
  412e1c:	b.eq	412ea8 <ferror@plt+0x10318>  // b.none
  412e20:	b	412f74 <ferror@plt+0x103e4>
  412e24:	ldr	x0, [sp, #24]
  412e28:	ldr	w0, [x0, #8]
  412e2c:	cmp	w0, #0x0
  412e30:	b.ne	412e50 <ferror@plt+0x102c0>  // b.any
  412e34:	ldr	x0, [sp, #24]
  412e38:	ldrh	w0, [x0]
  412e3c:	orr	w0, w0, #0x6
  412e40:	and	w1, w0, #0xffff
  412e44:	ldr	x0, [sp, #24]
  412e48:	strh	w1, [x0]
  412e4c:	b	412f74 <ferror@plt+0x103e4>
  412e50:	ldr	x0, [sp, #24]
  412e54:	ldr	w0, [x0, #8]
  412e58:	bl	402520 <ntohl@plt>
  412e5c:	and	w1, w0, #0xf0000000
  412e60:	mov	w0, #0xe0000000            	// #-536870912
  412e64:	cmp	w1, w0
  412e68:	b.ne	412e8c <ferror@plt+0x102fc>  // b.any
  412e6c:	ldr	x0, [sp, #24]
  412e70:	ldrh	w1, [x0]
  412e74:	mov	w0, #0xa                   	// #10
  412e78:	orr	w0, w1, w0
  412e7c:	and	w1, w0, #0xffff
  412e80:	ldr	x0, [sp, #24]
  412e84:	strh	w1, [x0]
  412e88:	b	412f74 <ferror@plt+0x103e4>
  412e8c:	ldr	x0, [sp, #24]
  412e90:	ldrh	w0, [x0]
  412e94:	orr	w0, w0, #0x2
  412e98:	and	w1, w0, #0xffff
  412e9c:	ldr	x0, [sp, #24]
  412ea0:	strh	w1, [x0]
  412ea4:	b	412f74 <ferror@plt+0x103e4>
  412ea8:	ldr	x0, [sp, #24]
  412eac:	add	x0, x0, #0x8
  412eb0:	str	x0, [sp, #40]
  412eb4:	ldr	x0, [sp, #40]
  412eb8:	ldr	w0, [x0]
  412ebc:	cmp	w0, #0x0
  412ec0:	b.ne	412efc <ferror@plt+0x1036c>  // b.any
  412ec4:	ldr	x0, [sp, #40]
  412ec8:	ldr	w0, [x0, #4]
  412ecc:	cmp	w0, #0x0
  412ed0:	b.ne	412efc <ferror@plt+0x1036c>  // b.any
  412ed4:	ldr	x0, [sp, #40]
  412ed8:	ldr	w0, [x0, #8]
  412edc:	cmp	w0, #0x0
  412ee0:	b.ne	412efc <ferror@plt+0x1036c>  // b.any
  412ee4:	ldr	x0, [sp, #40]
  412ee8:	ldr	w0, [x0, #12]
  412eec:	cmp	w0, #0x0
  412ef0:	b.ne	412efc <ferror@plt+0x1036c>  // b.any
  412ef4:	mov	w0, #0x1                   	// #1
  412ef8:	b	412f00 <ferror@plt+0x10370>
  412efc:	mov	w0, #0x0                   	// #0
  412f00:	cmp	w0, #0x0
  412f04:	b.eq	412f24 <ferror@plt+0x10394>  // b.none
  412f08:	ldr	x0, [sp, #24]
  412f0c:	ldrh	w0, [x0]
  412f10:	orr	w0, w0, #0x6
  412f14:	and	w1, w0, #0xffff
  412f18:	ldr	x0, [sp, #24]
  412f1c:	strh	w1, [x0]
  412f20:	b	412f70 <ferror@plt+0x103e0>
  412f24:	ldr	x0, [sp, #24]
  412f28:	add	x0, x0, #0x8
  412f2c:	ldrb	w0, [x0]
  412f30:	cmp	w0, #0xff
  412f34:	b.ne	412f58 <ferror@plt+0x103c8>  // b.any
  412f38:	ldr	x0, [sp, #24]
  412f3c:	ldrh	w1, [x0]
  412f40:	mov	w0, #0xa                   	// #10
  412f44:	orr	w0, w1, w0
  412f48:	and	w1, w0, #0xffff
  412f4c:	ldr	x0, [sp, #24]
  412f50:	strh	w1, [x0]
  412f54:	b	412f70 <ferror@plt+0x103e0>
  412f58:	ldr	x0, [sp, #24]
  412f5c:	ldrh	w0, [x0]
  412f60:	orr	w0, w0, #0x2
  412f64:	and	w1, w0, #0xffff
  412f68:	ldr	x0, [sp, #24]
  412f6c:	strh	w1, [x0]
  412f70:	nop
  412f74:	nop
  412f78:	ldp	x29, x30, [sp], #48
  412f7c:	ret
  412f80:	stp	x29, x30, [sp, #-64]!
  412f84:	mov	x29, sp
  412f88:	str	x0, [sp, #40]
  412f8c:	str	x1, [sp, #32]
  412f90:	str	w2, [sp, #28]
  412f94:	mov	x2, #0x108                 	// #264
  412f98:	mov	w1, #0x0                   	// #0
  412f9c:	ldr	x0, [sp, #40]
  412fa0:	bl	4026e0 <memset@plt>
  412fa4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  412fa8:	add	x1, x0, #0xd80
  412fac:	ldr	x0, [sp, #32]
  412fb0:	bl	402860 <strcmp@plt>
  412fb4:	cmp	w0, #0x0
  412fb8:	b.ne	413030 <ferror@plt+0x104a0>  // b.any
  412fbc:	ldr	w0, [sp, #28]
  412fc0:	cmp	w0, #0xc
  412fc4:	b.eq	412fd4 <ferror@plt+0x10444>  // b.none
  412fc8:	ldr	w0, [sp, #28]
  412fcc:	cmp	w0, #0x1c
  412fd0:	b.ne	412fdc <ferror@plt+0x1044c>  // b.any
  412fd4:	mov	w0, #0xffffffff            	// #-1
  412fd8:	b	4132e8 <ferror@plt+0x10758>
  412fdc:	ldr	w0, [sp, #28]
  412fe0:	and	w1, w0, #0xffff
  412fe4:	ldr	x0, [sp, #40]
  412fe8:	strh	w1, [x0, #6]
  412fec:	ldr	x0, [sp, #40]
  412ff0:	ldrh	w0, [x0, #6]
  412ff4:	bl	4133e0 <ferror@plt+0x10850>
  412ff8:	and	w1, w0, #0xffff
  412ffc:	ldr	x0, [sp, #40]
  413000:	strh	w1, [x0, #2]
  413004:	ldr	x0, [sp, #40]
  413008:	mov	w1, #0xfffffffe            	// #-2
  41300c:	strh	w1, [x0, #4]
  413010:	ldr	x0, [sp, #40]
  413014:	ldrh	w0, [x0]
  413018:	orr	w0, w0, #0x1
  41301c:	and	w1, w0, #0xffff
  413020:	ldr	x0, [sp, #40]
  413024:	strh	w1, [x0]
  413028:	mov	w0, #0x0                   	// #0
  41302c:	b	4132e8 <ferror@plt+0x10758>
  413030:	adrp	x0, 422000 <ferror@plt+0x1f470>
  413034:	add	x1, x0, #0xd88
  413038:	ldr	x0, [sp, #32]
  41303c:	bl	402860 <strcmp@plt>
  413040:	cmp	w0, #0x0
  413044:	b.eq	413060 <ferror@plt+0x104d0>  // b.none
  413048:	adrp	x0, 422000 <ferror@plt+0x1f470>
  41304c:	add	x1, x0, #0xd90
  413050:	ldr	x0, [sp, #32]
  413054:	bl	402860 <strcmp@plt>
  413058:	cmp	w0, #0x0
  41305c:	b.ne	4130ac <ferror@plt+0x1051c>  // b.any
  413060:	ldr	w0, [sp, #28]
  413064:	cmp	w0, #0xc
  413068:	b.eq	413078 <ferror@plt+0x104e8>  // b.none
  41306c:	ldr	w0, [sp, #28]
  413070:	cmp	w0, #0x1c
  413074:	b.ne	413080 <ferror@plt+0x104f0>  // b.any
  413078:	mov	w0, #0xffffffff            	// #-1
  41307c:	b	4132e8 <ferror@plt+0x10758>
  413080:	ldr	w0, [sp, #28]
  413084:	and	w1, w0, #0xffff
  413088:	ldr	x0, [sp, #40]
  41308c:	strh	w1, [x0, #6]
  413090:	ldr	x0, [sp, #40]
  413094:	strh	wzr, [x0, #2]
  413098:	ldr	x0, [sp, #40]
  41309c:	mov	w1, #0xfffffffe            	// #-2
  4130a0:	strh	w1, [x0, #4]
  4130a4:	mov	w0, #0x0                   	// #0
  4130a8:	b	4132e8 <ferror@plt+0x10758>
  4130ac:	ldr	w0, [sp, #28]
  4130b0:	cmp	w0, #0x11
  4130b4:	b.ne	413124 <ferror@plt+0x10594>  // b.any
  4130b8:	ldr	x0, [sp, #40]
  4130bc:	add	x0, x0, #0x8
  4130c0:	ldr	x2, [sp, #32]
  4130c4:	mov	w1, #0x100                 	// #256
  4130c8:	bl	4188e4 <ferror@plt+0x15d54>
  4130cc:	str	w0, [sp, #52]
  4130d0:	ldr	w0, [sp, #52]
  4130d4:	cmp	w0, #0x0
  4130d8:	b.ge	4130e4 <ferror@plt+0x10554>  // b.tcont
  4130dc:	mov	w0, #0xffffffff            	// #-1
  4130e0:	b	4132e8 <ferror@plt+0x10758>
  4130e4:	ldr	x0, [sp, #40]
  4130e8:	mov	w1, #0x11                  	// #17
  4130ec:	strh	w1, [x0, #6]
  4130f0:	ldr	w0, [sp, #52]
  4130f4:	and	w1, w0, #0xffff
  4130f8:	ldr	x0, [sp, #40]
  4130fc:	strh	w1, [x0, #2]
  413100:	ldr	w0, [sp, #52]
  413104:	and	w0, w0, #0xffff
  413108:	ubfiz	w0, w0, #3, #13
  41310c:	and	w0, w0, #0xffff
  413110:	sxth	w1, w0
  413114:	ldr	x0, [sp, #40]
  413118:	strh	w1, [x0, #4]
  41311c:	mov	w0, #0x0                   	// #0
  413120:	b	4132e8 <ferror@plt+0x10758>
  413124:	mov	w1, #0x3a                  	// #58
  413128:	ldr	x0, [sp, #32]
  41312c:	bl	402930 <strchr@plt>
  413130:	cmp	x0, #0x0
  413134:	b.eq	4131ac <ferror@plt+0x1061c>  // b.none
  413138:	ldr	x0, [sp, #40]
  41313c:	mov	w1, #0xa                   	// #10
  413140:	strh	w1, [x0, #6]
  413144:	ldr	w0, [sp, #28]
  413148:	cmp	w0, #0x0
  41314c:	b.eq	413164 <ferror@plt+0x105d4>  // b.none
  413150:	ldr	w0, [sp, #28]
  413154:	cmp	w0, #0xa
  413158:	b.eq	413164 <ferror@plt+0x105d4>  // b.none
  41315c:	mov	w0, #0xffffffff            	// #-1
  413160:	b	4132e8 <ferror@plt+0x10758>
  413164:	ldr	x0, [sp, #40]
  413168:	add	x0, x0, #0x8
  41316c:	mov	x2, x0
  413170:	ldr	x1, [sp, #32]
  413174:	mov	w0, #0xa                   	// #10
  413178:	bl	4028f0 <inet_pton@plt>
  41317c:	cmp	w0, #0x0
  413180:	b.gt	41318c <ferror@plt+0x105fc>
  413184:	mov	w0, #0xffffffff            	// #-1
  413188:	b	4132e8 <ferror@plt+0x10758>
  41318c:	ldr	x0, [sp, #40]
  413190:	mov	w1, #0x10                  	// #16
  413194:	strh	w1, [x0, #2]
  413198:	ldr	x0, [sp, #40]
  41319c:	mov	w1, #0xffffffff            	// #-1
  4131a0:	strh	w1, [x0, #4]
  4131a4:	mov	w0, #0x0                   	// #0
  4131a8:	b	4132e8 <ferror@plt+0x10758>
  4131ac:	ldr	w0, [sp, #28]
  4131b0:	cmp	w0, #0x1c
  4131b4:	b.ne	413280 <ferror@plt+0x106f0>  // b.any
  4131b8:	ldr	x0, [sp, #40]
  4131bc:	mov	w1, #0x1c                  	// #28
  4131c0:	strh	w1, [x0, #6]
  4131c4:	ldr	x0, [sp, #40]
  4131c8:	add	x0, x0, #0x8
  4131cc:	mov	x3, #0x100                 	// #256
  4131d0:	mov	x2, x0
  4131d4:	ldr	x1, [sp, #32]
  4131d8:	mov	w0, #0x1c                  	// #28
  4131dc:	bl	41ac10 <ferror@plt+0x18080>
  4131e0:	cmp	w0, #0x0
  4131e4:	b.gt	4131f0 <ferror@plt+0x10660>
  4131e8:	mov	w0, #0xffffffff            	// #-1
  4131ec:	b	4132e8 <ferror@plt+0x10758>
  4131f0:	ldr	x0, [sp, #40]
  4131f4:	mov	w1, #0x4                   	// #4
  4131f8:	strh	w1, [x0, #2]
  4131fc:	ldr	x0, [sp, #40]
  413200:	mov	w1, #0x14                  	// #20
  413204:	strh	w1, [x0, #4]
  413208:	mov	w0, #0x40                  	// #64
  41320c:	str	w0, [sp, #56]
  413210:	str	wzr, [sp, #60]
  413214:	b	413268 <ferror@plt+0x106d8>
  413218:	ldr	x1, [sp, #40]
  41321c:	ldrsw	x0, [sp, #60]
  413220:	lsl	x0, x0, #2
  413224:	add	x0, x1, x0
  413228:	ldr	w0, [x0, #8]
  41322c:	bl	402520 <ntohl@plt>
  413230:	and	w0, w0, #0x100
  413234:	cmp	w0, #0x0
  413238:	b.eq	41325c <ferror@plt+0x106cc>  // b.none
  41323c:	ldr	w0, [sp, #60]
  413240:	add	w0, w0, #0x1
  413244:	and	w0, w0, #0xffff
  413248:	ubfiz	w0, w0, #2, #14
  41324c:	and	w1, w0, #0xffff
  413250:	ldr	x0, [sp, #40]
  413254:	strh	w1, [x0, #2]
  413258:	b	413278 <ferror@plt+0x106e8>
  41325c:	ldr	w0, [sp, #60]
  413260:	add	w0, w0, #0x1
  413264:	str	w0, [sp, #60]
  413268:	ldr	w0, [sp, #60]
  41326c:	ldr	w1, [sp, #56]
  413270:	cmp	w1, w0
  413274:	b.hi	413218 <ferror@plt+0x10688>  // b.pmore
  413278:	mov	w0, #0x0                   	// #0
  41327c:	b	4132e8 <ferror@plt+0x10758>
  413280:	ldr	x0, [sp, #40]
  413284:	mov	w1, #0x2                   	// #2
  413288:	strh	w1, [x0, #6]
  41328c:	ldr	w0, [sp, #28]
  413290:	cmp	w0, #0x0
  413294:	b.eq	4132ac <ferror@plt+0x1071c>  // b.none
  413298:	ldr	w0, [sp, #28]
  41329c:	cmp	w0, #0x2
  4132a0:	b.eq	4132ac <ferror@plt+0x1071c>  // b.none
  4132a4:	mov	w0, #0xffffffff            	// #-1
  4132a8:	b	4132e8 <ferror@plt+0x10758>
  4132ac:	ldr	x0, [sp, #40]
  4132b0:	add	x0, x0, #0x8
  4132b4:	ldr	x1, [sp, #32]
  4132b8:	bl	412c24 <ferror@plt+0x10094>
  4132bc:	cmp	w0, #0x0
  4132c0:	b.gt	4132cc <ferror@plt+0x1073c>
  4132c4:	mov	w0, #0xffffffff            	// #-1
  4132c8:	b	4132e8 <ferror@plt+0x10758>
  4132cc:	ldr	x0, [sp, #40]
  4132d0:	mov	w1, #0x4                   	// #4
  4132d4:	strh	w1, [x0, #2]
  4132d8:	ldr	x0, [sp, #40]
  4132dc:	mov	w1, #0xffffffff            	// #-1
  4132e0:	strh	w1, [x0, #4]
  4132e4:	mov	w0, #0x0                   	// #0
  4132e8:	ldp	x29, x30, [sp], #64
  4132ec:	ret
  4132f0:	stp	x29, x30, [sp, #-64]!
  4132f4:	mov	x29, sp
  4132f8:	str	x0, [sp, #40]
  4132fc:	str	x1, [sp, #32]
  413300:	str	w2, [sp, #28]
  413304:	ldr	w2, [sp, #28]
  413308:	ldr	x1, [sp, #32]
  41330c:	ldr	x0, [sp, #40]
  413310:	bl	412f80 <ferror@plt+0x103f0>
  413314:	str	w0, [sp, #60]
  413318:	ldr	w0, [sp, #60]
  41331c:	cmp	w0, #0x0
  413320:	b.eq	41332c <ferror@plt+0x1079c>  // b.none
  413324:	ldr	w0, [sp, #60]
  413328:	b	413338 <ferror@plt+0x107a8>
  41332c:	ldr	x0, [sp, #40]
  413330:	bl	412dfc <ferror@plt+0x1026c>
  413334:	mov	w0, #0x0                   	// #0
  413338:	ldp	x29, x30, [sp], #64
  41333c:	ret
  413340:	sub	sp, sp, #0x10
  413344:	str	w0, [sp, #12]
  413348:	ldr	w0, [sp, #12]
  41334c:	cmp	w0, #0x1c
  413350:	b.eq	4133cc <ferror@plt+0x1083c>  // b.none
  413354:	ldr	w0, [sp, #12]
  413358:	cmp	w0, #0x1c
  41335c:	b.gt	4133d4 <ferror@plt+0x10844>
  413360:	ldr	w0, [sp, #12]
  413364:	cmp	w0, #0xc
  413368:	b.eq	4133bc <ferror@plt+0x1082c>  // b.none
  41336c:	ldr	w0, [sp, #12]
  413370:	cmp	w0, #0xc
  413374:	b.gt	4133d4 <ferror@plt+0x10844>
  413378:	ldr	w0, [sp, #12]
  41337c:	cmp	w0, #0xa
  413380:	b.eq	4133ac <ferror@plt+0x1081c>  // b.none
  413384:	ldr	w0, [sp, #12]
  413388:	cmp	w0, #0xa
  41338c:	b.gt	4133d4 <ferror@plt+0x10844>
  413390:	ldr	w0, [sp, #12]
  413394:	cmp	w0, #0x2
  413398:	b.eq	4133b4 <ferror@plt+0x10824>  // b.none
  41339c:	ldr	w0, [sp, #12]
  4133a0:	cmp	w0, #0x4
  4133a4:	b.eq	4133c4 <ferror@plt+0x10834>  // b.none
  4133a8:	b	4133d4 <ferror@plt+0x10844>
  4133ac:	mov	w0, #0x80                  	// #128
  4133b0:	b	4133d8 <ferror@plt+0x10848>
  4133b4:	mov	w0, #0x20                  	// #32
  4133b8:	b	4133d8 <ferror@plt+0x10848>
  4133bc:	mov	w0, #0x10                  	// #16
  4133c0:	b	4133d8 <ferror@plt+0x10848>
  4133c4:	mov	w0, #0x50                  	// #80
  4133c8:	b	4133d8 <ferror@plt+0x10848>
  4133cc:	mov	w0, #0x14                  	// #20
  4133d0:	b	4133d8 <ferror@plt+0x10848>
  4133d4:	mov	w0, #0x0                   	// #0
  4133d8:	add	sp, sp, #0x10
  4133dc:	ret
  4133e0:	stp	x29, x30, [sp, #-32]!
  4133e4:	mov	x29, sp
  4133e8:	str	w0, [sp, #28]
  4133ec:	ldr	w0, [sp, #28]
  4133f0:	bl	413340 <ferror@plt+0x107b0>
  4133f4:	add	w1, w0, #0x7
  4133f8:	cmp	w0, #0x0
  4133fc:	csel	w0, w1, w0, lt  // lt = tstop
  413400:	asr	w0, w0, #3
  413404:	ldp	x29, x30, [sp], #32
  413408:	ret
  41340c:	stp	x29, x30, [sp, #-80]!
  413410:	mov	x29, sp
  413414:	str	x0, [sp, #40]
  413418:	str	x1, [sp, #32]
  41341c:	str	w2, [sp, #28]
  413420:	mov	w1, #0x2f                  	// #47
  413424:	ldr	x0, [sp, #32]
  413428:	bl	402930 <strchr@plt>
  41342c:	str	x0, [sp, #64]
  413430:	ldr	x0, [sp, #64]
  413434:	cmp	x0, #0x0
  413438:	b.eq	413444 <ferror@plt+0x108b4>  // b.none
  41343c:	ldr	x0, [sp, #64]
  413440:	strb	wzr, [x0]
  413444:	ldr	w2, [sp, #28]
  413448:	ldr	x1, [sp, #32]
  41344c:	ldr	x0, [sp, #40]
  413450:	bl	4132f0 <ferror@plt+0x10760>
  413454:	str	w0, [sp, #60]
  413458:	ldr	x0, [sp, #64]
  41345c:	cmp	x0, #0x0
  413460:	b.eq	413470 <ferror@plt+0x108e0>  // b.none
  413464:	ldr	x0, [sp, #64]
  413468:	mov	w1, #0x2f                  	// #47
  41346c:	strb	w1, [x0]
  413470:	ldr	w0, [sp, #60]
  413474:	cmp	w0, #0x0
  413478:	b.eq	413484 <ferror@plt+0x108f4>  // b.none
  41347c:	ldr	w0, [sp, #60]
  413480:	b	413560 <ferror@plt+0x109d0>
  413484:	ldr	x0, [sp, #40]
  413488:	ldrh	w0, [x0, #6]
  41348c:	bl	413340 <ferror@plt+0x107b0>
  413490:	str	w0, [sp, #76]
  413494:	str	wzr, [sp, #72]
  413498:	ldr	x0, [sp, #64]
  41349c:	cmp	x0, #0x0
  4134a0:	b.eq	413510 <ferror@plt+0x10980>  // b.none
  4134a4:	ldr	x0, [sp, #40]
  4134a8:	ldrsh	w0, [x0, #4]
  4134ac:	cmn	w0, #0x2
  4134b0:	b.ne	4134bc <ferror@plt+0x1092c>  // b.any
  4134b4:	mov	w0, #0xffffffff            	// #-1
  4134b8:	b	413560 <ferror@plt+0x109d0>
  4134bc:	ldr	x0, [sp, #64]
  4134c0:	add	x1, x0, #0x1
  4134c4:	add	x0, sp, #0x38
  4134c8:	mov	w2, #0x0                   	// #0
  4134cc:	bl	4121dc <ferror@plt+0xf64c>
  4134d0:	cmp	w0, #0x0
  4134d4:	b.eq	4134e0 <ferror@plt+0x10950>  // b.none
  4134d8:	mov	w0, #0xffffffff            	// #-1
  4134dc:	b	413560 <ferror@plt+0x109d0>
  4134e0:	ldr	w1, [sp, #56]
  4134e4:	ldr	w0, [sp, #76]
  4134e8:	cmp	w1, w0
  4134ec:	b.ls	4134f8 <ferror@plt+0x10968>  // b.plast
  4134f0:	mov	w0, #0xffffffff            	// #-1
  4134f4:	b	413560 <ferror@plt+0x109d0>
  4134f8:	ldr	w0, [sp, #72]
  4134fc:	orr	w0, w0, #0x1
  413500:	str	w0, [sp, #72]
  413504:	ldr	w0, [sp, #56]
  413508:	str	w0, [sp, #76]
  41350c:	b	413524 <ferror@plt+0x10994>
  413510:	ldr	x0, [sp, #40]
  413514:	ldrsh	w0, [x0, #4]
  413518:	cmn	w0, #0x2
  41351c:	b.ne	413524 <ferror@plt+0x10994>  // b.any
  413520:	str	wzr, [sp, #76]
  413524:	ldr	x0, [sp, #40]
  413528:	ldrh	w0, [x0]
  41352c:	sxth	w1, w0
  413530:	ldr	w0, [sp, #72]
  413534:	sxth	w0, w0
  413538:	orr	w0, w1, w0
  41353c:	sxth	w0, w0
  413540:	and	w1, w0, #0xffff
  413544:	ldr	x0, [sp, #40]
  413548:	strh	w1, [x0]
  41354c:	ldr	w0, [sp, #76]
  413550:	sxth	w1, w0
  413554:	ldr	x0, [sp, #40]
  413558:	strh	w1, [x0, #4]
  41355c:	mov	w0, #0x0                   	// #0
  413560:	ldp	x29, x30, [sp], #80
  413564:	ret
  413568:	stp	x29, x30, [sp, #-32]!
  41356c:	mov	x29, sp
  413570:	str	w0, [sp, #28]
  413574:	ldr	w0, [sp, #28]
  413578:	cmp	w0, #0x0
  41357c:	b.ne	41358c <ferror@plt+0x109fc>  // b.any
  413580:	adrp	x0, 422000 <ferror@plt+0x1f470>
  413584:	add	x0, x0, #0xd98
  413588:	b	413594 <ferror@plt+0x10a04>
  41358c:	ldr	w0, [sp, #28]
  413590:	bl	4141bc <ferror@plt+0x1162c>
  413594:	ldp	x29, x30, [sp], #32
  413598:	ret
  41359c:	stp	x29, x30, [sp, #-64]!
  4135a0:	mov	x29, sp
  4135a4:	str	x19, [sp, #16]
  4135a8:	str	x0, [sp, #56]
  4135ac:	str	x1, [sp, #48]
  4135b0:	str	w2, [sp, #44]
  4135b4:	ldr	w2, [sp, #44]
  4135b8:	ldr	x1, [sp, #48]
  4135bc:	ldr	x0, [sp, #56]
  4135c0:	bl	4132f0 <ferror@plt+0x10760>
  4135c4:	cmp	w0, #0x0
  4135c8:	b.eq	413600 <ferror@plt+0x10a70>  // b.none
  4135cc:	adrp	x0, 438000 <ferror@plt+0x35470>
  4135d0:	ldr	x0, [x0, #3984]
  4135d4:	ldr	x19, [x0]
  4135d8:	ldr	w0, [sp, #44]
  4135dc:	bl	413568 <ferror@plt+0x109d8>
  4135e0:	ldr	x3, [sp, #48]
  4135e4:	mov	x2, x0
  4135e8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4135ec:	add	x1, x0, #0xda8
  4135f0:	mov	x0, x19
  4135f4:	bl	402b50 <fprintf@plt>
  4135f8:	mov	w0, #0x1                   	// #1
  4135fc:	bl	402470 <exit@plt>
  413600:	mov	w0, #0x0                   	// #0
  413604:	ldr	x19, [sp, #16]
  413608:	ldp	x29, x30, [sp], #64
  41360c:	ret
  413610:	stp	x29, x30, [sp, #-64]!
  413614:	mov	x29, sp
  413618:	str	x0, [sp, #40]
  41361c:	str	x1, [sp, #32]
  413620:	str	w2, [sp, #28]
  413624:	ldr	x0, [sp, #32]
  413628:	ldrh	w0, [x0]
  41362c:	sub	w0, w0, #0x4
  413630:	str	w0, [sp, #60]
  413634:	ldr	x0, [sp, #32]
  413638:	add	x0, x0, #0x4
  41363c:	str	x0, [sp, #48]
  413640:	ldr	w0, [sp, #60]
  413644:	cmp	w0, #0x10
  413648:	b.eq	4136b8 <ferror@plt+0x10b28>  // b.none
  41364c:	ldr	w0, [sp, #60]
  413650:	cmp	w0, #0x10
  413654:	b.gt	413748 <ferror@plt+0x10bb8>
  413658:	ldr	w0, [sp, #60]
  41365c:	cmp	w0, #0xa
  413660:	b.eq	413718 <ferror@plt+0x10b88>  // b.none
  413664:	ldr	w0, [sp, #60]
  413668:	cmp	w0, #0xa
  41366c:	b.gt	413748 <ferror@plt+0x10bb8>
  413670:	ldr	w0, [sp, #60]
  413674:	cmp	w0, #0x2
  413678:	b.eq	4136e8 <ferror@plt+0x10b58>  // b.none
  41367c:	ldr	w0, [sp, #60]
  413680:	cmp	w0, #0x4
  413684:	b.ne	413748 <ferror@plt+0x10bb8>  // b.any
  413688:	ldr	x0, [sp, #40]
  41368c:	mov	w1, #0x2                   	// #2
  413690:	strh	w1, [x0, #6]
  413694:	ldr	x0, [sp, #40]
  413698:	mov	w1, #0x4                   	// #4
  41369c:	strh	w1, [x0, #2]
  4136a0:	ldr	x0, [sp, #40]
  4136a4:	add	x0, x0, #0x8
  4136a8:	ldr	x1, [sp, #48]
  4136ac:	ldr	w1, [x1]
  4136b0:	str	w1, [x0]
  4136b4:	b	413750 <ferror@plt+0x10bc0>
  4136b8:	ldr	x0, [sp, #40]
  4136bc:	mov	w1, #0xa                   	// #10
  4136c0:	strh	w1, [x0, #6]
  4136c4:	ldr	x0, [sp, #40]
  4136c8:	mov	w1, #0x10                  	// #16
  4136cc:	strh	w1, [x0, #2]
  4136d0:	ldr	x0, [sp, #40]
  4136d4:	add	x2, x0, #0x8
  4136d8:	ldr	x0, [sp, #48]
  4136dc:	ldp	x0, x1, [x0]
  4136e0:	stp	x0, x1, [x2]
  4136e4:	b	413750 <ferror@plt+0x10bc0>
  4136e8:	ldr	x0, [sp, #40]
  4136ec:	mov	w1, #0xc                   	// #12
  4136f0:	strh	w1, [x0, #6]
  4136f4:	ldr	x0, [sp, #40]
  4136f8:	mov	w1, #0x2                   	// #2
  4136fc:	strh	w1, [x0, #2]
  413700:	ldr	x0, [sp, #40]
  413704:	add	x0, x0, #0x8
  413708:	ldr	x1, [sp, #48]
  41370c:	ldrh	w1, [x1]
  413710:	strh	w1, [x0]
  413714:	b	413750 <ferror@plt+0x10bc0>
  413718:	ldr	x0, [sp, #40]
  41371c:	mov	w1, #0x4                   	// #4
  413720:	strh	w1, [x0, #6]
  413724:	ldr	x0, [sp, #40]
  413728:	mov	w1, #0xa                   	// #10
  41372c:	strh	w1, [x0, #2]
  413730:	ldr	x0, [sp, #40]
  413734:	add	x0, x0, #0x8
  413738:	mov	x2, #0xa                   	// #10
  41373c:	ldr	x1, [sp, #48]
  413740:	bl	402430 <memcpy@plt>
  413744:	b	413750 <ferror@plt+0x10bc0>
  413748:	mov	w0, #0xffffffff            	// #-1
  41374c:	b	41379c <ferror@plt+0x10c0c>
  413750:	ldr	w0, [sp, #28]
  413754:	cmp	w0, #0x0
  413758:	b.eq	41377c <ferror@plt+0x10bec>  // b.none
  41375c:	ldr	x0, [sp, #40]
  413760:	ldrh	w0, [x0, #6]
  413764:	mov	w1, w0
  413768:	ldr	w0, [sp, #28]
  41376c:	cmp	w0, w1
  413770:	b.eq	41377c <ferror@plt+0x10bec>  // b.none
  413774:	mov	w0, #0xfffffffe            	// #-2
  413778:	b	41379c <ferror@plt+0x10c0c>
  41377c:	ldr	x0, [sp, #40]
  413780:	mov	w1, #0xffffffff            	// #-1
  413784:	strh	w1, [x0, #4]
  413788:	ldr	x0, [sp, #40]
  41378c:	strh	wzr, [x0]
  413790:	ldr	x0, [sp, #40]
  413794:	bl	412dfc <ferror@plt+0x1026c>
  413798:	mov	w0, #0x0                   	// #0
  41379c:	ldp	x29, x30, [sp], #64
  4137a0:	ret
  4137a4:	stp	x29, x30, [sp, #-64]!
  4137a8:	mov	x29, sp
  4137ac:	str	x19, [sp, #16]
  4137b0:	str	x0, [sp, #56]
  4137b4:	str	x1, [sp, #48]
  4137b8:	str	w2, [sp, #44]
  4137bc:	ldr	w0, [sp, #44]
  4137c0:	cmp	w0, #0x11
  4137c4:	b.ne	4137f0 <ferror@plt+0x10c60>  // b.any
  4137c8:	adrp	x0, 438000 <ferror@plt+0x35470>
  4137cc:	ldr	x0, [x0, #3984]
  4137d0:	ldr	x3, [x0]
  4137d4:	ldr	x2, [sp, #48]
  4137d8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4137dc:	add	x1, x0, #0xde0
  4137e0:	mov	x0, x3
  4137e4:	bl	402b50 <fprintf@plt>
  4137e8:	mov	w0, #0x1                   	// #1
  4137ec:	bl	402470 <exit@plt>
  4137f0:	ldr	w2, [sp, #44]
  4137f4:	ldr	x1, [sp, #48]
  4137f8:	ldr	x0, [sp, #56]
  4137fc:	bl	41340c <ferror@plt+0x1087c>
  413800:	cmp	w0, #0x0
  413804:	b.eq	41383c <ferror@plt+0x10cac>  // b.none
  413808:	adrp	x0, 438000 <ferror@plt+0x35470>
  41380c:	ldr	x0, [x0, #3984]
  413810:	ldr	x19, [x0]
  413814:	ldr	w0, [sp, #44]
  413818:	bl	413568 <ferror@plt+0x109d8>
  41381c:	ldr	x3, [sp, #48]
  413820:	mov	x2, x0
  413824:	adrp	x0, 422000 <ferror@plt+0x1f470>
  413828:	add	x1, x0, #0xe28
  41382c:	mov	x0, x19
  413830:	bl	402b50 <fprintf@plt>
  413834:	mov	w0, #0x1                   	// #1
  413838:	bl	402470 <exit@plt>
  41383c:	mov	w0, #0x0                   	// #0
  413840:	ldr	x19, [sp, #16]
  413844:	ldp	x29, x30, [sp], #64
  413848:	ret
  41384c:	stp	x29, x30, [sp, #-304]!
  413850:	mov	x29, sp
  413854:	str	x0, [sp, #24]
  413858:	add	x0, sp, #0x28
  41385c:	mov	w2, #0x2                   	// #2
  413860:	ldr	x1, [sp, #24]
  413864:	bl	4132f0 <ferror@plt+0x10760>
  413868:	cmp	w0, #0x0
  41386c:	b.eq	413898 <ferror@plt+0x10d08>  // b.none
  413870:	adrp	x0, 438000 <ferror@plt+0x35470>
  413874:	ldr	x0, [x0, #3984]
  413878:	ldr	x3, [x0]
  41387c:	ldr	x2, [sp, #24]
  413880:	adrp	x0, 422000 <ferror@plt+0x1f470>
  413884:	add	x1, x0, #0xe58
  413888:	mov	x0, x3
  41388c:	bl	402b50 <fprintf@plt>
  413890:	mov	w0, #0x1                   	// #1
  413894:	bl	402470 <exit@plt>
  413898:	ldr	w0, [sp, #48]
  41389c:	ldp	x29, x30, [sp], #304
  4138a0:	ret
  4138a4:	stp	x29, x30, [sp, #-16]!
  4138a8:	mov	x29, sp
  4138ac:	adrp	x0, 438000 <ferror@plt+0x35470>
  4138b0:	ldr	x0, [x0, #3984]
  4138b4:	ldr	x0, [x0]
  4138b8:	mov	x3, x0
  4138bc:	mov	x2, #0x30                  	// #48
  4138c0:	mov	x1, #0x1                   	// #1
  4138c4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4138c8:	add	x0, x0, #0xe90
  4138cc:	bl	402950 <fwrite@plt>
  4138d0:	mov	w0, #0xffffffff            	// #-1
  4138d4:	bl	402470 <exit@plt>
  4138d8:	stp	x29, x30, [sp, #-32]!
  4138dc:	mov	x29, sp
  4138e0:	str	x0, [sp, #24]
  4138e4:	adrp	x0, 438000 <ferror@plt+0x35470>
  4138e8:	ldr	x0, [x0, #3984]
  4138ec:	ldr	x3, [x0]
  4138f0:	ldr	x2, [sp, #24]
  4138f4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4138f8:	add	x1, x0, #0xec8
  4138fc:	mov	x0, x3
  413900:	bl	402b50 <fprintf@plt>
  413904:	mov	w0, #0xffffffff            	// #-1
  413908:	bl	402470 <exit@plt>
  41390c:	stp	x29, x30, [sp, #-32]!
  413910:	mov	x29, sp
  413914:	str	x0, [sp, #24]
  413918:	str	x1, [sp, #16]
  41391c:	adrp	x0, 438000 <ferror@plt+0x35470>
  413920:	ldr	x0, [x0, #3984]
  413924:	ldr	x4, [x0]
  413928:	ldr	x3, [sp, #24]
  41392c:	ldr	x2, [sp, #16]
  413930:	adrp	x0, 422000 <ferror@plt+0x1f470>
  413934:	add	x1, x0, #0xef0
  413938:	mov	x0, x4
  41393c:	bl	402b50 <fprintf@plt>
  413940:	mov	w0, #0xffffffff            	// #-1
  413944:	bl	402470 <exit@plt>
  413948:	stp	x29, x30, [sp, #-32]!
  41394c:	mov	x29, sp
  413950:	str	x0, [sp, #24]
  413954:	str	x1, [sp, #16]
  413958:	adrp	x0, 438000 <ferror@plt+0x35470>
  41395c:	ldr	x0, [x0, #3984]
  413960:	ldr	x4, [x0]
  413964:	ldr	x3, [sp, #16]
  413968:	ldr	x2, [sp, #24]
  41396c:	adrp	x0, 422000 <ferror@plt+0x1f470>
  413970:	add	x1, x0, #0xf18
  413974:	mov	x0, x4
  413978:	bl	402b50 <fprintf@plt>
  41397c:	mov	w0, #0xffffffff            	// #-1
  413980:	bl	402470 <exit@plt>
  413984:	stp	x29, x30, [sp, #-32]!
  413988:	mov	x29, sp
  41398c:	str	x0, [sp, #24]
  413990:	str	x1, [sp, #16]
  413994:	adrp	x0, 438000 <ferror@plt+0x35470>
  413998:	ldr	x0, [x0, #3984]
  41399c:	ldr	x4, [x0]
  4139a0:	ldr	x3, [sp, #16]
  4139a4:	ldr	x2, [sp, #24]
  4139a8:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4139ac:	add	x1, x0, #0xf50
  4139b0:	mov	x0, x4
  4139b4:	bl	402b50 <fprintf@plt>
  4139b8:	mov	w0, #0xffffffff            	// #-1
  4139bc:	bl	402470 <exit@plt>
  4139c0:	stp	x29, x30, [sp, #-32]!
  4139c4:	mov	x29, sp
  4139c8:	str	x0, [sp, #24]
  4139cc:	adrp	x0, 438000 <ferror@plt+0x35470>
  4139d0:	ldr	x0, [x0, #3984]
  4139d4:	ldr	x3, [x0]
  4139d8:	ldr	x2, [sp, #24]
  4139dc:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4139e0:	add	x1, x0, #0xf88
  4139e4:	mov	x0, x3
  4139e8:	bl	402b50 <fprintf@plt>
  4139ec:	mov	w0, #0xffffffff            	// #-1
  4139f0:	ldp	x29, x30, [sp], #32
  4139f4:	ret
  4139f8:	stp	x29, x30, [sp, #-32]!
  4139fc:	mov	x29, sp
  413a00:	str	x0, [sp, #24]
  413a04:	ldr	x0, [sp, #24]
  413a08:	ldrb	w0, [x0]
  413a0c:	cmp	w0, #0x0
  413a10:	b.ne	413a6c <ferror@plt+0x10edc>  // b.any
  413a14:	mov	w0, #0xffffffff            	// #-1
  413a18:	b	413a80 <ferror@plt+0x10ef0>
  413a1c:	ldr	x0, [sp, #24]
  413a20:	ldrb	w0, [x0]
  413a24:	cmp	w0, #0x2f
  413a28:	b.eq	413a58 <ferror@plt+0x10ec8>  // b.none
  413a2c:	bl	402870 <__ctype_b_loc@plt>
  413a30:	ldr	x1, [x0]
  413a34:	ldr	x0, [sp, #24]
  413a38:	ldrb	w0, [x0]
  413a3c:	and	x0, x0, #0xff
  413a40:	lsl	x0, x0, #1
  413a44:	add	x0, x1, x0
  413a48:	ldrh	w0, [x0]
  413a4c:	and	w0, w0, #0x2000
  413a50:	cmp	w0, #0x0
  413a54:	b.eq	413a60 <ferror@plt+0x10ed0>  // b.none
  413a58:	mov	w0, #0xffffffff            	// #-1
  413a5c:	b	413a80 <ferror@plt+0x10ef0>
  413a60:	ldr	x0, [sp, #24]
  413a64:	add	x0, x0, #0x1
  413a68:	str	x0, [sp, #24]
  413a6c:	ldr	x0, [sp, #24]
  413a70:	ldrb	w0, [x0]
  413a74:	cmp	w0, #0x0
  413a78:	b.ne	413a1c <ferror@plt+0x10e8c>  // b.any
  413a7c:	mov	w0, #0x0                   	// #0
  413a80:	ldp	x29, x30, [sp], #32
  413a84:	ret
  413a88:	stp	x29, x30, [sp, #-32]!
  413a8c:	mov	x29, sp
  413a90:	str	x0, [sp, #24]
  413a94:	ldr	x0, [sp, #24]
  413a98:	bl	402460 <strlen@plt>
  413a9c:	cmp	x0, #0xf
  413aa0:	b.ls	413aac <ferror@plt+0x10f1c>  // b.plast
  413aa4:	mov	w0, #0xffffffff            	// #-1
  413aa8:	b	413ab4 <ferror@plt+0x10f24>
  413aac:	ldr	x0, [sp, #24]
  413ab0:	bl	4139f8 <ferror@plt+0x10e68>
  413ab4:	ldp	x29, x30, [sp], #32
  413ab8:	ret
  413abc:	stp	x29, x30, [sp, #-32]!
  413ac0:	mov	x29, sp
  413ac4:	str	x0, [sp, #24]
  413ac8:	ldr	x0, [sp, #24]
  413acc:	bl	4139f8 <ferror@plt+0x10e68>
  413ad0:	ldp	x29, x30, [sp], #32
  413ad4:	ret
  413ad8:	stp	x29, x30, [sp, #-48]!
  413adc:	mov	x29, sp
  413ae0:	str	x0, [sp, #24]
  413ae4:	str	x1, [sp, #16]
  413ae8:	ldr	x0, [sp, #16]
  413aec:	bl	413a88 <ferror@plt+0x10ef8>
  413af0:	str	w0, [sp, #44]
  413af4:	ldr	w0, [sp, #44]
  413af8:	cmp	w0, #0x0
  413afc:	b.ne	413b10 <ferror@plt+0x10f80>  // b.any
  413b00:	mov	x2, #0x10                  	// #16
  413b04:	ldr	x1, [sp, #16]
  413b08:	ldr	x0, [sp, #24]
  413b0c:	bl	402aa0 <strncpy@plt>
  413b10:	ldr	w0, [sp, #44]
  413b14:	ldp	x29, x30, [sp], #48
  413b18:	ret
  413b1c:	stp	x29, x30, [sp, #-48]!
  413b20:	mov	x29, sp
  413b24:	str	w0, [sp, #28]
  413b28:	str	x1, [sp, #16]
  413b2c:	ldr	x0, [sp, #16]
  413b30:	cmp	x0, #0x0
  413b34:	b.eq	413b48 <ferror@plt+0x10fb8>  // b.none
  413b38:	ldr	x0, [sp, #16]
  413b3c:	bl	411ca4 <ferror@plt+0xf114>
  413b40:	str	x0, [sp, #40]
  413b44:	b	413b74 <ferror@plt+0x10fe4>
  413b48:	adrp	x0, 438000 <ferror@plt+0x35470>
  413b4c:	ldr	x0, [x0, #3984]
  413b50:	ldr	x3, [x0]
  413b54:	ldr	w2, [sp, #28]
  413b58:	adrp	x0, 422000 <ferror@plt+0x1f470>
  413b5c:	add	x1, x0, #0xfa8
  413b60:	mov	x0, x3
  413b64:	bl	402b50 <fprintf@plt>
  413b68:	ldr	w0, [sp, #28]
  413b6c:	bl	418130 <ferror@plt+0x155a0>
  413b70:	str	x0, [sp, #40]
  413b74:	ldr	x0, [sp, #40]
  413b78:	bl	413a88 <ferror@plt+0x10ef8>
  413b7c:	cmp	w0, #0x0
  413b80:	b.eq	413b8c <ferror@plt+0x10ffc>  // b.none
  413b84:	mov	x0, #0x0                   	// #0
  413b88:	b	413b90 <ferror@plt+0x11000>
  413b8c:	ldr	x0, [sp, #40]
  413b90:	ldp	x29, x30, [sp], #48
  413b94:	ret
  413b98:	sub	sp, sp, #0x10
  413b9c:	str	x0, [sp, #8]
  413ba0:	str	x1, [sp]
  413ba4:	ldr	x0, [sp, #8]
  413ba8:	ldrb	w0, [x0]
  413bac:	cmp	w0, #0x0
  413bb0:	b.ne	413bd4 <ferror@plt+0x11044>  // b.any
  413bb4:	mov	w0, #0x1                   	// #1
  413bb8:	b	413c10 <ferror@plt+0x11080>
  413bbc:	ldr	x0, [sp, #8]
  413bc0:	add	x0, x0, #0x1
  413bc4:	str	x0, [sp, #8]
  413bc8:	ldr	x0, [sp]
  413bcc:	add	x0, x0, #0x1
  413bd0:	str	x0, [sp]
  413bd4:	ldr	x0, [sp]
  413bd8:	ldrb	w0, [x0]
  413bdc:	cmp	w0, #0x0
  413be0:	b.eq	413bfc <ferror@plt+0x1106c>  // b.none
  413be4:	ldr	x0, [sp, #8]
  413be8:	ldrb	w1, [x0]
  413bec:	ldr	x0, [sp]
  413bf0:	ldrb	w0, [x0]
  413bf4:	cmp	w1, w0
  413bf8:	b.eq	413bbc <ferror@plt+0x1102c>  // b.none
  413bfc:	ldr	x0, [sp, #8]
  413c00:	ldrb	w0, [x0]
  413c04:	cmp	w0, #0x0
  413c08:	cset	w0, ne  // ne = any
  413c0c:	and	w0, w0, #0xff
  413c10:	add	sp, sp, #0x10
  413c14:	ret
  413c18:	stp	x29, x30, [sp, #-80]!
  413c1c:	mov	x29, sp
  413c20:	str	x0, [sp, #40]
  413c24:	str	x1, [sp, #32]
  413c28:	str	w2, [sp, #28]
  413c2c:	ldr	x0, [sp, #40]
  413c30:	add	x0, x0, #0x8
  413c34:	str	x0, [sp, #72]
  413c38:	ldr	x0, [sp, #32]
  413c3c:	add	x0, x0, #0x8
  413c40:	str	x0, [sp, #64]
  413c44:	ldr	w0, [sp, #28]
  413c48:	asr	w0, w0, #5
  413c4c:	str	w0, [sp, #60]
  413c50:	ldr	w0, [sp, #28]
  413c54:	and	w0, w0, #0x1f
  413c58:	str	w0, [sp, #28]
  413c5c:	ldr	w0, [sp, #60]
  413c60:	cmp	w0, #0x0
  413c64:	b.eq	413c94 <ferror@plt+0x11104>  // b.none
  413c68:	ldr	w0, [sp, #60]
  413c6c:	lsl	w0, w0, #2
  413c70:	sxtw	x0, w0
  413c74:	mov	x2, x0
  413c78:	ldr	x1, [sp, #64]
  413c7c:	ldr	x0, [sp, #72]
  413c80:	bl	402840 <memcmp@plt>
  413c84:	cmp	w0, #0x0
  413c88:	b.eq	413c94 <ferror@plt+0x11104>  // b.none
  413c8c:	mov	w0, #0xffffffff            	// #-1
  413c90:	b	413d14 <ferror@plt+0x11184>
  413c94:	ldr	w0, [sp, #28]
  413c98:	cmp	w0, #0x0
  413c9c:	b.eq	413d10 <ferror@plt+0x11180>  // b.none
  413ca0:	ldrsw	x0, [sp, #60]
  413ca4:	lsl	x0, x0, #2
  413ca8:	ldr	x1, [sp, #72]
  413cac:	add	x0, x1, x0
  413cb0:	ldr	w0, [x0]
  413cb4:	str	w0, [sp, #56]
  413cb8:	ldrsw	x0, [sp, #60]
  413cbc:	lsl	x0, x0, #2
  413cc0:	ldr	x1, [sp, #64]
  413cc4:	add	x0, x1, x0
  413cc8:	ldr	w0, [x0]
  413ccc:	str	w0, [sp, #52]
  413cd0:	mov	w1, #0x20                  	// #32
  413cd4:	ldr	w0, [sp, #28]
  413cd8:	sub	w0, w1, w0
  413cdc:	mov	w1, #0xffffffff            	// #-1
  413ce0:	lsl	w0, w1, w0
  413ce4:	bl	4024b0 <htonl@plt>
  413ce8:	str	w0, [sp, #48]
  413cec:	ldr	w1, [sp, #56]
  413cf0:	ldr	w0, [sp, #52]
  413cf4:	eor	w1, w1, w0
  413cf8:	ldr	w0, [sp, #48]
  413cfc:	and	w0, w1, w0
  413d00:	cmp	w0, #0x0
  413d04:	b.eq	413d10 <ferror@plt+0x11180>  // b.none
  413d08:	mov	w0, #0x1                   	// #1
  413d0c:	b	413d14 <ferror@plt+0x11184>
  413d10:	mov	w0, #0x0                   	// #0
  413d14:	ldp	x29, x30, [sp], #80
  413d18:	ret
  413d1c:	stp	x29, x30, [sp, #-304]!
  413d20:	mov	x29, sp
  413d24:	str	x0, [sp, #24]
  413d28:	str	x1, [sp, #16]
  413d2c:	ldr	x0, [sp, #16]
  413d30:	cmp	x0, #0x0
  413d34:	b.eq	413d58 <ferror@plt+0x111c8>  // b.none
  413d38:	ldr	x0, [sp, #24]
  413d3c:	ldrh	w0, [x0, #6]
  413d40:	cmp	w0, #0x0
  413d44:	b.eq	413d58 <ferror@plt+0x111c8>  // b.none
  413d48:	ldr	x0, [sp, #24]
  413d4c:	ldrsh	w0, [x0, #4]
  413d50:	cmp	w0, #0x0
  413d54:	b.gt	413d60 <ferror@plt+0x111d0>
  413d58:	mov	w0, #0x0                   	// #0
  413d5c:	b	413da8 <ferror@plt+0x11218>
  413d60:	ldr	x0, [sp, #24]
  413d64:	ldrh	w0, [x0, #6]
  413d68:	mov	w1, w0
  413d6c:	add	x0, sp, #0x28
  413d70:	mov	w2, w1
  413d74:	ldr	x1, [sp, #16]
  413d78:	bl	413610 <ferror@plt+0x10a80>
  413d7c:	cmp	w0, #0x0
  413d80:	b.eq	413d8c <ferror@plt+0x111fc>  // b.none
  413d84:	mov	w0, #0xffffffff            	// #-1
  413d88:	b	413da8 <ferror@plt+0x11218>
  413d8c:	ldr	x0, [sp, #24]
  413d90:	ldrsh	w0, [x0, #4]
  413d94:	mov	w1, w0
  413d98:	add	x0, sp, #0x28
  413d9c:	mov	w2, w1
  413da0:	ldr	x1, [sp, #24]
  413da4:	bl	413c18 <ferror@plt+0x11088>
  413da8:	ldp	x29, x30, [sp], #304
  413dac:	ret
  413db0:	sub	sp, sp, #0x430
  413db4:	stp	x29, x30, [sp]
  413db8:	mov	x29, sp
  413dbc:	str	wzr, [sp, #1068]
  413dc0:	adrp	x0, 422000 <ferror@plt+0x1f470>
  413dc4:	add	x0, x0, #0xfd8
  413dc8:	bl	402b10 <getenv@plt>
  413dcc:	cmp	x0, #0x0
  413dd0:	b.eq	413df4 <ferror@plt+0x11264>  // b.none
  413dd4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  413dd8:	add	x0, x0, #0xfd8
  413ddc:	bl	402b10 <getenv@plt>
  413de0:	bl	402630 <atoi@plt>
  413de4:	cmp	w0, #0x0
  413de8:	b.ne	413f20 <ferror@plt+0x11390>  // b.any
  413dec:	mov	w0, #0x64                  	// #100
  413df0:	b	413f20 <ferror@plt+0x11390>
  413df4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  413df8:	add	x0, x0, #0xfe0
  413dfc:	bl	402b10 <getenv@plt>
  413e00:	cmp	x0, #0x0
  413e04:	b.eq	413e34 <ferror@plt+0x112a4>  // b.none
  413e08:	adrp	x0, 422000 <ferror@plt+0x1f470>
  413e0c:	add	x0, x0, #0xfe0
  413e10:	bl	402b10 <getenv@plt>
  413e14:	add	x4, sp, #0x20
  413e18:	mov	x3, x0
  413e1c:	adrp	x0, 422000 <ferror@plt+0x1f470>
  413e20:	add	x2, x0, #0xff0
  413e24:	mov	x1, #0x3ff                 	// #1023
  413e28:	mov	x0, x4
  413e2c:	bl	4025e0 <snprintf@plt>
  413e30:	b	413e98 <ferror@plt+0x11308>
  413e34:	adrp	x0, 422000 <ferror@plt+0x1f470>
  413e38:	add	x0, x0, #0xff8
  413e3c:	bl	402b10 <getenv@plt>
  413e40:	cmp	x0, #0x0
  413e44:	b.eq	413e74 <ferror@plt+0x112e4>  // b.none
  413e48:	adrp	x0, 422000 <ferror@plt+0x1f470>
  413e4c:	add	x0, x0, #0xff8
  413e50:	bl	402b10 <getenv@plt>
  413e54:	add	x4, sp, #0x20
  413e58:	mov	x3, x0
  413e5c:	adrp	x0, 423000 <ferror@plt+0x20470>
  413e60:	add	x2, x0, #0x8
  413e64:	mov	x1, #0x3ff                 	// #1023
  413e68:	mov	x0, x4
  413e6c:	bl	4025e0 <snprintf@plt>
  413e70:	b	413e98 <ferror@plt+0x11308>
  413e74:	add	x1, sp, #0x20
  413e78:	adrp	x0, 423000 <ferror@plt+0x20470>
  413e7c:	add	x0, x0, #0x18
  413e80:	mov	x2, x1
  413e84:	mov	x3, x0
  413e88:	ldp	x0, x1, [x3]
  413e8c:	stp	x0, x1, [x2]
  413e90:	ldrb	w0, [x3, #16]
  413e94:	strb	w0, [x2, #16]
  413e98:	add	x2, sp, #0x20
  413e9c:	adrp	x0, 422000 <ferror@plt+0x1f470>
  413ea0:	add	x1, x0, #0xcb8
  413ea4:	mov	x0, x2
  413ea8:	bl	4029c0 <fopen64@plt>
  413eac:	str	x0, [sp, #1056]
  413eb0:	ldr	x0, [sp, #1056]
  413eb4:	cmp	x0, #0x0
  413eb8:	b.eq	413f08 <ferror@plt+0x11378>  // b.none
  413ebc:	add	x1, sp, #0x18
  413ec0:	add	x0, sp, #0x1c
  413ec4:	mov	x3, x1
  413ec8:	mov	x2, x0
  413ecc:	adrp	x0, 423000 <ferror@plt+0x20470>
  413ed0:	add	x1, x0, #0x30
  413ed4:	ldr	x0, [sp, #1056]
  413ed8:	bl	402690 <__isoc99_fscanf@plt>
  413edc:	cmp	w0, #0x2
  413ee0:	b.ne	413f00 <ferror@plt+0x11370>  // b.any
  413ee4:	ldr	w1, [sp, #28]
  413ee8:	mov	w0, #0x4240                	// #16960
  413eec:	movk	w0, #0xf, lsl #16
  413ef0:	cmp	w1, w0
  413ef4:	b.ne	413f00 <ferror@plt+0x11370>  // b.any
  413ef8:	ldr	w0, [sp, #24]
  413efc:	str	w0, [sp, #1068]
  413f00:	ldr	x0, [sp, #1056]
  413f04:	bl	402620 <fclose@plt>
  413f08:	ldr	w0, [sp, #1068]
  413f0c:	cmp	w0, #0x0
  413f10:	b.eq	413f1c <ferror@plt+0x1138c>  // b.none
  413f14:	ldr	w0, [sp, #1068]
  413f18:	b	413f20 <ferror@plt+0x11390>
  413f1c:	mov	w0, #0x64                  	// #100
  413f20:	ldp	x29, x30, [sp]
  413f24:	add	sp, sp, #0x430
  413f28:	ret
  413f2c:	stp	x29, x30, [sp, #-16]!
  413f30:	mov	x29, sp
  413f34:	mov	w0, #0x2                   	// #2
  413f38:	bl	402a00 <sysconf@plt>
  413f3c:	ldp	x29, x30, [sp], #16
  413f40:	ret
  413f44:	stp	x29, x30, [sp, #-64]!
  413f48:	mov	x29, sp
  413f4c:	str	w0, [sp, #44]
  413f50:	str	w1, [sp, #40]
  413f54:	str	x2, [sp, #32]
  413f58:	str	x3, [sp, #24]
  413f5c:	str	w4, [sp, #20]
  413f60:	ldr	w0, [sp, #44]
  413f64:	cmp	w0, #0x1c
  413f68:	b.eq	413fe0 <ferror@plt+0x11450>  // b.none
  413f6c:	ldr	w0, [sp, #44]
  413f70:	cmp	w0, #0x1c
  413f74:	b.gt	414084 <ferror@plt+0x114f4>
  413f78:	ldr	w0, [sp, #44]
  413f7c:	cmp	w0, #0x11
  413f80:	b.eq	413ffc <ferror@plt+0x1146c>  // b.none
  413f84:	ldr	w0, [sp, #44]
  413f88:	cmp	w0, #0x11
  413f8c:	b.gt	414084 <ferror@plt+0x114f4>
  413f90:	ldr	w0, [sp, #44]
  413f94:	cmp	w0, #0xa
  413f98:	b.eq	413fc4 <ferror@plt+0x11434>  // b.none
  413f9c:	ldr	w0, [sp, #44]
  413fa0:	cmp	w0, #0xa
  413fa4:	b.gt	414084 <ferror@plt+0x114f4>
  413fa8:	ldr	w0, [sp, #44]
  413fac:	cmp	w0, #0x2
  413fb0:	b.eq	413fc4 <ferror@plt+0x11434>  // b.none
  413fb4:	ldr	w0, [sp, #44]
  413fb8:	cmp	w0, #0x7
  413fbc:	b.eq	414018 <ferror@plt+0x11488>  // b.none
  413fc0:	b	414084 <ferror@plt+0x114f4>
  413fc4:	ldr	w0, [sp, #20]
  413fc8:	mov	w3, w0
  413fcc:	ldr	x2, [sp, #24]
  413fd0:	ldr	x1, [sp, #32]
  413fd4:	ldr	w0, [sp, #44]
  413fd8:	bl	402b70 <inet_ntop@plt>
  413fdc:	b	41408c <ferror@plt+0x114fc>
  413fe0:	ldrsw	x0, [sp, #20]
  413fe4:	mov	x3, x0
  413fe8:	ldr	x2, [sp, #24]
  413fec:	ldr	x1, [sp, #32]
  413ff0:	ldr	w0, [sp, #44]
  413ff4:	bl	41aa80 <ferror@plt+0x17ef0>
  413ff8:	b	41408c <ferror@plt+0x114fc>
  413ffc:	ldr	w4, [sp, #20]
  414000:	ldr	x3, [sp, #24]
  414004:	mov	w2, #0xffff                	// #65535
  414008:	ldr	w1, [sp, #40]
  41400c:	ldr	x0, [sp, #32]
  414010:	bl	418780 <ferror@plt+0x15bf0>
  414014:	b	41408c <ferror@plt+0x114fc>
  414018:	ldr	x0, [sp, #32]
  41401c:	str	x0, [sp, #56]
  414020:	ldr	x0, [sp, #56]
  414024:	ldrh	w0, [x0]
  414028:	cmp	w0, #0x2
  41402c:	b.eq	41403c <ferror@plt+0x114ac>  // b.none
  414030:	cmp	w0, #0xa
  414034:	b.eq	414060 <ferror@plt+0x114d0>  // b.none
  414038:	b	414084 <ferror@plt+0x114f4>
  41403c:	ldr	x0, [sp, #56]
  414040:	add	x0, x0, #0x4
  414044:	ldr	w1, [sp, #20]
  414048:	mov	w3, w1
  41404c:	ldr	x2, [sp, #24]
  414050:	mov	x1, x0
  414054:	mov	w0, #0x2                   	// #2
  414058:	bl	402b70 <inet_ntop@plt>
  41405c:	b	41408c <ferror@plt+0x114fc>
  414060:	ldr	x0, [sp, #56]
  414064:	add	x0, x0, #0x8
  414068:	ldr	w1, [sp, #20]
  41406c:	mov	w3, w1
  414070:	ldr	x2, [sp, #24]
  414074:	mov	x1, x0
  414078:	mov	w0, #0xa                   	// #10
  41407c:	bl	402b70 <inet_ntop@plt>
  414080:	b	41408c <ferror@plt+0x114fc>
  414084:	adrp	x0, 423000 <ferror@plt+0x20470>
  414088:	add	x0, x0, #0x48
  41408c:	ldp	x29, x30, [sp], #64
  414090:	ret
  414094:	stp	x29, x30, [sp, #-32]!
  414098:	mov	x29, sp
  41409c:	str	w0, [sp, #28]
  4140a0:	str	w1, [sp, #24]
  4140a4:	str	x2, [sp, #16]
  4140a8:	mov	w4, #0x100                 	// #256
  4140ac:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4140b0:	add	x3, x0, #0x458
  4140b4:	ldr	x2, [sp, #16]
  4140b8:	ldr	w1, [sp, #24]
  4140bc:	ldr	w0, [sp, #28]
  4140c0:	bl	413f44 <ferror@plt+0x113b4>
  4140c4:	ldp	x29, x30, [sp], #32
  4140c8:	ret
  4140cc:	stp	x29, x30, [sp, #-48]!
  4140d0:	mov	x29, sp
  4140d4:	str	x0, [sp, #24]
  4140d8:	str	wzr, [sp, #44]
  4140dc:	adrp	x0, 423000 <ferror@plt+0x20470>
  4140e0:	add	x1, x0, #0x50
  4140e4:	ldr	x0, [sp, #24]
  4140e8:	bl	402860 <strcmp@plt>
  4140ec:	cmp	w0, #0x0
  4140f0:	b.ne	414100 <ferror@plt+0x11570>  // b.any
  4140f4:	mov	w0, #0x2                   	// #2
  4140f8:	str	w0, [sp, #44]
  4140fc:	b	4141b0 <ferror@plt+0x11620>
  414100:	adrp	x0, 423000 <ferror@plt+0x20470>
  414104:	add	x1, x0, #0x58
  414108:	ldr	x0, [sp, #24]
  41410c:	bl	402860 <strcmp@plt>
  414110:	cmp	w0, #0x0
  414114:	b.ne	414124 <ferror@plt+0x11594>  // b.any
  414118:	mov	w0, #0xa                   	// #10
  41411c:	str	w0, [sp, #44]
  414120:	b	4141b0 <ferror@plt+0x11620>
  414124:	adrp	x0, 423000 <ferror@plt+0x20470>
  414128:	add	x1, x0, #0x60
  41412c:	ldr	x0, [sp, #24]
  414130:	bl	402860 <strcmp@plt>
  414134:	cmp	w0, #0x0
  414138:	b.ne	414148 <ferror@plt+0x115b8>  // b.any
  41413c:	mov	w0, #0x11                  	// #17
  414140:	str	w0, [sp, #44]
  414144:	b	4141b0 <ferror@plt+0x11620>
  414148:	adrp	x0, 423000 <ferror@plt+0x20470>
  41414c:	add	x1, x0, #0x68
  414150:	ldr	x0, [sp, #24]
  414154:	bl	402860 <strcmp@plt>
  414158:	cmp	w0, #0x0
  41415c:	b.ne	41416c <ferror@plt+0x115dc>  // b.any
  414160:	mov	w0, #0x4                   	// #4
  414164:	str	w0, [sp, #44]
  414168:	b	4141b0 <ferror@plt+0x11620>
  41416c:	adrp	x0, 423000 <ferror@plt+0x20470>
  414170:	add	x1, x0, #0x70
  414174:	ldr	x0, [sp, #24]
  414178:	bl	402860 <strcmp@plt>
  41417c:	cmp	w0, #0x0
  414180:	b.ne	414190 <ferror@plt+0x11600>  // b.any
  414184:	mov	w0, #0x1c                  	// #28
  414188:	str	w0, [sp, #44]
  41418c:	b	4141b0 <ferror@plt+0x11620>
  414190:	adrp	x0, 423000 <ferror@plt+0x20470>
  414194:	add	x1, x0, #0x78
  414198:	ldr	x0, [sp, #24]
  41419c:	bl	402860 <strcmp@plt>
  4141a0:	cmp	w0, #0x0
  4141a4:	b.ne	4141b0 <ferror@plt+0x11620>  // b.any
  4141a8:	mov	w0, #0x7                   	// #7
  4141ac:	str	w0, [sp, #44]
  4141b0:	ldr	w0, [sp, #44]
  4141b4:	ldp	x29, x30, [sp], #48
  4141b8:	ret
  4141bc:	sub	sp, sp, #0x10
  4141c0:	str	w0, [sp, #12]
  4141c4:	ldr	w0, [sp, #12]
  4141c8:	cmp	w0, #0x2
  4141cc:	b.ne	4141dc <ferror@plt+0x1164c>  // b.any
  4141d0:	adrp	x0, 423000 <ferror@plt+0x20470>
  4141d4:	add	x0, x0, #0x50
  4141d8:	b	41425c <ferror@plt+0x116cc>
  4141dc:	ldr	w0, [sp, #12]
  4141e0:	cmp	w0, #0xa
  4141e4:	b.ne	4141f4 <ferror@plt+0x11664>  // b.any
  4141e8:	adrp	x0, 423000 <ferror@plt+0x20470>
  4141ec:	add	x0, x0, #0x58
  4141f0:	b	41425c <ferror@plt+0x116cc>
  4141f4:	ldr	w0, [sp, #12]
  4141f8:	cmp	w0, #0x11
  4141fc:	b.ne	41420c <ferror@plt+0x1167c>  // b.any
  414200:	adrp	x0, 423000 <ferror@plt+0x20470>
  414204:	add	x0, x0, #0x60
  414208:	b	41425c <ferror@plt+0x116cc>
  41420c:	ldr	w0, [sp, #12]
  414210:	cmp	w0, #0x4
  414214:	b.ne	414224 <ferror@plt+0x11694>  // b.any
  414218:	adrp	x0, 423000 <ferror@plt+0x20470>
  41421c:	add	x0, x0, #0x68
  414220:	b	41425c <ferror@plt+0x116cc>
  414224:	ldr	w0, [sp, #12]
  414228:	cmp	w0, #0x1c
  41422c:	b.ne	41423c <ferror@plt+0x116ac>  // b.any
  414230:	adrp	x0, 423000 <ferror@plt+0x20470>
  414234:	add	x0, x0, #0x70
  414238:	b	41425c <ferror@plt+0x116cc>
  41423c:	ldr	w0, [sp, #12]
  414240:	cmp	w0, #0x7
  414244:	b.ne	414254 <ferror@plt+0x116c4>  // b.any
  414248:	adrp	x0, 423000 <ferror@plt+0x20470>
  41424c:	add	x0, x0, #0x78
  414250:	b	41425c <ferror@plt+0x116cc>
  414254:	adrp	x0, 423000 <ferror@plt+0x20470>
  414258:	add	x0, x0, #0x48
  41425c:	add	sp, sp, #0x10
  414260:	ret
  414264:	stp	x29, x30, [sp, #-80]!
  414268:	mov	x29, sp
  41426c:	str	x19, [sp, #16]
  414270:	str	x0, [sp, #40]
  414274:	str	w1, [sp, #36]
  414278:	str	w2, [sp, #32]
  41427c:	ldr	w0, [sp, #32]
  414280:	cmp	w0, #0xa
  414284:	b.ne	4142e4 <ferror@plt+0x11754>  // b.any
  414288:	ldr	x0, [sp, #40]
  41428c:	ldr	w0, [x0]
  414290:	cmp	w0, #0x0
  414294:	b.ne	4142e4 <ferror@plt+0x11754>  // b.any
  414298:	ldr	x0, [sp, #40]
  41429c:	add	x0, x0, #0x4
  4142a0:	ldr	w0, [x0]
  4142a4:	cmp	w0, #0x0
  4142a8:	b.ne	4142e4 <ferror@plt+0x11754>  // b.any
  4142ac:	ldr	x0, [sp, #40]
  4142b0:	add	x0, x0, #0x8
  4142b4:	ldr	w19, [x0]
  4142b8:	mov	w0, #0xffff                	// #65535
  4142bc:	bl	4024b0 <htonl@plt>
  4142c0:	cmp	w19, w0
  4142c4:	b.ne	4142e4 <ferror@plt+0x11754>  // b.any
  4142c8:	mov	w0, #0x2                   	// #2
  4142cc:	str	w0, [sp, #32]
  4142d0:	ldr	x0, [sp, #40]
  4142d4:	add	x0, x0, #0xc
  4142d8:	str	x0, [sp, #40]
  4142dc:	mov	w0, #0x4                   	// #4
  4142e0:	str	w0, [sp, #36]
  4142e4:	ldrsw	x0, [sp, #36]
  4142e8:	sub	x0, x0, #0x4
  4142ec:	ldr	x1, [sp, #40]
  4142f0:	add	x0, x1, x0
  4142f4:	ldr	w1, [x0]
  4142f8:	mov	w0, #0xff01                	// #65281
  4142fc:	movk	w0, #0xff00, lsl #16
  414300:	umull	x0, w1, w0
  414304:	lsr	x0, x0, #32
  414308:	lsr	w2, w0, #8
  41430c:	mov	w0, w2
  414310:	lsl	w0, w0, #8
  414314:	add	w0, w0, w2
  414318:	sub	w0, w1, w0
  41431c:	str	w0, [sp, #68]
  414320:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  414324:	add	x0, x0, #0xc50
  414328:	ldr	w1, [sp, #68]
  41432c:	ldr	x0, [x0, x1, lsl #3]
  414330:	str	x0, [sp, #72]
  414334:	b	4143a0 <ferror@plt+0x11810>
  414338:	ldr	x0, [sp, #72]
  41433c:	ldrh	w0, [x0, #22]
  414340:	mov	w1, w0
  414344:	ldr	w0, [sp, #32]
  414348:	cmp	w0, w1
  41434c:	b.ne	414394 <ferror@plt+0x11804>  // b.any
  414350:	ldr	x0, [sp, #72]
  414354:	ldrh	w0, [x0, #18]
  414358:	mov	w1, w0
  41435c:	ldr	w0, [sp, #36]
  414360:	cmp	w0, w1
  414364:	b.ne	414394 <ferror@plt+0x11804>  // b.any
  414368:	ldr	x0, [sp, #72]
  41436c:	add	x0, x0, #0x18
  414370:	ldrsw	x1, [sp, #36]
  414374:	mov	x2, x1
  414378:	ldr	x1, [sp, #40]
  41437c:	bl	402840 <memcmp@plt>
  414380:	cmp	w0, #0x0
  414384:	b.ne	414394 <ferror@plt+0x11804>  // b.any
  414388:	ldr	x0, [sp, #72]
  41438c:	ldr	x0, [x0, #8]
  414390:	b	4144c4 <ferror@plt+0x11934>
  414394:	ldr	x0, [sp, #72]
  414398:	ldr	x0, [x0]
  41439c:	str	x0, [sp, #72]
  4143a0:	ldr	x0, [sp, #72]
  4143a4:	cmp	x0, #0x0
  4143a8:	b.ne	414338 <ferror@plt+0x117a8>  // b.any
  4143ac:	mov	x0, #0x118                 	// #280
  4143b0:	bl	402660 <malloc@plt>
  4143b4:	str	x0, [sp, #72]
  4143b8:	ldr	x0, [sp, #72]
  4143bc:	cmp	x0, #0x0
  4143c0:	b.ne	4143cc <ferror@plt+0x1183c>  // b.any
  4143c4:	mov	x0, #0x0                   	// #0
  4143c8:	b	4144c4 <ferror@plt+0x11934>
  4143cc:	ldr	w0, [sp, #32]
  4143d0:	and	w1, w0, #0xffff
  4143d4:	ldr	x0, [sp, #72]
  4143d8:	strh	w1, [x0, #22]
  4143dc:	ldr	w0, [sp, #36]
  4143e0:	and	w1, w0, #0xffff
  4143e4:	ldr	x0, [sp, #72]
  4143e8:	strh	w1, [x0, #18]
  4143ec:	ldr	x0, [sp, #72]
  4143f0:	str	xzr, [x0, #8]
  4143f4:	ldr	x0, [sp, #72]
  4143f8:	add	x0, x0, #0x18
  4143fc:	ldrsw	x1, [sp, #36]
  414400:	mov	x2, x1
  414404:	ldr	x1, [sp, #40]
  414408:	bl	402430 <memcpy@plt>
  41440c:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  414410:	add	x0, x0, #0xc50
  414414:	ldr	w1, [sp, #68]
  414418:	ldr	x1, [x0, x1, lsl #3]
  41441c:	ldr	x0, [sp, #72]
  414420:	str	x1, [x0]
  414424:	adrp	x0, 43f000 <stdin@@GLIBC_2.17+0x2150>
  414428:	add	x0, x0, #0xc50
  41442c:	ldr	w1, [sp, #68]
  414430:	ldr	x2, [sp, #72]
  414434:	str	x2, [x0, x1, lsl #3]
  414438:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  41443c:	add	x0, x0, #0x558
  414440:	ldr	w0, [x0]
  414444:	add	w1, w0, #0x1
  414448:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  41444c:	add	x0, x0, #0x558
  414450:	str	w1, [x0]
  414454:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  414458:	add	x0, x0, #0x558
  41445c:	ldr	w0, [x0]
  414460:	cmp	w0, #0x1
  414464:	b.ne	414470 <ferror@plt+0x118e0>  // b.any
  414468:	mov	w0, #0x1                   	// #1
  41446c:	bl	402500 <sethostent@plt>
  414470:	adrp	x0, 438000 <ferror@plt+0x35470>
  414474:	ldr	x0, [x0, #4016]
  414478:	ldr	x0, [x0]
  41447c:	bl	402980 <fflush@plt>
  414480:	ldr	w0, [sp, #36]
  414484:	ldr	w2, [sp, #32]
  414488:	mov	w1, w0
  41448c:	ldr	x0, [sp, #40]
  414490:	bl	4028c0 <gethostbyaddr@plt>
  414494:	str	x0, [sp, #56]
  414498:	ldr	x0, [sp, #56]
  41449c:	cmp	x0, #0x0
  4144a0:	b.eq	4144bc <ferror@plt+0x1192c>  // b.none
  4144a4:	ldr	x0, [sp, #56]
  4144a8:	ldr	x0, [x0]
  4144ac:	bl	402770 <strdup@plt>
  4144b0:	mov	x1, x0
  4144b4:	ldr	x0, [sp, #72]
  4144b8:	str	x1, [x0, #8]
  4144bc:	ldr	x0, [sp, #72]
  4144c0:	ldr	x0, [x0, #8]
  4144c4:	ldr	x19, [sp, #16]
  4144c8:	ldp	x29, x30, [sp], #80
  4144cc:	ret
  4144d0:	stp	x29, x30, [sp, #-64]!
  4144d4:	mov	x29, sp
  4144d8:	str	w0, [sp, #44]
  4144dc:	str	w1, [sp, #40]
  4144e0:	str	x2, [sp, #32]
  4144e4:	str	x3, [sp, #24]
  4144e8:	str	w4, [sp, #20]
  4144ec:	adrp	x0, 438000 <ferror@plt+0x35470>
  4144f0:	ldr	x0, [x0, #4064]
  4144f4:	ldr	w0, [x0]
  4144f8:	cmp	w0, #0x0
  4144fc:	b.eq	414554 <ferror@plt+0x119c4>  // b.none
  414500:	ldr	w0, [sp, #40]
  414504:	cmp	w0, #0x0
  414508:	b.gt	414518 <ferror@plt+0x11988>
  41450c:	ldr	w0, [sp, #44]
  414510:	bl	4133e0 <ferror@plt+0x10850>
  414514:	b	41451c <ferror@plt+0x1198c>
  414518:	ldr	w0, [sp, #40]
  41451c:	str	w0, [sp, #40]
  414520:	ldr	w0, [sp, #40]
  414524:	cmp	w0, #0x0
  414528:	b.le	414554 <ferror@plt+0x119c4>
  41452c:	ldr	w2, [sp, #44]
  414530:	ldr	w1, [sp, #40]
  414534:	ldr	x0, [sp, #32]
  414538:	bl	414264 <ferror@plt+0x116d4>
  41453c:	str	x0, [sp, #56]
  414540:	ldr	x0, [sp, #56]
  414544:	cmp	x0, #0x0
  414548:	b.eq	414554 <ferror@plt+0x119c4>  // b.none
  41454c:	ldr	x0, [sp, #56]
  414550:	b	41456c <ferror@plt+0x119dc>
  414554:	ldr	w4, [sp, #20]
  414558:	ldr	x3, [sp, #24]
  41455c:	ldr	x2, [sp, #32]
  414560:	ldr	w1, [sp, #40]
  414564:	ldr	w0, [sp, #44]
  414568:	bl	413f44 <ferror@plt+0x113b4>
  41456c:	ldp	x29, x30, [sp], #64
  414570:	ret
  414574:	stp	x29, x30, [sp, #-32]!
  414578:	mov	x29, sp
  41457c:	str	w0, [sp, #28]
  414580:	str	w1, [sp, #24]
  414584:	str	x2, [sp, #16]
  414588:	mov	w4, #0x100                 	// #256
  41458c:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  414590:	add	x3, x0, #0x560
  414594:	ldr	x2, [sp, #16]
  414598:	ldr	w1, [sp, #24]
  41459c:	ldr	w0, [sp, #28]
  4145a0:	bl	4144d0 <ferror@plt+0x11940>
  4145a4:	ldp	x29, x30, [sp], #32
  4145a8:	ret
  4145ac:	stp	x29, x30, [sp, #-64]!
  4145b0:	mov	x29, sp
  4145b4:	str	x0, [sp, #40]
  4145b8:	str	w1, [sp, #36]
  4145bc:	str	x2, [sp, #24]
  4145c0:	str	w3, [sp, #32]
  4145c4:	ldr	x0, [sp, #24]
  4145c8:	str	x0, [sp, #56]
  4145cc:	str	wzr, [sp, #52]
  4145d0:	b	414628 <ferror@plt+0x11a98>
  4145d4:	ldr	w0, [sp, #32]
  4145d8:	cmp	w0, #0x2
  4145dc:	b.le	41463c <ferror@plt+0x11aac>
  4145e0:	ldrsw	x0, [sp, #52]
  4145e4:	ldr	x1, [sp, #40]
  4145e8:	add	x0, x1, x0
  4145ec:	ldrb	w0, [x0]
  4145f0:	mov	w2, w0
  4145f4:	adrp	x0, 423000 <ferror@plt+0x20470>
  4145f8:	add	x1, x0, #0x80
  4145fc:	ldr	x0, [sp, #56]
  414600:	bl	402560 <sprintf@plt>
  414604:	ldr	x0, [sp, #56]
  414608:	add	x0, x0, #0x2
  41460c:	str	x0, [sp, #56]
  414610:	ldr	w0, [sp, #32]
  414614:	sub	w0, w0, #0x2
  414618:	str	w0, [sp, #32]
  41461c:	ldr	w0, [sp, #52]
  414620:	add	w0, w0, #0x1
  414624:	str	w0, [sp, #52]
  414628:	ldr	w1, [sp, #52]
  41462c:	ldr	w0, [sp, #36]
  414630:	cmp	w1, w0
  414634:	b.lt	4145d4 <ferror@plt+0x11a44>  // b.tstop
  414638:	b	414640 <ferror@plt+0x11ab0>
  41463c:	nop
  414640:	ldr	x0, [sp, #24]
  414644:	ldp	x29, x30, [sp], #64
  414648:	ret
  41464c:	stp	x29, x30, [sp, #-80]!
  414650:	mov	x29, sp
  414654:	str	x0, [sp, #40]
  414658:	str	x1, [sp, #32]
  41465c:	str	w2, [sp, #28]
  414660:	str	x3, [sp, #16]
  414664:	str	wzr, [sp, #76]
  414668:	ldr	x0, [sp, #40]
  41466c:	bl	402460 <strlen@plt>
  414670:	and	x0, x0, #0x1
  414674:	cmp	x0, #0x0
  414678:	b.eq	414718 <ferror@plt+0x11b88>  // b.none
  41467c:	mov	x0, #0x0                   	// #0
  414680:	b	414754 <ferror@plt+0x11bc4>
  414684:	add	x0, sp, #0x38
  414688:	mov	x2, #0x2                   	// #2
  41468c:	ldr	x1, [sp, #40]
  414690:	bl	402aa0 <strncpy@plt>
  414694:	strb	wzr, [sp, #58]
  414698:	bl	402b00 <__errno_location@plt>
  41469c:	str	wzr, [x0]
  4146a0:	add	x1, sp, #0x40
  4146a4:	add	x0, sp, #0x38
  4146a8:	mov	w2, #0x10                  	// #16
  4146ac:	bl	402450 <strtoul@plt>
  4146b0:	str	w0, [sp, #72]
  4146b4:	bl	402b00 <__errno_location@plt>
  4146b8:	ldr	w0, [x0]
  4146bc:	cmp	w0, #0x0
  4146c0:	b.ne	4146e0 <ferror@plt+0x11b50>  // b.any
  4146c4:	ldr	w0, [sp, #72]
  4146c8:	cmp	w0, #0xff
  4146cc:	b.hi	4146e0 <ferror@plt+0x11b50>  // b.pmore
  4146d0:	ldr	x0, [sp, #64]
  4146d4:	ldrb	w0, [x0]
  4146d8:	cmp	w0, #0x0
  4146dc:	b.eq	4146e8 <ferror@plt+0x11b58>  // b.none
  4146e0:	mov	x0, #0x0                   	// #0
  4146e4:	b	414754 <ferror@plt+0x11bc4>
  4146e8:	ldr	w0, [sp, #76]
  4146ec:	add	w1, w0, #0x1
  4146f0:	str	w1, [sp, #76]
  4146f4:	mov	w0, w0
  4146f8:	ldr	x1, [sp, #32]
  4146fc:	add	x0, x1, x0
  414700:	ldr	w1, [sp, #72]
  414704:	and	w1, w1, #0xff
  414708:	strb	w1, [x0]
  41470c:	ldr	x0, [sp, #40]
  414710:	add	x0, x0, #0x2
  414714:	str	x0, [sp, #40]
  414718:	ldr	w0, [sp, #28]
  41471c:	ldr	w1, [sp, #76]
  414720:	cmp	w1, w0
  414724:	b.cs	414738 <ferror@plt+0x11ba8>  // b.hs, b.nlast
  414728:	ldr	x0, [sp, #40]
  41472c:	bl	402460 <strlen@plt>
  414730:	cmp	x0, #0x1
  414734:	b.hi	414684 <ferror@plt+0x11af4>  // b.pmore
  414738:	ldr	x0, [sp, #16]
  41473c:	cmp	x0, #0x0
  414740:	b.eq	414750 <ferror@plt+0x11bc0>  // b.none
  414744:	ldr	x0, [sp, #16]
  414748:	ldr	w1, [sp, #76]
  41474c:	str	w1, [x0]
  414750:	ldr	x0, [sp, #32]
  414754:	ldp	x29, x30, [sp], #80
  414758:	ret
  41475c:	stp	x29, x30, [sp, #-64]!
  414760:	mov	x29, sp
  414764:	str	x0, [sp, #40]
  414768:	str	x1, [sp, #32]
  41476c:	str	w2, [sp, #28]
  414770:	str	wzr, [sp, #60]
  414774:	str	wzr, [sp, #56]
  414778:	b	414848 <ferror@plt+0x11cb8>
  41477c:	ldrsw	x0, [sp, #56]
  414780:	ldr	x1, [sp, #40]
  414784:	add	x0, x1, x0
  414788:	ldrb	w0, [x0]
  41478c:	bl	411fe4 <ferror@plt+0xf454>
  414790:	str	w0, [sp, #52]
  414794:	ldr	w0, [sp, #52]
  414798:	cmp	w0, #0x0
  41479c:	b.ge	4147a8 <ferror@plt+0x11c18>  // b.tcont
  4147a0:	mov	w0, #0xffffffff            	// #-1
  4147a4:	b	41485c <ferror@plt+0x11ccc>
  4147a8:	ldr	w0, [sp, #52]
  4147ac:	and	w1, w0, #0xff
  4147b0:	ldrsw	x0, [sp, #60]
  4147b4:	ldr	x2, [sp, #32]
  4147b8:	add	x0, x2, x0
  4147bc:	ubfiz	w1, w1, #4, #4
  4147c0:	and	w1, w1, #0xff
  4147c4:	strb	w1, [x0]
  4147c8:	ldrsw	x0, [sp, #56]
  4147cc:	add	x0, x0, #0x1
  4147d0:	ldr	x1, [sp, #40]
  4147d4:	add	x0, x1, x0
  4147d8:	ldrb	w0, [x0]
  4147dc:	bl	411fe4 <ferror@plt+0xf454>
  4147e0:	str	w0, [sp, #52]
  4147e4:	ldr	w0, [sp, #52]
  4147e8:	cmp	w0, #0x0
  4147ec:	b.ge	4147f8 <ferror@plt+0x11c68>  // b.tcont
  4147f0:	mov	w0, #0xffffffff            	// #-1
  4147f4:	b	41485c <ferror@plt+0x11ccc>
  4147f8:	ldrsw	x0, [sp, #60]
  4147fc:	ldr	x1, [sp, #32]
  414800:	add	x0, x1, x0
  414804:	ldrb	w0, [x0]
  414808:	sxtb	w1, w0
  41480c:	ldr	w0, [sp, #52]
  414810:	sxtb	w0, w0
  414814:	orr	w0, w1, w0
  414818:	sxtb	w2, w0
  41481c:	ldrsw	x0, [sp, #60]
  414820:	ldr	x1, [sp, #32]
  414824:	add	x0, x1, x0
  414828:	and	w1, w2, #0xff
  41482c:	strb	w1, [x0]
  414830:	ldr	w0, [sp, #60]
  414834:	add	w0, w0, #0x1
  414838:	str	w0, [sp, #60]
  41483c:	ldr	w0, [sp, #56]
  414840:	add	w0, w0, #0x2
  414844:	str	w0, [sp, #56]
  414848:	ldr	w1, [sp, #60]
  41484c:	ldr	w0, [sp, #28]
  414850:	cmp	w1, w0
  414854:	b.lt	41477c <ferror@plt+0x11bec>  // b.tstop
  414858:	mov	w0, #0x0                   	// #0
  41485c:	ldp	x29, x30, [sp], #64
  414860:	ret
  414864:	stp	x29, x30, [sp, #-96]!
  414868:	mov	x29, sp
  41486c:	str	x0, [sp, #40]
  414870:	str	x1, [sp, #32]
  414874:	str	x2, [sp, #24]
  414878:	add	x0, sp, #0x28
  41487c:	str	x0, [sp, #64]
  414880:	str	xzr, [sp, #80]
  414884:	adrp	x0, 423000 <ferror@plt+0x20470>
  414888:	add	x0, x0, #0x88
  41488c:	str	x0, [sp, #72]
  414890:	str	wzr, [sp, #92]
  414894:	b	414934 <ferror@plt+0x11da4>
  414898:	ldrsw	x0, [sp, #92]
  41489c:	lsl	x0, x0, #1
  4148a0:	ldr	x1, [sp, #64]
  4148a4:	add	x0, x1, x0
  4148a8:	ldrh	w0, [x0]
  4148ac:	bl	402650 <ntohs@plt>
  4148b0:	strh	w0, [sp, #62]
  4148b4:	ldr	w0, [sp, #92]
  4148b8:	cmp	w0, #0x3
  4148bc:	b.ne	4148cc <ferror@plt+0x11d3c>  // b.any
  4148c0:	adrp	x0, 423000 <ferror@plt+0x20470>
  4148c4:	add	x0, x0, #0x90
  4148c8:	str	x0, [sp, #72]
  4148cc:	ldr	x1, [sp, #32]
  4148d0:	ldr	x0, [sp, #80]
  4148d4:	add	x5, x1, x0
  4148d8:	ldr	x1, [sp, #24]
  4148dc:	ldr	x0, [sp, #80]
  4148e0:	sub	x1, x1, x0
  4148e4:	ldrh	w0, [sp, #62]
  4148e8:	ldr	x4, [sp, #72]
  4148ec:	mov	w3, w0
  4148f0:	adrp	x0, 423000 <ferror@plt+0x20470>
  4148f4:	add	x2, x0, #0x98
  4148f8:	mov	x0, x5
  4148fc:	bl	4025e0 <snprintf@plt>
  414900:	str	w0, [sp, #56]
  414904:	ldr	w0, [sp, #56]
  414908:	cmp	w0, #0x0
  41490c:	b.ge	414918 <ferror@plt+0x11d88>  // b.tcont
  414910:	ldr	w0, [sp, #56]
  414914:	b	414944 <ferror@plt+0x11db4>
  414918:	ldrsw	x0, [sp, #56]
  41491c:	ldr	x1, [sp, #80]
  414920:	add	x0, x1, x0
  414924:	str	x0, [sp, #80]
  414928:	ldr	w0, [sp, #92]
  41492c:	add	w0, w0, #0x1
  414930:	str	w0, [sp, #92]
  414934:	ldr	w0, [sp, #92]
  414938:	cmp	w0, #0x3
  41493c:	b.le	414898 <ferror@plt+0x11d08>
  414940:	ldr	x0, [sp, #80]
  414944:	ldp	x29, x30, [sp], #96
  414948:	ret
  41494c:	stp	x29, x30, [sp, #-64]!
  414950:	mov	x29, sp
  414954:	str	x0, [sp, #40]
  414958:	str	x1, [sp, #32]
  41495c:	str	x2, [sp, #24]
  414960:	str	xzr, [sp, #56]
  414964:	b	414a1c <ferror@plt+0x11e8c>
  414968:	bl	402870 <__ctype_b_loc@plt>
  41496c:	ldr	x1, [x0]
  414970:	ldr	x2, [sp, #40]
  414974:	ldr	x0, [sp, #56]
  414978:	add	x0, x2, x0
  41497c:	ldrb	w0, [x0]
  414980:	and	x0, x0, #0xff
  414984:	lsl	x0, x0, #1
  414988:	add	x0, x1, x0
  41498c:	ldrh	w0, [x0]
  414990:	and	w0, w0, #0x4000
  414994:	cmp	w0, #0x0
  414998:	b.eq	4149f0 <ferror@plt+0x11e60>  // b.none
  41499c:	ldr	x1, [sp, #40]
  4149a0:	ldr	x0, [sp, #56]
  4149a4:	add	x0, x1, x0
  4149a8:	ldrb	w0, [x0]
  4149ac:	cmp	w0, #0x5c
  4149b0:	b.eq	4149f0 <ferror@plt+0x11e60>  // b.none
  4149b4:	ldr	x1, [sp, #40]
  4149b8:	ldr	x0, [sp, #56]
  4149bc:	add	x0, x1, x0
  4149c0:	ldrb	w0, [x0]
  4149c4:	mov	w1, w0
  4149c8:	ldr	x0, [sp, #24]
  4149cc:	bl	402930 <strchr@plt>
  4149d0:	cmp	x0, #0x0
  4149d4:	b.ne	4149f0 <ferror@plt+0x11e60>  // b.any
  4149d8:	ldr	x1, [sp, #40]
  4149dc:	ldr	x0, [sp, #56]
  4149e0:	add	x0, x1, x0
  4149e4:	ldrb	w0, [x0]
  4149e8:	bl	402b20 <putchar@plt>
  4149ec:	b	414a10 <ferror@plt+0x11e80>
  4149f0:	ldr	x1, [sp, #40]
  4149f4:	ldr	x0, [sp, #56]
  4149f8:	add	x0, x1, x0
  4149fc:	ldrb	w0, [x0]
  414a00:	mov	w1, w0
  414a04:	adrp	x0, 423000 <ferror@plt+0x20470>
  414a08:	add	x0, x0, #0xa0
  414a0c:	bl	402ae0 <printf@plt>
  414a10:	ldr	x0, [sp, #56]
  414a14:	add	x0, x0, #0x1
  414a18:	str	x0, [sp, #56]
  414a1c:	ldr	x1, [sp, #56]
  414a20:	ldr	x0, [sp, #32]
  414a24:	cmp	x1, x0
  414a28:	b.cc	414968 <ferror@plt+0x11dd8>  // b.lo, b.ul, b.last
  414a2c:	nop
  414a30:	nop
  414a34:	ldp	x29, x30, [sp], #64
  414a38:	ret
  414a3c:	stp	x29, x30, [sp, #-112]!
  414a40:	mov	x29, sp
  414a44:	str	x0, [sp, #24]
  414a48:	add	x0, sp, #0x50
  414a4c:	mov	x1, #0x0                   	// #0
  414a50:	bl	4026f0 <gettimeofday@plt>
  414a54:	add	x0, sp, #0x50
  414a58:	bl	402610 <localtime@plt>
  414a5c:	str	x0, [sp, #104]
  414a60:	adrp	x0, 438000 <ferror@plt+0x35470>
  414a64:	ldr	x0, [x0, #4032]
  414a68:	ldr	w0, [x0]
  414a6c:	cmp	w0, #0x0
  414a70:	b.eq	414ab4 <ferror@plt+0x11f24>  // b.none
  414a74:	add	x4, sp, #0x28
  414a78:	ldr	x3, [sp, #104]
  414a7c:	adrp	x0, 423000 <ferror@plt+0x20470>
  414a80:	add	x2, x0, #0xa8
  414a84:	mov	x1, #0x28                  	// #40
  414a88:	mov	x0, x4
  414a8c:	bl	4025a0 <strftime@plt>
  414a90:	ldr	x1, [sp, #88]
  414a94:	add	x0, sp, #0x28
  414a98:	mov	x3, x1
  414a9c:	mov	x2, x0
  414aa0:	adrp	x0, 423000 <ferror@plt+0x20470>
  414aa4:	add	x1, x0, #0xc0
  414aa8:	ldr	x0, [sp, #24]
  414aac:	bl	402b50 <fprintf@plt>
  414ab0:	b	414af4 <ferror@plt+0x11f64>
  414ab4:	ldr	x0, [sp, #104]
  414ab8:	bl	402a20 <asctime@plt>
  414abc:	str	x0, [sp, #96]
  414ac0:	ldr	x0, [sp, #96]
  414ac4:	bl	402460 <strlen@plt>
  414ac8:	sub	x0, x0, #0x1
  414acc:	ldr	x1, [sp, #96]
  414ad0:	add	x0, x1, x0
  414ad4:	strb	wzr, [x0]
  414ad8:	ldr	x0, [sp, #88]
  414adc:	mov	x3, x0
  414ae0:	ldr	x2, [sp, #96]
  414ae4:	adrp	x0, 423000 <ferror@plt+0x20470>
  414ae8:	add	x1, x0, #0xd0
  414aec:	ldr	x0, [sp, #24]
  414af0:	bl	402b50 <fprintf@plt>
  414af4:	mov	w0, #0x0                   	// #0
  414af8:	ldp	x29, x30, [sp], #112
  414afc:	ret
  414b00:	stp	x29, x30, [sp, #-128]!
  414b04:	mov	x29, sp
  414b08:	str	x0, [sp, #40]
  414b0c:	str	x1, [sp, #32]
  414b10:	str	x2, [sp, #24]
  414b14:	str	xzr, [sp, #120]
  414b18:	str	wzr, [sp, #116]
  414b1c:	ldr	x0, [sp, #24]
  414b20:	add	x0, x0, #0x28
  414b24:	ldr	x0, [x0]
  414b28:	cmp	x0, #0x0
  414b2c:	b.eq	414c6c <ferror@plt+0x120dc>  // b.none
  414b30:	ldr	x0, [sp, #24]
  414b34:	add	x0, x0, #0x28
  414b38:	ldr	x0, [x0]
  414b3c:	bl	411c8c <ferror@plt+0xf0fc>
  414b40:	str	w0, [sp, #112]
  414b44:	ldr	w0, [sp, #112]
  414b48:	cmp	w0, #0x0
  414b4c:	b.eq	414c00 <ferror@plt+0x12070>  // b.none
  414b50:	ldr	x0, [sp, #24]
  414b54:	add	x0, x0, #0x128
  414b58:	ldr	x0, [x0]
  414b5c:	cmp	x0, #0x0
  414b60:	b.eq	414ba0 <ferror@plt+0x12010>  // b.none
  414b64:	bl	4193f4 <ferror@plt+0x16864>
  414b68:	and	w0, w0, #0xff
  414b6c:	cmp	w0, #0x0
  414b70:	b.eq	414b90 <ferror@plt+0x12000>  // b.none
  414b74:	ldr	w3, [sp, #112]
  414b78:	mov	x2, #0x0                   	// #0
  414b7c:	adrp	x0, 423000 <ferror@plt+0x20470>
  414b80:	add	x1, x0, #0xe8
  414b84:	mov	w0, #0x2                   	// #2
  414b88:	bl	411cbc <ferror@plt+0xf12c>
  414b8c:	b	414c38 <ferror@plt+0x120a8>
  414b90:	ldr	w0, [sp, #112]
  414b94:	bl	418130 <ferror@plt+0x155a0>
  414b98:	str	x0, [sp, #120]
  414b9c:	b	414c38 <ferror@plt+0x120a8>
  414ba0:	ldr	w0, [sp, #112]
  414ba4:	bl	418308 <ferror@plt+0x15778>
  414ba8:	str	x0, [sp, #120]
  414bac:	bl	4193f4 <ferror@plt+0x16864>
  414bb0:	and	w0, w0, #0xff
  414bb4:	cmp	w0, #0x0
  414bb8:	b.eq	414bd8 <ferror@plt+0x12048>  // b.none
  414bbc:	ldr	x3, [sp, #120]
  414bc0:	mov	x2, #0x0                   	// #0
  414bc4:	adrp	x0, 423000 <ferror@plt+0x20470>
  414bc8:	add	x1, x0, #0x60
  414bcc:	mov	w0, #0x2                   	// #2
  414bd0:	bl	411d34 <ferror@plt+0xf1a4>
  414bd4:	str	xzr, [sp, #120]
  414bd8:	ldr	w0, [sp, #112]
  414bdc:	bl	418428 <ferror@plt+0x15898>
  414be0:	str	w0, [sp, #116]
  414be4:	ldr	w0, [sp, #116]
  414be8:	and	w0, w0, #0x1
  414bec:	cmp	w0, #0x0
  414bf0:	cset	w0, eq  // eq = none
  414bf4:	and	w0, w0, #0xff
  414bf8:	str	w0, [sp, #116]
  414bfc:	b	414c38 <ferror@plt+0x120a8>
  414c00:	bl	4193f4 <ferror@plt+0x16864>
  414c04:	and	w0, w0, #0xff
  414c08:	cmp	w0, #0x0
  414c0c:	b.eq	414c2c <ferror@plt+0x1209c>  // b.none
  414c10:	mov	x3, #0x0                   	// #0
  414c14:	mov	x2, #0x0                   	// #0
  414c18:	adrp	x0, 423000 <ferror@plt+0x20470>
  414c1c:	add	x1, x0, #0x60
  414c20:	mov	w0, #0x2                   	// #2
  414c24:	bl	411cf8 <ferror@plt+0xf168>
  414c28:	b	414c38 <ferror@plt+0x120a8>
  414c2c:	adrp	x0, 423000 <ferror@plt+0x20470>
  414c30:	add	x0, x0, #0xf8
  414c34:	str	x0, [sp, #120]
  414c38:	ldr	x0, [sp, #120]
  414c3c:	cmp	x0, #0x0
  414c40:	b.eq	414c6c <ferror@plt+0x120dc>  // b.none
  414c44:	add	x5, sp, #0x30
  414c48:	ldr	x4, [sp, #120]
  414c4c:	ldr	x3, [sp, #32]
  414c50:	adrp	x0, 423000 <ferror@plt+0x20470>
  414c54:	add	x2, x0, #0x100
  414c58:	mov	x1, #0x40                  	// #64
  414c5c:	mov	x0, x5
  414c60:	bl	4025e0 <snprintf@plt>
  414c64:	add	x0, sp, #0x30
  414c68:	str	x0, [sp, #32]
  414c6c:	ldr	x4, [sp, #32]
  414c70:	ldr	x3, [sp, #40]
  414c74:	adrp	x0, 423000 <ferror@plt+0x20470>
  414c78:	add	x2, x0, #0x108
  414c7c:	mov	w1, #0x0                   	// #0
  414c80:	mov	w0, #0x4                   	// #4
  414c84:	bl	419f3c <ferror@plt+0x173ac>
  414c88:	ldr	w0, [sp, #116]
  414c8c:	ldp	x29, x30, [sp], #128
  414c90:	ret
  414c94:	stp	x29, x30, [sp, #-112]!
  414c98:	mov	x29, sp
  414c9c:	str	x19, [sp, #16]
  414ca0:	str	x0, [sp, #56]
  414ca4:	str	x1, [sp, #48]
  414ca8:	str	x2, [sp, #40]
  414cac:	ldr	x2, [sp, #40]
  414cb0:	ldr	x1, [sp, #48]
  414cb4:	ldr	x0, [sp, #56]
  414cb8:	bl	4028b0 <getline@plt>
  414cbc:	str	x0, [sp, #104]
  414cc0:	ldr	x0, [sp, #104]
  414cc4:	cmp	x0, #0x0
  414cc8:	b.ge	414cd4 <ferror@plt+0x12144>  // b.tcont
  414ccc:	ldr	x0, [sp, #104]
  414cd0:	b	414ea4 <ferror@plt+0x12314>
  414cd4:	adrp	x0, 438000 <ferror@plt+0x35470>
  414cd8:	ldr	x0, [x0, #3992]
  414cdc:	ldr	w0, [x0]
  414ce0:	add	w1, w0, #0x1
  414ce4:	adrp	x0, 438000 <ferror@plt+0x35470>
  414ce8:	ldr	x0, [x0, #3992]
  414cec:	str	w1, [x0]
  414cf0:	ldr	x0, [sp, #56]
  414cf4:	ldr	x0, [x0]
  414cf8:	mov	w1, #0x23                  	// #35
  414cfc:	bl	402930 <strchr@plt>
  414d00:	str	x0, [sp, #96]
  414d04:	ldr	x0, [sp, #96]
  414d08:	cmp	x0, #0x0
  414d0c:	b.eq	414e78 <ferror@plt+0x122e8>  // b.none
  414d10:	ldr	x0, [sp, #96]
  414d14:	strb	wzr, [x0]
  414d18:	b	414e78 <ferror@plt+0x122e8>
  414d1c:	str	xzr, [sp, #80]
  414d20:	str	xzr, [sp, #72]
  414d24:	add	x1, sp, #0x48
  414d28:	add	x0, sp, #0x50
  414d2c:	ldr	x2, [sp, #40]
  414d30:	bl	4028b0 <getline@plt>
  414d34:	str	x0, [sp, #88]
  414d38:	ldr	x0, [sp, #88]
  414d3c:	cmp	x0, #0x0
  414d40:	b.ge	414d70 <ferror@plt+0x121e0>  // b.tcont
  414d44:	adrp	x0, 438000 <ferror@plt+0x35470>
  414d48:	ldr	x0, [x0, #3984]
  414d4c:	ldr	x0, [x0]
  414d50:	mov	x3, x0
  414d54:	mov	x2, #0x1a                  	// #26
  414d58:	mov	x1, #0x1                   	// #1
  414d5c:	adrp	x0, 423000 <ferror@plt+0x20470>
  414d60:	add	x0, x0, #0x110
  414d64:	bl	402950 <fwrite@plt>
  414d68:	ldr	x0, [sp, #88]
  414d6c:	b	414ea4 <ferror@plt+0x12314>
  414d70:	adrp	x0, 438000 <ferror@plt+0x35470>
  414d74:	ldr	x0, [x0, #3992]
  414d78:	ldr	w0, [x0]
  414d7c:	add	w1, w0, #0x1
  414d80:	adrp	x0, 438000 <ferror@plt+0x35470>
  414d84:	ldr	x0, [x0, #3992]
  414d88:	str	w1, [x0]
  414d8c:	ldr	x0, [sp, #96]
  414d90:	strb	wzr, [x0]
  414d94:	ldr	x0, [sp, #80]
  414d98:	mov	w1, #0x23                  	// #35
  414d9c:	bl	402930 <strchr@plt>
  414da0:	str	x0, [sp, #96]
  414da4:	ldr	x0, [sp, #96]
  414da8:	cmp	x0, #0x0
  414dac:	b.eq	414db8 <ferror@plt+0x12228>  // b.none
  414db0:	ldr	x0, [sp, #96]
  414db4:	strb	wzr, [x0]
  414db8:	ldr	x0, [sp, #56]
  414dbc:	ldr	x0, [x0]
  414dc0:	bl	402460 <strlen@plt>
  414dc4:	mov	x19, x0
  414dc8:	ldr	x0, [sp, #80]
  414dcc:	bl	402460 <strlen@plt>
  414dd0:	add	x0, x19, x0
  414dd4:	add	x1, x0, #0x1
  414dd8:	ldr	x0, [sp, #48]
  414ddc:	str	x1, [x0]
  414de0:	ldr	x0, [sp, #56]
  414de4:	ldr	x2, [x0]
  414de8:	ldr	x0, [sp, #48]
  414dec:	ldr	x0, [x0]
  414df0:	mov	x1, x0
  414df4:	mov	x0, x2
  414df8:	bl	402740 <realloc@plt>
  414dfc:	mov	x1, x0
  414e00:	ldr	x0, [sp, #56]
  414e04:	str	x1, [x0]
  414e08:	ldr	x0, [sp, #56]
  414e0c:	ldr	x0, [x0]
  414e10:	cmp	x0, #0x0
  414e14:	b.ne	414e4c <ferror@plt+0x122bc>  // b.any
  414e18:	adrp	x0, 438000 <ferror@plt+0x35470>
  414e1c:	ldr	x0, [x0, #3984]
  414e20:	ldr	x0, [x0]
  414e24:	mov	x3, x0
  414e28:	mov	x2, #0xe                   	// #14
  414e2c:	mov	x1, #0x1                   	// #1
  414e30:	adrp	x0, 423000 <ferror@plt+0x20470>
  414e34:	add	x0, x0, #0x130
  414e38:	bl	402950 <fwrite@plt>
  414e3c:	ldr	x0, [sp, #48]
  414e40:	str	xzr, [x0]
  414e44:	mov	x0, #0xffffffffffffffff    	// #-1
  414e48:	b	414ea4 <ferror@plt+0x12314>
  414e4c:	ldr	x0, [sp, #88]
  414e50:	sub	x0, x0, #0x2
  414e54:	ldr	x1, [sp, #104]
  414e58:	add	x0, x1, x0
  414e5c:	str	x0, [sp, #104]
  414e60:	ldr	x0, [sp, #56]
  414e64:	ldr	x0, [x0]
  414e68:	ldr	x1, [sp, #80]
  414e6c:	bl	4026c0 <strcat@plt>
  414e70:	ldr	x0, [sp, #80]
  414e74:	bl	4028e0 <free@plt>
  414e78:	ldr	x0, [sp, #56]
  414e7c:	ldr	x2, [x0]
  414e80:	adrp	x0, 423000 <ferror@plt+0x20470>
  414e84:	add	x1, x0, #0x140
  414e88:	mov	x0, x2
  414e8c:	bl	402a70 <strstr@plt>
  414e90:	str	x0, [sp, #96]
  414e94:	ldr	x0, [sp, #96]
  414e98:	cmp	x0, #0x0
  414e9c:	b.ne	414d1c <ferror@plt+0x1218c>  // b.any
  414ea0:	ldr	x0, [sp, #104]
  414ea4:	ldr	x19, [sp, #16]
  414ea8:	ldp	x29, x30, [sp], #112
  414eac:	ret
  414eb0:	stp	x29, x30, [sp, #-64]!
  414eb4:	mov	x29, sp
  414eb8:	str	x0, [sp, #40]
  414ebc:	str	x1, [sp, #32]
  414ec0:	str	w2, [sp, #28]
  414ec4:	ldr	x0, [sp, #40]
  414ec8:	str	x0, [sp, #56]
  414ecc:	str	wzr, [sp, #52]
  414ed0:	b	415054 <ferror@plt+0x124c4>
  414ed4:	adrp	x0, 423000 <ferror@plt+0x20470>
  414ed8:	add	x1, x0, #0x210
  414edc:	ldr	x0, [sp, #56]
  414ee0:	bl	402920 <strspn@plt>
  414ee4:	mov	x1, x0
  414ee8:	ldr	x0, [sp, #56]
  414eec:	add	x0, x0, x1
  414ef0:	str	x0, [sp, #56]
  414ef4:	ldr	x0, [sp, #56]
  414ef8:	ldrb	w0, [x0]
  414efc:	cmp	w0, #0x0
  414f00:	b.eq	415068 <ferror@plt+0x124d8>  // b.none
  414f04:	ldr	w0, [sp, #28]
  414f08:	sub	w0, w0, #0x1
  414f0c:	ldr	w1, [sp, #52]
  414f10:	cmp	w1, w0
  414f14:	b.lt	414f44 <ferror@plt+0x123b4>  // b.tstop
  414f18:	adrp	x0, 438000 <ferror@plt+0x35470>
  414f1c:	ldr	x0, [x0, #3984]
  414f20:	ldr	x0, [x0]
  414f24:	mov	x3, x0
  414f28:	mov	x2, #0x1e                  	// #30
  414f2c:	mov	x1, #0x1                   	// #1
  414f30:	adrp	x0, 423000 <ferror@plt+0x20470>
  414f34:	add	x0, x0, #0x148
  414f38:	bl	402950 <fwrite@plt>
  414f3c:	mov	w0, #0x1                   	// #1
  414f40:	bl	402470 <exit@plt>
  414f44:	ldr	x0, [sp, #56]
  414f48:	ldrb	w0, [x0]
  414f4c:	cmp	w0, #0x27
  414f50:	b.eq	414f64 <ferror@plt+0x123d4>  // b.none
  414f54:	ldr	x0, [sp, #56]
  414f58:	ldrb	w0, [x0]
  414f5c:	cmp	w0, #0x22
  414f60:	b.ne	414fe8 <ferror@plt+0x12458>  // b.any
  414f64:	ldr	x0, [sp, #56]
  414f68:	add	x1, x0, #0x1
  414f6c:	str	x1, [sp, #56]
  414f70:	ldrb	w0, [x0]
  414f74:	strb	w0, [sp, #51]
  414f78:	ldr	w0, [sp, #52]
  414f7c:	add	w1, w0, #0x1
  414f80:	str	w1, [sp, #52]
  414f84:	sxtw	x0, w0
  414f88:	lsl	x0, x0, #3
  414f8c:	ldr	x1, [sp, #32]
  414f90:	add	x0, x1, x0
  414f94:	ldr	x1, [sp, #56]
  414f98:	str	x1, [x0]
  414f9c:	ldrb	w0, [sp, #51]
  414fa0:	mov	w1, w0
  414fa4:	ldr	x0, [sp, #56]
  414fa8:	bl	402930 <strchr@plt>
  414fac:	str	x0, [sp, #56]
  414fb0:	ldr	x0, [sp, #56]
  414fb4:	cmp	x0, #0x0
  414fb8:	b.ne	415040 <ferror@plt+0x124b0>  // b.any
  414fbc:	adrp	x0, 438000 <ferror@plt+0x35470>
  414fc0:	ldr	x0, [x0, #3984]
  414fc4:	ldr	x0, [x0]
  414fc8:	mov	x3, x0
  414fcc:	mov	x2, #0x1b                  	// #27
  414fd0:	mov	x1, #0x1                   	// #1
  414fd4:	adrp	x0, 423000 <ferror@plt+0x20470>
  414fd8:	add	x0, x0, #0x168
  414fdc:	bl	402950 <fwrite@plt>
  414fe0:	mov	w0, #0x1                   	// #1
  414fe4:	bl	402470 <exit@plt>
  414fe8:	ldr	w0, [sp, #52]
  414fec:	add	w1, w0, #0x1
  414ff0:	str	w1, [sp, #52]
  414ff4:	sxtw	x0, w0
  414ff8:	lsl	x0, x0, #3
  414ffc:	ldr	x1, [sp, #32]
  415000:	add	x0, x1, x0
  415004:	ldr	x1, [sp, #56]
  415008:	str	x1, [x0]
  41500c:	adrp	x0, 423000 <ferror@plt+0x20470>
  415010:	add	x1, x0, #0x210
  415014:	ldr	x0, [sp, #56]
  415018:	bl	402ac0 <strcspn@plt>
  41501c:	mov	x1, x0
  415020:	ldr	x0, [sp, #56]
  415024:	add	x0, x0, x1
  415028:	str	x0, [sp, #56]
  41502c:	ldr	x0, [sp, #56]
  415030:	ldrb	w0, [x0]
  415034:	cmp	w0, #0x0
  415038:	b.eq	415070 <ferror@plt+0x124e0>  // b.none
  41503c:	b	415044 <ferror@plt+0x124b4>
  415040:	nop
  415044:	ldr	x0, [sp, #56]
  415048:	add	x1, x0, #0x1
  41504c:	str	x1, [sp, #56]
  415050:	strb	wzr, [x0]
  415054:	ldr	x0, [sp, #56]
  415058:	ldrb	w0, [x0]
  41505c:	cmp	w0, #0x0
  415060:	b.ne	414ed4 <ferror@plt+0x12344>  // b.any
  415064:	b	415074 <ferror@plt+0x124e4>
  415068:	nop
  41506c:	b	415074 <ferror@plt+0x124e4>
  415070:	nop
  415074:	ldrsw	x0, [sp, #52]
  415078:	lsl	x0, x0, #3
  41507c:	ldr	x1, [sp, #32]
  415080:	add	x0, x1, x0
  415084:	str	xzr, [x0]
  415088:	ldr	w0, [sp, #52]
  41508c:	ldp	x29, x30, [sp], #64
  415090:	ret
  415094:	stp	x29, x30, [sp, #-64]!
  415098:	mov	x29, sp
  41509c:	str	x0, [sp, #24]
  4150a0:	str	x1, [sp, #16]
  4150a4:	ldr	x0, [sp, #16]
  4150a8:	add	x0, x0, #0x10
  4150ac:	ldr	w0, [x0]
  4150b0:	mov	w0, w0
  4150b4:	str	x0, [sp, #40]
  4150b8:	ldr	x0, [sp, #16]
  4150bc:	add	x0, x0, #0x14
  4150c0:	ldr	w0, [x0]
  4150c4:	mov	w0, w0
  4150c8:	str	x0, [sp, #56]
  4150cc:	add	x0, sp, #0x28
  4150d0:	bl	402610 <localtime@plt>
  4150d4:	bl	402a20 <asctime@plt>
  4150d8:	str	x0, [sp, #48]
  4150dc:	ldr	x0, [sp, #48]
  4150e0:	bl	402460 <strlen@plt>
  4150e4:	sub	x0, x0, #0x1
  4150e8:	ldr	x1, [sp, #48]
  4150ec:	add	x0, x1, x0
  4150f0:	strb	wzr, [x0]
  4150f4:	ldr	x3, [sp, #56]
  4150f8:	ldr	x2, [sp, #48]
  4150fc:	adrp	x0, 423000 <ferror@plt+0x20470>
  415100:	add	x1, x0, #0x188
  415104:	ldr	x0, [sp, #24]
  415108:	bl	402b50 <fprintf@plt>
  41510c:	nop
  415110:	ldp	x29, x30, [sp], #64
  415114:	ret
  415118:	stp	x29, x30, [sp, #-32]!
  41511c:	mov	x29, sp
  415120:	str	w0, [sp, #28]
  415124:	str	x1, [sp, #16]
  415128:	ldr	w2, [sp, #28]
  41512c:	adrp	x0, 423000 <ferror@plt+0x20470>
  415130:	add	x1, x0, #0x1a0
  415134:	ldr	x0, [sp, #16]
  415138:	bl	402560 <sprintf@plt>
  41513c:	ldr	x0, [sp, #16]
  415140:	ldp	x29, x30, [sp], #32
  415144:	ret
  415148:	stp	x29, x30, [sp, #-64]!
  41514c:	mov	x29, sp
  415150:	str	x0, [sp, #24]
  415154:	str	x1, [sp, #16]
  415158:	ldr	x0, [sp, #16]
  41515c:	bl	402460 <strlen@plt>
  415160:	cmp	x0, #0x17
  415164:	b.eq	415170 <ferror@plt+0x125e0>  // b.none
  415168:	mov	w0, #0xffffffff            	// #-1
  41516c:	b	415290 <ferror@plt+0x12700>
  415170:	str	wzr, [sp, #60]
  415174:	b	4151b8 <ferror@plt+0x12628>
  415178:	ldr	w1, [sp, #60]
  41517c:	mov	w0, w1
  415180:	lsl	w0, w0, #1
  415184:	add	w0, w0, w1
  415188:	add	w0, w0, #0x2
  41518c:	sxtw	x0, w0
  415190:	ldr	x1, [sp, #16]
  415194:	add	x0, x1, x0
  415198:	ldrb	w0, [x0]
  41519c:	cmp	w0, #0x3a
  4151a0:	b.eq	4151ac <ferror@plt+0x1261c>  // b.none
  4151a4:	mov	w0, #0xffffffff            	// #-1
  4151a8:	b	415290 <ferror@plt+0x12700>
  4151ac:	ldr	w0, [sp, #60]
  4151b0:	add	w0, w0, #0x1
  4151b4:	str	w0, [sp, #60]
  4151b8:	ldr	w0, [sp, #60]
  4151bc:	cmp	w0, #0x6
  4151c0:	b.le	415178 <ferror@plt+0x125e8>
  4151c4:	ldr	x0, [sp, #24]
  4151c8:	str	xzr, [x0]
  4151cc:	str	wzr, [sp, #60]
  4151d0:	b	415280 <ferror@plt+0x126f0>
  4151d4:	ldr	w1, [sp, #60]
  4151d8:	mov	w0, w1
  4151dc:	lsl	w0, w0, #1
  4151e0:	add	w0, w0, w1
  4151e4:	sxtw	x0, w0
  4151e8:	ldr	x1, [sp, #16]
  4151ec:	add	x0, x1, x0
  4151f0:	add	x1, sp, #0x28
  4151f4:	mov	w2, #0x10                  	// #16
  4151f8:	bl	402450 <strtoul@plt>
  4151fc:	str	x0, [sp, #48]
  415200:	ldr	w1, [sp, #60]
  415204:	mov	w0, w1
  415208:	lsl	w0, w0, #1
  41520c:	add	w0, w0, w1
  415210:	sxtw	x0, w0
  415214:	add	x0, x0, #0x2
  415218:	ldr	x1, [sp, #16]
  41521c:	add	x1, x1, x0
  415220:	ldr	x0, [sp, #40]
  415224:	cmp	x1, x0
  415228:	b.eq	415234 <ferror@plt+0x126a4>  // b.none
  41522c:	mov	w0, #0xffffffff            	// #-1
  415230:	b	415290 <ferror@plt+0x12700>
  415234:	ldr	x0, [sp, #48]
  415238:	cmp	x0, #0xff
  41523c:	b.ls	415248 <ferror@plt+0x126b8>  // b.plast
  415240:	mov	w0, #0xffffffff            	// #-1
  415244:	b	415290 <ferror@plt+0x12700>
  415248:	ldr	x0, [sp, #24]
  41524c:	ldr	x1, [x0]
  415250:	mov	w2, #0x7                   	// #7
  415254:	ldr	w0, [sp, #60]
  415258:	sub	w0, w2, w0
  41525c:	lsl	w0, w0, #3
  415260:	ldr	x2, [sp, #48]
  415264:	lsl	x0, x2, x0
  415268:	orr	x1, x1, x0
  41526c:	ldr	x0, [sp, #24]
  415270:	str	x1, [x0]
  415274:	ldr	w0, [sp, #60]
  415278:	add	w0, w0, #0x1
  41527c:	str	w0, [sp, #60]
  415280:	ldr	w0, [sp, #60]
  415284:	cmp	w0, #0x7
  415288:	b.le	4151d4 <ferror@plt+0x12644>
  41528c:	mov	w0, #0x0                   	// #0
  415290:	ldp	x29, x30, [sp], #64
  415294:	ret
  415298:	sub	sp, sp, #0x10
  41529c:	str	w0, [sp, #12]
  4152a0:	str	w1, [sp, #8]
  4152a4:	ldr	w0, [sp, #12]
  4152a8:	cmp	w0, #0x5
  4152ac:	b.eq	4152b8 <ferror@plt+0x12728>  // b.none
  4152b0:	ldr	w0, [sp, #8]
  4152b4:	b	4152e4 <ferror@plt+0x12754>
  4152b8:	ldr	w0, [sp, #8]
  4152bc:	cmp	w0, #0x80
  4152c0:	b.ne	4152cc <ferror@plt+0x1273c>  // b.any
  4152c4:	mov	w0, #0x2                   	// #2
  4152c8:	b	4152e4 <ferror@plt+0x12754>
  4152cc:	ldr	w0, [sp, #8]
  4152d0:	cmp	w0, #0x81
  4152d4:	b.ne	4152e0 <ferror@plt+0x12750>  // b.any
  4152d8:	mov	w0, #0xa                   	// #10
  4152dc:	b	4152e4 <ferror@plt+0x12754>
  4152e0:	ldr	w0, [sp, #8]
  4152e4:	add	sp, sp, #0x10
  4152e8:	ret
  4152ec:	sub	sp, sp, #0x30
  4152f0:	str	x0, [sp, #8]
  4152f4:	str	x1, [sp]
  4152f8:	ldr	x0, [sp, #8]
  4152fc:	str	x0, [sp, #40]
  415300:	ldr	x0, [sp]
  415304:	str	x0, [sp, #32]
  415308:	ldr	x0, [sp, #32]
  41530c:	add	x0, x0, #0x60
  415310:	str	x0, [sp, #24]
  415314:	b	41533c <ferror@plt+0x127ac>
  415318:	ldr	x0, [sp, #32]
  41531c:	add	x1, x0, #0x4
  415320:	str	x1, [sp, #32]
  415324:	ldr	w2, [x0]
  415328:	ldr	x0, [sp, #40]
  41532c:	add	x1, x0, #0x8
  415330:	str	x1, [sp, #40]
  415334:	mov	w1, w2
  415338:	str	x1, [x0]
  41533c:	ldr	x1, [sp, #32]
  415340:	ldr	x0, [sp, #24]
  415344:	cmp	x1, x0
  415348:	b.cc	415318 <ferror@plt+0x12788>  // b.lo, b.ul, b.last
  41534c:	nop
  415350:	nop
  415354:	add	sp, sp, #0x30
  415358:	ret
  41535c:	stp	x29, x30, [sp, #-48]!
  415360:	mov	x29, sp
  415364:	str	x0, [sp, #24]
  415368:	str	x1, [sp, #16]
  41536c:	ldr	x0, [sp, #16]
  415370:	add	x0, x0, #0x4
  415374:	str	x0, [sp, #40]
  415378:	mov	x2, #0xc0                  	// #192
  41537c:	mov	w1, #0x0                   	// #0
  415380:	ldr	x0, [sp, #24]
  415384:	bl	4026e0 <memset@plt>
  415388:	ldr	x0, [sp, #40]
  41538c:	ldr	x1, [x0, #8]
  415390:	ldr	x0, [sp, #24]
  415394:	str	x1, [x0]
  415398:	ldr	x0, [sp, #40]
  41539c:	ldr	x1, [x0, #16]
  4153a0:	ldr	x0, [sp, #24]
  4153a4:	str	x1, [x0, #16]
  4153a8:	ldr	x0, [sp, #40]
  4153ac:	ldr	x1, [x0, #40]
  4153b0:	ldr	x0, [sp, #24]
  4153b4:	str	x1, [x0, #8]
  4153b8:	ldr	x0, [sp, #40]
  4153bc:	ldr	x1, [x0, #48]
  4153c0:	ldr	x0, [sp, #24]
  4153c4:	str	x1, [x0, #24]
  4153c8:	ldr	x0, [sp, #40]
  4153cc:	ldr	x1, [x0, #104]
  4153d0:	ldr	x0, [sp, #24]
  4153d4:	str	x1, [x0, #32]
  4153d8:	ldr	x0, [sp, #40]
  4153dc:	ldr	x1, [x0, #112]
  4153e0:	ldr	x0, [sp, #24]
  4153e4:	str	x1, [x0, #40]
  4153e8:	ldr	x0, [sp, #40]
  4153ec:	ldr	x1, [x0, #184]
  4153f0:	ldr	x0, [sp, #24]
  4153f4:	str	x1, [x0, #64]
  4153f8:	ldr	x0, [sp, #40]
  4153fc:	ldr	x1, [x0, #248]
  415400:	ldr	x0, [sp, #24]
  415404:	str	x1, [x0, #104]
  415408:	nop
  41540c:	ldp	x29, x30, [sp], #48
  415410:	ret
  415414:	sub	sp, sp, #0x9e0
  415418:	stp	x29, x30, [sp]
  41541c:	mov	x29, sp
  415420:	str	x0, [sp, #24]
  415424:	str	x1, [sp, #16]
  415428:	ldr	x0, [sp, #16]
  41542c:	add	x0, x0, #0xb8
  415430:	ldr	x0, [x0]
  415434:	cmp	x0, #0x0
  415438:	b.eq	41545c <ferror@plt+0x128cc>  // b.none
  41543c:	ldr	x0, [sp, #16]
  415440:	ldr	x0, [x0, #184]
  415444:	str	x0, [sp, #2512]
  415448:	mov	w0, #0xc0                  	// #192
  41544c:	str	w0, [sp, #2508]
  415450:	ldr	x0, [sp, #24]
  415454:	str	x0, [sp, #2520]
  415458:	b	41550c <ferror@plt+0x1297c>
  41545c:	ldr	x0, [sp, #16]
  415460:	add	x0, x0, #0x38
  415464:	ldr	x0, [x0]
  415468:	cmp	x0, #0x0
  41546c:	b.eq	415490 <ferror@plt+0x12900>  // b.none
  415470:	ldr	x0, [sp, #16]
  415474:	ldr	x0, [x0, #56]
  415478:	str	x0, [sp, #2512]
  41547c:	mov	w0, #0x60                  	// #96
  415480:	str	w0, [sp, #2508]
  415484:	add	x0, sp, #0x968
  415488:	str	x0, [sp, #2520]
  41548c:	b	41550c <ferror@plt+0x1297c>
  415490:	ldr	x0, [sp, #16]
  415494:	add	x0, x0, #0x60
  415498:	ldr	x0, [x0]
  41549c:	cmp	x0, #0x0
  4154a0:	b.eq	415504 <ferror@plt+0x12974>  // b.none
  4154a4:	ldr	x0, [sp, #16]
  4154a8:	add	x0, x0, #0x60
  4154ac:	ldr	x0, [x0]
  4154b0:	add	x1, x0, #0x4
  4154b4:	ldr	x0, [sp, #16]
  4154b8:	add	x0, x0, #0x60
  4154bc:	ldr	x0, [x0]
  4154c0:	ldrh	w0, [x0]
  4154c4:	sub	w0, w0, #0x4
  4154c8:	mov	w2, w0
  4154cc:	add	x0, sp, #0x20
  4154d0:	mov	w3, w2
  4154d4:	mov	x2, x1
  4154d8:	mov	w1, #0x128                 	// #296
  4154dc:	bl	41e9ac <ferror@plt+0x1be1c>
  4154e0:	ldr	x0, [sp, #56]
  4154e4:	cmp	x0, #0x0
  4154e8:	b.eq	4154fc <ferror@plt+0x1296c>  // b.none
  4154ec:	ldr	x0, [sp, #56]
  4154f0:	mov	x1, x0
  4154f4:	ldr	x0, [sp, #24]
  4154f8:	bl	41535c <ferror@plt+0x127cc>
  4154fc:	mov	w0, #0xc0                  	// #192
  415500:	b	4155a0 <ferror@plt+0x12a10>
  415504:	mov	w0, #0xffffffff            	// #-1
  415508:	b	4155a0 <ferror@plt+0x12a10>
  41550c:	ldr	x0, [sp, #2512]
  415510:	ldrh	w0, [x0]
  415514:	sub	w0, w0, #0x4
  415518:	str	w0, [sp, #2504]
  41551c:	ldr	w1, [sp, #2504]
  415520:	ldr	w0, [sp, #2508]
  415524:	cmp	w1, w0
  415528:	b.ge	41555c <ferror@plt+0x129cc>  // b.tcont
  41552c:	ldrsw	x0, [sp, #2504]
  415530:	ldr	x1, [sp, #2520]
  415534:	add	x3, x1, x0
  415538:	ldr	w1, [sp, #2508]
  41553c:	ldr	w0, [sp, #2504]
  415540:	sub	w0, w1, w0
  415544:	sxtw	x0, w0
  415548:	mov	x2, x0
  41554c:	mov	w1, #0x0                   	// #0
  415550:	mov	x0, x3
  415554:	bl	4026e0 <memset@plt>
  415558:	b	415564 <ferror@plt+0x129d4>
  41555c:	ldr	w0, [sp, #2508]
  415560:	str	w0, [sp, #2504]
  415564:	ldr	x0, [sp, #2512]
  415568:	add	x0, x0, #0x4
  41556c:	ldrsw	x1, [sp, #2504]
  415570:	mov	x2, x1
  415574:	mov	x1, x0
  415578:	ldr	x0, [sp, #2520]
  41557c:	bl	402430 <memcpy@plt>
  415580:	ldr	x1, [sp, #2520]
  415584:	ldr	x0, [sp, #24]
  415588:	cmp	x1, x0
  41558c:	b.eq	41559c <ferror@plt+0x12a0c>  // b.none
  415590:	ldr	x1, [sp, #2520]
  415594:	ldr	x0, [sp, #24]
  415598:	bl	4152ec <ferror@plt+0x1275c>
  41559c:	ldr	w0, [sp, #2508]
  4155a0:	ldp	x29, x30, [sp]
  4155a4:	add	sp, sp, #0x9e0
  4155a8:	ret
  4155ac:	stp	x29, x30, [sp, #-80]!
  4155b0:	mov	x29, sp
  4155b4:	str	x0, [sp, #40]
  4155b8:	str	x1, [sp, #32]
  4155bc:	str	x2, [sp, #24]
  4155c0:	ldr	x0, [sp, #32]
  4155c4:	bl	402460 <strlen@plt>
  4155c8:	str	x0, [sp, #72]
  4155cc:	ldr	x0, [sp, #24]
  4155d0:	cmp	x0, #0x0
  4155d4:	b.eq	415620 <ferror@plt+0x12a90>  // b.none
  4155d8:	ldr	x0, [sp, #72]
  4155dc:	str	x0, [sp, #56]
  4155e0:	ldr	x0, [sp, #24]
  4155e4:	sub	x0, x0, #0x1
  4155e8:	str	x0, [sp, #48]
  4155ec:	ldr	x1, [sp, #48]
  4155f0:	ldr	x0, [sp, #56]
  4155f4:	cmp	x1, x0
  4155f8:	csel	x0, x1, x0, ls  // ls = plast
  4155fc:	str	x0, [sp, #64]
  415600:	ldr	x2, [sp, #64]
  415604:	ldr	x1, [sp, #32]
  415608:	ldr	x0, [sp, #40]
  41560c:	bl	402430 <memcpy@plt>
  415610:	ldr	x1, [sp, #40]
  415614:	ldr	x0, [sp, #64]
  415618:	add	x0, x1, x0
  41561c:	strb	wzr, [x0]
  415620:	ldr	x0, [sp, #72]
  415624:	ldp	x29, x30, [sp], #80
  415628:	ret
  41562c:	stp	x29, x30, [sp, #-64]!
  415630:	mov	x29, sp
  415634:	str	x0, [sp, #40]
  415638:	str	x1, [sp, #32]
  41563c:	str	x2, [sp, #24]
  415640:	ldr	x0, [sp, #40]
  415644:	bl	402460 <strlen@plt>
  415648:	str	x0, [sp, #56]
  41564c:	ldr	x1, [sp, #56]
  415650:	ldr	x0, [sp, #24]
  415654:	cmp	x1, x0
  415658:	b.cc	415674 <ferror@plt+0x12ae4>  // b.lo, b.ul, b.last
  41565c:	ldr	x0, [sp, #32]
  415660:	bl	402460 <strlen@plt>
  415664:	mov	x1, x0
  415668:	ldr	x0, [sp, #56]
  41566c:	add	x0, x1, x0
  415670:	b	4156a8 <ferror@plt+0x12b18>
  415674:	ldr	x1, [sp, #40]
  415678:	ldr	x0, [sp, #56]
  41567c:	add	x3, x1, x0
  415680:	ldr	x1, [sp, #24]
  415684:	ldr	x0, [sp, #56]
  415688:	sub	x0, x1, x0
  41568c:	mov	x2, x0
  415690:	ldr	x1, [sp, #32]
  415694:	mov	x0, x3
  415698:	bl	4155ac <ferror@plt+0x12a1c>
  41569c:	mov	x1, x0
  4156a0:	ldr	x0, [sp, #56]
  4156a4:	add	x0, x1, x0
  4156a8:	ldp	x29, x30, [sp], #64
  4156ac:	ret
  4156b0:	stp	x29, x30, [sp, #-48]!
  4156b4:	mov	x29, sp
  4156b8:	bl	402570 <getuid@plt>
  4156bc:	cmp	w0, #0x0
  4156c0:	b.eq	415768 <ferror@plt+0x12bd8>  // b.none
  4156c4:	bl	4024f0 <geteuid@plt>
  4156c8:	cmp	w0, #0x0
  4156cc:	b.eq	415768 <ferror@plt+0x12bd8>  // b.none
  4156d0:	mov	w0, #0xc                   	// #12
  4156d4:	str	w0, [sp, #44]
  4156d8:	mov	w0, #0x2                   	// #2
  4156dc:	str	w0, [sp, #40]
  4156e0:	bl	402890 <cap_get_proc@plt>
  4156e4:	str	x0, [sp, #32]
  4156e8:	ldr	x0, [sp, #32]
  4156ec:	cmp	x0, #0x0
  4156f0:	b.ne	4156fc <ferror@plt+0x12b6c>  // b.any
  4156f4:	mov	w0, #0x1                   	// #1
  4156f8:	bl	402470 <exit@plt>
  4156fc:	add	x0, sp, #0x1c
  415700:	mov	x3, x0
  415704:	ldr	w2, [sp, #40]
  415708:	ldr	w1, [sp, #44]
  41570c:	ldr	x0, [sp, #32]
  415710:	bl	402720 <cap_get_flag@plt>
  415714:	cmp	w0, #0x0
  415718:	b.eq	415724 <ferror@plt+0x12b94>  // b.none
  41571c:	mov	w0, #0x1                   	// #1
  415720:	bl	402470 <exit@plt>
  415724:	ldr	w0, [sp, #28]
  415728:	cmp	w0, #0x0
  41572c:	b.ne	415760 <ferror@plt+0x12bd0>  // b.any
  415730:	ldr	x0, [sp, #32]
  415734:	bl	4029e0 <cap_clear@plt>
  415738:	cmp	w0, #0x0
  41573c:	b.eq	415748 <ferror@plt+0x12bb8>  // b.none
  415740:	mov	w0, #0x1                   	// #1
  415744:	bl	402470 <exit@plt>
  415748:	ldr	x0, [sp, #32]
  41574c:	bl	402760 <cap_set_proc@plt>
  415750:	cmp	w0, #0x0
  415754:	b.eq	415760 <ferror@plt+0x12bd0>  // b.none
  415758:	mov	w0, #0x1                   	// #1
  41575c:	bl	402470 <exit@plt>
  415760:	ldr	x0, [sp, #32]
  415764:	bl	402a30 <cap_free@plt>
  415768:	nop
  41576c:	ldp	x29, x30, [sp], #48
  415770:	ret
  415774:	stp	x29, x30, [sp, #-48]!
  415778:	mov	x29, sp
  41577c:	str	x0, [sp, #24]
  415780:	str	x1, [sp, #16]
  415784:	add	x0, sp, #0x20
  415788:	mov	x1, x0
  41578c:	ldr	x0, [sp, #16]
  415790:	bl	4024e0 <strtod@plt>
  415794:	str	d0, [sp, #40]
  415798:	ldr	x0, [sp, #32]
  41579c:	ldr	x1, [sp, #16]
  4157a0:	cmp	x1, x0
  4157a4:	b.ne	4157b0 <ferror@plt+0x12c20>  // b.any
  4157a8:	mov	w0, #0xffffffff            	// #-1
  4157ac:	b	415914 <ferror@plt+0x12d84>
  4157b0:	ldr	x0, [sp, #32]
  4157b4:	ldrb	w0, [x0]
  4157b8:	cmp	w0, #0x0
  4157bc:	b.eq	415900 <ferror@plt+0x12d70>  // b.none
  4157c0:	ldr	x2, [sp, #32]
  4157c4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4157c8:	add	x1, x0, #0xd50
  4157cc:	mov	x0, x2
  4157d0:	bl	402730 <strcasecmp@plt>
  4157d4:	cmp	w0, #0x0
  4157d8:	b.eq	415814 <ferror@plt+0x12c84>  // b.none
  4157dc:	ldr	x2, [sp, #32]
  4157e0:	adrp	x0, 422000 <ferror@plt+0x1f470>
  4157e4:	add	x1, x0, #0xd58
  4157e8:	mov	x0, x2
  4157ec:	bl	402730 <strcasecmp@plt>
  4157f0:	cmp	w0, #0x0
  4157f4:	b.eq	415814 <ferror@plt+0x12c84>  // b.none
  4157f8:	ldr	x2, [sp, #32]
  4157fc:	adrp	x0, 422000 <ferror@plt+0x1f470>
  415800:	add	x1, x0, #0xd60
  415804:	mov	x0, x2
  415808:	bl	402730 <strcasecmp@plt>
  41580c:	cmp	w0, #0x0
  415810:	b.ne	415830 <ferror@plt+0x12ca0>  // b.any
  415814:	ldr	d0, [sp, #40]
  415818:	mov	x0, #0x848000000000        	// #145685290680320
  41581c:	movk	x0, #0x412e, lsl #48
  415820:	fmov	d1, x0
  415824:	fmul	d0, d0, d1
  415828:	str	d0, [sp, #40]
  41582c:	b	415900 <ferror@plt+0x12d70>
  415830:	ldr	x2, [sp, #32]
  415834:	adrp	x0, 422000 <ferror@plt+0x1f470>
  415838:	add	x1, x0, #0xd68
  41583c:	mov	x0, x2
  415840:	bl	402730 <strcasecmp@plt>
  415844:	cmp	w0, #0x0
  415848:	b.eq	415884 <ferror@plt+0x12cf4>  // b.none
  41584c:	ldr	x2, [sp, #32]
  415850:	adrp	x0, 422000 <ferror@plt+0x1f470>
  415854:	add	x1, x0, #0xd70
  415858:	mov	x0, x2
  41585c:	bl	402730 <strcasecmp@plt>
  415860:	cmp	w0, #0x0
  415864:	b.eq	415884 <ferror@plt+0x12cf4>  // b.none
  415868:	ldr	x2, [sp, #32]
  41586c:	adrp	x0, 422000 <ferror@plt+0x1f470>
  415870:	add	x1, x0, #0xd78
  415874:	mov	x0, x2
  415878:	bl	402730 <strcasecmp@plt>
  41587c:	cmp	w0, #0x0
  415880:	b.ne	4158a0 <ferror@plt+0x12d10>  // b.any
  415884:	ldr	d0, [sp, #40]
  415888:	mov	x0, #0x400000000000        	// #70368744177664
  41588c:	movk	x0, #0x408f, lsl #48
  415890:	fmov	d1, x0
  415894:	fmul	d0, d0, d1
  415898:	str	d0, [sp, #40]
  41589c:	b	415900 <ferror@plt+0x12d70>
  4158a0:	ldr	x2, [sp, #32]
  4158a4:	adrp	x0, 423000 <ferror@plt+0x20470>
  4158a8:	add	x1, x0, #0x1a8
  4158ac:	mov	x0, x2
  4158b0:	bl	402730 <strcasecmp@plt>
  4158b4:	cmp	w0, #0x0
  4158b8:	b.eq	4158fc <ferror@plt+0x12d6c>  // b.none
  4158bc:	ldr	x2, [sp, #32]
  4158c0:	adrp	x0, 423000 <ferror@plt+0x20470>
  4158c4:	add	x1, x0, #0x1b0
  4158c8:	mov	x0, x2
  4158cc:	bl	402730 <strcasecmp@plt>
  4158d0:	cmp	w0, #0x0
  4158d4:	b.eq	4158fc <ferror@plt+0x12d6c>  // b.none
  4158d8:	ldr	x2, [sp, #32]
  4158dc:	adrp	x0, 423000 <ferror@plt+0x20470>
  4158e0:	add	x1, x0, #0x1b8
  4158e4:	mov	x0, x2
  4158e8:	bl	402730 <strcasecmp@plt>
  4158ec:	cmp	w0, #0x0
  4158f0:	b.eq	4158fc <ferror@plt+0x12d6c>  // b.none
  4158f4:	mov	w0, #0xffffffff            	// #-1
  4158f8:	b	415914 <ferror@plt+0x12d84>
  4158fc:	nop
  415900:	ldr	d0, [sp, #40]
  415904:	fcvtzu	w1, d0
  415908:	ldr	x0, [sp, #24]
  41590c:	str	w1, [x0]
  415910:	mov	w0, #0x0                   	// #0
  415914:	ldp	x29, x30, [sp], #48
  415918:	ret
  41591c:	stp	x29, x30, [sp, #-48]!
  415920:	mov	x29, sp
  415924:	str	x0, [sp, #24]
  415928:	str	w1, [sp, #20]
  41592c:	str	w2, [sp, #16]
  415930:	ldr	w0, [sp, #16]
  415934:	ucvtf	d0, w0
  415938:	str	d0, [sp, #40]
  41593c:	ldr	d0, [sp, #40]
  415940:	mov	x0, #0x848000000000        	// #145685290680320
  415944:	movk	x0, #0x412e, lsl #48
  415948:	fmov	d1, x0
  41594c:	fcmpe	d0, d1
  415950:	b.lt	415980 <ferror@plt+0x12df0>  // b.tstop
  415954:	ldrsw	x1, [sp, #20]
  415958:	mov	x0, #0x848000000000        	// #145685290680320
  41595c:	movk	x0, #0x412e, lsl #48
  415960:	fmov	d1, x0
  415964:	ldr	d0, [sp, #40]
  415968:	fdiv	d0, d0, d1
  41596c:	adrp	x0, 423000 <ferror@plt+0x20470>
  415970:	add	x2, x0, #0x1c0
  415974:	ldr	x0, [sp, #24]
  415978:	bl	4025e0 <snprintf@plt>
  41597c:	b	4159dc <ferror@plt+0x12e4c>
  415980:	ldr	d0, [sp, #40]
  415984:	mov	x0, #0x400000000000        	// #70368744177664
  415988:	movk	x0, #0x408f, lsl #48
  41598c:	fmov	d1, x0
  415990:	fcmpe	d0, d1
  415994:	b.lt	4159c4 <ferror@plt+0x12e34>  // b.tstop
  415998:	ldrsw	x1, [sp, #20]
  41599c:	mov	x0, #0x400000000000        	// #70368744177664
  4159a0:	movk	x0, #0x408f, lsl #48
  4159a4:	fmov	d1, x0
  4159a8:	ldr	d0, [sp, #40]
  4159ac:	fdiv	d0, d0, d1
  4159b0:	adrp	x0, 423000 <ferror@plt+0x20470>
  4159b4:	add	x2, x0, #0x1c8
  4159b8:	ldr	x0, [sp, #24]
  4159bc:	bl	4025e0 <snprintf@plt>
  4159c0:	b	4159dc <ferror@plt+0x12e4c>
  4159c4:	ldrsw	x1, [sp, #20]
  4159c8:	ldr	w3, [sp, #16]
  4159cc:	adrp	x0, 423000 <ferror@plt+0x20470>
  4159d0:	add	x2, x0, #0x1d0
  4159d4:	ldr	x0, [sp, #24]
  4159d8:	bl	4025e0 <snprintf@plt>
  4159dc:	nop
  4159e0:	ldp	x29, x30, [sp], #48
  4159e4:	ret
  4159e8:	stp	x29, x30, [sp, #-32]!
  4159ec:	mov	x29, sp
  4159f0:	str	w0, [sp, #28]
  4159f4:	str	x1, [sp, #16]
  4159f8:	ldr	w2, [sp, #28]
  4159fc:	mov	w1, #0x3f                  	// #63
  415a00:	ldr	x0, [sp, #16]
  415a04:	bl	41591c <ferror@plt+0x12d8c>
  415a08:	ldr	x0, [sp, #16]
  415a0c:	ldp	x29, x30, [sp], #32
  415a10:	ret
  415a14:	stp	x29, x30, [sp, #-48]!
  415a18:	mov	x29, sp
  415a1c:	str	x0, [sp, #24]
  415a20:	str	x1, [sp, #16]
  415a24:	add	x0, sp, #0x20
  415a28:	mov	x1, x0
  415a2c:	ldr	x0, [sp, #16]
  415a30:	bl	4024e0 <strtod@plt>
  415a34:	str	d0, [sp, #40]
  415a38:	ldr	x0, [sp, #32]
  415a3c:	ldr	x1, [sp, #16]
  415a40:	cmp	x1, x0
  415a44:	b.ne	415a50 <ferror@plt+0x12ec0>  // b.any
  415a48:	mov	w0, #0xffffffff            	// #-1
  415a4c:	b	415c24 <ferror@plt+0x13094>
  415a50:	ldr	x0, [sp, #32]
  415a54:	ldrb	w0, [x0]
  415a58:	cmp	w0, #0x0
  415a5c:	b.eq	415c10 <ferror@plt+0x13080>  // b.none
  415a60:	ldr	x2, [sp, #32]
  415a64:	adrp	x0, 422000 <ferror@plt+0x1f470>
  415a68:	add	x1, x0, #0xd50
  415a6c:	mov	x0, x2
  415a70:	bl	402730 <strcasecmp@plt>
  415a74:	cmp	w0, #0x0
  415a78:	b.eq	415ab4 <ferror@plt+0x12f24>  // b.none
  415a7c:	ldr	x2, [sp, #32]
  415a80:	adrp	x0, 422000 <ferror@plt+0x1f470>
  415a84:	add	x1, x0, #0xd58
  415a88:	mov	x0, x2
  415a8c:	bl	402730 <strcasecmp@plt>
  415a90:	cmp	w0, #0x0
  415a94:	b.eq	415ab4 <ferror@plt+0x12f24>  // b.none
  415a98:	ldr	x2, [sp, #32]
  415a9c:	adrp	x0, 422000 <ferror@plt+0x1f470>
  415aa0:	add	x1, x0, #0xd60
  415aa4:	mov	x0, x2
  415aa8:	bl	402730 <strcasecmp@plt>
  415aac:	cmp	w0, #0x0
  415ab0:	b.ne	415ad0 <ferror@plt+0x12f40>  // b.any
  415ab4:	ldr	d0, [sp, #40]
  415ab8:	mov	x0, #0xcd6500000000        	// #225833675390976
  415abc:	movk	x0, #0x41cd, lsl #48
  415ac0:	fmov	d1, x0
  415ac4:	fmul	d0, d0, d1
  415ac8:	str	d0, [sp, #40]
  415acc:	b	415c10 <ferror@plt+0x13080>
  415ad0:	ldr	x2, [sp, #32]
  415ad4:	adrp	x0, 422000 <ferror@plt+0x1f470>
  415ad8:	add	x1, x0, #0xd68
  415adc:	mov	x0, x2
  415ae0:	bl	402730 <strcasecmp@plt>
  415ae4:	cmp	w0, #0x0
  415ae8:	b.eq	415b24 <ferror@plt+0x12f94>  // b.none
  415aec:	ldr	x2, [sp, #32]
  415af0:	adrp	x0, 422000 <ferror@plt+0x1f470>
  415af4:	add	x1, x0, #0xd70
  415af8:	mov	x0, x2
  415afc:	bl	402730 <strcasecmp@plt>
  415b00:	cmp	w0, #0x0
  415b04:	b.eq	415b24 <ferror@plt+0x12f94>  // b.none
  415b08:	ldr	x2, [sp, #32]
  415b0c:	adrp	x0, 422000 <ferror@plt+0x1f470>
  415b10:	add	x1, x0, #0xd78
  415b14:	mov	x0, x2
  415b18:	bl	402730 <strcasecmp@plt>
  415b1c:	cmp	w0, #0x0
  415b20:	b.ne	415b40 <ferror@plt+0x12fb0>  // b.any
  415b24:	ldr	d0, [sp, #40]
  415b28:	mov	x0, #0x848000000000        	// #145685290680320
  415b2c:	movk	x0, #0x412e, lsl #48
  415b30:	fmov	d1, x0
  415b34:	fmul	d0, d0, d1
  415b38:	str	d0, [sp, #40]
  415b3c:	b	415c10 <ferror@plt+0x13080>
  415b40:	ldr	x2, [sp, #32]
  415b44:	adrp	x0, 423000 <ferror@plt+0x20470>
  415b48:	add	x1, x0, #0x1a8
  415b4c:	mov	x0, x2
  415b50:	bl	402730 <strcasecmp@plt>
  415b54:	cmp	w0, #0x0
  415b58:	b.eq	415b94 <ferror@plt+0x13004>  // b.none
  415b5c:	ldr	x2, [sp, #32]
  415b60:	adrp	x0, 423000 <ferror@plt+0x20470>
  415b64:	add	x1, x0, #0x1b0
  415b68:	mov	x0, x2
  415b6c:	bl	402730 <strcasecmp@plt>
  415b70:	cmp	w0, #0x0
  415b74:	b.eq	415b94 <ferror@plt+0x13004>  // b.none
  415b78:	ldr	x2, [sp, #32]
  415b7c:	adrp	x0, 423000 <ferror@plt+0x20470>
  415b80:	add	x1, x0, #0x1b8
  415b84:	mov	x0, x2
  415b88:	bl	402730 <strcasecmp@plt>
  415b8c:	cmp	w0, #0x0
  415b90:	b.ne	415bb0 <ferror@plt+0x13020>  // b.any
  415b94:	ldr	d0, [sp, #40]
  415b98:	mov	x0, #0x400000000000        	// #70368744177664
  415b9c:	movk	x0, #0x408f, lsl #48
  415ba0:	fmov	d1, x0
  415ba4:	fmul	d0, d0, d1
  415ba8:	str	d0, [sp, #40]
  415bac:	b	415c10 <ferror@plt+0x13080>
  415bb0:	ldr	x2, [sp, #32]
  415bb4:	adrp	x0, 423000 <ferror@plt+0x20470>
  415bb8:	add	x1, x0, #0x1d8
  415bbc:	mov	x0, x2
  415bc0:	bl	402730 <strcasecmp@plt>
  415bc4:	cmp	w0, #0x0
  415bc8:	b.eq	415c0c <ferror@plt+0x1307c>  // b.none
  415bcc:	ldr	x2, [sp, #32]
  415bd0:	adrp	x0, 423000 <ferror@plt+0x20470>
  415bd4:	add	x1, x0, #0x1e0
  415bd8:	mov	x0, x2
  415bdc:	bl	402730 <strcasecmp@plt>
  415be0:	cmp	w0, #0x0
  415be4:	b.eq	415c0c <ferror@plt+0x1307c>  // b.none
  415be8:	ldr	x2, [sp, #32]
  415bec:	adrp	x0, 423000 <ferror@plt+0x20470>
  415bf0:	add	x1, x0, #0x1e8
  415bf4:	mov	x0, x2
  415bf8:	bl	402730 <strcasecmp@plt>
  415bfc:	cmp	w0, #0x0
  415c00:	b.eq	415c0c <ferror@plt+0x1307c>  // b.none
  415c04:	mov	w0, #0xffffffff            	// #-1
  415c08:	b	415c24 <ferror@plt+0x13094>
  415c0c:	nop
  415c10:	ldr	d0, [sp, #40]
  415c14:	fcvtzs	d0, d0
  415c18:	ldr	x0, [sp, #24]
  415c1c:	str	d0, [x0]
  415c20:	mov	w0, #0x0                   	// #0
  415c24:	ldp	x29, x30, [sp], #48
  415c28:	ret
  415c2c:	stp	x29, x30, [sp, #-64]!
  415c30:	mov	x29, sp
  415c34:	str	x0, [sp, #40]
  415c38:	str	w1, [sp, #36]
  415c3c:	str	x2, [sp, #24]
  415c40:	ldr	d0, [sp, #24]
  415c44:	scvtf	d0, d0
  415c48:	str	d0, [sp, #56]
  415c4c:	ldr	x1, [sp, #24]
  415c50:	mov	x0, #0xc9ff                	// #51711
  415c54:	movk	x0, #0x3b9a, lsl #16
  415c58:	cmp	x1, x0
  415c5c:	b.le	415c8c <ferror@plt+0x130fc>
  415c60:	ldrsw	x1, [sp, #36]
  415c64:	mov	x0, #0xcd6500000000        	// #225833675390976
  415c68:	movk	x0, #0x41cd, lsl #48
  415c6c:	fmov	d1, x0
  415c70:	ldr	d0, [sp, #56]
  415c74:	fdiv	d0, d0, d1
  415c78:	adrp	x0, 423000 <ferror@plt+0x20470>
  415c7c:	add	x2, x0, #0x1f0
  415c80:	ldr	x0, [sp, #40]
  415c84:	bl	4025e0 <snprintf@plt>
  415c88:	b	415d1c <ferror@plt+0x1318c>
  415c8c:	ldr	x1, [sp, #24]
  415c90:	mov	x0, #0x423f                	// #16959
  415c94:	movk	x0, #0xf, lsl #16
  415c98:	cmp	x1, x0
  415c9c:	b.le	415ccc <ferror@plt+0x1313c>
  415ca0:	ldrsw	x1, [sp, #36]
  415ca4:	mov	x0, #0x848000000000        	// #145685290680320
  415ca8:	movk	x0, #0x412e, lsl #48
  415cac:	fmov	d1, x0
  415cb0:	ldr	d0, [sp, #56]
  415cb4:	fdiv	d0, d0, d1
  415cb8:	adrp	x0, 423000 <ferror@plt+0x20470>
  415cbc:	add	x2, x0, #0x1f8
  415cc0:	ldr	x0, [sp, #40]
  415cc4:	bl	4025e0 <snprintf@plt>
  415cc8:	b	415d1c <ferror@plt+0x1318c>
  415ccc:	ldr	x0, [sp, #24]
  415cd0:	cmp	x0, #0x3e7
  415cd4:	b.le	415d04 <ferror@plt+0x13174>
  415cd8:	ldrsw	x1, [sp, #36]
  415cdc:	mov	x0, #0x400000000000        	// #70368744177664
  415ce0:	movk	x0, #0x408f, lsl #48
  415ce4:	fmov	d1, x0
  415ce8:	ldr	d0, [sp, #56]
  415cec:	fdiv	d0, d0, d1
  415cf0:	adrp	x0, 423000 <ferror@plt+0x20470>
  415cf4:	add	x2, x0, #0x200
  415cf8:	ldr	x0, [sp, #40]
  415cfc:	bl	4025e0 <snprintf@plt>
  415d00:	b	415d1c <ferror@plt+0x1318c>
  415d04:	ldrsw	x1, [sp, #36]
  415d08:	ldr	x3, [sp, #24]
  415d0c:	adrp	x0, 423000 <ferror@plt+0x20470>
  415d10:	add	x2, x0, #0x208
  415d14:	ldr	x0, [sp, #40]
  415d18:	bl	4025e0 <snprintf@plt>
  415d1c:	nop
  415d20:	ldp	x29, x30, [sp], #64
  415d24:	ret
  415d28:	stp	x29, x30, [sp, #-32]!
  415d2c:	mov	x29, sp
  415d30:	str	x0, [sp, #24]
  415d34:	str	x1, [sp, #16]
  415d38:	ldr	x2, [sp, #24]
  415d3c:	mov	w1, #0x3f                  	// #63
  415d40:	ldr	x0, [sp, #16]
  415d44:	bl	415c2c <ferror@plt+0x1309c>
  415d48:	ldr	x0, [sp, #16]
  415d4c:	ldp	x29, x30, [sp], #32
  415d50:	ret
  415d54:	sub	sp, sp, #0x240
  415d58:	stp	x29, x30, [sp]
  415d5c:	mov	x29, sp
  415d60:	str	x0, [sp, #40]
  415d64:	str	x1, [sp, #32]
  415d68:	str	x2, [sp, #24]
  415d6c:	b	415e78 <ferror@plt+0x132e8>
  415d70:	add	x0, sp, #0x38
  415d74:	str	x0, [sp, #568]
  415d78:	b	415d88 <ferror@plt+0x131f8>
  415d7c:	ldr	x0, [sp, #568]
  415d80:	add	x0, x0, #0x1
  415d84:	str	x0, [sp, #568]
  415d88:	ldr	x0, [sp, #568]
  415d8c:	ldrb	w0, [x0]
  415d90:	cmp	w0, #0x20
  415d94:	b.eq	415d7c <ferror@plt+0x131ec>  // b.none
  415d98:	ldr	x0, [sp, #568]
  415d9c:	ldrb	w0, [x0]
  415da0:	cmp	w0, #0x9
  415da4:	b.eq	415d7c <ferror@plt+0x131ec>  // b.none
  415da8:	ldr	x0, [sp, #568]
  415dac:	ldrb	w0, [x0]
  415db0:	cmp	w0, #0x23
  415db4:	b.eq	415e78 <ferror@plt+0x132e8>  // b.none
  415db8:	ldr	x0, [sp, #568]
  415dbc:	ldrb	w0, [x0]
  415dc0:	cmp	w0, #0xa
  415dc4:	b.eq	415e78 <ferror@plt+0x132e8>  // b.none
  415dc8:	ldr	x0, [sp, #568]
  415dcc:	ldrb	w0, [x0]
  415dd0:	cmp	w0, #0x0
  415dd4:	b.ne	415ddc <ferror@plt+0x1324c>  // b.any
  415dd8:	b	415e78 <ferror@plt+0x132e8>
  415ddc:	ldr	x3, [sp, #24]
  415de0:	ldr	x2, [sp, #32]
  415de4:	adrp	x0, 423000 <ferror@plt+0x20470>
  415de8:	add	x1, x0, #0x218
  415dec:	ldr	x0, [sp, #568]
  415df0:	bl	402a80 <__isoc99_sscanf@plt>
  415df4:	cmp	w0, #0x2
  415df8:	b.eq	415e70 <ferror@plt+0x132e0>  // b.none
  415dfc:	ldr	x3, [sp, #24]
  415e00:	ldr	x2, [sp, #32]
  415e04:	adrp	x0, 423000 <ferror@plt+0x20470>
  415e08:	add	x1, x0, #0x228
  415e0c:	ldr	x0, [sp, #568]
  415e10:	bl	402a80 <__isoc99_sscanf@plt>
  415e14:	cmp	w0, #0x2
  415e18:	b.eq	415e70 <ferror@plt+0x132e0>  // b.none
  415e1c:	ldr	x3, [sp, #24]
  415e20:	ldr	x2, [sp, #32]
  415e24:	adrp	x0, 423000 <ferror@plt+0x20470>
  415e28:	add	x1, x0, #0x238
  415e2c:	ldr	x0, [sp, #568]
  415e30:	bl	402a80 <__isoc99_sscanf@plt>
  415e34:	cmp	w0, #0x2
  415e38:	b.eq	415e70 <ferror@plt+0x132e0>  // b.none
  415e3c:	ldr	x3, [sp, #24]
  415e40:	ldr	x2, [sp, #32]
  415e44:	adrp	x0, 423000 <ferror@plt+0x20470>
  415e48:	add	x1, x0, #0x240
  415e4c:	ldr	x0, [sp, #568]
  415e50:	bl	402a80 <__isoc99_sscanf@plt>
  415e54:	cmp	w0, #0x2
  415e58:	b.eq	415e70 <ferror@plt+0x132e0>  // b.none
  415e5c:	ldr	x1, [sp, #568]
  415e60:	ldr	x0, [sp, #24]
  415e64:	bl	4029a0 <strcpy@plt>
  415e68:	mov	w0, #0xffffffff            	// #-1
  415e6c:	b	415e94 <ferror@plt+0x13304>
  415e70:	mov	w0, #0x1                   	// #1
  415e74:	b	415e94 <ferror@plt+0x13304>
  415e78:	add	x0, sp, #0x38
  415e7c:	ldr	x2, [sp, #40]
  415e80:	mov	w1, #0x200                 	// #512
  415e84:	bl	402b60 <fgets@plt>
  415e88:	cmp	x0, #0x0
  415e8c:	b.ne	415d70 <ferror@plt+0x131e0>  // b.any
  415e90:	mov	w0, #0x0                   	// #0
  415e94:	ldp	x29, x30, [sp]
  415e98:	add	sp, sp, #0x240
  415e9c:	ret
  415ea0:	sub	sp, sp, #0x250
  415ea4:	stp	x29, x30, [sp]
  415ea8:	mov	x29, sp
  415eac:	str	x0, [sp, #40]
  415eb0:	str	x1, [sp, #32]
  415eb4:	str	w2, [sp, #28]
  415eb8:	stp	xzr, xzr, [sp, #48]
  415ebc:	add	x0, sp, #0x40
  415ec0:	mov	x1, #0x1f0                 	// #496
  415ec4:	mov	x2, x1
  415ec8:	mov	w1, #0x0                   	// #0
  415ecc:	bl	4026e0 <memset@plt>
  415ed0:	adrp	x0, 423000 <ferror@plt+0x20470>
  415ed4:	add	x1, x0, #0x248
  415ed8:	ldr	x0, [sp, #40]
  415edc:	bl	4029c0 <fopen64@plt>
  415ee0:	str	x0, [sp, #584]
  415ee4:	ldr	x0, [sp, #584]
  415ee8:	cmp	x0, #0x0
  415eec:	b.eq	415ffc <ferror@plt+0x1346c>  // b.none
  415ef0:	b	415fc8 <ferror@plt+0x13438>
  415ef4:	ldr	w0, [sp, #580]
  415ef8:	cmn	w0, #0x1
  415efc:	b.ne	415f34 <ferror@plt+0x133a4>  // b.any
  415f00:	adrp	x0, 438000 <ferror@plt+0x35470>
  415f04:	ldr	x0, [x0, #3984]
  415f08:	ldr	x4, [x0]
  415f0c:	add	x0, sp, #0x30
  415f10:	mov	x3, x0
  415f14:	ldr	x2, [sp, #40]
  415f18:	adrp	x0, 423000 <ferror@plt+0x20470>
  415f1c:	add	x1, x0, #0x250
  415f20:	mov	x0, x4
  415f24:	bl	402b50 <fprintf@plt>
  415f28:	ldr	x0, [sp, #584]
  415f2c:	bl	402620 <fclose@plt>
  415f30:	b	416000 <ferror@plt+0x13470>
  415f34:	ldr	w0, [sp, #564]
  415f38:	cmp	w0, #0x0
  415f3c:	b.ge	415f44 <ferror@plt+0x133b4>  // b.tcont
  415f40:	b	415fc8 <ferror@plt+0x13438>
  415f44:	mov	x0, #0x18                  	// #24
  415f48:	bl	402660 <malloc@plt>
  415f4c:	str	x0, [sp, #568]
  415f50:	ldr	w0, [sp, #564]
  415f54:	mov	w1, w0
  415f58:	ldr	x0, [sp, #568]
  415f5c:	str	w1, [x0, #16]
  415f60:	add	x0, sp, #0x30
  415f64:	bl	402770 <strdup@plt>
  415f68:	mov	x1, x0
  415f6c:	ldr	x0, [sp, #568]
  415f70:	str	x1, [x0, #8]
  415f74:	ldr	w0, [sp, #28]
  415f78:	sub	w1, w0, #0x1
  415f7c:	ldr	w0, [sp, #564]
  415f80:	and	w0, w1, w0
  415f84:	sxtw	x0, w0
  415f88:	lsl	x0, x0, #3
  415f8c:	ldr	x1, [sp, #32]
  415f90:	add	x0, x1, x0
  415f94:	ldr	x1, [x0]
  415f98:	ldr	x0, [sp, #568]
  415f9c:	str	x1, [x0]
  415fa0:	ldr	w0, [sp, #28]
  415fa4:	sub	w1, w0, #0x1
  415fa8:	ldr	w0, [sp, #564]
  415fac:	and	w0, w1, w0
  415fb0:	sxtw	x0, w0
  415fb4:	lsl	x0, x0, #3
  415fb8:	ldr	x1, [sp, #32]
  415fbc:	add	x0, x1, x0
  415fc0:	ldr	x1, [sp, #568]
  415fc4:	str	x1, [x0]
  415fc8:	add	x1, sp, #0x30
  415fcc:	add	x0, sp, #0x234
  415fd0:	mov	x2, x1
  415fd4:	mov	x1, x0
  415fd8:	ldr	x0, [sp, #584]
  415fdc:	bl	415d54 <ferror@plt+0x131c4>
  415fe0:	str	w0, [sp, #580]
  415fe4:	ldr	w0, [sp, #580]
  415fe8:	cmp	w0, #0x0
  415fec:	b.ne	415ef4 <ferror@plt+0x13364>  // b.any
  415ff0:	ldr	x0, [sp, #584]
  415ff4:	bl	402620 <fclose@plt>
  415ff8:	b	416000 <ferror@plt+0x13470>
  415ffc:	nop
  416000:	ldp	x29, x30, [sp]
  416004:	add	sp, sp, #0x250
  416008:	ret
  41600c:	sub	sp, sp, #0x250
  416010:	stp	x29, x30, [sp]
  416014:	mov	x29, sp
  416018:	str	x19, [sp, #16]
  41601c:	str	x0, [sp, #56]
  416020:	str	x1, [sp, #48]
  416024:	str	w2, [sp, #44]
  416028:	stp	xzr, xzr, [sp, #64]
  41602c:	add	x0, sp, #0x50
  416030:	mov	x1, #0x1f0                 	// #496
  416034:	mov	x2, x1
  416038:	mov	w1, #0x0                   	// #0
  41603c:	bl	4026e0 <memset@plt>
  416040:	adrp	x0, 423000 <ferror@plt+0x20470>
  416044:	add	x1, x0, #0x248
  416048:	ldr	x0, [sp, #56]
  41604c:	bl	4029c0 <fopen64@plt>
  416050:	str	x0, [sp, #584]
  416054:	ldr	x0, [sp, #584]
  416058:	cmp	x0, #0x0
  41605c:	b.eq	416118 <ferror@plt+0x13588>  // b.none
  416060:	b	4160e4 <ferror@plt+0x13554>
  416064:	ldr	w0, [sp, #580]
  416068:	cmn	w0, #0x1
  41606c:	b.ne	4160a4 <ferror@plt+0x13514>  // b.any
  416070:	adrp	x0, 438000 <ferror@plt+0x35470>
  416074:	ldr	x0, [x0, #3984]
  416078:	ldr	x4, [x0]
  41607c:	add	x0, sp, #0x40
  416080:	mov	x3, x0
  416084:	ldr	x2, [sp, #56]
  416088:	adrp	x0, 423000 <ferror@plt+0x20470>
  41608c:	add	x1, x0, #0x250
  416090:	mov	x0, x4
  416094:	bl	402b50 <fprintf@plt>
  416098:	ldr	x0, [sp, #584]
  41609c:	bl	402620 <fclose@plt>
  4160a0:	b	41611c <ferror@plt+0x1358c>
  4160a4:	ldr	w0, [sp, #576]
  4160a8:	cmp	w0, #0x0
  4160ac:	b.lt	4160e4 <ferror@plt+0x13554>  // b.tstop
  4160b0:	ldr	w0, [sp, #576]
  4160b4:	ldr	w1, [sp, #44]
  4160b8:	cmp	w1, w0
  4160bc:	b.ge	4160c4 <ferror@plt+0x13534>  // b.tcont
  4160c0:	b	4160e4 <ferror@plt+0x13554>
  4160c4:	ldr	w0, [sp, #576]
  4160c8:	sxtw	x0, w0
  4160cc:	lsl	x0, x0, #3
  4160d0:	ldr	x1, [sp, #48]
  4160d4:	add	x19, x1, x0
  4160d8:	add	x0, sp, #0x40
  4160dc:	bl	402770 <strdup@plt>
  4160e0:	str	x0, [x19]
  4160e4:	add	x1, sp, #0x40
  4160e8:	add	x0, sp, #0x240
  4160ec:	mov	x2, x1
  4160f0:	mov	x1, x0
  4160f4:	ldr	x0, [sp, #584]
  4160f8:	bl	415d54 <ferror@plt+0x131c4>
  4160fc:	str	w0, [sp, #580]
  416100:	ldr	w0, [sp, #580]
  416104:	cmp	w0, #0x0
  416108:	b.ne	416064 <ferror@plt+0x134d4>  // b.any
  41610c:	ldr	x0, [sp, #584]
  416110:	bl	402620 <fclose@plt>
  416114:	b	41611c <ferror@plt+0x1358c>
  416118:	nop
  41611c:	ldr	x19, [sp, #16]
  416120:	ldp	x29, x30, [sp]
  416124:	add	sp, sp, #0x250
  416128:	ret
  41612c:	mov	x12, #0x1030                	// #4144
  416130:	sub	sp, sp, x12
  416134:	stp	x29, x30, [sp]
  416138:	mov	x29, sp
  41613c:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416140:	add	x0, x0, #0x660
  416144:	mov	w1, #0x1                   	// #1
  416148:	str	w1, [x0]
  41614c:	mov	w2, #0x100                 	// #256
  416150:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  416154:	add	x1, x0, #0x5e8
  416158:	adrp	x0, 423000 <ferror@plt+0x20470>
  41615c:	add	x0, x0, #0x320
  416160:	bl	41600c <ferror@plt+0x1347c>
  416164:	adrp	x0, 423000 <ferror@plt+0x20470>
  416168:	add	x0, x0, #0x338
  41616c:	bl	402590 <opendir@plt>
  416170:	str	x0, [sp, #4136]
  416174:	ldr	x0, [sp, #4136]
  416178:	cmp	x0, #0x0
  41617c:	b.eq	416254 <ferror@plt+0x136c4>  // b.none
  416180:	b	416230 <ferror@plt+0x136a0>
  416184:	ldr	x0, [sp, #4128]
  416188:	ldrb	w0, [x0, #19]
  41618c:	cmp	w0, #0x2e
  416190:	b.eq	41621c <ferror@plt+0x1368c>  // b.none
  416194:	ldr	x0, [sp, #4128]
  416198:	add	x0, x0, #0x13
  41619c:	bl	402460 <strlen@plt>
  4161a0:	str	x0, [sp, #4120]
  4161a4:	ldr	x0, [sp, #4120]
  4161a8:	cmp	x0, #0x5
  4161ac:	b.ls	416224 <ferror@plt+0x13694>  // b.plast
  4161b0:	ldr	x0, [sp, #4128]
  4161b4:	add	x1, x0, #0x13
  4161b8:	ldr	x0, [sp, #4120]
  4161bc:	sub	x0, x0, #0x5
  4161c0:	add	x2, x1, x0
  4161c4:	adrp	x0, 423000 <ferror@plt+0x20470>
  4161c8:	add	x1, x0, #0x358
  4161cc:	mov	x0, x2
  4161d0:	bl	402860 <strcmp@plt>
  4161d4:	cmp	w0, #0x0
  4161d8:	b.ne	41622c <ferror@plt+0x1369c>  // b.any
  4161dc:	ldr	x0, [sp, #4128]
  4161e0:	add	x0, x0, #0x13
  4161e4:	add	x4, sp, #0x18
  4161e8:	mov	x3, x0
  4161ec:	adrp	x0, 423000 <ferror@plt+0x20470>
  4161f0:	add	x2, x0, #0x360
  4161f4:	mov	x1, #0x1000                	// #4096
  4161f8:	mov	x0, x4
  4161fc:	bl	4025e0 <snprintf@plt>
  416200:	add	x3, sp, #0x18
  416204:	mov	w2, #0x100                 	// #256
  416208:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  41620c:	add	x1, x0, #0x5e8
  416210:	mov	x0, x3
  416214:	bl	41600c <ferror@plt+0x1347c>
  416218:	b	416230 <ferror@plt+0x136a0>
  41621c:	nop
  416220:	b	416230 <ferror@plt+0x136a0>
  416224:	nop
  416228:	b	416230 <ferror@plt+0x136a0>
  41622c:	nop
  416230:	ldr	x0, [sp, #4136]
  416234:	bl	402900 <readdir64@plt>
  416238:	str	x0, [sp, #4128]
  41623c:	ldr	x0, [sp, #4128]
  416240:	cmp	x0, #0x0
  416244:	b.ne	416184 <ferror@plt+0x135f4>  // b.any
  416248:	ldr	x0, [sp, #4136]
  41624c:	bl	402780 <closedir@plt>
  416250:	b	416258 <ferror@plt+0x136c8>
  416254:	nop
  416258:	ldp	x29, x30, [sp]
  41625c:	mov	x12, #0x1030                	// #4144
  416260:	add	sp, sp, x12
  416264:	ret
  416268:	stp	x29, x30, [sp, #-32]!
  41626c:	mov	x29, sp
  416270:	str	w0, [sp, #28]
  416274:	str	x1, [sp, #16]
  416278:	str	w2, [sp, #24]
  41627c:	ldr	w0, [sp, #28]
  416280:	cmp	w0, #0x0
  416284:	b.lt	4162a8 <ferror@plt+0x13718>  // b.tstop
  416288:	ldr	w0, [sp, #28]
  41628c:	cmp	w0, #0xff
  416290:	b.gt	4162a8 <ferror@plt+0x13718>
  416294:	adrp	x0, 438000 <ferror@plt+0x35470>
  416298:	ldr	x0, [x0, #4008]
  41629c:	ldr	w0, [x0]
  4162a0:	cmp	w0, #0x0
  4162a4:	b.eq	4162c8 <ferror@plt+0x13738>  // b.none
  4162a8:	ldrsw	x1, [sp, #24]
  4162ac:	ldr	w3, [sp, #28]
  4162b0:	adrp	x0, 423000 <ferror@plt+0x20470>
  4162b4:	add	x2, x0, #0x380
  4162b8:	ldr	x0, [sp, #16]
  4162bc:	bl	4025e0 <snprintf@plt>
  4162c0:	ldr	x0, [sp, #16]
  4162c4:	b	416340 <ferror@plt+0x137b0>
  4162c8:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4162cc:	add	x0, x0, #0x5e8
  4162d0:	ldrsw	x1, [sp, #28]
  4162d4:	ldr	x0, [x0, x1, lsl #3]
  4162d8:	cmp	x0, #0x0
  4162dc:	b.ne	4162f8 <ferror@plt+0x13768>  // b.any
  4162e0:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4162e4:	add	x0, x0, #0x660
  4162e8:	ldr	w0, [x0]
  4162ec:	cmp	w0, #0x0
  4162f0:	b.ne	4162f8 <ferror@plt+0x13768>  // b.any
  4162f4:	bl	41612c <ferror@plt+0x1359c>
  4162f8:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4162fc:	add	x0, x0, #0x5e8
  416300:	ldrsw	x1, [sp, #28]
  416304:	ldr	x0, [x0, x1, lsl #3]
  416308:	cmp	x0, #0x0
  41630c:	b.eq	416324 <ferror@plt+0x13794>  // b.none
  416310:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  416314:	add	x0, x0, #0x5e8
  416318:	ldrsw	x1, [sp, #28]
  41631c:	ldr	x0, [x0, x1, lsl #3]
  416320:	b	416340 <ferror@plt+0x137b0>
  416324:	ldrsw	x1, [sp, #24]
  416328:	ldr	w3, [sp, #28]
  41632c:	adrp	x0, 423000 <ferror@plt+0x20470>
  416330:	add	x2, x0, #0x380
  416334:	ldr	x0, [sp, #16]
  416338:	bl	4025e0 <snprintf@plt>
  41633c:	ldr	x0, [sp, #16]
  416340:	ldp	x29, x30, [sp], #32
  416344:	ret
  416348:	stp	x29, x30, [sp, #-48]!
  41634c:	mov	x29, sp
  416350:	str	x0, [sp, #24]
  416354:	str	x1, [sp, #16]
  416358:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  41635c:	add	x0, x0, #0x680
  416360:	ldr	x0, [x0]
  416364:	cmp	x0, #0x0
  416368:	b.eq	4163a8 <ferror@plt+0x13818>  // b.none
  41636c:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416370:	add	x0, x0, #0x680
  416374:	ldr	x0, [x0]
  416378:	ldr	x1, [sp, #16]
  41637c:	bl	402860 <strcmp@plt>
  416380:	cmp	w0, #0x0
  416384:	b.ne	4163a8 <ferror@plt+0x13818>  // b.any
  416388:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  41638c:	add	x0, x0, #0x688
  416390:	ldr	x0, [x0]
  416394:	mov	w1, w0
  416398:	ldr	x0, [sp, #24]
  41639c:	str	w1, [x0]
  4163a0:	mov	w0, #0x0                   	// #0
  4163a4:	b	4164ec <ferror@plt+0x1395c>
  4163a8:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4163ac:	add	x0, x0, #0x660
  4163b0:	ldr	w0, [x0]
  4163b4:	cmp	w0, #0x0
  4163b8:	b.ne	4163c0 <ferror@plt+0x13830>  // b.any
  4163bc:	bl	41612c <ferror@plt+0x1359c>
  4163c0:	str	wzr, [sp, #44]
  4163c4:	b	416458 <ferror@plt+0x138c8>
  4163c8:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4163cc:	add	x0, x0, #0x5e8
  4163d0:	ldrsw	x1, [sp, #44]
  4163d4:	ldr	x0, [x0, x1, lsl #3]
  4163d8:	cmp	x0, #0x0
  4163dc:	b.eq	41644c <ferror@plt+0x138bc>  // b.none
  4163e0:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4163e4:	add	x0, x0, #0x5e8
  4163e8:	ldrsw	x1, [sp, #44]
  4163ec:	ldr	x0, [x0, x1, lsl #3]
  4163f0:	ldr	x1, [sp, #16]
  4163f4:	bl	402860 <strcmp@plt>
  4163f8:	cmp	w0, #0x0
  4163fc:	b.ne	41644c <ferror@plt+0x138bc>  // b.any
  416400:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  416404:	add	x0, x0, #0x5e8
  416408:	ldrsw	x1, [sp, #44]
  41640c:	ldr	x1, [x0, x1, lsl #3]
  416410:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416414:	add	x0, x0, #0x680
  416418:	str	x1, [x0]
  41641c:	ldrsw	x1, [sp, #44]
  416420:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416424:	add	x0, x0, #0x688
  416428:	str	x1, [x0]
  41642c:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416430:	add	x0, x0, #0x688
  416434:	ldr	x0, [x0]
  416438:	mov	w1, w0
  41643c:	ldr	x0, [sp, #24]
  416440:	str	w1, [x0]
  416444:	mov	w0, #0x0                   	// #0
  416448:	b	4164ec <ferror@plt+0x1395c>
  41644c:	ldr	w0, [sp, #44]
  416450:	add	w0, w0, #0x1
  416454:	str	w0, [sp, #44]
  416458:	ldr	w0, [sp, #44]
  41645c:	cmp	w0, #0xff
  416460:	b.le	4163c8 <ferror@plt+0x13838>
  416464:	add	x0, sp, #0x20
  416468:	mov	w2, #0x0                   	// #0
  41646c:	mov	x1, x0
  416470:	ldr	x0, [sp, #16]
  416474:	bl	402450 <strtoul@plt>
  416478:	mov	x1, x0
  41647c:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416480:	add	x0, x0, #0x688
  416484:	str	x1, [x0]
  416488:	ldr	x0, [sp, #32]
  41648c:	cmp	x0, #0x0
  416490:	b.eq	4164c8 <ferror@plt+0x13938>  // b.none
  416494:	ldr	x0, [sp, #32]
  416498:	ldr	x1, [sp, #16]
  41649c:	cmp	x1, x0
  4164a0:	b.eq	4164c8 <ferror@plt+0x13938>  // b.none
  4164a4:	ldr	x0, [sp, #32]
  4164a8:	ldrb	w0, [x0]
  4164ac:	cmp	w0, #0x0
  4164b0:	b.ne	4164c8 <ferror@plt+0x13938>  // b.any
  4164b4:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4164b8:	add	x0, x0, #0x688
  4164bc:	ldr	x0, [x0]
  4164c0:	cmp	x0, #0xff
  4164c4:	b.ls	4164d0 <ferror@plt+0x13940>  // b.plast
  4164c8:	mov	w0, #0xffffffff            	// #-1
  4164cc:	b	4164ec <ferror@plt+0x1395c>
  4164d0:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4164d4:	add	x0, x0, #0x688
  4164d8:	ldr	x0, [x0]
  4164dc:	mov	w1, w0
  4164e0:	ldr	x0, [sp, #24]
  4164e4:	str	w1, [x0]
  4164e8:	mov	w0, #0x0                   	// #0
  4164ec:	ldp	x29, x30, [sp], #48
  4164f0:	ret
  4164f4:	stp	x29, x30, [sp, #-16]!
  4164f8:	mov	x29, sp
  4164fc:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416500:	add	x0, x0, #0x664
  416504:	mov	w1, #0x1                   	// #1
  416508:	str	w1, [x0]
  41650c:	mov	w2, #0x100                 	// #256
  416510:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  416514:	add	x1, x0, #0xde8
  416518:	adrp	x0, 423000 <ferror@plt+0x20470>
  41651c:	add	x0, x0, #0x3b0
  416520:	bl	41600c <ferror@plt+0x1347c>
  416524:	nop
  416528:	ldp	x29, x30, [sp], #16
  41652c:	ret
  416530:	stp	x29, x30, [sp, #-32]!
  416534:	mov	x29, sp
  416538:	str	w0, [sp, #28]
  41653c:	str	x1, [sp, #16]
  416540:	str	w2, [sp, #24]
  416544:	ldr	w0, [sp, #28]
  416548:	cmp	w0, #0x0
  41654c:	b.lt	416570 <ferror@plt+0x139e0>  // b.tstop
  416550:	ldr	w0, [sp, #28]
  416554:	cmp	w0, #0xff
  416558:	b.gt	416570 <ferror@plt+0x139e0>
  41655c:	adrp	x0, 438000 <ferror@plt+0x35470>
  416560:	ldr	x0, [x0, #4008]
  416564:	ldr	w0, [x0]
  416568:	cmp	w0, #0x0
  41656c:	b.eq	416590 <ferror@plt+0x13a00>  // b.none
  416570:	ldrsw	x1, [sp, #24]
  416574:	ldr	w3, [sp, #28]
  416578:	adrp	x0, 423000 <ferror@plt+0x20470>
  41657c:	add	x2, x0, #0x3c8
  416580:	ldr	x0, [sp, #16]
  416584:	bl	4025e0 <snprintf@plt>
  416588:	ldr	x0, [sp, #16]
  41658c:	b	416608 <ferror@plt+0x13a78>
  416590:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  416594:	add	x0, x0, #0xde8
  416598:	ldrsw	x1, [sp, #28]
  41659c:	ldr	x0, [x0, x1, lsl #3]
  4165a0:	cmp	x0, #0x0
  4165a4:	b.ne	4165c0 <ferror@plt+0x13a30>  // b.any
  4165a8:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4165ac:	add	x0, x0, #0x664
  4165b0:	ldr	w0, [x0]
  4165b4:	cmp	w0, #0x0
  4165b8:	b.ne	4165c0 <ferror@plt+0x13a30>  // b.any
  4165bc:	bl	4164f4 <ferror@plt+0x13964>
  4165c0:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4165c4:	add	x0, x0, #0xde8
  4165c8:	ldrsw	x1, [sp, #28]
  4165cc:	ldr	x0, [x0, x1, lsl #3]
  4165d0:	cmp	x0, #0x0
  4165d4:	b.eq	4165ec <ferror@plt+0x13a5c>  // b.none
  4165d8:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4165dc:	add	x0, x0, #0xde8
  4165e0:	ldrsw	x1, [sp, #28]
  4165e4:	ldr	x0, [x0, x1, lsl #3]
  4165e8:	b	416608 <ferror@plt+0x13a78>
  4165ec:	ldrsw	x1, [sp, #24]
  4165f0:	ldr	w3, [sp, #28]
  4165f4:	adrp	x0, 423000 <ferror@plt+0x20470>
  4165f8:	add	x2, x0, #0x3c8
  4165fc:	ldr	x0, [sp, #16]
  416600:	bl	4025e0 <snprintf@plt>
  416604:	ldr	x0, [sp, #16]
  416608:	ldp	x29, x30, [sp], #32
  41660c:	ret
  416610:	stp	x29, x30, [sp, #-48]!
  416614:	mov	x29, sp
  416618:	str	x0, [sp, #24]
  41661c:	str	x1, [sp, #16]
  416620:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416624:	add	x0, x0, #0x690
  416628:	ldr	x0, [x0]
  41662c:	cmp	x0, #0x0
  416630:	b.eq	416670 <ferror@plt+0x13ae0>  // b.none
  416634:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416638:	add	x0, x0, #0x690
  41663c:	ldr	x0, [x0]
  416640:	ldr	x1, [sp, #16]
  416644:	bl	402860 <strcmp@plt>
  416648:	cmp	w0, #0x0
  41664c:	b.ne	416670 <ferror@plt+0x13ae0>  // b.any
  416650:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416654:	add	x0, x0, #0x698
  416658:	ldr	x0, [x0]
  41665c:	mov	w1, w0
  416660:	ldr	x0, [sp, #24]
  416664:	str	w1, [x0]
  416668:	mov	w0, #0x0                   	// #0
  41666c:	b	4167b4 <ferror@plt+0x13c24>
  416670:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416674:	add	x0, x0, #0x664
  416678:	ldr	w0, [x0]
  41667c:	cmp	w0, #0x0
  416680:	b.ne	416688 <ferror@plt+0x13af8>  // b.any
  416684:	bl	4164f4 <ferror@plt+0x13964>
  416688:	str	wzr, [sp, #44]
  41668c:	b	416720 <ferror@plt+0x13b90>
  416690:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  416694:	add	x0, x0, #0xde8
  416698:	ldrsw	x1, [sp, #44]
  41669c:	ldr	x0, [x0, x1, lsl #3]
  4166a0:	cmp	x0, #0x0
  4166a4:	b.eq	416714 <ferror@plt+0x13b84>  // b.none
  4166a8:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4166ac:	add	x0, x0, #0xde8
  4166b0:	ldrsw	x1, [sp, #44]
  4166b4:	ldr	x0, [x0, x1, lsl #3]
  4166b8:	ldr	x1, [sp, #16]
  4166bc:	bl	402860 <strcmp@plt>
  4166c0:	cmp	w0, #0x0
  4166c4:	b.ne	416714 <ferror@plt+0x13b84>  // b.any
  4166c8:	adrp	x0, 439000 <memcpy@GLIBC_2.17>
  4166cc:	add	x0, x0, #0xde8
  4166d0:	ldrsw	x1, [sp, #44]
  4166d4:	ldr	x1, [x0, x1, lsl #3]
  4166d8:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4166dc:	add	x0, x0, #0x690
  4166e0:	str	x1, [x0]
  4166e4:	ldrsw	x1, [sp, #44]
  4166e8:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4166ec:	add	x0, x0, #0x698
  4166f0:	str	x1, [x0]
  4166f4:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4166f8:	add	x0, x0, #0x698
  4166fc:	ldr	x0, [x0]
  416700:	mov	w1, w0
  416704:	ldr	x0, [sp, #24]
  416708:	str	w1, [x0]
  41670c:	mov	w0, #0x0                   	// #0
  416710:	b	4167b4 <ferror@plt+0x13c24>
  416714:	ldr	w0, [sp, #44]
  416718:	add	w0, w0, #0x1
  41671c:	str	w0, [sp, #44]
  416720:	ldr	w0, [sp, #44]
  416724:	cmp	w0, #0xff
  416728:	b.le	416690 <ferror@plt+0x13b00>
  41672c:	add	x0, sp, #0x20
  416730:	mov	w2, #0x0                   	// #0
  416734:	mov	x1, x0
  416738:	ldr	x0, [sp, #16]
  41673c:	bl	402450 <strtoul@plt>
  416740:	mov	x1, x0
  416744:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416748:	add	x0, x0, #0x698
  41674c:	str	x1, [x0]
  416750:	ldr	x0, [sp, #32]
  416754:	cmp	x0, #0x0
  416758:	b.eq	416790 <ferror@plt+0x13c00>  // b.none
  41675c:	ldr	x0, [sp, #32]
  416760:	ldr	x1, [sp, #16]
  416764:	cmp	x1, x0
  416768:	b.eq	416790 <ferror@plt+0x13c00>  // b.none
  41676c:	ldr	x0, [sp, #32]
  416770:	ldrb	w0, [x0]
  416774:	cmp	w0, #0x0
  416778:	b.ne	416790 <ferror@plt+0x13c00>  // b.any
  41677c:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416780:	add	x0, x0, #0x698
  416784:	ldr	x0, [x0]
  416788:	cmp	x0, #0xff
  41678c:	b.ls	416798 <ferror@plt+0x13c08>  // b.plast
  416790:	mov	w0, #0xffffffff            	// #-1
  416794:	b	4167b4 <ferror@plt+0x13c24>
  416798:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  41679c:	add	x0, x0, #0x698
  4167a0:	ldr	x0, [x0]
  4167a4:	mov	w1, w0
  4167a8:	ldr	x0, [sp, #24]
  4167ac:	str	w1, [x0]
  4167b0:	mov	w0, #0x0                   	// #0
  4167b4:	ldp	x29, x30, [sp], #48
  4167b8:	ret
  4167bc:	stp	x29, x30, [sp, #-16]!
  4167c0:	mov	x29, sp
  4167c4:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4167c8:	add	x0, x0, #0x668
  4167cc:	mov	w1, #0x1                   	// #1
  4167d0:	str	w1, [x0]
  4167d4:	mov	w2, #0x100                 	// #256
  4167d8:	adrp	x0, 43a000 <in6addr_any@@GLIBC_2.17+0x1288>
  4167dc:	add	x1, x0, #0x5e8
  4167e0:	adrp	x0, 423000 <ferror@plt+0x20470>
  4167e4:	add	x0, x0, #0x3d8
  4167e8:	bl	41600c <ferror@plt+0x1347c>
  4167ec:	nop
  4167f0:	ldp	x29, x30, [sp], #16
  4167f4:	ret
  4167f8:	stp	x29, x30, [sp, #-32]!
  4167fc:	mov	x29, sp
  416800:	str	w0, [sp, #28]
  416804:	str	x1, [sp, #16]
  416808:	str	w2, [sp, #24]
  41680c:	ldr	w0, [sp, #28]
  416810:	cmp	w0, #0x0
  416814:	b.lt	416838 <ferror@plt+0x13ca8>  // b.tstop
  416818:	ldr	w0, [sp, #28]
  41681c:	cmp	w0, #0xff
  416820:	b.gt	416838 <ferror@plt+0x13ca8>
  416824:	adrp	x0, 438000 <ferror@plt+0x35470>
  416828:	ldr	x0, [x0, #4008]
  41682c:	ldr	w0, [x0]
  416830:	cmp	w0, #0x0
  416834:	b.eq	416858 <ferror@plt+0x13cc8>  // b.none
  416838:	ldrsw	x1, [sp, #24]
  41683c:	ldr	w3, [sp, #28]
  416840:	adrp	x0, 423000 <ferror@plt+0x20470>
  416844:	add	x2, x0, #0x3c8
  416848:	ldr	x0, [sp, #16]
  41684c:	bl	4025e0 <snprintf@plt>
  416850:	ldr	x0, [sp, #16]
  416854:	b	4168d0 <ferror@plt+0x13d40>
  416858:	adrp	x0, 43a000 <in6addr_any@@GLIBC_2.17+0x1288>
  41685c:	add	x0, x0, #0x5e8
  416860:	ldrsw	x1, [sp, #28]
  416864:	ldr	x0, [x0, x1, lsl #3]
  416868:	cmp	x0, #0x0
  41686c:	b.ne	416888 <ferror@plt+0x13cf8>  // b.any
  416870:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416874:	add	x0, x0, #0x668
  416878:	ldr	w0, [x0]
  41687c:	cmp	w0, #0x0
  416880:	b.ne	416888 <ferror@plt+0x13cf8>  // b.any
  416884:	bl	4167bc <ferror@plt+0x13c2c>
  416888:	adrp	x0, 43a000 <in6addr_any@@GLIBC_2.17+0x1288>
  41688c:	add	x0, x0, #0x5e8
  416890:	ldrsw	x1, [sp, #28]
  416894:	ldr	x0, [x0, x1, lsl #3]
  416898:	cmp	x0, #0x0
  41689c:	b.eq	4168b4 <ferror@plt+0x13d24>  // b.none
  4168a0:	adrp	x0, 43a000 <in6addr_any@@GLIBC_2.17+0x1288>
  4168a4:	add	x0, x0, #0x5e8
  4168a8:	ldrsw	x1, [sp, #28]
  4168ac:	ldr	x0, [x0, x1, lsl #3]
  4168b0:	b	4168d0 <ferror@plt+0x13d40>
  4168b4:	ldrsw	x1, [sp, #24]
  4168b8:	ldr	w3, [sp, #28]
  4168bc:	adrp	x0, 423000 <ferror@plt+0x20470>
  4168c0:	add	x2, x0, #0x3c8
  4168c4:	ldr	x0, [sp, #16]
  4168c8:	bl	4025e0 <snprintf@plt>
  4168cc:	ldr	x0, [sp, #16]
  4168d0:	ldp	x29, x30, [sp], #32
  4168d4:	ret
  4168d8:	stp	x29, x30, [sp, #-48]!
  4168dc:	mov	x29, sp
  4168e0:	str	x0, [sp, #24]
  4168e4:	str	x1, [sp, #16]
  4168e8:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4168ec:	add	x0, x0, #0x6a0
  4168f0:	ldr	x0, [x0]
  4168f4:	cmp	x0, #0x0
  4168f8:	b.eq	416938 <ferror@plt+0x13da8>  // b.none
  4168fc:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416900:	add	x0, x0, #0x6a0
  416904:	ldr	x0, [x0]
  416908:	ldr	x1, [sp, #16]
  41690c:	bl	402860 <strcmp@plt>
  416910:	cmp	w0, #0x0
  416914:	b.ne	416938 <ferror@plt+0x13da8>  // b.any
  416918:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  41691c:	add	x0, x0, #0x6a8
  416920:	ldr	x0, [x0]
  416924:	mov	w1, w0
  416928:	ldr	x0, [sp, #24]
  41692c:	str	w1, [x0]
  416930:	mov	w0, #0x0                   	// #0
  416934:	b	416a7c <ferror@plt+0x13eec>
  416938:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  41693c:	add	x0, x0, #0x668
  416940:	ldr	w0, [x0]
  416944:	cmp	w0, #0x0
  416948:	b.ne	416950 <ferror@plt+0x13dc0>  // b.any
  41694c:	bl	4167bc <ferror@plt+0x13c2c>
  416950:	str	wzr, [sp, #44]
  416954:	b	4169e8 <ferror@plt+0x13e58>
  416958:	adrp	x0, 43a000 <in6addr_any@@GLIBC_2.17+0x1288>
  41695c:	add	x0, x0, #0x5e8
  416960:	ldrsw	x1, [sp, #44]
  416964:	ldr	x0, [x0, x1, lsl #3]
  416968:	cmp	x0, #0x0
  41696c:	b.eq	4169dc <ferror@plt+0x13e4c>  // b.none
  416970:	adrp	x0, 43a000 <in6addr_any@@GLIBC_2.17+0x1288>
  416974:	add	x0, x0, #0x5e8
  416978:	ldrsw	x1, [sp, #44]
  41697c:	ldr	x0, [x0, x1, lsl #3]
  416980:	ldr	x1, [sp, #16]
  416984:	bl	402860 <strcmp@plt>
  416988:	cmp	w0, #0x0
  41698c:	b.ne	4169dc <ferror@plt+0x13e4c>  // b.any
  416990:	adrp	x0, 43a000 <in6addr_any@@GLIBC_2.17+0x1288>
  416994:	add	x0, x0, #0x5e8
  416998:	ldrsw	x1, [sp, #44]
  41699c:	ldr	x1, [x0, x1, lsl #3]
  4169a0:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4169a4:	add	x0, x0, #0x6a0
  4169a8:	str	x1, [x0]
  4169ac:	ldrsw	x1, [sp, #44]
  4169b0:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4169b4:	add	x0, x0, #0x6a8
  4169b8:	str	x1, [x0]
  4169bc:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4169c0:	add	x0, x0, #0x6a8
  4169c4:	ldr	x0, [x0]
  4169c8:	mov	w1, w0
  4169cc:	ldr	x0, [sp, #24]
  4169d0:	str	w1, [x0]
  4169d4:	mov	w0, #0x0                   	// #0
  4169d8:	b	416a7c <ferror@plt+0x13eec>
  4169dc:	ldr	w0, [sp, #44]
  4169e0:	add	w0, w0, #0x1
  4169e4:	str	w0, [sp, #44]
  4169e8:	ldr	w0, [sp, #44]
  4169ec:	cmp	w0, #0xff
  4169f0:	b.le	416958 <ferror@plt+0x13dc8>
  4169f4:	add	x0, sp, #0x20
  4169f8:	mov	w2, #0x0                   	// #0
  4169fc:	mov	x1, x0
  416a00:	ldr	x0, [sp, #16]
  416a04:	bl	402450 <strtoul@plt>
  416a08:	mov	x1, x0
  416a0c:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416a10:	add	x0, x0, #0x6a8
  416a14:	str	x1, [x0]
  416a18:	ldr	x0, [sp, #32]
  416a1c:	cmp	x0, #0x0
  416a20:	b.eq	416a58 <ferror@plt+0x13ec8>  // b.none
  416a24:	ldr	x0, [sp, #32]
  416a28:	ldr	x1, [sp, #16]
  416a2c:	cmp	x1, x0
  416a30:	b.eq	416a58 <ferror@plt+0x13ec8>  // b.none
  416a34:	ldr	x0, [sp, #32]
  416a38:	ldrb	w0, [x0]
  416a3c:	cmp	w0, #0x0
  416a40:	b.ne	416a58 <ferror@plt+0x13ec8>  // b.any
  416a44:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416a48:	add	x0, x0, #0x6a8
  416a4c:	ldr	x0, [x0]
  416a50:	cmp	x0, #0xff
  416a54:	b.ls	416a60 <ferror@plt+0x13ed0>  // b.plast
  416a58:	mov	w0, #0xffffffff            	// #-1
  416a5c:	b	416a7c <ferror@plt+0x13eec>
  416a60:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416a64:	add	x0, x0, #0x6a8
  416a68:	ldr	x0, [x0]
  416a6c:	mov	w1, w0
  416a70:	ldr	x0, [sp, #24]
  416a74:	str	w1, [x0]
  416a78:	mov	w0, #0x0                   	// #0
  416a7c:	ldp	x29, x30, [sp], #48
  416a80:	ret
  416a84:	mov	x12, #0x1030                	// #4144
  416a88:	sub	sp, sp, x12
  416a8c:	stp	x29, x30, [sp]
  416a90:	mov	x29, sp
  416a94:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416a98:	add	x0, x0, #0x66c
  416a9c:	mov	w1, #0x1                   	// #1
  416aa0:	str	w1, [x0]
  416aa4:	str	wzr, [sp, #4140]
  416aa8:	b	416ae8 <ferror@plt+0x13f58>
  416aac:	adrp	x0, 43a000 <in6addr_any@@GLIBC_2.17+0x1288>
  416ab0:	add	x0, x0, #0xe30
  416ab4:	ldrsw	x1, [sp, #4140]
  416ab8:	ldr	x0, [x0, x1, lsl #3]
  416abc:	cmp	x0, #0x0
  416ac0:	b.eq	416adc <ferror@plt+0x13f4c>  // b.none
  416ac4:	adrp	x0, 43a000 <in6addr_any@@GLIBC_2.17+0x1288>
  416ac8:	add	x0, x0, #0xe30
  416acc:	ldrsw	x1, [sp, #4140]
  416ad0:	ldr	x0, [x0, x1, lsl #3]
  416ad4:	ldr	w1, [sp, #4140]
  416ad8:	str	w1, [x0, #16]
  416adc:	ldr	w0, [sp, #4140]
  416ae0:	add	w0, w0, #0x1
  416ae4:	str	w0, [sp, #4140]
  416ae8:	ldr	w0, [sp, #4140]
  416aec:	cmp	w0, #0xff
  416af0:	b.le	416aac <ferror@plt+0x13f1c>
  416af4:	mov	w2, #0x100                 	// #256
  416af8:	adrp	x0, 43a000 <in6addr_any@@GLIBC_2.17+0x1288>
  416afc:	add	x1, x0, #0xe30
  416b00:	adrp	x0, 423000 <ferror@plt+0x20470>
  416b04:	add	x0, x0, #0x408
  416b08:	bl	415ea0 <ferror@plt+0x13310>
  416b0c:	adrp	x0, 423000 <ferror@plt+0x20470>
  416b10:	add	x0, x0, #0x420
  416b14:	bl	402590 <opendir@plt>
  416b18:	str	x0, [sp, #4128]
  416b1c:	ldr	x0, [sp, #4128]
  416b20:	cmp	x0, #0x0
  416b24:	b.eq	416bfc <ferror@plt+0x1406c>  // b.none
  416b28:	b	416bd8 <ferror@plt+0x14048>
  416b2c:	ldr	x0, [sp, #4120]
  416b30:	ldrb	w0, [x0, #19]
  416b34:	cmp	w0, #0x2e
  416b38:	b.eq	416bc4 <ferror@plt+0x14034>  // b.none
  416b3c:	ldr	x0, [sp, #4120]
  416b40:	add	x0, x0, #0x13
  416b44:	bl	402460 <strlen@plt>
  416b48:	str	x0, [sp, #4112]
  416b4c:	ldr	x0, [sp, #4112]
  416b50:	cmp	x0, #0x5
  416b54:	b.ls	416bcc <ferror@plt+0x1403c>  // b.plast
  416b58:	ldr	x0, [sp, #4120]
  416b5c:	add	x1, x0, #0x13
  416b60:	ldr	x0, [sp, #4112]
  416b64:	sub	x0, x0, #0x5
  416b68:	add	x2, x1, x0
  416b6c:	adrp	x0, 423000 <ferror@plt+0x20470>
  416b70:	add	x1, x0, #0x358
  416b74:	mov	x0, x2
  416b78:	bl	402860 <strcmp@plt>
  416b7c:	cmp	w0, #0x0
  416b80:	b.ne	416bd4 <ferror@plt+0x14044>  // b.any
  416b84:	ldr	x0, [sp, #4120]
  416b88:	add	x0, x0, #0x13
  416b8c:	add	x4, sp, #0x10
  416b90:	mov	x3, x0
  416b94:	adrp	x0, 423000 <ferror@plt+0x20470>
  416b98:	add	x2, x0, #0x440
  416b9c:	mov	x1, #0x1000                	// #4096
  416ba0:	mov	x0, x4
  416ba4:	bl	4025e0 <snprintf@plt>
  416ba8:	add	x3, sp, #0x10
  416bac:	mov	w2, #0x100                 	// #256
  416bb0:	adrp	x0, 43a000 <in6addr_any@@GLIBC_2.17+0x1288>
  416bb4:	add	x1, x0, #0xe30
  416bb8:	mov	x0, x3
  416bbc:	bl	415ea0 <ferror@plt+0x13310>
  416bc0:	b	416bd8 <ferror@plt+0x14048>
  416bc4:	nop
  416bc8:	b	416bd8 <ferror@plt+0x14048>
  416bcc:	nop
  416bd0:	b	416bd8 <ferror@plt+0x14048>
  416bd4:	nop
  416bd8:	ldr	x0, [sp, #4128]
  416bdc:	bl	402900 <readdir64@plt>
  416be0:	str	x0, [sp, #4120]
  416be4:	ldr	x0, [sp, #4120]
  416be8:	cmp	x0, #0x0
  416bec:	b.ne	416b2c <ferror@plt+0x13f9c>  // b.any
  416bf0:	ldr	x0, [sp, #4128]
  416bf4:	bl	402780 <closedir@plt>
  416bf8:	b	416c00 <ferror@plt+0x14070>
  416bfc:	nop
  416c00:	ldp	x29, x30, [sp]
  416c04:	mov	x12, #0x1030                	// #4144
  416c08:	add	sp, sp, x12
  416c0c:	ret
  416c10:	stp	x29, x30, [sp, #-48]!
  416c14:	mov	x29, sp
  416c18:	str	w0, [sp, #28]
  416c1c:	str	x1, [sp, #16]
  416c20:	str	w2, [sp, #24]
  416c24:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416c28:	add	x0, x0, #0x66c
  416c2c:	ldr	w0, [x0]
  416c30:	cmp	w0, #0x0
  416c34:	b.ne	416c3c <ferror@plt+0x140ac>  // b.any
  416c38:	bl	416a84 <ferror@plt+0x13ef4>
  416c3c:	ldr	w0, [sp, #28]
  416c40:	and	w1, w0, #0xff
  416c44:	adrp	x0, 43a000 <in6addr_any@@GLIBC_2.17+0x1288>
  416c48:	add	x0, x0, #0xe30
  416c4c:	mov	w1, w1
  416c50:	ldr	x0, [x0, x1, lsl #3]
  416c54:	str	x0, [sp, #40]
  416c58:	b	416c68 <ferror@plt+0x140d8>
  416c5c:	ldr	x0, [sp, #40]
  416c60:	ldr	x0, [x0]
  416c64:	str	x0, [sp, #40]
  416c68:	ldr	x0, [sp, #40]
  416c6c:	cmp	x0, #0x0
  416c70:	b.eq	416c88 <ferror@plt+0x140f8>  // b.none
  416c74:	ldr	x0, [sp, #40]
  416c78:	ldr	w0, [x0, #16]
  416c7c:	ldr	w1, [sp, #28]
  416c80:	cmp	w1, w0
  416c84:	b.ne	416c5c <ferror@plt+0x140cc>  // b.any
  416c88:	adrp	x0, 438000 <ferror@plt+0x35470>
  416c8c:	ldr	x0, [x0, #4008]
  416c90:	ldr	w0, [x0]
  416c94:	cmp	w0, #0x0
  416c98:	b.ne	416cb4 <ferror@plt+0x14124>  // b.any
  416c9c:	ldr	x0, [sp, #40]
  416ca0:	cmp	x0, #0x0
  416ca4:	b.eq	416cb4 <ferror@plt+0x14124>  // b.none
  416ca8:	ldr	x0, [sp, #40]
  416cac:	ldr	x0, [x0, #8]
  416cb0:	b	416cd0 <ferror@plt+0x14140>
  416cb4:	ldrsw	x1, [sp, #24]
  416cb8:	ldr	w3, [sp, #28]
  416cbc:	adrp	x0, 423000 <ferror@plt+0x20470>
  416cc0:	add	x2, x0, #0x380
  416cc4:	ldr	x0, [sp, #16]
  416cc8:	bl	4025e0 <snprintf@plt>
  416ccc:	ldr	x0, [sp, #16]
  416cd0:	ldp	x29, x30, [sp], #48
  416cd4:	ret
  416cd8:	stp	x29, x30, [sp, #-64]!
  416cdc:	mov	x29, sp
  416ce0:	str	x0, [sp, #24]
  416ce4:	str	x1, [sp, #16]
  416ce8:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416cec:	add	x0, x0, #0x6b0
  416cf0:	ldr	x0, [x0]
  416cf4:	cmp	x0, #0x0
  416cf8:	b.eq	416d38 <ferror@plt+0x141a8>  // b.none
  416cfc:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416d00:	add	x0, x0, #0x6b0
  416d04:	ldr	x0, [x0]
  416d08:	ldr	x1, [sp, #16]
  416d0c:	bl	402860 <strcmp@plt>
  416d10:	cmp	w0, #0x0
  416d14:	b.ne	416d38 <ferror@plt+0x141a8>  // b.any
  416d18:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416d1c:	add	x0, x0, #0x6b8
  416d20:	ldr	x0, [x0]
  416d24:	mov	w1, w0
  416d28:	ldr	x0, [sp, #24]
  416d2c:	str	w1, [x0]
  416d30:	mov	w0, #0x0                   	// #0
  416d34:	b	416e80 <ferror@plt+0x142f0>
  416d38:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416d3c:	add	x0, x0, #0x66c
  416d40:	ldr	w0, [x0]
  416d44:	cmp	w0, #0x0
  416d48:	b.ne	416d50 <ferror@plt+0x141c0>  // b.any
  416d4c:	bl	416a84 <ferror@plt+0x13ef4>
  416d50:	str	xzr, [sp, #48]
  416d54:	b	416e04 <ferror@plt+0x14274>
  416d58:	adrp	x0, 43a000 <in6addr_any@@GLIBC_2.17+0x1288>
  416d5c:	add	x0, x0, #0xe30
  416d60:	ldr	x1, [sp, #48]
  416d64:	ldr	x0, [x0, x1, lsl #3]
  416d68:	str	x0, [sp, #56]
  416d6c:	b	416d7c <ferror@plt+0x141ec>
  416d70:	ldr	x0, [sp, #56]
  416d74:	ldr	x0, [x0]
  416d78:	str	x0, [sp, #56]
  416d7c:	ldr	x0, [sp, #56]
  416d80:	cmp	x0, #0x0
  416d84:	b.eq	416da0 <ferror@plt+0x14210>  // b.none
  416d88:	ldr	x0, [sp, #56]
  416d8c:	ldr	x0, [x0, #8]
  416d90:	ldr	x1, [sp, #16]
  416d94:	bl	402860 <strcmp@plt>
  416d98:	cmp	w0, #0x0
  416d9c:	b.ne	416d70 <ferror@plt+0x141e0>  // b.any
  416da0:	ldr	x0, [sp, #56]
  416da4:	cmp	x0, #0x0
  416da8:	b.eq	416df8 <ferror@plt+0x14268>  // b.none
  416dac:	ldr	x0, [sp, #56]
  416db0:	ldr	x1, [x0, #8]
  416db4:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416db8:	add	x0, x0, #0x6b0
  416dbc:	str	x1, [x0]
  416dc0:	ldr	x0, [sp, #56]
  416dc4:	ldr	w0, [x0, #16]
  416dc8:	mov	w1, w0
  416dcc:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416dd0:	add	x0, x0, #0x6b8
  416dd4:	str	x1, [x0]
  416dd8:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416ddc:	add	x0, x0, #0x6b8
  416de0:	ldr	x0, [x0]
  416de4:	mov	w1, w0
  416de8:	ldr	x0, [sp, #24]
  416dec:	str	w1, [x0]
  416df0:	mov	w0, #0x0                   	// #0
  416df4:	b	416e80 <ferror@plt+0x142f0>
  416df8:	ldr	x0, [sp, #48]
  416dfc:	add	x0, x0, #0x1
  416e00:	str	x0, [sp, #48]
  416e04:	ldr	x0, [sp, #48]
  416e08:	cmp	x0, #0xff
  416e0c:	b.ls	416d58 <ferror@plt+0x141c8>  // b.plast
  416e10:	add	x0, sp, #0x28
  416e14:	mov	w2, #0x0                   	// #0
  416e18:	mov	x1, x0
  416e1c:	ldr	x0, [sp, #16]
  416e20:	bl	402450 <strtoul@plt>
  416e24:	str	x0, [sp, #48]
  416e28:	ldr	x0, [sp, #40]
  416e2c:	cmp	x0, #0x0
  416e30:	b.eq	416e64 <ferror@plt+0x142d4>  // b.none
  416e34:	ldr	x0, [sp, #40]
  416e38:	ldr	x1, [sp, #16]
  416e3c:	cmp	x1, x0
  416e40:	b.eq	416e64 <ferror@plt+0x142d4>  // b.none
  416e44:	ldr	x0, [sp, #40]
  416e48:	ldrb	w0, [x0]
  416e4c:	cmp	w0, #0x0
  416e50:	b.ne	416e64 <ferror@plt+0x142d4>  // b.any
  416e54:	ldr	x1, [sp, #48]
  416e58:	mov	x0, #0xffffffff            	// #4294967295
  416e5c:	cmp	x1, x0
  416e60:	b.ls	416e6c <ferror@plt+0x142dc>  // b.plast
  416e64:	mov	w0, #0xffffffff            	// #-1
  416e68:	b	416e80 <ferror@plt+0x142f0>
  416e6c:	ldr	x0, [sp, #48]
  416e70:	mov	w1, w0
  416e74:	ldr	x0, [sp, #24]
  416e78:	str	w1, [x0]
  416e7c:	mov	w0, #0x0                   	// #0
  416e80:	ldp	x29, x30, [sp], #64
  416e84:	ret
  416e88:	stp	x29, x30, [sp, #-16]!
  416e8c:	mov	x29, sp
  416e90:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416e94:	add	x0, x0, #0x670
  416e98:	mov	w1, #0x1                   	// #1
  416e9c:	str	w1, [x0]
  416ea0:	mov	w2, #0x100                 	// #256
  416ea4:	adrp	x0, 43b000 <in6addr_any@@GLIBC_2.17+0x2288>
  416ea8:	add	x1, x0, #0x630
  416eac:	adrp	x0, 423000 <ferror@plt+0x20470>
  416eb0:	add	x0, x0, #0x468
  416eb4:	bl	41600c <ferror@plt+0x1347c>
  416eb8:	nop
  416ebc:	ldp	x29, x30, [sp], #16
  416ec0:	ret
  416ec4:	stp	x29, x30, [sp, #-32]!
  416ec8:	mov	x29, sp
  416ecc:	str	w0, [sp, #28]
  416ed0:	str	x1, [sp, #16]
  416ed4:	str	w2, [sp, #24]
  416ed8:	ldr	w0, [sp, #28]
  416edc:	cmp	w0, #0x0
  416ee0:	b.lt	416ef0 <ferror@plt+0x14360>  // b.tstop
  416ee4:	ldr	w0, [sp, #28]
  416ee8:	cmp	w0, #0xff
  416eec:	b.le	416f10 <ferror@plt+0x14380>
  416ef0:	ldrsw	x1, [sp, #24]
  416ef4:	ldr	w3, [sp, #28]
  416ef8:	adrp	x0, 423000 <ferror@plt+0x20470>
  416efc:	add	x2, x0, #0x3c8
  416f00:	ldr	x0, [sp, #16]
  416f04:	bl	4025e0 <snprintf@plt>
  416f08:	ldr	x0, [sp, #16]
  416f0c:	b	416f9c <ferror@plt+0x1440c>
  416f10:	adrp	x0, 43b000 <in6addr_any@@GLIBC_2.17+0x2288>
  416f14:	add	x0, x0, #0x630
  416f18:	ldrsw	x1, [sp, #28]
  416f1c:	ldr	x0, [x0, x1, lsl #3]
  416f20:	cmp	x0, #0x0
  416f24:	b.ne	416f40 <ferror@plt+0x143b0>  // b.any
  416f28:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416f2c:	add	x0, x0, #0x670
  416f30:	ldr	w0, [x0]
  416f34:	cmp	w0, #0x0
  416f38:	b.ne	416f40 <ferror@plt+0x143b0>  // b.any
  416f3c:	bl	416e88 <ferror@plt+0x142f8>
  416f40:	adrp	x0, 438000 <ferror@plt+0x35470>
  416f44:	ldr	x0, [x0, #4008]
  416f48:	ldr	w0, [x0]
  416f4c:	cmp	w0, #0x0
  416f50:	b.ne	416f80 <ferror@plt+0x143f0>  // b.any
  416f54:	adrp	x0, 43b000 <in6addr_any@@GLIBC_2.17+0x2288>
  416f58:	add	x0, x0, #0x630
  416f5c:	ldrsw	x1, [sp, #28]
  416f60:	ldr	x0, [x0, x1, lsl #3]
  416f64:	cmp	x0, #0x0
  416f68:	b.eq	416f80 <ferror@plt+0x143f0>  // b.none
  416f6c:	adrp	x0, 43b000 <in6addr_any@@GLIBC_2.17+0x2288>
  416f70:	add	x0, x0, #0x630
  416f74:	ldrsw	x1, [sp, #28]
  416f78:	ldr	x0, [x0, x1, lsl #3]
  416f7c:	b	416f9c <ferror@plt+0x1440c>
  416f80:	ldrsw	x1, [sp, #24]
  416f84:	ldr	w3, [sp, #28]
  416f88:	adrp	x0, 423000 <ferror@plt+0x20470>
  416f8c:	add	x2, x0, #0x488
  416f90:	ldr	x0, [sp, #16]
  416f94:	bl	4025e0 <snprintf@plt>
  416f98:	ldr	x0, [sp, #16]
  416f9c:	ldp	x29, x30, [sp], #32
  416fa0:	ret
  416fa4:	stp	x29, x30, [sp, #-48]!
  416fa8:	mov	x29, sp
  416fac:	str	x0, [sp, #24]
  416fb0:	str	x1, [sp, #16]
  416fb4:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416fb8:	add	x0, x0, #0x6c0
  416fbc:	ldr	x0, [x0]
  416fc0:	cmp	x0, #0x0
  416fc4:	b.eq	417004 <ferror@plt+0x14474>  // b.none
  416fc8:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416fcc:	add	x0, x0, #0x6c0
  416fd0:	ldr	x0, [x0]
  416fd4:	ldr	x1, [sp, #16]
  416fd8:	bl	402860 <strcmp@plt>
  416fdc:	cmp	w0, #0x0
  416fe0:	b.ne	417004 <ferror@plt+0x14474>  // b.any
  416fe4:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  416fe8:	add	x0, x0, #0x6c8
  416fec:	ldr	x0, [x0]
  416ff0:	mov	w1, w0
  416ff4:	ldr	x0, [sp, #24]
  416ff8:	str	w1, [x0]
  416ffc:	mov	w0, #0x0                   	// #0
  417000:	b	417148 <ferror@plt+0x145b8>
  417004:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  417008:	add	x0, x0, #0x670
  41700c:	ldr	w0, [x0]
  417010:	cmp	w0, #0x0
  417014:	b.ne	41701c <ferror@plt+0x1448c>  // b.any
  417018:	bl	416e88 <ferror@plt+0x142f8>
  41701c:	str	wzr, [sp, #44]
  417020:	b	4170b4 <ferror@plt+0x14524>
  417024:	adrp	x0, 43b000 <in6addr_any@@GLIBC_2.17+0x2288>
  417028:	add	x0, x0, #0x630
  41702c:	ldrsw	x1, [sp, #44]
  417030:	ldr	x0, [x0, x1, lsl #3]
  417034:	cmp	x0, #0x0
  417038:	b.eq	4170a8 <ferror@plt+0x14518>  // b.none
  41703c:	adrp	x0, 43b000 <in6addr_any@@GLIBC_2.17+0x2288>
  417040:	add	x0, x0, #0x630
  417044:	ldrsw	x1, [sp, #44]
  417048:	ldr	x0, [x0, x1, lsl #3]
  41704c:	ldr	x1, [sp, #16]
  417050:	bl	402860 <strcmp@plt>
  417054:	cmp	w0, #0x0
  417058:	b.ne	4170a8 <ferror@plt+0x14518>  // b.any
  41705c:	adrp	x0, 43b000 <in6addr_any@@GLIBC_2.17+0x2288>
  417060:	add	x0, x0, #0x630
  417064:	ldrsw	x1, [sp, #44]
  417068:	ldr	x1, [x0, x1, lsl #3]
  41706c:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  417070:	add	x0, x0, #0x6c0
  417074:	str	x1, [x0]
  417078:	ldrsw	x1, [sp, #44]
  41707c:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  417080:	add	x0, x0, #0x6c8
  417084:	str	x1, [x0]
  417088:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  41708c:	add	x0, x0, #0x6c8
  417090:	ldr	x0, [x0]
  417094:	mov	w1, w0
  417098:	ldr	x0, [sp, #24]
  41709c:	str	w1, [x0]
  4170a0:	mov	w0, #0x0                   	// #0
  4170a4:	b	417148 <ferror@plt+0x145b8>
  4170a8:	ldr	w0, [sp, #44]
  4170ac:	add	w0, w0, #0x1
  4170b0:	str	w0, [sp, #44]
  4170b4:	ldr	w0, [sp, #44]
  4170b8:	cmp	w0, #0xff
  4170bc:	b.le	417024 <ferror@plt+0x14494>
  4170c0:	add	x0, sp, #0x20
  4170c4:	mov	w2, #0x10                  	// #16
  4170c8:	mov	x1, x0
  4170cc:	ldr	x0, [sp, #16]
  4170d0:	bl	402450 <strtoul@plt>
  4170d4:	mov	x1, x0
  4170d8:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4170dc:	add	x0, x0, #0x6c8
  4170e0:	str	x1, [x0]
  4170e4:	ldr	x0, [sp, #32]
  4170e8:	cmp	x0, #0x0
  4170ec:	b.eq	417124 <ferror@plt+0x14594>  // b.none
  4170f0:	ldr	x0, [sp, #32]
  4170f4:	ldr	x1, [sp, #16]
  4170f8:	cmp	x1, x0
  4170fc:	b.eq	417124 <ferror@plt+0x14594>  // b.none
  417100:	ldr	x0, [sp, #32]
  417104:	ldrb	w0, [x0]
  417108:	cmp	w0, #0x0
  41710c:	b.ne	417124 <ferror@plt+0x14594>  // b.any
  417110:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  417114:	add	x0, x0, #0x6c8
  417118:	ldr	x0, [x0]
  41711c:	cmp	x0, #0xff
  417120:	b.ls	41712c <ferror@plt+0x1459c>  // b.plast
  417124:	mov	w0, #0xffffffff            	// #-1
  417128:	b	417148 <ferror@plt+0x145b8>
  41712c:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  417130:	add	x0, x0, #0x6c8
  417134:	ldr	x0, [x0]
  417138:	mov	w1, w0
  41713c:	ldr	x0, [sp, #24]
  417140:	str	w1, [x0]
  417144:	mov	w0, #0x0                   	// #0
  417148:	ldp	x29, x30, [sp], #48
  41714c:	ret
  417150:	stp	x29, x30, [sp, #-16]!
  417154:	mov	x29, sp
  417158:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  41715c:	add	x0, x0, #0x674
  417160:	mov	w1, #0x1                   	// #1
  417164:	str	w1, [x0]
  417168:	mov	w2, #0x100                 	// #256
  41716c:	adrp	x0, 43b000 <in6addr_any@@GLIBC_2.17+0x2288>
  417170:	add	x1, x0, #0xe48
  417174:	adrp	x0, 423000 <ferror@plt+0x20470>
  417178:	add	x0, x0, #0x490
  41717c:	bl	415ea0 <ferror@plt+0x13310>
  417180:	nop
  417184:	ldp	x29, x30, [sp], #16
  417188:	ret
  41718c:	stp	x29, x30, [sp, #-64]!
  417190:	mov	x29, sp
  417194:	str	x0, [sp, #24]
  417198:	str	x1, [sp, #16]
  41719c:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4171a0:	add	x0, x0, #0x6d0
  4171a4:	ldr	x0, [x0]
  4171a8:	cmp	x0, #0x0
  4171ac:	b.eq	4171ec <ferror@plt+0x1465c>  // b.none
  4171b0:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4171b4:	add	x0, x0, #0x6d0
  4171b8:	ldr	x0, [x0]
  4171bc:	ldr	x1, [sp, #16]
  4171c0:	bl	402860 <strcmp@plt>
  4171c4:	cmp	w0, #0x0
  4171c8:	b.ne	4171ec <ferror@plt+0x1465c>  // b.any
  4171cc:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4171d0:	add	x0, x0, #0x6d8
  4171d4:	ldr	x0, [x0]
  4171d8:	mov	w1, w0
  4171dc:	ldr	x0, [sp, #24]
  4171e0:	str	w1, [x0]
  4171e4:	mov	w0, #0x0                   	// #0
  4171e8:	b	41732c <ferror@plt+0x1479c>
  4171ec:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4171f0:	add	x0, x0, #0x674
  4171f4:	ldr	w0, [x0]
  4171f8:	cmp	w0, #0x0
  4171fc:	b.ne	417204 <ferror@plt+0x14674>  // b.any
  417200:	bl	417150 <ferror@plt+0x145c0>
  417204:	str	wzr, [sp, #52]
  417208:	b	4172b8 <ferror@plt+0x14728>
  41720c:	adrp	x0, 43b000 <in6addr_any@@GLIBC_2.17+0x2288>
  417210:	add	x0, x0, #0xe48
  417214:	ldrsw	x1, [sp, #52]
  417218:	ldr	x0, [x0, x1, lsl #3]
  41721c:	str	x0, [sp, #56]
  417220:	b	417230 <ferror@plt+0x146a0>
  417224:	ldr	x0, [sp, #56]
  417228:	ldr	x0, [x0]
  41722c:	str	x0, [sp, #56]
  417230:	ldr	x0, [sp, #56]
  417234:	cmp	x0, #0x0
  417238:	b.eq	417254 <ferror@plt+0x146c4>  // b.none
  41723c:	ldr	x0, [sp, #56]
  417240:	ldr	x0, [x0, #8]
  417244:	ldr	x1, [sp, #16]
  417248:	bl	402860 <strcmp@plt>
  41724c:	cmp	w0, #0x0
  417250:	b.ne	417224 <ferror@plt+0x14694>  // b.any
  417254:	ldr	x0, [sp, #56]
  417258:	cmp	x0, #0x0
  41725c:	b.eq	4172ac <ferror@plt+0x1471c>  // b.none
  417260:	ldr	x0, [sp, #56]
  417264:	ldr	x1, [x0, #8]
  417268:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  41726c:	add	x0, x0, #0x6d0
  417270:	str	x1, [x0]
  417274:	ldr	x0, [sp, #56]
  417278:	ldr	w0, [x0, #16]
  41727c:	mov	w1, w0
  417280:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  417284:	add	x0, x0, #0x6d8
  417288:	str	x1, [x0]
  41728c:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  417290:	add	x0, x0, #0x6d8
  417294:	ldr	x0, [x0]
  417298:	mov	w1, w0
  41729c:	ldr	x0, [sp, #24]
  4172a0:	str	w1, [x0]
  4172a4:	mov	w0, #0x0                   	// #0
  4172a8:	b	41732c <ferror@plt+0x1479c>
  4172ac:	ldr	w0, [sp, #52]
  4172b0:	add	w0, w0, #0x1
  4172b4:	str	w0, [sp, #52]
  4172b8:	ldr	w0, [sp, #52]
  4172bc:	cmp	w0, #0xff
  4172c0:	b.le	41720c <ferror@plt+0x1467c>
  4172c4:	add	x0, sp, #0x28
  4172c8:	mov	w2, #0x0                   	// #0
  4172cc:	mov	x1, x0
  4172d0:	ldr	x0, [sp, #16]
  4172d4:	bl	402880 <strtol@plt>
  4172d8:	str	w0, [sp, #52]
  4172dc:	ldr	x0, [sp, #40]
  4172e0:	cmp	x0, #0x0
  4172e4:	b.eq	417314 <ferror@plt+0x14784>  // b.none
  4172e8:	ldr	x0, [sp, #40]
  4172ec:	ldr	x1, [sp, #16]
  4172f0:	cmp	x1, x0
  4172f4:	b.eq	417314 <ferror@plt+0x14784>  // b.none
  4172f8:	ldr	x0, [sp, #40]
  4172fc:	ldrb	w0, [x0]
  417300:	cmp	w0, #0x0
  417304:	b.ne	417314 <ferror@plt+0x14784>  // b.any
  417308:	ldr	w0, [sp, #52]
  41730c:	cmp	w0, #0x0
  417310:	b.ge	41731c <ferror@plt+0x1478c>  // b.tcont
  417314:	mov	w0, #0xffffffff            	// #-1
  417318:	b	41732c <ferror@plt+0x1479c>
  41731c:	ldr	x0, [sp, #24]
  417320:	ldr	w1, [sp, #52]
  417324:	str	w1, [x0]
  417328:	mov	w0, #0x0                   	// #0
  41732c:	ldp	x29, x30, [sp], #64
  417330:	ret
  417334:	stp	x29, x30, [sp, #-48]!
  417338:	mov	x29, sp
  41733c:	str	w0, [sp, #28]
  417340:	str	x1, [sp, #16]
  417344:	str	w2, [sp, #24]
  417348:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  41734c:	add	x0, x0, #0x674
  417350:	ldr	w0, [x0]
  417354:	cmp	w0, #0x0
  417358:	b.ne	417360 <ferror@plt+0x147d0>  // b.any
  41735c:	bl	417150 <ferror@plt+0x145c0>
  417360:	str	wzr, [sp, #36]
  417364:	b	4173c4 <ferror@plt+0x14834>
  417368:	adrp	x0, 43b000 <in6addr_any@@GLIBC_2.17+0x2288>
  41736c:	add	x0, x0, #0xe48
  417370:	ldrsw	x1, [sp, #36]
  417374:	ldr	x0, [x0, x1, lsl #3]
  417378:	str	x0, [sp, #40]
  41737c:	b	4173ac <ferror@plt+0x1481c>
  417380:	ldr	x0, [sp, #40]
  417384:	ldr	w1, [x0, #16]
  417388:	ldr	w0, [sp, #28]
  41738c:	cmp	w1, w0
  417390:	b.ne	4173a0 <ferror@plt+0x14810>  // b.any
  417394:	ldr	x0, [sp, #40]
  417398:	ldr	x0, [x0, #8]
  41739c:	b	417400 <ferror@plt+0x14870>
  4173a0:	ldr	x0, [sp, #40]
  4173a4:	ldr	x0, [x0]
  4173a8:	str	x0, [sp, #40]
  4173ac:	ldr	x0, [sp, #40]
  4173b0:	cmp	x0, #0x0
  4173b4:	b.ne	417380 <ferror@plt+0x147f0>  // b.any
  4173b8:	ldr	w0, [sp, #36]
  4173bc:	add	w0, w0, #0x1
  4173c0:	str	w0, [sp, #36]
  4173c4:	adrp	x0, 438000 <ferror@plt+0x35470>
  4173c8:	ldr	x0, [x0, #4008]
  4173cc:	ldr	w0, [x0]
  4173d0:	cmp	w0, #0x0
  4173d4:	b.ne	4173e4 <ferror@plt+0x14854>  // b.any
  4173d8:	ldr	w0, [sp, #36]
  4173dc:	cmp	w0, #0xff
  4173e0:	b.le	417368 <ferror@plt+0x147d8>
  4173e4:	ldrsw	x1, [sp, #24]
  4173e8:	ldr	w3, [sp, #28]
  4173ec:	adrp	x0, 423000 <ferror@plt+0x20470>
  4173f0:	add	x2, x0, #0x3c8
  4173f4:	ldr	x0, [sp, #16]
  4173f8:	bl	4025e0 <snprintf@plt>
  4173fc:	ldr	x0, [sp, #16]
  417400:	ldp	x29, x30, [sp], #48
  417404:	ret
  417408:	stp	x29, x30, [sp, #-16]!
  41740c:	mov	x29, sp
  417410:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  417414:	add	x0, x0, #0x678
  417418:	mov	w1, #0x1                   	// #1
  41741c:	str	w1, [x0]
  417420:	mov	w2, #0x100                 	// #256
  417424:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  417428:	add	x1, x0, #0x648
  41742c:	adrp	x0, 423000 <ferror@plt+0x20470>
  417430:	add	x0, x0, #0x578
  417434:	bl	41600c <ferror@plt+0x1347c>
  417438:	nop
  41743c:	ldp	x29, x30, [sp], #16
  417440:	ret
  417444:	stp	x29, x30, [sp, #-32]!
  417448:	mov	x29, sp
  41744c:	str	w0, [sp, #28]
  417450:	str	x1, [sp, #16]
  417454:	str	w2, [sp, #24]
  417458:	ldr	w0, [sp, #28]
  41745c:	cmp	w0, #0x0
  417460:	b.lt	417484 <ferror@plt+0x148f4>  // b.tstop
  417464:	ldr	w0, [sp, #28]
  417468:	cmp	w0, #0xff
  41746c:	b.gt	417484 <ferror@plt+0x148f4>
  417470:	adrp	x0, 438000 <ferror@plt+0x35470>
  417474:	ldr	x0, [x0, #4008]
  417478:	ldr	w0, [x0]
  41747c:	cmp	w0, #0x0
  417480:	b.eq	4174a4 <ferror@plt+0x14914>  // b.none
  417484:	ldrsw	x1, [sp, #24]
  417488:	ldr	w3, [sp, #28]
  41748c:	adrp	x0, 423000 <ferror@plt+0x20470>
  417490:	add	x2, x0, #0x3c8
  417494:	ldr	x0, [sp, #16]
  417498:	bl	4025e0 <snprintf@plt>
  41749c:	ldr	x0, [sp, #16]
  4174a0:	b	417504 <ferror@plt+0x14974>
  4174a4:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4174a8:	add	x0, x0, #0x678
  4174ac:	ldr	w0, [x0]
  4174b0:	cmp	w0, #0x0
  4174b4:	b.ne	4174bc <ferror@plt+0x1492c>  // b.any
  4174b8:	bl	417408 <ferror@plt+0x14878>
  4174bc:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4174c0:	add	x0, x0, #0x648
  4174c4:	ldrsw	x1, [sp, #28]
  4174c8:	ldr	x0, [x0, x1, lsl #3]
  4174cc:	cmp	x0, #0x0
  4174d0:	b.eq	4174e8 <ferror@plt+0x14958>  // b.none
  4174d4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4174d8:	add	x0, x0, #0x648
  4174dc:	ldrsw	x1, [sp, #28]
  4174e0:	ldr	x0, [x0, x1, lsl #3]
  4174e4:	b	417504 <ferror@plt+0x14974>
  4174e8:	ldrsw	x1, [sp, #24]
  4174ec:	ldr	w3, [sp, #28]
  4174f0:	adrp	x0, 423000 <ferror@plt+0x20470>
  4174f4:	add	x2, x0, #0x380
  4174f8:	ldr	x0, [sp, #16]
  4174fc:	bl	4025e0 <snprintf@plt>
  417500:	ldr	x0, [sp, #16]
  417504:	ldp	x29, x30, [sp], #32
  417508:	ret
  41750c:	stp	x29, x30, [sp, #-48]!
  417510:	mov	x29, sp
  417514:	str	x0, [sp, #24]
  417518:	str	x1, [sp, #16]
  41751c:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  417520:	add	x0, x0, #0x6e0
  417524:	ldr	x0, [x0]
  417528:	cmp	x0, #0x0
  41752c:	b.eq	41756c <ferror@plt+0x149dc>  // b.none
  417530:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  417534:	add	x0, x0, #0x6e0
  417538:	ldr	x0, [x0]
  41753c:	ldr	x1, [sp, #16]
  417540:	bl	402860 <strcmp@plt>
  417544:	cmp	w0, #0x0
  417548:	b.ne	41756c <ferror@plt+0x149dc>  // b.any
  41754c:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  417550:	add	x0, x0, #0x6e8
  417554:	ldr	x0, [x0]
  417558:	mov	w1, w0
  41755c:	ldr	x0, [sp, #24]
  417560:	str	w1, [x0]
  417564:	mov	w0, #0x0                   	// #0
  417568:	b	4176b0 <ferror@plt+0x14b20>
  41756c:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  417570:	add	x0, x0, #0x678
  417574:	ldr	w0, [x0]
  417578:	cmp	w0, #0x0
  41757c:	b.ne	417584 <ferror@plt+0x149f4>  // b.any
  417580:	bl	417408 <ferror@plt+0x14878>
  417584:	str	wzr, [sp, #44]
  417588:	b	41761c <ferror@plt+0x14a8c>
  41758c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  417590:	add	x0, x0, #0x648
  417594:	ldrsw	x1, [sp, #44]
  417598:	ldr	x0, [x0, x1, lsl #3]
  41759c:	cmp	x0, #0x0
  4175a0:	b.eq	417610 <ferror@plt+0x14a80>  // b.none
  4175a4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4175a8:	add	x0, x0, #0x648
  4175ac:	ldrsw	x1, [sp, #44]
  4175b0:	ldr	x0, [x0, x1, lsl #3]
  4175b4:	ldr	x1, [sp, #16]
  4175b8:	bl	402860 <strcmp@plt>
  4175bc:	cmp	w0, #0x0
  4175c0:	b.ne	417610 <ferror@plt+0x14a80>  // b.any
  4175c4:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  4175c8:	add	x0, x0, #0x648
  4175cc:	ldrsw	x1, [sp, #44]
  4175d0:	ldr	x1, [x0, x1, lsl #3]
  4175d4:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4175d8:	add	x0, x0, #0x6e0
  4175dc:	str	x1, [x0]
  4175e0:	ldrsw	x1, [sp, #44]
  4175e4:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4175e8:	add	x0, x0, #0x6e8
  4175ec:	str	x1, [x0]
  4175f0:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4175f4:	add	x0, x0, #0x6e8
  4175f8:	ldr	x0, [x0]
  4175fc:	mov	w1, w0
  417600:	ldr	x0, [sp, #24]
  417604:	str	w1, [x0]
  417608:	mov	w0, #0x0                   	// #0
  41760c:	b	4176b0 <ferror@plt+0x14b20>
  417610:	ldr	w0, [sp, #44]
  417614:	add	w0, w0, #0x1
  417618:	str	w0, [sp, #44]
  41761c:	ldr	w0, [sp, #44]
  417620:	cmp	w0, #0xff
  417624:	b.le	41758c <ferror@plt+0x149fc>
  417628:	add	x0, sp, #0x20
  41762c:	mov	w2, #0x0                   	// #0
  417630:	mov	x1, x0
  417634:	ldr	x0, [sp, #16]
  417638:	bl	402450 <strtoul@plt>
  41763c:	mov	x1, x0
  417640:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  417644:	add	x0, x0, #0x6e8
  417648:	str	x1, [x0]
  41764c:	ldr	x0, [sp, #32]
  417650:	cmp	x0, #0x0
  417654:	b.eq	41768c <ferror@plt+0x14afc>  // b.none
  417658:	ldr	x0, [sp, #32]
  41765c:	ldr	x1, [sp, #16]
  417660:	cmp	x1, x0
  417664:	b.eq	41768c <ferror@plt+0x14afc>  // b.none
  417668:	ldr	x0, [sp, #32]
  41766c:	ldrb	w0, [x0]
  417670:	cmp	w0, #0x0
  417674:	b.ne	41768c <ferror@plt+0x14afc>  // b.any
  417678:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  41767c:	add	x0, x0, #0x6e8
  417680:	ldr	x0, [x0]
  417684:	cmp	x0, #0xff
  417688:	b.ls	417694 <ferror@plt+0x14b04>  // b.plast
  41768c:	mov	w0, #0xffffffff            	// #-1
  417690:	b	4176b0 <ferror@plt+0x14b20>
  417694:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  417698:	add	x0, x0, #0x6e8
  41769c:	ldr	x0, [x0]
  4176a0:	mov	w1, w0
  4176a4:	ldr	x0, [sp, #24]
  4176a8:	str	w1, [x0]
  4176ac:	mov	w0, #0x0                   	// #0
  4176b0:	ldp	x29, x30, [sp], #48
  4176b4:	ret
  4176b8:	sub	sp, sp, #0x10
  4176bc:	str	x0, [sp, #8]
  4176c0:	ldr	x0, [sp, #8]
  4176c4:	add	x0, x0, #0x4
  4176c8:	add	sp, sp, #0x10
  4176cc:	ret
  4176d0:	sub	sp, sp, #0x10
  4176d4:	str	x0, [sp, #8]
  4176d8:	ldr	x0, [sp, #8]
  4176dc:	ldr	x1, [sp, #8]
  4176e0:	str	x1, [x0]
  4176e4:	ldr	x0, [sp, #8]
  4176e8:	ldr	x1, [sp, #8]
  4176ec:	str	x1, [x0, #8]
  4176f0:	nop
  4176f4:	add	sp, sp, #0x10
  4176f8:	ret
  4176fc:	sub	sp, sp, #0x20
  417700:	str	x0, [sp, #24]
  417704:	str	x1, [sp, #16]
  417708:	str	x2, [sp, #8]
  41770c:	ldr	x0, [sp, #8]
  417710:	ldr	x1, [sp, #24]
  417714:	str	x1, [x0, #8]
  417718:	ldr	x0, [sp, #24]
  41771c:	ldr	x1, [sp, #8]
  417720:	str	x1, [x0]
  417724:	ldr	x0, [sp, #24]
  417728:	ldr	x1, [sp, #16]
  41772c:	str	x1, [x0, #8]
  417730:	ldr	x0, [sp, #16]
  417734:	ldr	x1, [sp, #24]
  417738:	str	x1, [x0]
  41773c:	nop
  417740:	add	sp, sp, #0x20
  417744:	ret
  417748:	stp	x29, x30, [sp, #-32]!
  41774c:	mov	x29, sp
  417750:	str	x0, [sp, #24]
  417754:	str	x1, [sp, #16]
  417758:	ldr	x0, [sp, #16]
  41775c:	ldr	x0, [x0, #8]
  417760:	ldr	x2, [sp, #16]
  417764:	mov	x1, x0
  417768:	ldr	x0, [sp, #24]
  41776c:	bl	4176fc <ferror@plt+0x14b6c>
  417770:	nop
  417774:	ldp	x29, x30, [sp], #32
  417778:	ret
  41777c:	sub	sp, sp, #0x10
  417780:	str	x0, [sp, #8]
  417784:	str	x1, [sp]
  417788:	ldr	x0, [sp]
  41778c:	ldr	x1, [sp, #8]
  417790:	str	x1, [x0, #8]
  417794:	ldr	x0, [sp, #8]
  417798:	ldr	x1, [sp]
  41779c:	str	x1, [x0]
  4177a0:	nop
  4177a4:	add	sp, sp, #0x10
  4177a8:	ret
  4177ac:	stp	x29, x30, [sp, #-32]!
  4177b0:	mov	x29, sp
  4177b4:	str	x0, [sp, #24]
  4177b8:	ldr	x0, [sp, #24]
  4177bc:	ldr	x2, [x0, #8]
  4177c0:	ldr	x0, [sp, #24]
  4177c4:	ldr	x0, [x0]
  4177c8:	mov	x1, x0
  4177cc:	mov	x0, x2
  4177d0:	bl	41777c <ferror@plt+0x14bec>
  4177d4:	nop
  4177d8:	ldp	x29, x30, [sp], #32
  4177dc:	ret
  4177e0:	sub	sp, sp, #0x20
  4177e4:	str	x0, [sp, #8]
  4177e8:	ldr	x0, [sp, #8]
  4177ec:	ldr	x0, [x0]
  4177f0:	str	x0, [sp, #24]
  4177f4:	ldr	x0, [sp, #8]
  4177f8:	ldr	x0, [x0, #8]
  4177fc:	str	x0, [sp, #16]
  417800:	ldr	x0, [sp, #16]
  417804:	ldr	x1, [sp, #24]
  417808:	str	x1, [x0]
  41780c:	ldr	x0, [sp, #24]
  417810:	cmp	x0, #0x0
  417814:	b.eq	417824 <ferror@plt+0x14c94>  // b.none
  417818:	ldr	x0, [sp, #24]
  41781c:	ldr	x1, [sp, #16]
  417820:	str	x1, [x0, #8]
  417824:	nop
  417828:	add	sp, sp, #0x20
  41782c:	ret
  417830:	sub	sp, sp, #0x20
  417834:	str	x0, [sp, #8]
  417838:	str	x1, [sp]
  41783c:	ldr	x0, [sp]
  417840:	ldr	x0, [x0]
  417844:	str	x0, [sp, #24]
  417848:	ldr	x0, [sp, #8]
  41784c:	ldr	x1, [sp, #24]
  417850:	str	x1, [x0]
  417854:	ldr	x0, [sp, #24]
  417858:	cmp	x0, #0x0
  41785c:	b.eq	41786c <ferror@plt+0x14cdc>  // b.none
  417860:	ldr	x1, [sp, #8]
  417864:	ldr	x0, [sp, #24]
  417868:	str	x1, [x0, #8]
  41786c:	ldr	x0, [sp]
  417870:	ldr	x1, [sp, #8]
  417874:	str	x1, [x0]
  417878:	ldr	x1, [sp]
  41787c:	ldr	x0, [sp, #8]
  417880:	str	x1, [x0, #8]
  417884:	nop
  417888:	add	sp, sp, #0x20
  41788c:	ret
  417890:	sub	sp, sp, #0x30
  417894:	str	w0, [sp, #12]
  417898:	ldr	w0, [sp, #12]
  41789c:	and	w0, w0, #0x3ff
  4178a0:	str	w0, [sp, #36]
  4178a4:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  4178a8:	add	x0, x0, #0x6f0
  4178ac:	ldr	w1, [sp, #36]
  4178b0:	ldr	x0, [x0, x1, lsl #3]
  4178b4:	str	x0, [sp, #40]
  4178b8:	b	4178f4 <ferror@plt+0x14d64>
  4178bc:	ldr	x0, [sp, #40]
  4178c0:	str	x0, [sp, #24]
  4178c4:	ldr	x0, [sp, #24]
  4178c8:	str	x0, [sp, #16]
  4178cc:	ldr	x0, [sp, #16]
  4178d0:	ldr	w0, [x0, #36]
  4178d4:	ldr	w1, [sp, #12]
  4178d8:	cmp	w1, w0
  4178dc:	b.ne	4178e8 <ferror@plt+0x14d58>  // b.any
  4178e0:	ldr	x0, [sp, #16]
  4178e4:	b	417904 <ferror@plt+0x14d74>
  4178e8:	ldr	x0, [sp, #40]
  4178ec:	ldr	x0, [x0]
  4178f0:	str	x0, [sp, #40]
  4178f4:	ldr	x0, [sp, #40]
  4178f8:	cmp	x0, #0x0
  4178fc:	b.ne	4178bc <ferror@plt+0x14d2c>  // b.any
  417900:	mov	x0, #0x0                   	// #0
  417904:	add	sp, sp, #0x30
  417908:	ret
  41790c:	sub	sp, sp, #0x20
  417910:	str	x0, [sp, #8]
  417914:	mov	w0, #0x1505                	// #5381
  417918:	str	w0, [sp, #28]
  41791c:	b	417948 <ferror@plt+0x14db8>
  417920:	ldr	w0, [sp, #28]
  417924:	lsl	w1, w0, #5
  417928:	ldr	w0, [sp, #28]
  41792c:	add	w1, w1, w0
  417930:	ldr	x0, [sp, #8]
  417934:	add	x2, x0, #0x1
  417938:	str	x2, [sp, #8]
  41793c:	ldrb	w0, [x0]
  417940:	add	w0, w1, w0
  417944:	str	w0, [sp, #28]
  417948:	ldr	x0, [sp, #8]
  41794c:	ldrb	w0, [x0]
  417950:	cmp	w0, #0x0
  417954:	b.ne	417920 <ferror@plt+0x14d90>  // b.any
  417958:	ldr	w0, [sp, #28]
  41795c:	add	sp, sp, #0x20
  417960:	ret
  417964:	stp	x29, x30, [sp, #-64]!
  417968:	mov	x29, sp
  41796c:	str	x0, [sp, #24]
  417970:	ldr	x0, [sp, #24]
  417974:	bl	41790c <ferror@plt+0x14d7c>
  417978:	and	w0, w0, #0x3ff
  41797c:	str	w0, [sp, #52]
  417980:	adrp	x0, 442000 <stdin@@GLIBC_2.17+0x5150>
  417984:	add	x0, x0, #0x6f0
  417988:	ldr	w1, [sp, #52]
  41798c:	ldr	x0, [x0, x1, lsl #3]
  417990:	str	x0, [sp, #56]
  417994:	b	4179d8 <ferror@plt+0x14e48>
  417998:	ldr	x0, [sp, #56]
  41799c:	str	x0, [sp, #40]
  4179a0:	ldr	x0, [sp, #40]
  4179a4:	sub	x0, x0, #0x10
  4179a8:	str	x0, [sp, #32]
  4179ac:	ldr	x0, [sp, #32]
  4179b0:	add	x0, x0, #0x40
  4179b4:	ldr	x1, [sp, #24]
  4179b8:	bl	402860 <strcmp@plt>
  4179bc:	cmp	w0, #0x0
  4179c0:	b.ne	4179cc <ferror@plt+0x14e3c>  // b.any
  4179c4:	ldr	x0, [sp, #32]
  4179c8:	b	4179e8 <ferror@plt+0x14e58>
  4179cc:	ldr	x0, [sp, #56]
  4179d0:	ldr	x0, [x0]
  4179d4:	str	x0, [sp, #56]
  4179d8:	ldr	x0, [sp, #56]
  4179dc:	cmp	x0, #0x0
  4179e0:	b.ne	417998 <ferror@plt+0x14e08>  // b.any
  4179e4:	mov	x0, #0x0                   	// #0
  4179e8:	ldp	x29, x30, [sp], #64
  4179ec:	ret
  4179f0:	stp	x29, x30, [sp, #-64]!
  4179f4:	mov	x29, sp
  4179f8:	str	x0, [sp, #40]
  4179fc:	str	x1, [sp, #32]
  417a00:	str	x2, [sp, #24]
  417a04:	ldr	x0, [sp, #32]
  417a08:	bl	402460 <strlen@plt>
  417a0c:	add	x0, x0, #0x41
  417a10:	bl	402660 <malloc@plt>
  417a14:	str	x0, [sp, #56]
  417a18:	ldr	x0, [sp, #56]
  417a1c:	cmp	x0, #0x0
  417a20:	b.ne	417a2c <ferror@plt+0x14e9c>  // b.any
  417a24:	mov	x0, #0x0                   	// #0
  417a28:	b	417b18 <ferror@plt+0x14f88>
  417a2c:	ldr	x0, [sp, #40]
  417a30:	ldr	w0, [x0, #4]
  417a34:	mov	w1, w0
  417a38:	ldr	x0, [sp, #56]
  417a3c:	str	w1, [x0, #36]
  417a40:	ldr	x0, [sp, #56]
  417a44:	add	x0, x0, #0x40
  417a48:	ldr	x1, [sp, #32]
  417a4c:	bl	4029a0 <strcpy@plt>
  417a50:	ldr	x0, [sp, #40]
  417a54:	ldrh	w1, [x0, #2]
  417a58:	ldr	x0, [sp, #56]
  417a5c:	strh	w1, [x0, #40]
  417a60:	ldr	x0, [sp, #40]
  417a64:	ldr	w1, [x0, #8]
  417a68:	ldr	x0, [sp, #56]
  417a6c:	str	w1, [x0, #32]
  417a70:	ldr	x0, [sp, #24]
  417a74:	cmp	x0, #0x0
  417a78:	b.eq	417a9c <ferror@plt+0x14f0c>  // b.none
  417a7c:	ldr	x0, [sp, #56]
  417a80:	add	x2, x0, #0x30
  417a84:	ldr	x0, [sp, #24]
  417a88:	add	x0, x0, #0x30
  417a8c:	mov	x1, x0
  417a90:	mov	x0, x2
  417a94:	bl	417748 <ferror@plt+0x14bb8>
  417a98:	b	417adc <ferror@plt+0x14f4c>
  417a9c:	ldr	x0, [sp, #40]
  417aa0:	ldr	w0, [x0, #4]
  417aa4:	and	w0, w0, #0x3ff
  417aa8:	str	w0, [sp, #52]
  417aac:	ldr	x2, [sp, #56]
  417ab0:	ldr	w0, [sp, #52]
  417ab4:	lsl	x1, x0, #3
  417ab8:	adrp	x0, 440000 <stdin@@GLIBC_2.17+0x3150>
  417abc:	add	x0, x0, #0x6f0
  417ac0:	add	x0, x1, x0
  417ac4:	mov	x1, x0
  417ac8:	mov	x0, x2
  417acc:	bl	417830 <ferror@plt+0x14ca0>
  417ad0:	ldr	x0, [sp, #56]
  417ad4:	add	x0, x0, #0x30
  417ad8:	bl	4176d0 <ferror@plt+0x14b40>
  417adc:	ldr	x0, [sp, #32]
  417ae0:	bl	41790c <ferror@plt+0x14d7c>
  417ae4:	and	w0, w0, #0x3ff
  417ae8:	str	w0, [sp, #52]
  417aec:	ldr	x0, [sp, #56]
  417af0:	add	x2, x0, #0x10
  417af4:	ldr	w0, [sp, #52]
  417af8:	lsl	x1, x0, #3
  417afc:	adrp	x0, 442000 <stdin@@GLIBC_2.17+0x5150>
  417b00:	add	x0, x0, #0x6f0
  417b04:	add	x0, x1, x0
  417b08:	mov	x1, x0
  417b0c:	mov	x0, x2
  417b10:	bl	417830 <ferror@plt+0x14ca0>
  417b14:	ldr	x0, [sp, #56]
  417b18:	ldp	x29, x30, [sp], #64
  417b1c:	ret
  417b20:	stp	x29, x30, [sp, #-32]!
  417b24:	mov	x29, sp
  417b28:	str	x0, [sp, #24]
  417b2c:	strb	w1, [sp, #23]
  417b30:	ldr	x0, [sp, #24]
  417b34:	add	x0, x0, #0x10
  417b38:	bl	4177e0 <ferror@plt+0x14c50>
  417b3c:	ldrb	w0, [sp, #23]
  417b40:	cmp	w0, #0x0
  417b44:	b.eq	417b54 <ferror@plt+0x14fc4>  // b.none
  417b48:	ldr	x0, [sp, #24]
  417b4c:	bl	4177e0 <ferror@plt+0x14c50>
  417b50:	b	417b60 <ferror@plt+0x14fd0>
  417b54:	ldr	x0, [sp, #24]
  417b58:	add	x0, x0, #0x30
  417b5c:	bl	4177ac <ferror@plt+0x14c1c>
  417b60:	ldr	x0, [sp, #24]
  417b64:	bl	4028e0 <free@plt>
  417b68:	nop
  417b6c:	ldp	x29, x30, [sp], #32
  417b70:	ret
  417b74:	stp	x29, x30, [sp, #-64]!
  417b78:	mov	x29, sp
  417b7c:	str	x0, [sp, #40]
  417b80:	str	x1, [sp, #32]
  417b84:	str	x2, [sp, #24]
  417b88:	ldr	x0, [sp, #32]
  417b8c:	ldr	w1, [x0, #8]
  417b90:	ldr	x0, [sp, #40]
  417b94:	str	w1, [x0, #32]
  417b98:	ldr	x0, [sp, #40]
  417b9c:	add	x0, x0, #0x40
  417ba0:	ldr	x1, [sp, #24]
  417ba4:	bl	402860 <strcmp@plt>
  417ba8:	cmp	w0, #0x0
  417bac:	b.eq	417bf8 <ferror@plt+0x15068>  // b.none
  417bb0:	ldr	x0, [sp, #40]
  417bb4:	add	x0, x0, #0x10
  417bb8:	bl	4177e0 <ferror@plt+0x14c50>
  417bbc:	ldr	x0, [sp, #24]
  417bc0:	bl	41790c <ferror@plt+0x14d7c>
  417bc4:	and	w0, w0, #0x3ff
  417bc8:	str	w0, [sp, #60]
  417bcc:	ldr	x0, [sp, #40]
  417bd0:	add	x2, x0, #0x10
  417bd4:	ldr	w0, [sp, #60]
  417bd8:	lsl	x1, x0, #3
  417bdc:	adrp	x0, 442000 <stdin@@GLIBC_2.17+0x5150>
  417be0:	add	x0, x0, #0x6f0
  417be4:	add	x0, x1, x0
  417be8:	mov	x1, x0
  417bec:	mov	x0, x2
  417bf0:	bl	417830 <ferror@plt+0x14ca0>
  417bf4:	b	417bfc <ferror@plt+0x1506c>
  417bf8:	nop
  417bfc:	ldp	x29, x30, [sp], #64
  417c00:	ret
  417c04:	stp	x29, x30, [sp, #-80]!
  417c08:	mov	x29, sp
  417c0c:	str	x0, [sp, #40]
  417c10:	str	x1, [sp, #32]
  417c14:	str	x2, [sp, #24]
  417c18:	ldr	x0, [sp, #24]
  417c1c:	ldr	x0, [x0, #416]
  417c20:	str	x0, [sp, #56]
  417c24:	ldr	x0, [sp, #56]
  417c28:	cmp	x0, #0x0
  417c2c:	b.eq	417cf4 <ferror@plt+0x15164>  // b.none
  417c30:	ldr	x0, [sp, #56]
  417c34:	ldrh	w0, [x0]
  417c38:	sub	w0, w0, #0x4
  417c3c:	str	w0, [sp, #68]
  417c40:	ldr	x0, [sp, #56]
  417c44:	add	x0, x0, #0x4
  417c48:	str	x0, [sp, #72]
  417c4c:	b	417cbc <ferror@plt+0x1512c>
  417c50:	ldr	x0, [sp, #72]
  417c54:	ldrh	w0, [x0, #2]
  417c58:	cmp	w0, #0x35
  417c5c:	b.ne	417c7c <ferror@plt+0x150ec>  // b.any
  417c60:	ldr	x0, [sp, #72]
  417c64:	bl	4176b8 <ferror@plt+0x14b28>
  417c68:	ldr	x2, [sp, #40]
  417c6c:	mov	x1, x0
  417c70:	ldr	x0, [sp, #32]
  417c74:	bl	4179f0 <ferror@plt+0x14e60>
  417c78:	b	417c80 <ferror@plt+0x150f0>
  417c7c:	nop
  417c80:	ldr	w1, [sp, #68]
  417c84:	ldr	x0, [sp, #72]
  417c88:	ldrh	w0, [x0]
  417c8c:	add	w0, w0, #0x3
  417c90:	and	w0, w0, #0xfffffffc
  417c94:	sub	w0, w1, w0
  417c98:	str	w0, [sp, #68]
  417c9c:	ldr	x0, [sp, #72]
  417ca0:	ldrh	w0, [x0]
  417ca4:	add	w0, w0, #0x3
  417ca8:	mov	w0, w0
  417cac:	and	x0, x0, #0xfffffffc
  417cb0:	ldr	x1, [sp, #72]
  417cb4:	add	x0, x1, x0
  417cb8:	str	x0, [sp, #72]
  417cbc:	ldr	w0, [sp, #68]
  417cc0:	cmp	w0, #0x3
  417cc4:	b.le	417cf8 <ferror@plt+0x15168>
  417cc8:	ldr	x0, [sp, #72]
  417ccc:	ldrh	w0, [x0]
  417cd0:	cmp	w0, #0x3
  417cd4:	b.ls	417cf8 <ferror@plt+0x15168>  // b.plast
  417cd8:	ldr	x0, [sp, #72]
  417cdc:	ldrh	w0, [x0]
  417ce0:	mov	w1, w0
  417ce4:	ldr	w0, [sp, #68]
  417ce8:	cmp	w0, w1
  417cec:	b.ge	417c50 <ferror@plt+0x150c0>  // b.tcont
  417cf0:	b	417cf8 <ferror@plt+0x15168>
  417cf4:	nop
  417cf8:	ldp	x29, x30, [sp], #80
  417cfc:	ret
  417d00:	stp	x29, x30, [sp, #-80]!
  417d04:	mov	x29, sp
  417d08:	str	x0, [sp, #24]
  417d0c:	ldr	x0, [sp, #24]
  417d10:	ldr	x0, [x0, #48]
  417d14:	str	x0, [sp, #56]
  417d18:	ldr	x0, [sp, #56]
  417d1c:	sub	x0, x0, #0x30
  417d20:	str	x0, [sp, #72]
  417d24:	ldr	x0, [sp, #72]
  417d28:	ldr	x0, [x0, #48]
  417d2c:	str	x0, [sp, #48]
  417d30:	ldr	x0, [sp, #48]
  417d34:	sub	x0, x0, #0x30
  417d38:	str	x0, [sp, #64]
  417d3c:	b	417d6c <ferror@plt+0x151dc>
  417d40:	mov	w1, #0x0                   	// #0
  417d44:	ldr	x0, [sp, #72]
  417d48:	bl	417b20 <ferror@plt+0x14f90>
  417d4c:	ldr	x0, [sp, #64]
  417d50:	str	x0, [sp, #72]
  417d54:	ldr	x0, [sp, #64]
  417d58:	ldr	x0, [x0, #48]
  417d5c:	str	x0, [sp, #40]
  417d60:	ldr	x0, [sp, #40]
  417d64:	sub	x0, x0, #0x30
  417d68:	str	x0, [sp, #64]
  417d6c:	ldr	x1, [sp, #72]
  417d70:	ldr	x0, [sp, #24]
  417d74:	cmp	x1, x0
  417d78:	b.ne	417d40 <ferror@plt+0x151b0>  // b.any
  417d7c:	nop
  417d80:	nop
  417d84:	ldp	x29, x30, [sp], #80
  417d88:	ret
  417d8c:	stp	x29, x30, [sp, #-112]!
  417d90:	mov	x29, sp
  417d94:	str	x0, [sp, #40]
  417d98:	str	x1, [sp, #32]
  417d9c:	str	x2, [sp, #24]
  417da0:	ldr	x0, [sp, #24]
  417da4:	ldr	x0, [x0, #416]
  417da8:	str	x0, [sp, #80]
  417dac:	ldr	x0, [sp, #80]
  417db0:	cmp	x0, #0x0
  417db4:	b.ne	417dc4 <ferror@plt+0x15234>  // b.any
  417db8:	ldr	x0, [sp, #40]
  417dbc:	bl	417d00 <ferror@plt+0x15170>
  417dc0:	b	417f14 <ferror@plt+0x15384>
  417dc4:	ldr	x0, [sp, #40]
  417dc8:	ldr	x0, [x0, #48]
  417dcc:	str	x0, [sp, #72]
  417dd0:	ldr	x0, [sp, #72]
  417dd4:	sub	x0, x0, #0x30
  417dd8:	str	x0, [sp, #96]
  417ddc:	ldr	x0, [sp, #80]
  417de0:	ldrh	w0, [x0]
  417de4:	sub	w0, w0, #0x4
  417de8:	str	w0, [sp, #92]
  417dec:	ldr	x0, [sp, #80]
  417df0:	add	x0, x0, #0x4
  417df4:	str	x0, [sp, #104]
  417df8:	b	417e9c <ferror@plt+0x1530c>
  417dfc:	ldr	x0, [sp, #104]
  417e00:	ldrh	w0, [x0, #2]
  417e04:	cmp	w0, #0x35
  417e08:	b.ne	417e5c <ferror@plt+0x152cc>  // b.any
  417e0c:	ldr	x0, [sp, #96]
  417e10:	cmp	x0, #0x0
  417e14:	b.eq	417ef0 <ferror@plt+0x15360>  // b.none
  417e18:	ldr	x0, [sp, #104]
  417e1c:	bl	4176b8 <ferror@plt+0x14b28>
  417e20:	mov	x2, x0
  417e24:	ldr	x0, [sp, #96]
  417e28:	add	x0, x0, #0x40
  417e2c:	mov	x1, x0
  417e30:	mov	x0, x2
  417e34:	bl	402860 <strcmp@plt>
  417e38:	cmp	w0, #0x0
  417e3c:	b.ne	417ef0 <ferror@plt+0x15360>  // b.any
  417e40:	ldr	x0, [sp, #96]
  417e44:	ldr	x0, [x0, #48]
  417e48:	str	x0, [sp, #64]
  417e4c:	ldr	x0, [sp, #64]
  417e50:	sub	x0, x0, #0x30
  417e54:	str	x0, [sp, #96]
  417e58:	b	417e60 <ferror@plt+0x152d0>
  417e5c:	nop
  417e60:	ldr	w1, [sp, #92]
  417e64:	ldr	x0, [sp, #104]
  417e68:	ldrh	w0, [x0]
  417e6c:	add	w0, w0, #0x3
  417e70:	and	w0, w0, #0xfffffffc
  417e74:	sub	w0, w1, w0
  417e78:	str	w0, [sp, #92]
  417e7c:	ldr	x0, [sp, #104]
  417e80:	ldrh	w0, [x0]
  417e84:	add	w0, w0, #0x3
  417e88:	mov	w0, w0
  417e8c:	and	x0, x0, #0xfffffffc
  417e90:	ldr	x1, [sp, #104]
  417e94:	add	x0, x1, x0
  417e98:	str	x0, [sp, #104]
  417e9c:	ldr	w0, [sp, #92]
  417ea0:	cmp	w0, #0x3
  417ea4:	b.le	417ed0 <ferror@plt+0x15340>
  417ea8:	ldr	x0, [sp, #104]
  417eac:	ldrh	w0, [x0]
  417eb0:	cmp	w0, #0x3
  417eb4:	b.ls	417ed0 <ferror@plt+0x15340>  // b.plast
  417eb8:	ldr	x0, [sp, #104]
  417ebc:	ldrh	w0, [x0]
  417ec0:	mov	w1, w0
  417ec4:	ldr	w0, [sp, #92]
  417ec8:	cmp	w0, w1
  417ecc:	b.ge	417dfc <ferror@plt+0x1526c>  // b.tcont
  417ed0:	ldr	x0, [sp, #96]
  417ed4:	ldr	x0, [x0, #48]
  417ed8:	str	x0, [sp, #56]
  417edc:	ldr	x0, [sp, #56]
  417ee0:	sub	x0, x0, #0x30
  417ee4:	cmp	x0, #0x0
  417ee8:	b.eq	417f10 <ferror@plt+0x15380>  // b.none
  417eec:	b	417ef4 <ferror@plt+0x15364>
  417ef0:	nop
  417ef4:	ldr	x0, [sp, #40]
  417ef8:	bl	417d00 <ferror@plt+0x15170>
  417efc:	ldr	x2, [sp, #24]
  417f00:	ldr	x1, [sp, #32]
  417f04:	ldr	x0, [sp, #40]
  417f08:	bl	417c04 <ferror@plt+0x15074>
  417f0c:	b	417f14 <ferror@plt+0x15384>
  417f10:	nop
  417f14:	ldp	x29, x30, [sp], #112
  417f18:	ret
  417f1c:	stp	x29, x30, [sp, #-48]!
  417f20:	mov	x29, sp
  417f24:	str	x0, [sp, #24]
  417f28:	str	x1, [sp, #16]
  417f2c:	ldr	x0, [sp, #16]
  417f30:	add	x0, x0, #0x18
  417f34:	ldr	x0, [x0]
  417f38:	cmp	x0, #0x0
  417f3c:	b.eq	417f84 <ferror@plt+0x153f4>  // b.none
  417f40:	ldr	x0, [sp, #16]
  417f44:	add	x0, x0, #0x18
  417f48:	ldr	x0, [x0]
  417f4c:	bl	4176b8 <ferror@plt+0x14b28>
  417f50:	mov	x2, #0x0                   	// #0
  417f54:	mov	x1, x0
  417f58:	ldr	x0, [sp, #24]
  417f5c:	bl	4179f0 <ferror@plt+0x14e60>
  417f60:	str	x0, [sp, #40]
  417f64:	ldr	x0, [sp, #40]
  417f68:	cmp	x0, #0x0
  417f6c:	b.eq	417f8c <ferror@plt+0x153fc>  // b.none
  417f70:	ldr	x2, [sp, #16]
  417f74:	ldr	x1, [sp, #24]
  417f78:	ldr	x0, [sp, #40]
  417f7c:	bl	417c04 <ferror@plt+0x15074>
  417f80:	b	417f90 <ferror@plt+0x15400>
  417f84:	nop
  417f88:	b	417f90 <ferror@plt+0x15400>
  417f8c:	nop
  417f90:	ldp	x29, x30, [sp], #48
  417f94:	ret
  417f98:	stp	x29, x30, [sp, #-32]!
  417f9c:	mov	x29, sp
  417fa0:	str	x0, [sp, #24]
  417fa4:	ldr	x0, [sp, #24]
  417fa8:	bl	417d00 <ferror@plt+0x15170>
  417fac:	mov	w1, #0x1                   	// #1
  417fb0:	ldr	x0, [sp, #24]
  417fb4:	bl	417b20 <ferror@plt+0x14f90>
  417fb8:	nop
  417fbc:	ldp	x29, x30, [sp], #32
  417fc0:	ret
  417fc4:	stp	x29, x30, [sp, #-48]!
  417fc8:	mov	x29, sp
  417fcc:	str	x0, [sp, #40]
  417fd0:	str	x1, [sp, #32]
  417fd4:	str	x2, [sp, #24]
  417fd8:	ldr	x0, [sp, #24]
  417fdc:	add	x0, x0, #0x18
  417fe0:	ldr	x0, [x0]
  417fe4:	cmp	x0, #0x0
  417fe8:	b.eq	41800c <ferror@plt+0x1547c>  // b.none
  417fec:	ldr	x0, [sp, #24]
  417ff0:	add	x0, x0, #0x18
  417ff4:	ldr	x0, [x0]
  417ff8:	bl	4176b8 <ferror@plt+0x14b28>
  417ffc:	mov	x2, x0
  418000:	ldr	x1, [sp, #32]
  418004:	ldr	x0, [sp, #40]
  418008:	bl	417b74 <ferror@plt+0x14fe4>
  41800c:	ldr	x2, [sp, #24]
  418010:	ldr	x1, [sp, #32]
  418014:	ldr	x0, [sp, #40]
  418018:	bl	417d8c <ferror@plt+0x151fc>
  41801c:	nop
  418020:	ldp	x29, x30, [sp], #48
  418024:	ret
  418028:	stp	x29, x30, [sp, #-480]!
  41802c:	mov	x29, sp
  418030:	str	x0, [sp, #24]
  418034:	str	x1, [sp, #16]
  418038:	ldr	x0, [sp, #24]
  41803c:	add	x0, x0, #0x10
  418040:	str	x0, [sp, #472]
  418044:	ldr	x0, [sp, #24]
  418048:	ldrh	w0, [x0, #4]
  41804c:	cmp	w0, #0x10
  418050:	b.eq	41806c <ferror@plt+0x154dc>  // b.none
  418054:	ldr	x0, [sp, #24]
  418058:	ldrh	w0, [x0, #4]
  41805c:	cmp	w0, #0x11
  418060:	b.eq	41806c <ferror@plt+0x154dc>  // b.none
  418064:	mov	w0, #0x0                   	// #0
  418068:	b	418128 <ferror@plt+0x15598>
  41806c:	ldr	x0, [sp, #24]
  418070:	ldr	w0, [x0]
  418074:	cmp	w0, #0x1f
  418078:	b.hi	418084 <ferror@plt+0x154f4>  // b.pmore
  41807c:	mov	w0, #0xffffffff            	// #-1
  418080:	b	418128 <ferror@plt+0x15598>
  418084:	ldr	x0, [sp, #472]
  418088:	ldr	w0, [x0, #4]
  41808c:	bl	417890 <ferror@plt+0x14d00>
  418090:	str	x0, [sp, #464]
  418094:	ldr	x0, [sp, #24]
  418098:	ldrh	w0, [x0, #4]
  41809c:	cmp	w0, #0x11
  4180a0:	b.ne	4180c0 <ferror@plt+0x15530>  // b.any
  4180a4:	ldr	x0, [sp, #464]
  4180a8:	cmp	x0, #0x0
  4180ac:	b.eq	4180b8 <ferror@plt+0x15528>  // b.none
  4180b0:	ldr	x0, [sp, #464]
  4180b4:	bl	417f98 <ferror@plt+0x15408>
  4180b8:	mov	w0, #0x0                   	// #0
  4180bc:	b	418128 <ferror@plt+0x15598>
  4180c0:	ldr	x0, [sp, #472]
  4180c4:	add	x1, x0, #0x10
  4180c8:	ldr	x0, [sp, #24]
  4180cc:	ldr	w0, [x0]
  4180d0:	sub	w0, w0, #0x20
  4180d4:	mov	w2, w0
  4180d8:	add	x0, sp, #0x20
  4180dc:	mov	w4, #0xffff8000            	// #-32768
  4180e0:	mov	w3, w2
  4180e4:	mov	x2, x1
  4180e8:	mov	w1, #0x35                  	// #53
  4180ec:	bl	41e9e4 <ferror@plt+0x1be54>
  4180f0:	ldr	x0, [sp, #464]
  4180f4:	cmp	x0, #0x0
  4180f8:	b.eq	418114 <ferror@plt+0x15584>  // b.none
  4180fc:	add	x0, sp, #0x20
  418100:	mov	x2, x0
  418104:	ldr	x1, [sp, #472]
  418108:	ldr	x0, [sp, #464]
  41810c:	bl	417fc4 <ferror@plt+0x15434>
  418110:	b	418124 <ferror@plt+0x15594>
  418114:	add	x0, sp, #0x20
  418118:	mov	x1, x0
  41811c:	ldr	x0, [sp, #472]
  418120:	bl	417f1c <ferror@plt+0x1538c>
  418124:	mov	w0, #0x0                   	// #0
  418128:	ldp	x29, x30, [sp], #480
  41812c:	ret
  418130:	stp	x29, x30, [sp, #-32]!
  418134:	mov	x29, sp
  418138:	str	w0, [sp, #28]
  41813c:	ldr	w3, [sp, #28]
  418140:	adrp	x0, 423000 <ferror@plt+0x20470>
  418144:	add	x2, x0, #0x590
  418148:	mov	x1, #0x10                  	// #16
  41814c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  418150:	add	x0, x0, #0x6f0
  418154:	bl	4025e0 <snprintf@plt>
  418158:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41815c:	add	x0, x0, #0x6f0
  418160:	ldp	x29, x30, [sp], #32
  418164:	ret
  418168:	stp	x29, x30, [sp, #-48]!
  41816c:	mov	x29, sp
  418170:	str	x0, [sp, #24]
  418174:	add	x0, sp, #0x2c
  418178:	mov	x2, x0
  41817c:	adrp	x0, 423000 <ferror@plt+0x20470>
  418180:	add	x1, x0, #0x590
  418184:	ldr	x0, [sp, #24]
  418188:	bl	402a80 <__isoc99_sscanf@plt>
  41818c:	cmp	w0, #0x1
  418190:	b.eq	41819c <ferror@plt+0x1560c>  // b.none
  418194:	mov	w0, #0x0                   	// #0
  418198:	b	4181a0 <ferror@plt+0x15610>
  41819c:	ldr	w0, [sp, #44]
  4181a0:	ldp	x29, x30, [sp], #48
  4181a4:	ret
  4181a8:	sub	sp, sp, #0x4a0
  4181ac:	stp	x29, x30, [sp]
  4181b0:	mov	x29, sp
  4181b4:	str	x19, [sp, #16]
  4181b8:	str	x0, [sp, #40]
  4181bc:	str	w1, [sp, #36]
  4181c0:	add	x0, sp, #0x70
  4181c4:	mov	x1, #0x420                 	// #1056
  4181c8:	mov	x2, x1
  4181cc:	mov	w1, #0x0                   	// #0
  4181d0:	bl	4026e0 <memset@plt>
  4181d4:	mov	w0, #0x20                  	// #32
  4181d8:	str	w0, [sp, #112]
  4181dc:	mov	w0, #0x12                  	// #18
  4181e0:	strh	w0, [sp, #116]
  4181e4:	mov	w0, #0x1                   	// #1
  4181e8:	strh	w0, [sp, #118]
  4181ec:	ldr	w0, [sp, #36]
  4181f0:	str	w0, [sp, #132]
  4181f4:	mov	w0, #0x9                   	// #9
  4181f8:	str	w0, [sp, #1176]
  4181fc:	stp	xzr, xzr, [sp, #56]
  418200:	stp	xzr, xzr, [sp, #72]
  418204:	stp	xzr, xzr, [sp, #88]
  418208:	str	xzr, [sp, #104]
  41820c:	str	wzr, [sp, #1180]
  418210:	add	x0, sp, #0x38
  418214:	mov	w1, #0x0                   	// #0
  418218:	bl	41bc80 <ferror@plt+0x190f0>
  41821c:	cmp	w0, #0x0
  418220:	b.ge	41822c <ferror@plt+0x1569c>  // b.tcont
  418224:	mov	w0, #0x0                   	// #0
  418228:	b	4182f8 <ferror@plt+0x15768>
  41822c:	add	x0, sp, #0x70
  418230:	ldr	w3, [sp, #1176]
  418234:	mov	w2, #0x1d                  	// #29
  418238:	mov	w1, #0x420                 	// #1056
  41823c:	bl	41e1a0 <ferror@plt+0x1b610>
  418240:	ldr	x0, [sp, #40]
  418244:	cmp	x0, #0x0
  418248:	b.eq	418290 <ferror@plt+0x15700>  // b.none
  41824c:	ldr	x0, [sp, #40]
  418250:	bl	413a88 <ferror@plt+0x10ef8>
  418254:	cmp	w0, #0x0
  418258:	b.ne	418264 <ferror@plt+0x156d4>  // b.any
  41825c:	mov	w19, #0x3                   	// #3
  418260:	b	418268 <ferror@plt+0x156d8>
  418264:	mov	w19, #0x35                  	// #53
  418268:	ldr	x0, [sp, #40]
  41826c:	bl	402460 <strlen@plt>
  418270:	add	w0, w0, #0x1
  418274:	mov	w1, w0
  418278:	add	x0, sp, #0x70
  41827c:	mov	w4, w1
  418280:	ldr	x3, [sp, #40]
  418284:	mov	w2, w19
  418288:	mov	w1, #0x420                 	// #1056
  41828c:	bl	41e25c <ferror@plt+0x1b6cc>
  418290:	add	x2, sp, #0x30
  418294:	add	x1, sp, #0x70
  418298:	add	x0, sp, #0x38
  41829c:	bl	41d99c <ferror@plt+0x1ae0c>
  4182a0:	cmp	w0, #0x0
  4182a4:	b.lt	4182e8 <ferror@plt+0x15758>  // b.tstop
  4182a8:	ldr	x0, [sp, #48]
  4182ac:	mov	x1, #0x0                   	// #0
  4182b0:	bl	418028 <ferror@plt+0x15498>
  4182b4:	str	w0, [sp, #1180]
  4182b8:	ldr	w0, [sp, #1180]
  4182bc:	cmp	w0, #0x0
  4182c0:	b.ne	4182dc <ferror@plt+0x1574c>  // b.any
  4182c4:	ldr	x0, [sp, #48]
  4182c8:	add	x0, x0, #0x10
  4182cc:	str	x0, [sp, #1168]
  4182d0:	ldr	x0, [sp, #1168]
  4182d4:	ldr	w0, [x0, #4]
  4182d8:	str	w0, [sp, #1180]
  4182dc:	ldr	x0, [sp, #48]
  4182e0:	bl	4028e0 <free@plt>
  4182e4:	b	4182ec <ferror@plt+0x1575c>
  4182e8:	nop
  4182ec:	add	x0, sp, #0x38
  4182f0:	bl	41b9d8 <ferror@plt+0x18e48>
  4182f4:	ldr	w0, [sp, #1180]
  4182f8:	ldr	x19, [sp, #16]
  4182fc:	ldp	x29, x30, [sp]
  418300:	add	sp, sp, #0x4a0
  418304:	ret
  418308:	stp	x29, x30, [sp, #-48]!
  41830c:	mov	x29, sp
  418310:	str	w0, [sp, #28]
  418314:	ldr	w0, [sp, #28]
  418318:	cmp	w0, #0x0
  41831c:	b.ne	41832c <ferror@plt+0x1579c>  // b.any
  418320:	adrp	x0, 423000 <ferror@plt+0x20470>
  418324:	add	x0, x0, #0x598
  418328:	b	4183d0 <ferror@plt+0x15840>
  41832c:	ldr	w0, [sp, #28]
  418330:	bl	417890 <ferror@plt+0x14d00>
  418334:	str	x0, [sp, #40]
  418338:	ldr	x0, [sp, #40]
  41833c:	cmp	x0, #0x0
  418340:	b.eq	418350 <ferror@plt+0x157c0>  // b.none
  418344:	ldr	x0, [sp, #40]
  418348:	add	x0, x0, #0x40
  41834c:	b	4183d0 <ferror@plt+0x15840>
  418350:	ldr	w0, [sp, #28]
  418354:	mov	w1, w0
  418358:	mov	x0, #0x0                   	// #0
  41835c:	bl	4181a8 <ferror@plt+0x15618>
  418360:	mov	w1, w0
  418364:	ldr	w0, [sp, #28]
  418368:	cmp	w0, w1
  41836c:	b.ne	418394 <ferror@plt+0x15804>  // b.any
  418370:	ldr	w0, [sp, #28]
  418374:	bl	417890 <ferror@plt+0x14d00>
  418378:	str	x0, [sp, #40]
  41837c:	ldr	x0, [sp, #40]
  418380:	cmp	x0, #0x0
  418384:	b.eq	418394 <ferror@plt+0x15804>  // b.none
  418388:	ldr	x0, [sp, #40]
  41838c:	add	x0, x0, #0x40
  418390:	b	4183d0 <ferror@plt+0x15840>
  418394:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  418398:	add	x1, x0, #0x700
  41839c:	ldr	w0, [sp, #28]
  4183a0:	bl	4026d0 <if_indextoname@plt>
  4183a4:	cmp	x0, #0x0
  4183a8:	b.ne	4183c8 <ferror@plt+0x15838>  // b.any
  4183ac:	ldr	w3, [sp, #28]
  4183b0:	adrp	x0, 423000 <ferror@plt+0x20470>
  4183b4:	add	x2, x0, #0x590
  4183b8:	mov	x1, #0x10                  	// #16
  4183bc:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4183c0:	add	x0, x0, #0x700
  4183c4:	bl	4025e0 <snprintf@plt>
  4183c8:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4183cc:	add	x0, x0, #0x700
  4183d0:	ldp	x29, x30, [sp], #48
  4183d4:	ret
  4183d8:	stp	x29, x30, [sp, #-48]!
  4183dc:	mov	x29, sp
  4183e0:	str	w0, [sp, #28]
  4183e4:	ldr	w0, [sp, #28]
  4183e8:	cmp	w0, #0x0
  4183ec:	b.ne	4183f8 <ferror@plt+0x15868>  // b.any
  4183f0:	mov	w0, #0xffffffff            	// #-1
  4183f4:	b	418420 <ferror@plt+0x15890>
  4183f8:	ldr	w0, [sp, #28]
  4183fc:	bl	417890 <ferror@plt+0x14d00>
  418400:	str	x0, [sp, #40]
  418404:	ldr	x0, [sp, #40]
  418408:	cmp	x0, #0x0
  41840c:	b.eq	41841c <ferror@plt+0x1588c>  // b.none
  418410:	ldr	x0, [sp, #40]
  418414:	ldrh	w0, [x0, #40]
  418418:	b	418420 <ferror@plt+0x15890>
  41841c:	mov	w0, #0xffffffff            	// #-1
  418420:	ldp	x29, x30, [sp], #48
  418424:	ret
  418428:	stp	x29, x30, [sp, #-48]!
  41842c:	mov	x29, sp
  418430:	str	w0, [sp, #28]
  418434:	ldr	w0, [sp, #28]
  418438:	cmp	w0, #0x0
  41843c:	b.ne	418448 <ferror@plt+0x158b8>  // b.any
  418440:	mov	w0, #0x0                   	// #0
  418444:	b	418470 <ferror@plt+0x158e0>
  418448:	ldr	w0, [sp, #28]
  41844c:	bl	417890 <ferror@plt+0x14d00>
  418450:	str	x0, [sp, #40]
  418454:	ldr	x0, [sp, #40]
  418458:	cmp	x0, #0x0
  41845c:	b.eq	41846c <ferror@plt+0x158dc>  // b.none
  418460:	ldr	x0, [sp, #40]
  418464:	ldr	w0, [x0, #32]
  418468:	b	418470 <ferror@plt+0x158e0>
  41846c:	mov	w0, #0xffffffff            	// #-1
  418470:	ldp	x29, x30, [sp], #48
  418474:	ret
  418478:	stp	x29, x30, [sp, #-48]!
  41847c:	mov	x29, sp
  418480:	str	x0, [sp, #24]
  418484:	ldr	x0, [sp, #24]
  418488:	cmp	x0, #0x0
  41848c:	b.ne	418498 <ferror@plt+0x15908>  // b.any
  418490:	mov	w0, #0x0                   	// #0
  418494:	b	418500 <ferror@plt+0x15970>
  418498:	ldr	x0, [sp, #24]
  41849c:	bl	417964 <ferror@plt+0x14dd4>
  4184a0:	str	x0, [sp, #32]
  4184a4:	ldr	x0, [sp, #32]
  4184a8:	cmp	x0, #0x0
  4184ac:	b.eq	4184bc <ferror@plt+0x1592c>  // b.none
  4184b0:	ldr	x0, [sp, #32]
  4184b4:	ldr	w0, [x0, #36]
  4184b8:	b	418500 <ferror@plt+0x15970>
  4184bc:	mov	w1, #0x0                   	// #0
  4184c0:	ldr	x0, [sp, #24]
  4184c4:	bl	4181a8 <ferror@plt+0x15618>
  4184c8:	str	w0, [sp, #44]
  4184cc:	ldr	w0, [sp, #44]
  4184d0:	cmp	w0, #0x0
  4184d4:	b.ne	4184e4 <ferror@plt+0x15954>  // b.any
  4184d8:	ldr	x0, [sp, #24]
  4184dc:	bl	402a50 <if_nametoindex@plt>
  4184e0:	str	w0, [sp, #44]
  4184e4:	ldr	w0, [sp, #44]
  4184e8:	cmp	w0, #0x0
  4184ec:	b.ne	4184fc <ferror@plt+0x1596c>  // b.any
  4184f0:	ldr	x0, [sp, #24]
  4184f4:	bl	418168 <ferror@plt+0x155d8>
  4184f8:	str	w0, [sp, #44]
  4184fc:	ldr	w0, [sp, #44]
  418500:	ldp	x29, x30, [sp], #48
  418504:	ret
  418508:	stp	x29, x30, [sp, #-48]!
  41850c:	mov	x29, sp
  418510:	str	w0, [sp, #28]
  418514:	ldr	w0, [sp, #28]
  418518:	bl	417890 <ferror@plt+0x14d00>
  41851c:	str	x0, [sp, #40]
  418520:	ldr	x0, [sp, #40]
  418524:	cmp	x0, #0x0
  418528:	b.eq	41854c <ferror@plt+0x159bc>  // b.none
  41852c:	ldr	x0, [sp, #40]
  418530:	bl	4177e0 <ferror@plt+0x14c50>
  418534:	ldr	x0, [sp, #40]
  418538:	add	x0, x0, #0x10
  41853c:	bl	4177e0 <ferror@plt+0x14c50>
  418540:	ldr	x0, [sp, #40]
  418544:	bl	4028e0 <free@plt>
  418548:	b	418550 <ferror@plt+0x159c0>
  41854c:	nop
  418550:	ldp	x29, x30, [sp], #48
  418554:	ret
  418558:	stp	x29, x30, [sp, #-32]!
  41855c:	mov	x29, sp
  418560:	str	x0, [sp, #24]
  418564:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  418568:	add	x0, x0, #0x710
  41856c:	ldr	w0, [x0]
  418570:	cmp	w0, #0x0
  418574:	b.ne	418600 <ferror@plt+0x15a70>  // b.any
  418578:	mov	w1, #0x0                   	// #0
  41857c:	ldr	x0, [sp, #24]
  418580:	bl	41c45c <ferror@plt+0x198cc>
  418584:	cmp	w0, #0x0
  418588:	b.ge	4185a0 <ferror@plt+0x15a10>  // b.tcont
  41858c:	adrp	x0, 423000 <ferror@plt+0x20470>
  418590:	add	x0, x0, #0x5a0
  418594:	bl	402490 <perror@plt>
  418598:	mov	w0, #0x1                   	// #1
  41859c:	bl	402470 <exit@plt>
  4185a0:	mov	w3, #0x0                   	// #0
  4185a4:	mov	x2, #0x0                   	// #0
  4185a8:	adrp	x0, 438000 <ferror@plt+0x35470>
  4185ac:	ldr	x1, [x0, #4000]
  4185b0:	ldr	x0, [sp, #24]
  4185b4:	bl	41d304 <ferror@plt+0x1a774>
  4185b8:	cmp	w0, #0x0
  4185bc:	b.ge	4185ec <ferror@plt+0x15a5c>  // b.tcont
  4185c0:	adrp	x0, 438000 <ferror@plt+0x35470>
  4185c4:	ldr	x0, [x0, #3984]
  4185c8:	ldr	x0, [x0]
  4185cc:	mov	x3, x0
  4185d0:	mov	x2, #0x10                  	// #16
  4185d4:	mov	x1, #0x1                   	// #1
  4185d8:	adrp	x0, 423000 <ferror@plt+0x20470>
  4185dc:	add	x0, x0, #0x5c0
  4185e0:	bl	402950 <fwrite@plt>
  4185e4:	mov	w0, #0x1                   	// #1
  4185e8:	bl	402470 <exit@plt>
  4185ec:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4185f0:	add	x0, x0, #0x710
  4185f4:	mov	w1, #0x1                   	// #1
  4185f8:	str	w1, [x0]
  4185fc:	b	418604 <ferror@plt+0x15a74>
  418600:	nop
  418604:	ldp	x29, x30, [sp], #32
  418608:	ret
  41860c:	stp	x29, x30, [sp, #-48]!
  418610:	mov	x29, sp
  418614:	strh	w0, [sp, #30]
  418618:	str	x1, [sp, #16]
  41861c:	str	w2, [sp, #24]
  418620:	ldrh	w0, [sp, #30]
  418624:	bl	402650 <ntohs@plt>
  418628:	strh	w0, [sp, #30]
  41862c:	str	wzr, [sp, #44]
  418630:	b	418680 <ferror@plt+0x15af0>
  418634:	adrp	x0, 438000 <ferror@plt+0x35470>
  418638:	add	x1, x0, #0x9c8
  41863c:	ldrsw	x0, [sp, #44]
  418640:	lsl	x0, x0, #4
  418644:	add	x0, x1, x0
  418648:	ldr	w1, [x0]
  41864c:	ldrh	w0, [sp, #30]
  418650:	cmp	w1, w0
  418654:	b.ne	418674 <ferror@plt+0x15ae4>  // b.any
  418658:	adrp	x0, 438000 <ferror@plt+0x35470>
  41865c:	add	x1, x0, #0x9c8
  418660:	ldrsw	x0, [sp, #44]
  418664:	lsl	x0, x0, #4
  418668:	add	x0, x1, x0
  41866c:	ldr	x0, [x0, #8]
  418670:	b	4186c0 <ferror@plt+0x15b30>
  418674:	ldr	w0, [sp, #44]
  418678:	add	w0, w0, #0x1
  41867c:	str	w0, [sp, #44]
  418680:	adrp	x0, 438000 <ferror@plt+0x35470>
  418684:	ldr	x0, [x0, #4008]
  418688:	ldr	w0, [x0]
  41868c:	cmp	w0, #0x0
  418690:	b.ne	4186a0 <ferror@plt+0x15b10>  // b.any
  418694:	ldr	w0, [sp, #44]
  418698:	cmp	w0, #0x32
  41869c:	b.ls	418634 <ferror@plt+0x15aa4>  // b.plast
  4186a0:	ldrsw	x1, [sp, #24]
  4186a4:	ldrh	w0, [sp, #30]
  4186a8:	mov	w3, w0
  4186ac:	adrp	x0, 423000 <ferror@plt+0x20470>
  4186b0:	add	x2, x0, #0x788
  4186b4:	ldr	x0, [sp, #16]
  4186b8:	bl	4025e0 <snprintf@plt>
  4186bc:	ldr	x0, [sp, #16]
  4186c0:	ldp	x29, x30, [sp], #48
  4186c4:	ret
  4186c8:	stp	x29, x30, [sp, #-48]!
  4186cc:	mov	x29, sp
  4186d0:	str	x0, [sp, #24]
  4186d4:	str	x1, [sp, #16]
  4186d8:	str	wzr, [sp, #44]
  4186dc:	b	418748 <ferror@plt+0x15bb8>
  4186e0:	adrp	x0, 438000 <ferror@plt+0x35470>
  4186e4:	add	x1, x0, #0x9c8
  4186e8:	ldrsw	x0, [sp, #44]
  4186ec:	lsl	x0, x0, #4
  4186f0:	add	x0, x1, x0
  4186f4:	ldr	x0, [x0, #8]
  4186f8:	ldr	x1, [sp, #16]
  4186fc:	bl	402730 <strcasecmp@plt>
  418700:	cmp	w0, #0x0
  418704:	b.ne	41873c <ferror@plt+0x15bac>  // b.any
  418708:	adrp	x0, 438000 <ferror@plt+0x35470>
  41870c:	add	x1, x0, #0x9c8
  418710:	ldrsw	x0, [sp, #44]
  418714:	lsl	x0, x0, #4
  418718:	add	x0, x1, x0
  41871c:	ldr	w0, [x0]
  418720:	and	w0, w0, #0xffff
  418724:	bl	402750 <htons@plt>
  418728:	and	w1, w0, #0xffff
  41872c:	ldr	x0, [sp, #24]
  418730:	strh	w1, [x0]
  418734:	mov	w0, #0x0                   	// #0
  418738:	b	418778 <ferror@plt+0x15be8>
  41873c:	ldr	w0, [sp, #44]
  418740:	add	w0, w0, #0x1
  418744:	str	w0, [sp, #44]
  418748:	ldr	w0, [sp, #44]
  41874c:	cmp	w0, #0x32
  418750:	b.ls	4186e0 <ferror@plt+0x15b50>  // b.plast
  418754:	mov	w2, #0x0                   	// #0
  418758:	ldr	x1, [sp, #16]
  41875c:	ldr	x0, [sp, #24]
  418760:	bl	412bd0 <ferror@plt+0x10040>
  418764:	cmp	w0, #0x0
  418768:	b.eq	418774 <ferror@plt+0x15be4>  // b.none
  41876c:	mov	w0, #0xffffffff            	// #-1
  418770:	b	418778 <ferror@plt+0x15be8>
  418774:	mov	w0, #0x0                   	// #0
  418778:	ldp	x29, x30, [sp], #48
  41877c:	ret
  418780:	stp	x29, x30, [sp, #-64]!
  418784:	mov	x29, sp
  418788:	str	x0, [sp, #40]
  41878c:	str	w1, [sp, #36]
  418790:	str	w2, [sp, #32]
  418794:	str	x3, [sp, #24]
  418798:	str	w4, [sp, #20]
  41879c:	ldr	w0, [sp, #36]
  4187a0:	cmp	w0, #0x4
  4187a4:	b.ne	4187e8 <ferror@plt+0x15c58>  // b.any
  4187a8:	ldr	w0, [sp, #32]
  4187ac:	cmp	w0, #0x300
  4187b0:	b.eq	4187cc <ferror@plt+0x15c3c>  // b.none
  4187b4:	ldr	w0, [sp, #32]
  4187b8:	cmp	w0, #0x308
  4187bc:	b.eq	4187cc <ferror@plt+0x15c3c>  // b.none
  4187c0:	ldr	w0, [sp, #32]
  4187c4:	cmp	w0, #0x30a
  4187c8:	b.ne	4187e8 <ferror@plt+0x15c58>  // b.any
  4187cc:	ldr	w0, [sp, #20]
  4187d0:	mov	w3, w0
  4187d4:	ldr	x2, [sp, #24]
  4187d8:	ldr	x1, [sp, #40]
  4187dc:	mov	w0, #0x2                   	// #2
  4187e0:	bl	402b70 <inet_ntop@plt>
  4187e4:	b	4188dc <ferror@plt+0x15d4c>
  4187e8:	ldr	w0, [sp, #36]
  4187ec:	cmp	w0, #0x10
  4187f0:	b.ne	418828 <ferror@plt+0x15c98>  // b.any
  4187f4:	ldr	w0, [sp, #32]
  4187f8:	cmp	w0, #0x301
  4187fc:	b.eq	41880c <ferror@plt+0x15c7c>  // b.none
  418800:	ldr	w0, [sp, #32]
  418804:	cmp	w0, #0x337
  418808:	b.ne	418828 <ferror@plt+0x15c98>  // b.any
  41880c:	ldr	w0, [sp, #20]
  418810:	mov	w3, w0
  418814:	ldr	x2, [sp, #24]
  418818:	ldr	x1, [sp, #40]
  41881c:	mov	w0, #0xa                   	// #10
  418820:	bl	402b70 <inet_ntop@plt>
  418824:	b	4188dc <ferror@plt+0x15d4c>
  418828:	ldrsw	x1, [sp, #20]
  41882c:	ldr	x0, [sp, #40]
  418830:	ldrb	w0, [x0]
  418834:	mov	w3, w0
  418838:	adrp	x0, 423000 <ferror@plt+0x20470>
  41883c:	add	x2, x0, #0x790
  418840:	ldr	x0, [sp, #24]
  418844:	bl	4025e0 <snprintf@plt>
  418848:	mov	w0, #0x1                   	// #1
  41884c:	str	w0, [sp, #60]
  418850:	mov	w0, #0x2                   	// #2
  418854:	str	w0, [sp, #56]
  418858:	b	4188b8 <ferror@plt+0x15d28>
  41885c:	ldrsw	x0, [sp, #56]
  418860:	ldr	x1, [sp, #24]
  418864:	add	x4, x1, x0
  418868:	ldr	w1, [sp, #20]
  41886c:	ldr	w0, [sp, #56]
  418870:	sub	w0, w1, w0
  418874:	sxtw	x5, w0
  418878:	ldrsw	x0, [sp, #60]
  41887c:	ldr	x1, [sp, #40]
  418880:	add	x0, x1, x0
  418884:	ldrb	w0, [x0]
  418888:	mov	w3, w0
  41888c:	adrp	x0, 423000 <ferror@plt+0x20470>
  418890:	add	x2, x0, #0x798
  418894:	mov	x1, x5
  418898:	mov	x0, x4
  41889c:	bl	4025e0 <snprintf@plt>
  4188a0:	ldr	w0, [sp, #60]
  4188a4:	add	w0, w0, #0x1
  4188a8:	str	w0, [sp, #60]
  4188ac:	ldr	w0, [sp, #56]
  4188b0:	add	w0, w0, #0x3
  4188b4:	str	w0, [sp, #56]
  4188b8:	ldr	w1, [sp, #60]
  4188bc:	ldr	w0, [sp, #36]
  4188c0:	cmp	w1, w0
  4188c4:	b.ge	4188d8 <ferror@plt+0x15d48>  // b.tcont
  4188c8:	ldr	w1, [sp, #56]
  4188cc:	ldr	w0, [sp, #20]
  4188d0:	cmp	w1, w0
  4188d4:	b.lt	41885c <ferror@plt+0x15ccc>  // b.tstop
  4188d8:	ldr	x0, [sp, #24]
  4188dc:	ldp	x29, x30, [sp], #64
  4188e0:	ret
  4188e4:	stp	x29, x30, [sp, #-336]!
  4188e8:	mov	x29, sp
  4188ec:	str	x0, [sp, #40]
  4188f0:	str	w1, [sp, #36]
  4188f4:	str	x2, [sp, #24]
  4188f8:	mov	w1, #0x2e                  	// #46
  4188fc:	ldr	x0, [sp, #24]
  418900:	bl	402930 <strchr@plt>
  418904:	cmp	x0, #0x0
  418908:	b.eq	418974 <ferror@plt+0x15de4>  // b.none
  41890c:	add	x0, sp, #0x30
  418910:	mov	w2, #0x2                   	// #2
  418914:	ldr	x1, [sp, #24]
  418918:	bl	4132f0 <ferror@plt+0x10760>
  41891c:	cmp	w0, #0x0
  418920:	b.eq	41894c <ferror@plt+0x15dbc>  // b.none
  418924:	adrp	x0, 438000 <ferror@plt+0x35470>
  418928:	ldr	x0, [x0, #3984]
  41892c:	ldr	x3, [x0]
  418930:	ldr	x2, [sp, #24]
  418934:	adrp	x0, 423000 <ferror@plt+0x20470>
  418938:	add	x1, x0, #0x7a0
  41893c:	mov	x0, x3
  418940:	bl	402b50 <fprintf@plt>
  418944:	mov	w0, #0xffffffff            	// #-1
  418948:	b	418a8c <ferror@plt+0x15efc>
  41894c:	ldr	w0, [sp, #36]
  418950:	cmp	w0, #0x3
  418954:	b.gt	418960 <ferror@plt+0x15dd0>
  418958:	mov	w0, #0xffffffff            	// #-1
  41895c:	b	418a8c <ferror@plt+0x15efc>
  418960:	ldr	w1, [sp, #56]
  418964:	ldr	x0, [sp, #40]
  418968:	str	w1, [x0]
  41896c:	mov	w0, #0x4                   	// #4
  418970:	b	418a8c <ferror@plt+0x15efc>
  418974:	str	wzr, [sp, #332]
  418978:	b	418a6c <ferror@plt+0x15edc>
  41897c:	mov	w1, #0x3a                  	// #58
  418980:	ldr	x0, [sp, #24]
  418984:	bl	402930 <strchr@plt>
  418988:	str	x0, [sp, #320]
  41898c:	ldr	x0, [sp, #320]
  418990:	cmp	x0, #0x0
  418994:	b.eq	4189ac <ferror@plt+0x15e1c>  // b.none
  418998:	ldr	x0, [sp, #320]
  41899c:	strb	wzr, [x0]
  4189a0:	ldr	x0, [sp, #320]
  4189a4:	add	x0, x0, #0x1
  4189a8:	str	x0, [sp, #320]
  4189ac:	add	x0, sp, #0x13c
  4189b0:	mov	x2, x0
  4189b4:	adrp	x0, 423000 <ferror@plt+0x20470>
  4189b8:	add	x1, x0, #0x7c0
  4189bc:	ldr	x0, [sp, #24]
  4189c0:	bl	402a80 <__isoc99_sscanf@plt>
  4189c4:	cmp	w0, #0x1
  4189c8:	b.eq	4189f4 <ferror@plt+0x15e64>  // b.none
  4189cc:	adrp	x0, 438000 <ferror@plt+0x35470>
  4189d0:	ldr	x0, [x0, #3984]
  4189d4:	ldr	x3, [x0]
  4189d8:	ldr	x2, [sp, #24]
  4189dc:	adrp	x0, 423000 <ferror@plt+0x20470>
  4189e0:	add	x1, x0, #0x7a0
  4189e4:	mov	x0, x3
  4189e8:	bl	402b50 <fprintf@plt>
  4189ec:	mov	w0, #0xffffffff            	// #-1
  4189f0:	b	418a8c <ferror@plt+0x15efc>
  4189f4:	ldr	w0, [sp, #316]
  4189f8:	cmp	w0, #0x0
  4189fc:	b.lt	418a0c <ferror@plt+0x15e7c>  // b.tstop
  418a00:	ldr	w0, [sp, #316]
  418a04:	cmp	w0, #0xff
  418a08:	b.le	418a34 <ferror@plt+0x15ea4>
  418a0c:	adrp	x0, 438000 <ferror@plt+0x35470>
  418a10:	ldr	x0, [x0, #3984]
  418a14:	ldr	x3, [x0]
  418a18:	ldr	x2, [sp, #24]
  418a1c:	adrp	x0, 423000 <ferror@plt+0x20470>
  418a20:	add	x1, x0, #0x7a0
  418a24:	mov	x0, x3
  418a28:	bl	402b50 <fprintf@plt>
  418a2c:	mov	w0, #0xffffffff            	// #-1
  418a30:	b	418a8c <ferror@plt+0x15efc>
  418a34:	ldr	w2, [sp, #316]
  418a38:	ldrsw	x0, [sp, #332]
  418a3c:	ldr	x1, [sp, #40]
  418a40:	add	x0, x1, x0
  418a44:	and	w1, w2, #0xff
  418a48:	strb	w1, [x0]
  418a4c:	ldr	x0, [sp, #320]
  418a50:	cmp	x0, #0x0
  418a54:	b.eq	418a80 <ferror@plt+0x15ef0>  // b.none
  418a58:	ldr	x0, [sp, #320]
  418a5c:	str	x0, [sp, #24]
  418a60:	ldr	w0, [sp, #332]
  418a64:	add	w0, w0, #0x1
  418a68:	str	w0, [sp, #332]
  418a6c:	ldr	w1, [sp, #332]
  418a70:	ldr	w0, [sp, #36]
  418a74:	cmp	w1, w0
  418a78:	b.lt	41897c <ferror@plt+0x15dec>  // b.tstop
  418a7c:	b	418a84 <ferror@plt+0x15ef4>
  418a80:	nop
  418a84:	ldr	w0, [sp, #332]
  418a88:	add	w0, w0, #0x1
  418a8c:	ldp	x29, x30, [sp], #336
  418a90:	ret
  418a94:	stp	x29, x30, [sp, #-48]!
  418a98:	mov	x29, sp
  418a9c:	str	w0, [sp, #28]
  418aa0:	str	x1, [sp, #16]
  418aa4:	str	w2, [sp, #24]
  418aa8:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  418aac:	add	x0, x0, #0xe48
  418ab0:	ldr	w0, [x0]
  418ab4:	ldr	w1, [sp, #28]
  418ab8:	cmp	w1, w0
  418abc:	b.ne	418ad0 <ferror@plt+0x15f40>  // b.any
  418ac0:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  418ac4:	add	x0, x0, #0x718
  418ac8:	ldr	x0, [x0]
  418acc:	b	418b8c <ferror@plt+0x15ffc>
  418ad0:	ldr	w0, [sp, #28]
  418ad4:	bl	4029b0 <getprotobynumber@plt>
  418ad8:	str	x0, [sp, #40]
  418adc:	ldr	x0, [sp, #40]
  418ae0:	cmp	x0, #0x0
  418ae4:	b.eq	418b70 <ferror@plt+0x15fe0>  // b.none
  418ae8:	adrp	x0, 438000 <ferror@plt+0x35470>
  418aec:	ldr	x0, [x0, #4008]
  418af0:	ldr	w0, [x0]
  418af4:	cmp	w0, #0x0
  418af8:	b.ne	418b70 <ferror@plt+0x15fe0>  // b.any
  418afc:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  418b00:	add	x0, x0, #0xe48
  418b04:	ldr	w0, [x0]
  418b08:	cmn	w0, #0x1
  418b0c:	b.eq	418b20 <ferror@plt+0x15f90>  // b.none
  418b10:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  418b14:	add	x0, x0, #0x718
  418b18:	ldr	x0, [x0]
  418b1c:	bl	4028e0 <free@plt>
  418b20:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  418b24:	add	x0, x0, #0xe48
  418b28:	ldr	w1, [sp, #28]
  418b2c:	str	w1, [x0]
  418b30:	ldr	x0, [sp, #40]
  418b34:	ldr	x0, [x0]
  418b38:	bl	402770 <strdup@plt>
  418b3c:	mov	x1, x0
  418b40:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  418b44:	add	x0, x0, #0x718
  418b48:	str	x1, [x0]
  418b4c:	ldr	x0, [sp, #40]
  418b50:	ldr	x0, [x0]
  418b54:	ldrsw	x1, [sp, #24]
  418b58:	mov	x2, x1
  418b5c:	mov	x1, x0
  418b60:	ldr	x0, [sp, #16]
  418b64:	bl	4155ac <ferror@plt+0x12a1c>
  418b68:	ldr	x0, [sp, #16]
  418b6c:	b	418b8c <ferror@plt+0x15ffc>
  418b70:	ldrsw	x1, [sp, #24]
  418b74:	ldr	w3, [sp, #28]
  418b78:	adrp	x0, 423000 <ferror@plt+0x20470>
  418b7c:	add	x2, x0, #0x7c8
  418b80:	ldr	x0, [sp, #16]
  418b84:	bl	4025e0 <snprintf@plt>
  418b88:	ldr	x0, [sp, #16]
  418b8c:	ldp	x29, x30, [sp], #48
  418b90:	ret
  418b94:	stp	x29, x30, [sp, #-48]!
  418b98:	mov	x29, sp
  418b9c:	str	x0, [sp, #24]
  418ba0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  418ba4:	add	x0, x0, #0xe4c
  418ba8:	ldr	w0, [x0]
  418bac:	cmn	w0, #0x1
  418bb0:	b.eq	418be0 <ferror@plt+0x16050>  // b.none
  418bb4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  418bb8:	add	x0, x0, #0x720
  418bbc:	ldr	x0, [x0]
  418bc0:	ldr	x1, [sp, #24]
  418bc4:	bl	402860 <strcmp@plt>
  418bc8:	cmp	w0, #0x0
  418bcc:	b.ne	418be0 <ferror@plt+0x16050>  // b.any
  418bd0:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  418bd4:	add	x0, x0, #0xe4c
  418bd8:	ldr	w0, [x0]
  418bdc:	b	418c7c <ferror@plt+0x160ec>
  418be0:	add	x0, sp, #0x27
  418be4:	mov	w2, #0xa                   	// #10
  418be8:	ldr	x1, [sp, #24]
  418bec:	bl	412834 <ferror@plt+0xfca4>
  418bf0:	cmp	w0, #0x0
  418bf4:	b.ne	418c00 <ferror@plt+0x16070>  // b.any
  418bf8:	ldrb	w0, [sp, #39]
  418bfc:	b	418c7c <ferror@plt+0x160ec>
  418c00:	ldr	x0, [sp, #24]
  418c04:	bl	4025c0 <getprotobyname@plt>
  418c08:	str	x0, [sp, #40]
  418c0c:	ldr	x0, [sp, #40]
  418c10:	cmp	x0, #0x0
  418c14:	b.eq	418c78 <ferror@plt+0x160e8>  // b.none
  418c18:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  418c1c:	add	x0, x0, #0xe4c
  418c20:	ldr	w0, [x0]
  418c24:	cmn	w0, #0x1
  418c28:	b.eq	418c3c <ferror@plt+0x160ac>  // b.none
  418c2c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  418c30:	add	x0, x0, #0x720
  418c34:	ldr	x0, [x0]
  418c38:	bl	4028e0 <free@plt>
  418c3c:	ldr	x0, [sp, #40]
  418c40:	ldr	w1, [x0, #16]
  418c44:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  418c48:	add	x0, x0, #0xe4c
  418c4c:	str	w1, [x0]
  418c50:	ldr	x0, [sp, #40]
  418c54:	ldr	x0, [x0]
  418c58:	bl	402770 <strdup@plt>
  418c5c:	mov	x1, x0
  418c60:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  418c64:	add	x0, x0, #0x720
  418c68:	str	x1, [x0]
  418c6c:	ldr	x0, [sp, #40]
  418c70:	ldr	w0, [x0, #16]
  418c74:	b	418c7c <ferror@plt+0x160ec>
  418c78:	mov	w0, #0xffffffff            	// #-1
  418c7c:	ldp	x29, x30, [sp], #48
  418c80:	ret
  418c84:	mov	x12, #0x2150                	// #8528
  418c88:	sub	sp, sp, x12
  418c8c:	stp	x29, x30, [sp]
  418c90:	mov	x29, sp
  418c94:	str	x19, [sp, #16]
  418c98:	str	x0, [sp, #40]
  418c9c:	ldr	x0, [sp, #40]
  418ca0:	bl	402460 <strlen@plt>
  418ca4:	cmp	x0, #0xfe
  418ca8:	b.hi	418e28 <ferror@plt+0x16298>  // b.pmore
  418cac:	add	x5, sp, #0x2, lsl #12
  418cb0:	add	x5, x5, #0x30
  418cb4:	ldr	x4, [sp, #40]
  418cb8:	adrp	x0, 423000 <ferror@plt+0x20470>
  418cbc:	add	x3, x0, #0x7d8
  418cc0:	adrp	x0, 423000 <ferror@plt+0x20470>
  418cc4:	add	x2, x0, #0x7e8
  418cc8:	mov	x1, #0x10a                 	// #266
  418ccc:	mov	x0, x5
  418cd0:	bl	4025e0 <snprintf@plt>
  418cd4:	add	x0, sp, #0x2, lsl #12
  418cd8:	add	x0, x0, #0x30
  418cdc:	bl	402590 <opendir@plt>
  418ce0:	str	x0, [sp, #8520]
  418ce4:	ldr	x0, [sp, #8520]
  418ce8:	cmp	x0, #0x0
  418cec:	b.eq	418e30 <ferror@plt+0x162a0>  // b.none
  418cf0:	b	418e04 <ferror@plt+0x16274>
  418cf4:	ldr	x0, [sp, #8512]
  418cf8:	add	x2, x0, #0x13
  418cfc:	adrp	x0, 423000 <ferror@plt+0x20470>
  418d00:	add	x1, x0, #0x7f0
  418d04:	mov	x0, x2
  418d08:	bl	402860 <strcmp@plt>
  418d0c:	cmp	w0, #0x0
  418d10:	b.ne	418d18 <ferror@plt+0x16188>  // b.any
  418d14:	b	418e04 <ferror@plt+0x16274>
  418d18:	ldr	x0, [sp, #8512]
  418d1c:	add	x2, x0, #0x13
  418d20:	adrp	x0, 423000 <ferror@plt+0x20470>
  418d24:	add	x1, x0, #0x7f8
  418d28:	mov	x0, x2
  418d2c:	bl	402860 <strcmp@plt>
  418d30:	cmp	w0, #0x0
  418d34:	b.ne	418d3c <ferror@plt+0x161ac>  // b.any
  418d38:	b	418e04 <ferror@plt+0x16274>
  418d3c:	ldr	x0, [sp, #8512]
  418d40:	add	x1, x0, #0x13
  418d44:	add	x0, sp, #0x2, lsl #12
  418d48:	add	x0, x0, #0x30
  418d4c:	add	x5, sp, #0x1, lsl #12
  418d50:	add	x5, x5, #0x30
  418d54:	mov	x4, x1
  418d58:	mov	x3, x0
  418d5c:	adrp	x0, 423000 <ferror@plt+0x20470>
  418d60:	add	x2, x0, #0x7e8
  418d64:	mov	x1, #0x1000                	// #4096
  418d68:	mov	x0, x5
  418d6c:	bl	4025e0 <snprintf@plt>
  418d70:	ldr	x0, [sp, #8512]
  418d74:	add	x0, x0, #0x13
  418d78:	add	x4, sp, #0x30
  418d7c:	mov	x3, x0
  418d80:	adrp	x0, 423000 <ferror@plt+0x20470>
  418d84:	add	x2, x0, #0x800
  418d88:	mov	x1, #0x1000                	// #4096
  418d8c:	mov	x0, x4
  418d90:	bl	4025e0 <snprintf@plt>
  418d94:	add	x1, sp, #0x30
  418d98:	add	x5, sp, #0x1, lsl #12
  418d9c:	add	x5, x5, #0x30
  418da0:	mov	x4, #0x0                   	// #0
  418da4:	mov	x3, #0x1000                	// #4096
  418da8:	adrp	x0, 423000 <ferror@plt+0x20470>
  418dac:	add	x2, x0, #0x808
  418db0:	mov	x0, x5
  418db4:	bl	402480 <mount@plt>
  418db8:	cmp	w0, #0x0
  418dbc:	b.ge	418e04 <ferror@plt+0x16274>  // b.tcont
  418dc0:	adrp	x0, 438000 <ferror@plt+0x35470>
  418dc4:	ldr	x0, [x0, #3984]
  418dc8:	ldr	x19, [x0]
  418dcc:	bl	402b00 <__errno_location@plt>
  418dd0:	ldr	w0, [x0]
  418dd4:	bl	402790 <strerror@plt>
  418dd8:	mov	x2, x0
  418ddc:	add	x1, sp, #0x30
  418de0:	add	x0, sp, #0x1, lsl #12
  418de4:	add	x0, x0, #0x30
  418de8:	mov	x4, x2
  418dec:	mov	x3, x1
  418df0:	mov	x2, x0
  418df4:	adrp	x0, 423000 <ferror@plt+0x20470>
  418df8:	add	x1, x0, #0x810
  418dfc:	mov	x0, x19
  418e00:	bl	402b50 <fprintf@plt>
  418e04:	ldr	x0, [sp, #8520]
  418e08:	bl	402900 <readdir64@plt>
  418e0c:	str	x0, [sp, #8512]
  418e10:	ldr	x0, [sp, #8512]
  418e14:	cmp	x0, #0x0
  418e18:	b.ne	418cf4 <ferror@plt+0x16164>  // b.any
  418e1c:	ldr	x0, [sp, #8520]
  418e20:	bl	402780 <closedir@plt>
  418e24:	b	418e34 <ferror@plt+0x162a4>
  418e28:	nop
  418e2c:	b	418e34 <ferror@plt+0x162a4>
  418e30:	nop
  418e34:	ldr	x19, [sp, #16]
  418e38:	ldp	x29, x30, [sp]
  418e3c:	mov	x12, #0x2150                	// #8528
  418e40:	add	sp, sp, x12
  418e44:	ret
  418e48:	mov	x12, #0x10b0                	// #4272
  418e4c:	sub	sp, sp, x12
  418e50:	stp	x29, x30, [sp]
  418e54:	mov	x29, sp
  418e58:	str	x19, [sp, #16]
  418e5c:	str	x0, [sp, #40]
  418e60:	str	xzr, [sp, #4264]
  418e64:	add	x5, sp, #0xa0
  418e68:	ldr	x4, [sp, #40]
  418e6c:	adrp	x0, 423000 <ferror@plt+0x20470>
  418e70:	add	x3, x0, #0x830
  418e74:	adrp	x0, 423000 <ferror@plt+0x20470>
  418e78:	add	x2, x0, #0x7e8
  418e7c:	mov	x1, #0x1000                	// #4096
  418e80:	mov	x0, x5
  418e84:	bl	4025e0 <snprintf@plt>
  418e88:	add	x0, sp, #0xa0
  418e8c:	mov	w1, #0x80000               	// #524288
  418e90:	bl	402a10 <open64@plt>
  418e94:	str	w0, [sp, #4260]
  418e98:	ldr	w0, [sp, #4260]
  418e9c:	cmp	w0, #0x0
  418ea0:	b.ge	418edc <ferror@plt+0x1634c>  // b.tcont
  418ea4:	adrp	x0, 438000 <ferror@plt+0x35470>
  418ea8:	ldr	x0, [x0, #3984]
  418eac:	ldr	x19, [x0]
  418eb0:	bl	402b00 <__errno_location@plt>
  418eb4:	ldr	w0, [x0]
  418eb8:	bl	402790 <strerror@plt>
  418ebc:	mov	x3, x0
  418ec0:	ldr	x2, [sp, #40]
  418ec4:	adrp	x0, 423000 <ferror@plt+0x20470>
  418ec8:	add	x1, x0, #0x840
  418ecc:	mov	x0, x19
  418ed0:	bl	402b50 <fprintf@plt>
  418ed4:	mov	w0, #0xffffffff            	// #-1
  418ed8:	b	419094 <ferror@plt+0x16504>
  418edc:	mov	w1, #0x40000000            	// #1073741824
  418ee0:	ldr	w0, [sp, #4260]
  418ee4:	bl	4029d0 <setns@plt>
  418ee8:	cmp	w0, #0x0
  418eec:	b.ge	418f30 <ferror@plt+0x163a0>  // b.tcont
  418ef0:	adrp	x0, 438000 <ferror@plt+0x35470>
  418ef4:	ldr	x0, [x0, #3984]
  418ef8:	ldr	x19, [x0]
  418efc:	bl	402b00 <__errno_location@plt>
  418f00:	ldr	w0, [x0]
  418f04:	bl	402790 <strerror@plt>
  418f08:	mov	x3, x0
  418f0c:	ldr	x2, [sp, #40]
  418f10:	adrp	x0, 423000 <ferror@plt+0x20470>
  418f14:	add	x1, x0, #0x868
  418f18:	mov	x0, x19
  418f1c:	bl	402b50 <fprintf@plt>
  418f20:	ldr	w0, [sp, #4260]
  418f24:	bl	4027a0 <close@plt>
  418f28:	mov	w0, #0xffffffff            	// #-1
  418f2c:	b	419094 <ferror@plt+0x16504>
  418f30:	ldr	w0, [sp, #4260]
  418f34:	bl	4027a0 <close@plt>
  418f38:	mov	w0, #0x20000               	// #131072
  418f3c:	bl	4025d0 <unshare@plt>
  418f40:	cmp	w0, #0x0
  418f44:	b.ge	418f7c <ferror@plt+0x163ec>  // b.tcont
  418f48:	adrp	x0, 438000 <ferror@plt+0x35470>
  418f4c:	ldr	x0, [x0, #3984]
  418f50:	ldr	x19, [x0]
  418f54:	bl	402b00 <__errno_location@plt>
  418f58:	ldr	w0, [x0]
  418f5c:	bl	402790 <strerror@plt>
  418f60:	mov	x2, x0
  418f64:	adrp	x0, 423000 <ferror@plt+0x20470>
  418f68:	add	x1, x0, #0x898
  418f6c:	mov	x0, x19
  418f70:	bl	402b50 <fprintf@plt>
  418f74:	mov	w0, #0xffffffff            	// #-1
  418f78:	b	419094 <ferror@plt+0x16504>
  418f7c:	mov	x4, #0x0                   	// #0
  418f80:	mov	x3, #0x4000                	// #16384
  418f84:	movk	x3, #0x8, lsl #16
  418f88:	adrp	x0, 423000 <ferror@plt+0x20470>
  418f8c:	add	x2, x0, #0x808
  418f90:	adrp	x0, 423000 <ferror@plt+0x20470>
  418f94:	add	x1, x0, #0x8b0
  418f98:	adrp	x0, 423000 <ferror@plt+0x20470>
  418f9c:	add	x0, x0, #0x8b8
  418fa0:	bl	402480 <mount@plt>
  418fa4:	cmp	w0, #0x0
  418fa8:	b.eq	418fe0 <ferror@plt+0x16450>  // b.none
  418fac:	adrp	x0, 438000 <ferror@plt+0x35470>
  418fb0:	ldr	x0, [x0, #3984]
  418fb4:	ldr	x19, [x0]
  418fb8:	bl	402b00 <__errno_location@plt>
  418fbc:	ldr	w0, [x0]
  418fc0:	bl	402790 <strerror@plt>
  418fc4:	mov	x2, x0
  418fc8:	adrp	x0, 423000 <ferror@plt+0x20470>
  418fcc:	add	x1, x0, #0x8c0
  418fd0:	mov	x0, x19
  418fd4:	bl	402b50 <fprintf@plt>
  418fd8:	mov	w0, #0xffffffff            	// #-1
  418fdc:	b	419094 <ferror@plt+0x16504>
  418fe0:	mov	w1, #0x2                   	// #2
  418fe4:	adrp	x0, 423000 <ferror@plt+0x20470>
  418fe8:	add	x0, x0, #0x8e8
  418fec:	bl	4025f0 <umount2@plt>
  418ff0:	cmp	w0, #0x0
  418ff4:	b.ge	41902c <ferror@plt+0x1649c>  // b.tcont
  418ff8:	add	x0, sp, #0x30
  418ffc:	mov	x1, x0
  419000:	adrp	x0, 423000 <ferror@plt+0x20470>
  419004:	add	x0, x0, #0x8e8
  419008:	bl	4028d0 <statvfs64@plt>
  41900c:	cmp	w0, #0x0
  419010:	b.ne	41902c <ferror@plt+0x1649c>  // b.any
  419014:	ldr	x0, [sp, #120]
  419018:	and	x0, x0, #0x1
  41901c:	cmp	x0, #0x0
  419020:	b.eq	41902c <ferror@plt+0x1649c>  // b.none
  419024:	mov	x0, #0x1                   	// #1
  419028:	str	x0, [sp, #4264]
  41902c:	mov	x4, #0x0                   	// #0
  419030:	ldr	x3, [sp, #4264]
  419034:	adrp	x0, 423000 <ferror@plt+0x20470>
  419038:	add	x2, x0, #0x8f0
  41903c:	adrp	x0, 423000 <ferror@plt+0x20470>
  419040:	add	x1, x0, #0x8e8
  419044:	ldr	x0, [sp, #40]
  419048:	bl	402480 <mount@plt>
  41904c:	cmp	w0, #0x0
  419050:	b.ge	419088 <ferror@plt+0x164f8>  // b.tcont
  419054:	adrp	x0, 438000 <ferror@plt+0x35470>
  419058:	ldr	x0, [x0, #3984]
  41905c:	ldr	x19, [x0]
  419060:	bl	402b00 <__errno_location@plt>
  419064:	ldr	w0, [x0]
  419068:	bl	402790 <strerror@plt>
  41906c:	mov	x2, x0
  419070:	adrp	x0, 423000 <ferror@plt+0x20470>
  419074:	add	x1, x0, #0x8f8
  419078:	mov	x0, x19
  41907c:	bl	402b50 <fprintf@plt>
  419080:	mov	w0, #0xffffffff            	// #-1
  419084:	b	419094 <ferror@plt+0x16504>
  419088:	ldr	x0, [sp, #40]
  41908c:	bl	418c84 <ferror@plt+0x160f4>
  419090:	mov	w0, #0x0                   	// #0
  419094:	ldr	x19, [sp, #16]
  419098:	ldp	x29, x30, [sp]
  41909c:	mov	x12, #0x10b0                	// #4272
  4190a0:	add	sp, sp, x12
  4190a4:	ret
  4190a8:	mov	x12, #0x1030                	// #4144
  4190ac:	sub	sp, sp, x12
  4190b0:	stp	x29, x30, [sp]
  4190b4:	mov	x29, sp
  4190b8:	str	x0, [sp, #24]
  4190bc:	ldr	x0, [sp, #24]
  4190c0:	str	x0, [sp, #4136]
  4190c4:	mov	w1, #0x2f                  	// #47
  4190c8:	ldr	x0, [sp, #24]
  4190cc:	bl	402930 <strchr@plt>
  4190d0:	str	x0, [sp, #4128]
  4190d4:	ldr	x0, [sp, #4128]
  4190d8:	cmp	x0, #0x0
  4190dc:	b.ne	41910c <ferror@plt+0x1657c>  // b.any
  4190e0:	add	x5, sp, #0x20
  4190e4:	ldr	x4, [sp, #24]
  4190e8:	adrp	x0, 423000 <ferror@plt+0x20470>
  4190ec:	add	x3, x0, #0x830
  4190f0:	adrp	x0, 423000 <ferror@plt+0x20470>
  4190f4:	add	x2, x0, #0x7e8
  4190f8:	mov	x1, #0x1000                	// #4096
  4190fc:	mov	x0, x5
  419100:	bl	4025e0 <snprintf@plt>
  419104:	add	x0, sp, #0x20
  419108:	str	x0, [sp, #4136]
  41910c:	mov	w1, #0x0                   	// #0
  419110:	ldr	x0, [sp, #4136]
  419114:	bl	402a10 <open64@plt>
  419118:	ldp	x29, x30, [sp]
  41911c:	mov	x12, #0x1030                	// #4144
  419120:	add	sp, sp, x12
  419124:	ret
  419128:	stp	x29, x30, [sp, #-48]!
  41912c:	mov	x29, sp
  419130:	str	x0, [sp, #24]
  419134:	str	x1, [sp, #16]
  419138:	adrp	x0, 423000 <ferror@plt+0x20470>
  41913c:	add	x0, x0, #0x830
  419140:	bl	402590 <opendir@plt>
  419144:	str	x0, [sp, #40]
  419148:	ldr	x0, [sp, #40]
  41914c:	cmp	x0, #0x0
  419150:	b.ne	4191c0 <ferror@plt+0x16630>  // b.any
  419154:	mov	w0, #0xffffffff            	// #-1
  419158:	b	4191ec <ferror@plt+0x1665c>
  41915c:	ldr	x0, [sp, #32]
  419160:	add	x2, x0, #0x13
  419164:	adrp	x0, 423000 <ferror@plt+0x20470>
  419168:	add	x1, x0, #0x7f0
  41916c:	mov	x0, x2
  419170:	bl	402860 <strcmp@plt>
  419174:	cmp	w0, #0x0
  419178:	b.ne	419180 <ferror@plt+0x165f0>  // b.any
  41917c:	b	4191c0 <ferror@plt+0x16630>
  419180:	ldr	x0, [sp, #32]
  419184:	add	x2, x0, #0x13
  419188:	adrp	x0, 423000 <ferror@plt+0x20470>
  41918c:	add	x1, x0, #0x7f8
  419190:	mov	x0, x2
  419194:	bl	402860 <strcmp@plt>
  419198:	cmp	w0, #0x0
  41919c:	b.ne	4191a4 <ferror@plt+0x16614>  // b.any
  4191a0:	b	4191c0 <ferror@plt+0x16630>
  4191a4:	ldr	x0, [sp, #32]
  4191a8:	add	x0, x0, #0x13
  4191ac:	ldr	x2, [sp, #24]
  4191b0:	ldr	x1, [sp, #16]
  4191b4:	blr	x2
  4191b8:	cmp	w0, #0x0
  4191bc:	b.ne	4191dc <ferror@plt+0x1664c>  // b.any
  4191c0:	ldr	x0, [sp, #40]
  4191c4:	bl	402900 <readdir64@plt>
  4191c8:	str	x0, [sp, #32]
  4191cc:	ldr	x0, [sp, #32]
  4191d0:	cmp	x0, #0x0
  4191d4:	b.ne	41915c <ferror@plt+0x165cc>  // b.any
  4191d8:	b	4191e0 <ferror@plt+0x16650>
  4191dc:	nop
  4191e0:	ldr	x0, [sp, #40]
  4191e4:	bl	402780 <closedir@plt>
  4191e8:	mov	w0, #0x0                   	// #0
  4191ec:	ldp	x29, x30, [sp], #48
  4191f0:	ret
  4191f4:	stp	x29, x30, [sp, #-48]!
  4191f8:	mov	x29, sp
  4191fc:	str	w0, [sp, #44]
  419200:	str	x1, [sp, #32]
  419204:	str	x2, [sp, #24]
  419208:	str	x3, [sp, #16]
  41920c:	ldr	x4, [sp, #16]
  419210:	ldr	x3, [sp, #24]
  419214:	ldr	x2, [sp, #32]
  419218:	mov	w1, #0x6                   	// #6
  41921c:	ldr	w0, [sp, #44]
  419220:	bl	419f3c <ferror@plt+0x173ac>
  419224:	nop
  419228:	ldp	x29, x30, [sp], #48
  41922c:	ret
  419230:	stp	x29, x30, [sp, #-48]!
  419234:	mov	x29, sp
  419238:	str	w0, [sp, #44]
  41923c:	str	x1, [sp, #32]
  419240:	str	x2, [sp, #24]
  419244:	str	w3, [sp, #40]
  419248:	ldr	w4, [sp, #40]
  41924c:	ldr	x3, [sp, #24]
  419250:	ldr	x2, [sp, #32]
  419254:	mov	w1, #0x6                   	// #6
  419258:	ldr	w0, [sp, #44]
  41925c:	bl	4199ec <ferror@plt+0x16e5c>
  419260:	nop
  419264:	ldp	x29, x30, [sp], #48
  419268:	ret
  41926c:	stp	x29, x30, [sp, #-32]!
  419270:	mov	x29, sp
  419274:	str	w0, [sp, #28]
  419278:	strb	w1, [sp, #27]
  41927c:	ldr	w0, [sp, #28]
  419280:	cmp	w0, #0x0
  419284:	b.eq	419314 <ferror@plt+0x16784>  // b.none
  419288:	adrp	x0, 438000 <ferror@plt+0x35470>
  41928c:	ldr	x0, [x0, #4016]
  419290:	ldr	x0, [x0]
  419294:	bl	41afa8 <ferror@plt+0x18418>
  419298:	mov	x1, x0
  41929c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4192a0:	add	x0, x0, #0x728
  4192a4:	str	x1, [x0]
  4192a8:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4192ac:	add	x0, x0, #0x728
  4192b0:	ldr	x0, [x0]
  4192b4:	cmp	x0, #0x0
  4192b8:	b.ne	4192d0 <ferror@plt+0x16740>  // b.any
  4192bc:	adrp	x0, 423000 <ferror@plt+0x20470>
  4192c0:	add	x0, x0, #0x918
  4192c4:	bl	402490 <perror@plt>
  4192c8:	mov	w0, #0x1                   	// #1
  4192cc:	bl	402470 <exit@plt>
  4192d0:	adrp	x0, 438000 <ferror@plt+0x35470>
  4192d4:	ldr	x0, [x0, #4056]
  4192d8:	ldr	w0, [x0]
  4192dc:	cmp	w0, #0x0
  4192e0:	b.eq	4192f8 <ferror@plt+0x16768>  // b.none
  4192e4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4192e8:	add	x0, x0, #0x728
  4192ec:	ldr	x0, [x0]
  4192f0:	mov	w1, #0x1                   	// #1
  4192f4:	bl	41b080 <ferror@plt+0x184f0>
  4192f8:	ldrb	w0, [sp, #27]
  4192fc:	cmp	w0, #0x0
  419300:	b.eq	419314 <ferror@plt+0x16784>  // b.none
  419304:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419308:	add	x0, x0, #0x728
  41930c:	ldr	x0, [x0]
  419310:	bl	41b308 <ferror@plt+0x18778>
  419314:	nop
  419318:	ldp	x29, x30, [sp], #32
  41931c:	ret
  419320:	stp	x29, x30, [sp, #-32]!
  419324:	mov	x29, sp
  419328:	strb	w0, [sp, #31]
  41932c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419330:	add	x0, x0, #0x728
  419334:	ldr	x0, [x0]
  419338:	cmp	x0, #0x0
  41933c:	b.eq	419368 <ferror@plt+0x167d8>  // b.none
  419340:	ldrb	w0, [sp, #31]
  419344:	cmp	w0, #0x0
  419348:	b.eq	41935c <ferror@plt+0x167cc>  // b.none
  41934c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419350:	add	x0, x0, #0x728
  419354:	ldr	x0, [x0]
  419358:	bl	41b350 <ferror@plt+0x187c0>
  41935c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419360:	add	x0, x0, #0x728
  419364:	bl	41affc <ferror@plt+0x1846c>
  419368:	nop
  41936c:	ldp	x29, x30, [sp], #32
  419370:	ret
  419374:	stp	x29, x30, [sp, #-32]!
  419378:	mov	x29, sp
  41937c:	str	w0, [sp, #28]
  419380:	mov	w1, #0x1                   	// #1
  419384:	ldr	w0, [sp, #28]
  419388:	bl	41926c <ferror@plt+0x166dc>
  41938c:	nop
  419390:	ldp	x29, x30, [sp], #32
  419394:	ret
  419398:	stp	x29, x30, [sp, #-16]!
  41939c:	mov	x29, sp
  4193a0:	mov	w0, #0x1                   	// #1
  4193a4:	bl	419320 <ferror@plt+0x16790>
  4193a8:	nop
  4193ac:	ldp	x29, x30, [sp], #16
  4193b0:	ret
  4193b4:	stp	x29, x30, [sp, #-32]!
  4193b8:	mov	x29, sp
  4193bc:	str	w0, [sp, #28]
  4193c0:	mov	w1, #0x0                   	// #0
  4193c4:	ldr	w0, [sp, #28]
  4193c8:	bl	41926c <ferror@plt+0x166dc>
  4193cc:	nop
  4193d0:	ldp	x29, x30, [sp], #32
  4193d4:	ret
  4193d8:	stp	x29, x30, [sp, #-16]!
  4193dc:	mov	x29, sp
  4193e0:	mov	w0, #0x0                   	// #0
  4193e4:	bl	419320 <ferror@plt+0x16790>
  4193e8:	nop
  4193ec:	ldp	x29, x30, [sp], #16
  4193f0:	ret
  4193f4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4193f8:	add	x0, x0, #0x728
  4193fc:	ldr	x0, [x0]
  419400:	cmp	x0, #0x0
  419404:	cset	w0, ne  // ne = any
  419408:	and	w0, w0, #0xff
  41940c:	ret
  419410:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419414:	add	x0, x0, #0x728
  419418:	ldr	x0, [x0]
  41941c:	ret
  419420:	stp	x29, x30, [sp, #-32]!
  419424:	mov	x29, sp
  419428:	str	x0, [sp, #24]
  41942c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419430:	add	x0, x0, #0x728
  419434:	ldr	x0, [x0]
  419438:	cmp	x0, #0x0
  41943c:	b.eq	419470 <ferror@plt+0x168e0>  // b.none
  419440:	ldr	x0, [sp, #24]
  419444:	cmp	x0, #0x0
  419448:	b.eq	419460 <ferror@plt+0x168d0>  // b.none
  41944c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419450:	add	x0, x0, #0x728
  419454:	ldr	x0, [x0]
  419458:	ldr	x1, [sp, #24]
  41945c:	bl	41b190 <ferror@plt+0x18600>
  419460:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419464:	add	x0, x0, #0x728
  419468:	ldr	x0, [x0]
  41946c:	bl	41b2c0 <ferror@plt+0x18730>
  419470:	nop
  419474:	ldp	x29, x30, [sp], #32
  419478:	ret
  41947c:	stp	x29, x30, [sp, #-16]!
  419480:	mov	x29, sp
  419484:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419488:	add	x0, x0, #0x728
  41948c:	ldr	x0, [x0]
  419490:	cmp	x0, #0x0
  419494:	b.eq	4194a8 <ferror@plt+0x16918>  // b.none
  419498:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41949c:	add	x0, x0, #0x728
  4194a0:	ldr	x0, [x0]
  4194a4:	bl	41b2e4 <ferror@plt+0x18754>
  4194a8:	nop
  4194ac:	ldp	x29, x30, [sp], #16
  4194b0:	ret
  4194b4:	stp	x29, x30, [sp, #-32]!
  4194b8:	mov	x29, sp
  4194bc:	str	w0, [sp, #28]
  4194c0:	str	x1, [sp, #16]
  4194c4:	ldr	w0, [sp, #28]
  4194c8:	and	w0, w0, #0x2
  4194cc:	cmp	w0, #0x0
  4194d0:	b.ne	4194e4 <ferror@plt+0x16954>  // b.any
  4194d4:	ldr	w0, [sp, #28]
  4194d8:	and	w0, w0, #0x4
  4194dc:	cmp	w0, #0x0
  4194e0:	b.eq	41952c <ferror@plt+0x1699c>  // b.none
  4194e4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4194e8:	add	x0, x0, #0x728
  4194ec:	ldr	x0, [x0]
  4194f0:	cmp	x0, #0x0
  4194f4:	b.eq	41952c <ferror@plt+0x1699c>  // b.none
  4194f8:	ldr	x0, [sp, #16]
  4194fc:	cmp	x0, #0x0
  419500:	b.eq	419518 <ferror@plt+0x16988>  // b.none
  419504:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419508:	add	x0, x0, #0x728
  41950c:	ldr	x0, [x0]
  419510:	ldr	x1, [sp, #16]
  419514:	bl	41b190 <ferror@plt+0x18600>
  419518:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41951c:	add	x0, x0, #0x728
  419520:	ldr	x0, [x0]
  419524:	bl	41b308 <ferror@plt+0x18778>
  419528:	b	419570 <ferror@plt+0x169e0>
  41952c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419530:	add	x0, x0, #0x728
  419534:	ldr	x0, [x0]
  419538:	cmp	x0, #0x0
  41953c:	b.ne	419570 <ferror@plt+0x169e0>  // b.any
  419540:	ldr	w0, [sp, #28]
  419544:	and	w0, w0, #0x1
  419548:	cmp	w0, #0x0
  41954c:	b.ne	419560 <ferror@plt+0x169d0>  // b.any
  419550:	ldr	w0, [sp, #28]
  419554:	and	w0, w0, #0x4
  419558:	cmp	w0, #0x0
  41955c:	b.eq	419570 <ferror@plt+0x169e0>  // b.none
  419560:	ldr	x1, [sp, #16]
  419564:	adrp	x0, 423000 <ferror@plt+0x20470>
  419568:	add	x0, x0, #0x928
  41956c:	bl	402ae0 <printf@plt>
  419570:	nop
  419574:	ldp	x29, x30, [sp], #32
  419578:	ret
  41957c:	stp	x29, x30, [sp, #-32]!
  419580:	mov	x29, sp
  419584:	str	w0, [sp, #28]
  419588:	str	x1, [sp, #16]
  41958c:	ldr	w0, [sp, #28]
  419590:	and	w0, w0, #0x2
  419594:	cmp	w0, #0x0
  419598:	b.ne	4195ac <ferror@plt+0x16a1c>  // b.any
  41959c:	ldr	w0, [sp, #28]
  4195a0:	and	w0, w0, #0x4
  4195a4:	cmp	w0, #0x0
  4195a8:	b.eq	4195d4 <ferror@plt+0x16a44>  // b.none
  4195ac:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4195b0:	add	x0, x0, #0x728
  4195b4:	ldr	x0, [x0]
  4195b8:	cmp	x0, #0x0
  4195bc:	b.eq	4195d4 <ferror@plt+0x16a44>  // b.none
  4195c0:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4195c4:	add	x0, x0, #0x728
  4195c8:	ldr	x0, [x0]
  4195cc:	bl	41b350 <ferror@plt+0x187c0>
  4195d0:	b	419618 <ferror@plt+0x16a88>
  4195d4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4195d8:	add	x0, x0, #0x728
  4195dc:	ldr	x0, [x0]
  4195e0:	cmp	x0, #0x0
  4195e4:	b.ne	419618 <ferror@plt+0x16a88>  // b.any
  4195e8:	ldr	w0, [sp, #28]
  4195ec:	and	w0, w0, #0x1
  4195f0:	cmp	w0, #0x0
  4195f4:	b.ne	419608 <ferror@plt+0x16a78>  // b.any
  4195f8:	ldr	w0, [sp, #28]
  4195fc:	and	w0, w0, #0x4
  419600:	cmp	w0, #0x0
  419604:	b.eq	419618 <ferror@plt+0x16a88>  // b.none
  419608:	ldr	x1, [sp, #16]
  41960c:	adrp	x0, 423000 <ferror@plt+0x20470>
  419610:	add	x0, x0, #0x928
  419614:	bl	402ae0 <printf@plt>
  419618:	nop
  41961c:	ldp	x29, x30, [sp], #32
  419620:	ret
  419624:	stp	x29, x30, [sp, #-48]!
  419628:	mov	x29, sp
  41962c:	str	w0, [sp, #44]
  419630:	str	w1, [sp, #40]
  419634:	str	x2, [sp, #32]
  419638:	str	x3, [sp, #24]
  41963c:	str	w4, [sp, #20]
  419640:	ldr	w0, [sp, #44]
  419644:	and	w0, w0, #0x2
  419648:	cmp	w0, #0x0
  41964c:	b.ne	419660 <ferror@plt+0x16ad0>  // b.any
  419650:	ldr	w0, [sp, #44]
  419654:	and	w0, w0, #0x4
  419658:	cmp	w0, #0x0
  41965c:	b.eq	4196b4 <ferror@plt+0x16b24>  // b.none
  419660:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419664:	add	x0, x0, #0x728
  419668:	ldr	x0, [x0]
  41966c:	cmp	x0, #0x0
  419670:	b.eq	4196b4 <ferror@plt+0x16b24>  // b.none
  419674:	ldr	x0, [sp, #32]
  419678:	cmp	x0, #0x0
  41967c:	b.ne	419698 <ferror@plt+0x16b08>  // b.any
  419680:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419684:	add	x0, x0, #0x728
  419688:	ldr	x0, [x0]
  41968c:	ldr	w1, [sp, #20]
  419690:	bl	41b5e0 <ferror@plt+0x18a50>
  419694:	b	419708 <ferror@plt+0x16b78>
  419698:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41969c:	add	x0, x0, #0x728
  4196a0:	ldr	x0, [x0]
  4196a4:	ldr	w2, [sp, #20]
  4196a8:	ldr	x1, [sp, #32]
  4196ac:	bl	41b870 <ferror@plt+0x18ce0>
  4196b0:	b	419708 <ferror@plt+0x16b78>
  4196b4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4196b8:	add	x0, x0, #0x728
  4196bc:	ldr	x0, [x0]
  4196c0:	cmp	x0, #0x0
  4196c4:	b.ne	419708 <ferror@plt+0x16b78>  // b.any
  4196c8:	ldr	w0, [sp, #44]
  4196cc:	and	w0, w0, #0x1
  4196d0:	cmp	w0, #0x0
  4196d4:	b.ne	4196e8 <ferror@plt+0x16b58>  // b.any
  4196d8:	ldr	w0, [sp, #44]
  4196dc:	and	w0, w0, #0x4
  4196e0:	cmp	w0, #0x0
  4196e4:	b.eq	419708 <ferror@plt+0x16b78>  // b.none
  4196e8:	adrp	x0, 438000 <ferror@plt+0x35470>
  4196ec:	ldr	x0, [x0, #4016]
  4196f0:	ldr	x0, [x0]
  4196f4:	ldr	w3, [sp, #20]
  4196f8:	ldr	x2, [sp, #24]
  4196fc:	ldr	w1, [sp, #40]
  419700:	bl	41a750 <ferror@plt+0x17bc0>
  419704:	b	419708 <ferror@plt+0x16b78>
  419708:	nop
  41970c:	ldp	x29, x30, [sp], #48
  419710:	ret
  419714:	stp	x29, x30, [sp, #-48]!
  419718:	mov	x29, sp
  41971c:	str	w0, [sp, #44]
  419720:	str	w1, [sp, #40]
  419724:	str	x2, [sp, #32]
  419728:	str	x3, [sp, #24]
  41972c:	str	x4, [sp, #16]
  419730:	ldr	w0, [sp, #44]
  419734:	and	w0, w0, #0x2
  419738:	cmp	w0, #0x0
  41973c:	b.ne	419750 <ferror@plt+0x16bc0>  // b.any
  419740:	ldr	w0, [sp, #44]
  419744:	and	w0, w0, #0x4
  419748:	cmp	w0, #0x0
  41974c:	b.eq	4197a4 <ferror@plt+0x16c14>  // b.none
  419750:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419754:	add	x0, x0, #0x728
  419758:	ldr	x0, [x0]
  41975c:	cmp	x0, #0x0
  419760:	b.eq	4197a4 <ferror@plt+0x16c14>  // b.none
  419764:	ldr	x0, [sp, #32]
  419768:	cmp	x0, #0x0
  41976c:	b.ne	419788 <ferror@plt+0x16bf8>  // b.any
  419770:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419774:	add	x0, x0, #0x728
  419778:	ldr	x0, [x0]
  41977c:	ldr	x1, [sp, #16]
  419780:	bl	41b610 <ferror@plt+0x18a80>
  419784:	b	4197f8 <ferror@plt+0x16c68>
  419788:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41978c:	add	x0, x0, #0x728
  419790:	ldr	x0, [x0]
  419794:	ldr	x2, [sp, #16]
  419798:	ldr	x1, [sp, #32]
  41979c:	bl	41b8a8 <ferror@plt+0x18d18>
  4197a0:	b	4197f8 <ferror@plt+0x16c68>
  4197a4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  4197a8:	add	x0, x0, #0x728
  4197ac:	ldr	x0, [x0]
  4197b0:	cmp	x0, #0x0
  4197b4:	b.ne	4197f8 <ferror@plt+0x16c68>  // b.any
  4197b8:	ldr	w0, [sp, #44]
  4197bc:	and	w0, w0, #0x1
  4197c0:	cmp	w0, #0x0
  4197c4:	b.ne	4197d8 <ferror@plt+0x16c48>  // b.any
  4197c8:	ldr	w0, [sp, #44]
  4197cc:	and	w0, w0, #0x4
  4197d0:	cmp	w0, #0x0
  4197d4:	b.eq	4197f8 <ferror@plt+0x16c68>  // b.none
  4197d8:	adrp	x0, 438000 <ferror@plt+0x35470>
  4197dc:	ldr	x0, [x0, #4016]
  4197e0:	ldr	x0, [x0]
  4197e4:	ldr	x3, [sp, #16]
  4197e8:	ldr	x2, [sp, #24]
  4197ec:	ldr	w1, [sp, #40]
  4197f0:	bl	41a750 <ferror@plt+0x17bc0>
  4197f4:	b	4197f8 <ferror@plt+0x16c68>
  4197f8:	nop
  4197fc:	ldp	x29, x30, [sp], #48
  419800:	ret
  419804:	stp	x29, x30, [sp, #-48]!
  419808:	mov	x29, sp
  41980c:	str	w0, [sp, #44]
  419810:	str	w1, [sp, #40]
  419814:	str	x2, [sp, #32]
  419818:	str	x3, [sp, #24]
  41981c:	strb	w4, [sp, #23]
  419820:	ldr	w0, [sp, #44]
  419824:	and	w0, w0, #0x2
  419828:	cmp	w0, #0x0
  41982c:	b.ne	419840 <ferror@plt+0x16cb0>  // b.any
  419830:	ldr	w0, [sp, #44]
  419834:	and	w0, w0, #0x4
  419838:	cmp	w0, #0x0
  41983c:	b.eq	419894 <ferror@plt+0x16d04>  // b.none
  419840:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419844:	add	x0, x0, #0x728
  419848:	ldr	x0, [x0]
  41984c:	cmp	x0, #0x0
  419850:	b.eq	419894 <ferror@plt+0x16d04>  // b.none
  419854:	ldr	x0, [sp, #32]
  419858:	cmp	x0, #0x0
  41985c:	b.ne	419878 <ferror@plt+0x16ce8>  // b.any
  419860:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419864:	add	x0, x0, #0x728
  419868:	ldr	x0, [x0]
  41986c:	ldrb	w1, [sp, #23]
  419870:	bl	41b488 <ferror@plt+0x188f8>
  419874:	b	4198ec <ferror@plt+0x16d5c>
  419878:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41987c:	add	x0, x0, #0x728
  419880:	ldr	x0, [x0]
  419884:	ldrb	w2, [sp, #23]
  419888:	ldr	x1, [sp, #32]
  41988c:	bl	41b790 <ferror@plt+0x18c00>
  419890:	b	4198ec <ferror@plt+0x16d5c>
  419894:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419898:	add	x0, x0, #0x728
  41989c:	ldr	x0, [x0]
  4198a0:	cmp	x0, #0x0
  4198a4:	b.ne	4198ec <ferror@plt+0x16d5c>  // b.any
  4198a8:	ldr	w0, [sp, #44]
  4198ac:	and	w0, w0, #0x1
  4198b0:	cmp	w0, #0x0
  4198b4:	b.ne	4198c8 <ferror@plt+0x16d38>  // b.any
  4198b8:	ldr	w0, [sp, #44]
  4198bc:	and	w0, w0, #0x4
  4198c0:	cmp	w0, #0x0
  4198c4:	b.eq	4198ec <ferror@plt+0x16d5c>  // b.none
  4198c8:	adrp	x0, 438000 <ferror@plt+0x35470>
  4198cc:	ldr	x0, [x0, #4016]
  4198d0:	ldr	x0, [x0]
  4198d4:	ldrb	w1, [sp, #23]
  4198d8:	mov	w3, w1
  4198dc:	ldr	x2, [sp, #24]
  4198e0:	ldr	w1, [sp, #40]
  4198e4:	bl	41a750 <ferror@plt+0x17bc0>
  4198e8:	b	4198ec <ferror@plt+0x16d5c>
  4198ec:	nop
  4198f0:	ldp	x29, x30, [sp], #48
  4198f4:	ret
  4198f8:	stp	x29, x30, [sp, #-48]!
  4198fc:	mov	x29, sp
  419900:	str	w0, [sp, #44]
  419904:	str	w1, [sp, #40]
  419908:	str	x2, [sp, #32]
  41990c:	str	x3, [sp, #24]
  419910:	strh	w4, [sp, #22]
  419914:	ldr	w0, [sp, #44]
  419918:	and	w0, w0, #0x2
  41991c:	cmp	w0, #0x0
  419920:	b.ne	419934 <ferror@plt+0x16da4>  // b.any
  419924:	ldr	w0, [sp, #44]
  419928:	and	w0, w0, #0x4
  41992c:	cmp	w0, #0x0
  419930:	b.eq	419988 <ferror@plt+0x16df8>  // b.none
  419934:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419938:	add	x0, x0, #0x728
  41993c:	ldr	x0, [x0]
  419940:	cmp	x0, #0x0
  419944:	b.eq	419988 <ferror@plt+0x16df8>  // b.none
  419948:	ldr	x0, [sp, #32]
  41994c:	cmp	x0, #0x0
  419950:	b.ne	41996c <ferror@plt+0x16ddc>  // b.any
  419954:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419958:	add	x0, x0, #0x728
  41995c:	ldr	x0, [x0]
  419960:	ldrh	w1, [sp, #22]
  419964:	bl	41b4bc <ferror@plt+0x1892c>
  419968:	b	4199e0 <ferror@plt+0x16e50>
  41996c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419970:	add	x0, x0, #0x728
  419974:	ldr	x0, [x0]
  419978:	ldrh	w2, [sp, #22]
  41997c:	ldr	x1, [sp, #32]
  419980:	bl	41b7c8 <ferror@plt+0x18c38>
  419984:	b	4199e0 <ferror@plt+0x16e50>
  419988:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41998c:	add	x0, x0, #0x728
  419990:	ldr	x0, [x0]
  419994:	cmp	x0, #0x0
  419998:	b.ne	4199e0 <ferror@plt+0x16e50>  // b.any
  41999c:	ldr	w0, [sp, #44]
  4199a0:	and	w0, w0, #0x1
  4199a4:	cmp	w0, #0x0
  4199a8:	b.ne	4199bc <ferror@plt+0x16e2c>  // b.any
  4199ac:	ldr	w0, [sp, #44]
  4199b0:	and	w0, w0, #0x4
  4199b4:	cmp	w0, #0x0
  4199b8:	b.eq	4199e0 <ferror@plt+0x16e50>  // b.none
  4199bc:	adrp	x0, 438000 <ferror@plt+0x35470>
  4199c0:	ldr	x0, [x0, #4016]
  4199c4:	ldr	x0, [x0]
  4199c8:	ldrh	w1, [sp, #22]
  4199cc:	mov	w3, w1
  4199d0:	ldr	x2, [sp, #24]
  4199d4:	ldr	w1, [sp, #40]
  4199d8:	bl	41a750 <ferror@plt+0x17bc0>
  4199dc:	b	4199e0 <ferror@plt+0x16e50>
  4199e0:	nop
  4199e4:	ldp	x29, x30, [sp], #48
  4199e8:	ret
  4199ec:	stp	x29, x30, [sp, #-48]!
  4199f0:	mov	x29, sp
  4199f4:	str	w0, [sp, #44]
  4199f8:	str	w1, [sp, #40]
  4199fc:	str	x2, [sp, #32]
  419a00:	str	x3, [sp, #24]
  419a04:	str	w4, [sp, #20]
  419a08:	ldr	w0, [sp, #44]
  419a0c:	and	w0, w0, #0x2
  419a10:	cmp	w0, #0x0
  419a14:	b.ne	419a28 <ferror@plt+0x16e98>  // b.any
  419a18:	ldr	w0, [sp, #44]
  419a1c:	and	w0, w0, #0x4
  419a20:	cmp	w0, #0x0
  419a24:	b.eq	419a7c <ferror@plt+0x16eec>  // b.none
  419a28:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419a2c:	add	x0, x0, #0x728
  419a30:	ldr	x0, [x0]
  419a34:	cmp	x0, #0x0
  419a38:	b.eq	419a7c <ferror@plt+0x16eec>  // b.none
  419a3c:	ldr	x0, [sp, #32]
  419a40:	cmp	x0, #0x0
  419a44:	b.ne	419a60 <ferror@plt+0x16ed0>  // b.any
  419a48:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419a4c:	add	x0, x0, #0x728
  419a50:	ldr	x0, [x0]
  419a54:	ldr	w1, [sp, #20]
  419a58:	bl	41b4f0 <ferror@plt+0x18960>
  419a5c:	b	419ad0 <ferror@plt+0x16f40>
  419a60:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419a64:	add	x0, x0, #0x728
  419a68:	ldr	x0, [x0]
  419a6c:	ldr	w2, [sp, #20]
  419a70:	ldr	x1, [sp, #32]
  419a74:	bl	41b6e8 <ferror@plt+0x18b58>
  419a78:	b	419ad0 <ferror@plt+0x16f40>
  419a7c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419a80:	add	x0, x0, #0x728
  419a84:	ldr	x0, [x0]
  419a88:	cmp	x0, #0x0
  419a8c:	b.ne	419ad0 <ferror@plt+0x16f40>  // b.any
  419a90:	ldr	w0, [sp, #44]
  419a94:	and	w0, w0, #0x1
  419a98:	cmp	w0, #0x0
  419a9c:	b.ne	419ab0 <ferror@plt+0x16f20>  // b.any
  419aa0:	ldr	w0, [sp, #44]
  419aa4:	and	w0, w0, #0x4
  419aa8:	cmp	w0, #0x0
  419aac:	b.eq	419ad0 <ferror@plt+0x16f40>  // b.none
  419ab0:	adrp	x0, 438000 <ferror@plt+0x35470>
  419ab4:	ldr	x0, [x0, #4016]
  419ab8:	ldr	x0, [x0]
  419abc:	ldr	w3, [sp, #20]
  419ac0:	ldr	x2, [sp, #24]
  419ac4:	ldr	w1, [sp, #40]
  419ac8:	bl	41a750 <ferror@plt+0x17bc0>
  419acc:	b	419ad0 <ferror@plt+0x16f40>
  419ad0:	nop
  419ad4:	ldp	x29, x30, [sp], #48
  419ad8:	ret
  419adc:	stp	x29, x30, [sp, #-48]!
  419ae0:	mov	x29, sp
  419ae4:	str	w0, [sp, #44]
  419ae8:	str	w1, [sp, #40]
  419aec:	str	x2, [sp, #32]
  419af0:	str	x3, [sp, #24]
  419af4:	str	x4, [sp, #16]
  419af8:	ldr	w0, [sp, #44]
  419afc:	and	w0, w0, #0x2
  419b00:	cmp	w0, #0x0
  419b04:	b.ne	419b18 <ferror@plt+0x16f88>  // b.any
  419b08:	ldr	w0, [sp, #44]
  419b0c:	and	w0, w0, #0x4
  419b10:	cmp	w0, #0x0
  419b14:	b.eq	419b6c <ferror@plt+0x16fdc>  // b.none
  419b18:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419b1c:	add	x0, x0, #0x728
  419b20:	ldr	x0, [x0]
  419b24:	cmp	x0, #0x0
  419b28:	b.eq	419b6c <ferror@plt+0x16fdc>  // b.none
  419b2c:	ldr	x0, [sp, #32]
  419b30:	cmp	x0, #0x0
  419b34:	b.ne	419b50 <ferror@plt+0x16fc0>  // b.any
  419b38:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419b3c:	add	x0, x0, #0x728
  419b40:	ldr	x0, [x0]
  419b44:	ldr	x1, [sp, #16]
  419b48:	bl	41b520 <ferror@plt+0x18990>
  419b4c:	b	419bc0 <ferror@plt+0x17030>
  419b50:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419b54:	add	x0, x0, #0x728
  419b58:	ldr	x0, [x0]
  419b5c:	ldr	x2, [sp, #16]
  419b60:	ldr	x1, [sp, #32]
  419b64:	bl	41b720 <ferror@plt+0x18b90>
  419b68:	b	419bc0 <ferror@plt+0x17030>
  419b6c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419b70:	add	x0, x0, #0x728
  419b74:	ldr	x0, [x0]
  419b78:	cmp	x0, #0x0
  419b7c:	b.ne	419bc0 <ferror@plt+0x17030>  // b.any
  419b80:	ldr	w0, [sp, #44]
  419b84:	and	w0, w0, #0x1
  419b88:	cmp	w0, #0x0
  419b8c:	b.ne	419ba0 <ferror@plt+0x17010>  // b.any
  419b90:	ldr	w0, [sp, #44]
  419b94:	and	w0, w0, #0x4
  419b98:	cmp	w0, #0x0
  419b9c:	b.eq	419bc0 <ferror@plt+0x17030>  // b.none
  419ba0:	adrp	x0, 438000 <ferror@plt+0x35470>
  419ba4:	ldr	x0, [x0, #4016]
  419ba8:	ldr	x0, [x0]
  419bac:	ldr	x3, [sp, #16]
  419bb0:	ldr	x2, [sp, #24]
  419bb4:	ldr	w1, [sp, #40]
  419bb8:	bl	41a750 <ferror@plt+0x17bc0>
  419bbc:	b	419bc0 <ferror@plt+0x17030>
  419bc0:	nop
  419bc4:	ldp	x29, x30, [sp], #48
  419bc8:	ret
  419bcc:	stp	x29, x30, [sp, #-48]!
  419bd0:	mov	x29, sp
  419bd4:	str	w0, [sp, #44]
  419bd8:	str	w1, [sp, #40]
  419bdc:	str	x2, [sp, #32]
  419be0:	str	x3, [sp, #24]
  419be4:	str	x4, [sp, #16]
  419be8:	ldr	w0, [sp, #44]
  419bec:	and	w0, w0, #0x2
  419bf0:	cmp	w0, #0x0
  419bf4:	b.ne	419c08 <ferror@plt+0x17078>  // b.any
  419bf8:	ldr	w0, [sp, #44]
  419bfc:	and	w0, w0, #0x4
  419c00:	cmp	w0, #0x0
  419c04:	b.eq	419c5c <ferror@plt+0x170cc>  // b.none
  419c08:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419c0c:	add	x0, x0, #0x728
  419c10:	ldr	x0, [x0]
  419c14:	cmp	x0, #0x0
  419c18:	b.eq	419c5c <ferror@plt+0x170cc>  // b.none
  419c1c:	ldr	x0, [sp, #32]
  419c20:	cmp	x0, #0x0
  419c24:	b.ne	419c40 <ferror@plt+0x170b0>  // b.any
  419c28:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419c2c:	add	x0, x0, #0x728
  419c30:	ldr	x0, [x0]
  419c34:	ldr	x1, [sp, #16]
  419c38:	bl	41b580 <ferror@plt+0x189f0>
  419c3c:	b	419cb0 <ferror@plt+0x17120>
  419c40:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419c44:	add	x0, x0, #0x728
  419c48:	ldr	x0, [x0]
  419c4c:	ldr	x2, [sp, #16]
  419c50:	ldr	x1, [sp, #32]
  419c54:	bl	41b800 <ferror@plt+0x18c70>
  419c58:	b	419cb0 <ferror@plt+0x17120>
  419c5c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419c60:	add	x0, x0, #0x728
  419c64:	ldr	x0, [x0]
  419c68:	cmp	x0, #0x0
  419c6c:	b.ne	419cb0 <ferror@plt+0x17120>  // b.any
  419c70:	ldr	w0, [sp, #44]
  419c74:	and	w0, w0, #0x1
  419c78:	cmp	w0, #0x0
  419c7c:	b.ne	419c90 <ferror@plt+0x17100>  // b.any
  419c80:	ldr	w0, [sp, #44]
  419c84:	and	w0, w0, #0x4
  419c88:	cmp	w0, #0x0
  419c8c:	b.eq	419cb0 <ferror@plt+0x17120>  // b.none
  419c90:	adrp	x0, 438000 <ferror@plt+0x35470>
  419c94:	ldr	x0, [x0, #4016]
  419c98:	ldr	x0, [x0]
  419c9c:	ldr	x3, [sp, #16]
  419ca0:	ldr	x2, [sp, #24]
  419ca4:	ldr	w1, [sp, #40]
  419ca8:	bl	41a750 <ferror@plt+0x17bc0>
  419cac:	b	419cb0 <ferror@plt+0x17120>
  419cb0:	nop
  419cb4:	ldp	x29, x30, [sp], #48
  419cb8:	ret
  419cbc:	stp	x29, x30, [sp, #-48]!
  419cc0:	mov	x29, sp
  419cc4:	str	w0, [sp, #44]
  419cc8:	str	w1, [sp, #40]
  419ccc:	str	x2, [sp, #32]
  419cd0:	str	x3, [sp, #24]
  419cd4:	str	x4, [sp, #16]
  419cd8:	ldr	w0, [sp, #44]
  419cdc:	and	w0, w0, #0x2
  419ce0:	cmp	w0, #0x0
  419ce4:	b.ne	419cf8 <ferror@plt+0x17168>  // b.any
  419ce8:	ldr	w0, [sp, #44]
  419cec:	and	w0, w0, #0x4
  419cf0:	cmp	w0, #0x0
  419cf4:	b.eq	419d4c <ferror@plt+0x171bc>  // b.none
  419cf8:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419cfc:	add	x0, x0, #0x728
  419d00:	ldr	x0, [x0]
  419d04:	cmp	x0, #0x0
  419d08:	b.eq	419d4c <ferror@plt+0x171bc>  // b.none
  419d0c:	ldr	x0, [sp, #32]
  419d10:	cmp	x0, #0x0
  419d14:	b.ne	419d30 <ferror@plt+0x171a0>  // b.any
  419d18:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419d1c:	add	x0, x0, #0x728
  419d20:	ldr	x0, [x0]
  419d24:	ldr	x1, [sp, #16]
  419d28:	bl	41b5b0 <ferror@plt+0x18a20>
  419d2c:	b	419da0 <ferror@plt+0x17210>
  419d30:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419d34:	add	x0, x0, #0x728
  419d38:	ldr	x0, [x0]
  419d3c:	ldr	x2, [sp, #16]
  419d40:	ldr	x1, [sp, #32]
  419d44:	bl	41b838 <ferror@plt+0x18ca8>
  419d48:	b	419da0 <ferror@plt+0x17210>
  419d4c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419d50:	add	x0, x0, #0x728
  419d54:	ldr	x0, [x0]
  419d58:	cmp	x0, #0x0
  419d5c:	b.ne	419da0 <ferror@plt+0x17210>  // b.any
  419d60:	ldr	w0, [sp, #44]
  419d64:	and	w0, w0, #0x1
  419d68:	cmp	w0, #0x0
  419d6c:	b.ne	419d80 <ferror@plt+0x171f0>  // b.any
  419d70:	ldr	w0, [sp, #44]
  419d74:	and	w0, w0, #0x4
  419d78:	cmp	w0, #0x0
  419d7c:	b.eq	419da0 <ferror@plt+0x17210>  // b.none
  419d80:	adrp	x0, 438000 <ferror@plt+0x35470>
  419d84:	ldr	x0, [x0, #4016]
  419d88:	ldr	x0, [x0]
  419d8c:	ldr	x3, [sp, #16]
  419d90:	ldr	x2, [sp, #24]
  419d94:	ldr	w1, [sp, #40]
  419d98:	bl	41a750 <ferror@plt+0x17bc0>
  419d9c:	b	419da0 <ferror@plt+0x17210>
  419da0:	nop
  419da4:	ldp	x29, x30, [sp], #48
  419da8:	ret
  419dac:	stp	x29, x30, [sp, #-48]!
  419db0:	mov	x29, sp
  419db4:	str	w0, [sp, #44]
  419db8:	str	w1, [sp, #40]
  419dbc:	str	x2, [sp, #32]
  419dc0:	str	x3, [sp, #24]
  419dc4:	str	d0, [sp, #16]
  419dc8:	ldr	w0, [sp, #44]
  419dcc:	and	w0, w0, #0x2
  419dd0:	cmp	w0, #0x0
  419dd4:	b.ne	419de8 <ferror@plt+0x17258>  // b.any
  419dd8:	ldr	w0, [sp, #44]
  419ddc:	and	w0, w0, #0x4
  419de0:	cmp	w0, #0x0
  419de4:	b.eq	419e3c <ferror@plt+0x172ac>  // b.none
  419de8:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419dec:	add	x0, x0, #0x728
  419df0:	ldr	x0, [x0]
  419df4:	cmp	x0, #0x0
  419df8:	b.eq	419e3c <ferror@plt+0x172ac>  // b.none
  419dfc:	ldr	x0, [sp, #32]
  419e00:	cmp	x0, #0x0
  419e04:	b.ne	419e20 <ferror@plt+0x17290>  // b.any
  419e08:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419e0c:	add	x0, x0, #0x728
  419e10:	ldr	x0, [x0]
  419e14:	ldr	d0, [sp, #16]
  419e18:	bl	41b458 <ferror@plt+0x188c8>
  419e1c:	b	419e90 <ferror@plt+0x17300>
  419e20:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419e24:	add	x0, x0, #0x728
  419e28:	ldr	x0, [x0]
  419e2c:	ldr	d0, [sp, #16]
  419e30:	ldr	x1, [sp, #32]
  419e34:	bl	41b6b0 <ferror@plt+0x18b20>
  419e38:	b	419e90 <ferror@plt+0x17300>
  419e3c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419e40:	add	x0, x0, #0x728
  419e44:	ldr	x0, [x0]
  419e48:	cmp	x0, #0x0
  419e4c:	b.ne	419e90 <ferror@plt+0x17300>  // b.any
  419e50:	ldr	w0, [sp, #44]
  419e54:	and	w0, w0, #0x1
  419e58:	cmp	w0, #0x0
  419e5c:	b.ne	419e70 <ferror@plt+0x172e0>  // b.any
  419e60:	ldr	w0, [sp, #44]
  419e64:	and	w0, w0, #0x4
  419e68:	cmp	w0, #0x0
  419e6c:	b.eq	419e90 <ferror@plt+0x17300>  // b.none
  419e70:	adrp	x0, 438000 <ferror@plt+0x35470>
  419e74:	ldr	x0, [x0, #4016]
  419e78:	ldr	x0, [x0]
  419e7c:	ldr	d0, [sp, #16]
  419e80:	ldr	x2, [sp, #24]
  419e84:	ldr	w1, [sp, #40]
  419e88:	bl	41a750 <ferror@plt+0x17bc0>
  419e8c:	b	419e90 <ferror@plt+0x17300>
  419e90:	nop
  419e94:	ldp	x29, x30, [sp], #48
  419e98:	ret
  419e9c:	stp	x29, x30, [sp, #-96]!
  419ea0:	mov	x29, sp
  419ea4:	str	x0, [sp, #24]
  419ea8:	str	w1, [sp, #20]
  419eac:	add	x4, sp, #0x20
  419eb0:	ldr	x3, [sp, #24]
  419eb4:	adrp	x0, 423000 <ferror@plt+0x20470>
  419eb8:	add	x2, x0, #0x930
  419ebc:	mov	x1, #0x40                  	// #64
  419ec0:	mov	x0, x4
  419ec4:	bl	4025e0 <snprintf@plt>
  419ec8:	add	x0, sp, #0x20
  419ecc:	ldr	w3, [sp, #20]
  419ed0:	mov	x2, x0
  419ed4:	ldr	x1, [sp, #24]
  419ed8:	mov	w0, #0x4                   	// #4
  419edc:	bl	419230 <ferror@plt+0x166a0>
  419ee0:	nop
  419ee4:	ldp	x29, x30, [sp], #96
  419ee8:	ret
  419eec:	stp	x29, x30, [sp, #-96]!
  419ef0:	mov	x29, sp
  419ef4:	str	x0, [sp, #24]
  419ef8:	str	x1, [sp, #16]
  419efc:	add	x4, sp, #0x20
  419f00:	ldr	x3, [sp, #24]
  419f04:	adrp	x0, 423000 <ferror@plt+0x20470>
  419f08:	add	x2, x0, #0x938
  419f0c:	mov	x1, #0x40                  	// #64
  419f10:	mov	x0, x4
  419f14:	bl	4025e0 <snprintf@plt>
  419f18:	add	x0, sp, #0x20
  419f1c:	ldr	x3, [sp, #16]
  419f20:	mov	x2, x0
  419f24:	ldr	x1, [sp, #24]
  419f28:	mov	w0, #0x4                   	// #4
  419f2c:	bl	4191f4 <ferror@plt+0x16664>
  419f30:	nop
  419f34:	ldp	x29, x30, [sp], #96
  419f38:	ret
  419f3c:	stp	x29, x30, [sp, #-48]!
  419f40:	mov	x29, sp
  419f44:	str	w0, [sp, #44]
  419f48:	str	w1, [sp, #40]
  419f4c:	str	x2, [sp, #32]
  419f50:	str	x3, [sp, #24]
  419f54:	str	x4, [sp, #16]
  419f58:	ldr	w0, [sp, #44]
  419f5c:	and	w0, w0, #0x2
  419f60:	cmp	w0, #0x0
  419f64:	b.ne	419f78 <ferror@plt+0x173e8>  // b.any
  419f68:	ldr	w0, [sp, #44]
  419f6c:	and	w0, w0, #0x4
  419f70:	cmp	w0, #0x0
  419f74:	b.eq	41a00c <ferror@plt+0x1747c>  // b.none
  419f78:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419f7c:	add	x0, x0, #0x728
  419f80:	ldr	x0, [x0]
  419f84:	cmp	x0, #0x0
  419f88:	b.eq	41a00c <ferror@plt+0x1747c>  // b.none
  419f8c:	ldr	x0, [sp, #32]
  419f90:	cmp	x0, #0x0
  419f94:	b.eq	419fbc <ferror@plt+0x1742c>  // b.none
  419f98:	ldr	x0, [sp, #16]
  419f9c:	cmp	x0, #0x0
  419fa0:	b.ne	419fbc <ferror@plt+0x1742c>  // b.any
  419fa4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419fa8:	add	x0, x0, #0x728
  419fac:	ldr	x0, [x0]
  419fb0:	ldr	x1, [sp, #32]
  419fb4:	bl	41b190 <ferror@plt+0x18600>
  419fb8:	b	41a008 <ferror@plt+0x17478>
  419fbc:	ldr	x0, [sp, #32]
  419fc0:	cmp	x0, #0x0
  419fc4:	b.ne	419fec <ferror@plt+0x1745c>  // b.any
  419fc8:	ldr	x0, [sp, #16]
  419fcc:	cmp	x0, #0x0
  419fd0:	b.eq	419fec <ferror@plt+0x1745c>  // b.none
  419fd4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419fd8:	add	x0, x0, #0x728
  419fdc:	ldr	x0, [x0]
  419fe0:	ldr	x1, [sp, #16]
  419fe4:	bl	41b3b0 <ferror@plt+0x18820>
  419fe8:	b	41a008 <ferror@plt+0x17478>
  419fec:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  419ff0:	add	x0, x0, #0x728
  419ff4:	ldr	x0, [x0]
  419ff8:	ldr	x2, [sp, #16]
  419ffc:	ldr	x1, [sp, #32]
  41a000:	bl	41b640 <ferror@plt+0x18ab0>
  41a004:	b	41a060 <ferror@plt+0x174d0>
  41a008:	b	41a060 <ferror@plt+0x174d0>
  41a00c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a010:	add	x0, x0, #0x728
  41a014:	ldr	x0, [x0]
  41a018:	cmp	x0, #0x0
  41a01c:	b.ne	41a060 <ferror@plt+0x174d0>  // b.any
  41a020:	ldr	w0, [sp, #44]
  41a024:	and	w0, w0, #0x1
  41a028:	cmp	w0, #0x0
  41a02c:	b.ne	41a040 <ferror@plt+0x174b0>  // b.any
  41a030:	ldr	w0, [sp, #44]
  41a034:	and	w0, w0, #0x4
  41a038:	cmp	w0, #0x0
  41a03c:	b.eq	41a060 <ferror@plt+0x174d0>  // b.none
  41a040:	adrp	x0, 438000 <ferror@plt+0x35470>
  41a044:	ldr	x0, [x0, #4016]
  41a048:	ldr	x0, [x0]
  41a04c:	ldr	x3, [sp, #16]
  41a050:	ldr	x2, [sp, #24]
  41a054:	ldr	w1, [sp, #40]
  41a058:	bl	41a750 <ferror@plt+0x17bc0>
  41a05c:	b	41a060 <ferror@plt+0x174d0>
  41a060:	nop
  41a064:	ldp	x29, x30, [sp], #48
  41a068:	ret
  41a06c:	stp	x29, x30, [sp, #-48]!
  41a070:	mov	x29, sp
  41a074:	str	w0, [sp, #44]
  41a078:	str	w1, [sp, #40]
  41a07c:	str	x2, [sp, #32]
  41a080:	str	x3, [sp, #24]
  41a084:	strb	w4, [sp, #23]
  41a088:	ldr	w0, [sp, #44]
  41a08c:	and	w0, w0, #0x2
  41a090:	cmp	w0, #0x0
  41a094:	b.ne	41a0a8 <ferror@plt+0x17518>  // b.any
  41a098:	ldr	w0, [sp, #44]
  41a09c:	and	w0, w0, #0x4
  41a0a0:	cmp	w0, #0x0
  41a0a4:	b.eq	41a0fc <ferror@plt+0x1756c>  // b.none
  41a0a8:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a0ac:	add	x0, x0, #0x728
  41a0b0:	ldr	x0, [x0]
  41a0b4:	cmp	x0, #0x0
  41a0b8:	b.eq	41a0fc <ferror@plt+0x1756c>  // b.none
  41a0bc:	ldr	x0, [sp, #32]
  41a0c0:	cmp	x0, #0x0
  41a0c4:	b.eq	41a0e4 <ferror@plt+0x17554>  // b.none
  41a0c8:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a0cc:	add	x0, x0, #0x728
  41a0d0:	ldr	x0, [x0]
  41a0d4:	ldrb	w2, [sp, #23]
  41a0d8:	ldr	x1, [sp, #32]
  41a0dc:	bl	41b678 <ferror@plt+0x18ae8>
  41a0e0:	b	41a174 <ferror@plt+0x175e4>
  41a0e4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a0e8:	add	x0, x0, #0x728
  41a0ec:	ldr	x0, [x0]
  41a0f0:	ldrb	w1, [sp, #23]
  41a0f4:	bl	41b3e0 <ferror@plt+0x18850>
  41a0f8:	b	41a174 <ferror@plt+0x175e4>
  41a0fc:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a100:	add	x0, x0, #0x728
  41a104:	ldr	x0, [x0]
  41a108:	cmp	x0, #0x0
  41a10c:	b.ne	41a174 <ferror@plt+0x175e4>  // b.any
  41a110:	ldr	w0, [sp, #44]
  41a114:	and	w0, w0, #0x1
  41a118:	cmp	w0, #0x0
  41a11c:	b.ne	41a130 <ferror@plt+0x175a0>  // b.any
  41a120:	ldr	w0, [sp, #44]
  41a124:	and	w0, w0, #0x4
  41a128:	cmp	w0, #0x0
  41a12c:	b.eq	41a174 <ferror@plt+0x175e4>  // b.none
  41a130:	adrp	x0, 438000 <ferror@plt+0x35470>
  41a134:	ldr	x0, [x0, #4016]
  41a138:	ldr	x4, [x0]
  41a13c:	ldrb	w0, [sp, #23]
  41a140:	cmp	w0, #0x0
  41a144:	b.eq	41a154 <ferror@plt+0x175c4>  // b.none
  41a148:	adrp	x0, 423000 <ferror@plt+0x20470>
  41a14c:	add	x0, x0, #0x940
  41a150:	b	41a15c <ferror@plt+0x175cc>
  41a154:	adrp	x0, 423000 <ferror@plt+0x20470>
  41a158:	add	x0, x0, #0x948
  41a15c:	mov	x3, x0
  41a160:	ldr	x2, [sp, #24]
  41a164:	ldr	w1, [sp, #40]
  41a168:	mov	x0, x4
  41a16c:	bl	41a750 <ferror@plt+0x17bc0>
  41a170:	b	41a174 <ferror@plt+0x175e4>
  41a174:	nop
  41a178:	ldp	x29, x30, [sp], #48
  41a17c:	ret
  41a180:	stp	x29, x30, [sp, #-112]!
  41a184:	mov	x29, sp
  41a188:	str	w0, [sp, #44]
  41a18c:	str	w1, [sp, #40]
  41a190:	str	x2, [sp, #32]
  41a194:	str	x3, [sp, #24]
  41a198:	str	x4, [sp, #16]
  41a19c:	ldr	w0, [sp, #44]
  41a1a0:	and	w0, w0, #0x2
  41a1a4:	cmp	w0, #0x0
  41a1a8:	b.ne	41a1bc <ferror@plt+0x1762c>  // b.any
  41a1ac:	ldr	w0, [sp, #44]
  41a1b0:	and	w0, w0, #0x4
  41a1b4:	cmp	w0, #0x0
  41a1b8:	b.eq	41a20c <ferror@plt+0x1767c>  // b.none
  41a1bc:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a1c0:	add	x0, x0, #0x728
  41a1c4:	ldr	x0, [x0]
  41a1c8:	cmp	x0, #0x0
  41a1cc:	b.eq	41a20c <ferror@plt+0x1767c>  // b.none
  41a1d0:	add	x4, sp, #0x30
  41a1d4:	ldr	x3, [sp, #16]
  41a1d8:	adrp	x0, 423000 <ferror@plt+0x20470>
  41a1dc:	add	x2, x0, #0x950
  41a1e0:	mov	x1, #0x40                  	// #64
  41a1e4:	mov	x0, x4
  41a1e8:	bl	4025e0 <snprintf@plt>
  41a1ec:	add	x0, sp, #0x30
  41a1f0:	mov	x3, x0
  41a1f4:	mov	x2, #0x0                   	// #0
  41a1f8:	ldr	x1, [sp, #32]
  41a1fc:	mov	w0, #0x2                   	// #2
  41a200:	bl	4191f4 <ferror@plt+0x16664>
  41a204:	nop
  41a208:	b	41a25c <ferror@plt+0x176cc>
  41a20c:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a210:	add	x0, x0, #0x728
  41a214:	ldr	x0, [x0]
  41a218:	cmp	x0, #0x0
  41a21c:	b.ne	41a25c <ferror@plt+0x176cc>  // b.any
  41a220:	ldr	w0, [sp, #44]
  41a224:	and	w0, w0, #0x1
  41a228:	cmp	w0, #0x0
  41a22c:	b.ne	41a240 <ferror@plt+0x176b0>  // b.any
  41a230:	ldr	w0, [sp, #44]
  41a234:	and	w0, w0, #0x4
  41a238:	cmp	w0, #0x0
  41a23c:	b.eq	41a25c <ferror@plt+0x176cc>  // b.none
  41a240:	adrp	x0, 438000 <ferror@plt+0x35470>
  41a244:	ldr	x0, [x0, #4016]
  41a248:	ldr	x0, [x0]
  41a24c:	ldr	x3, [sp, #16]
  41a250:	ldr	x2, [sp, #24]
  41a254:	ldr	w1, [sp, #40]
  41a258:	bl	41a750 <ferror@plt+0x17bc0>
  41a25c:	nop
  41a260:	ldp	x29, x30, [sp], #112
  41a264:	ret
  41a268:	stp	x29, x30, [sp, #-112]!
  41a26c:	mov	x29, sp
  41a270:	str	w0, [sp, #44]
  41a274:	str	w1, [sp, #40]
  41a278:	str	x2, [sp, #32]
  41a27c:	str	x3, [sp, #24]
  41a280:	str	w4, [sp, #20]
  41a284:	ldr	w0, [sp, #44]
  41a288:	and	w0, w0, #0x2
  41a28c:	cmp	w0, #0x0
  41a290:	b.ne	41a2a4 <ferror@plt+0x17714>  // b.any
  41a294:	ldr	w0, [sp, #44]
  41a298:	and	w0, w0, #0x4
  41a29c:	cmp	w0, #0x0
  41a2a0:	b.eq	41a318 <ferror@plt+0x17788>  // b.none
  41a2a4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a2a8:	add	x0, x0, #0x728
  41a2ac:	ldr	x0, [x0]
  41a2b0:	cmp	x0, #0x0
  41a2b4:	b.eq	41a318 <ferror@plt+0x17788>  // b.none
  41a2b8:	add	x4, sp, #0x30
  41a2bc:	ldr	w3, [sp, #20]
  41a2c0:	adrp	x0, 423000 <ferror@plt+0x20470>
  41a2c4:	add	x2, x0, #0x958
  41a2c8:	mov	x1, #0x40                  	// #64
  41a2cc:	mov	x0, x4
  41a2d0:	bl	4025e0 <snprintf@plt>
  41a2d4:	ldr	x0, [sp, #32]
  41a2d8:	cmp	x0, #0x0
  41a2dc:	b.eq	41a300 <ferror@plt+0x17770>  // b.none
  41a2e0:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a2e4:	add	x0, x0, #0x728
  41a2e8:	ldr	x0, [x0]
  41a2ec:	add	x1, sp, #0x30
  41a2f0:	mov	x2, x1
  41a2f4:	ldr	x1, [sp, #32]
  41a2f8:	bl	41b640 <ferror@plt+0x18ab0>
  41a2fc:	b	41a36c <ferror@plt+0x177dc>
  41a300:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a304:	add	x0, x0, #0x728
  41a308:	ldr	x0, [x0]
  41a30c:	add	x1, sp, #0x30
  41a310:	bl	41b3b0 <ferror@plt+0x18820>
  41a314:	b	41a36c <ferror@plt+0x177dc>
  41a318:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a31c:	add	x0, x0, #0x728
  41a320:	ldr	x0, [x0]
  41a324:	cmp	x0, #0x0
  41a328:	b.ne	41a36c <ferror@plt+0x177dc>  // b.any
  41a32c:	ldr	w0, [sp, #44]
  41a330:	and	w0, w0, #0x1
  41a334:	cmp	w0, #0x0
  41a338:	b.ne	41a34c <ferror@plt+0x177bc>  // b.any
  41a33c:	ldr	w0, [sp, #44]
  41a340:	and	w0, w0, #0x4
  41a344:	cmp	w0, #0x0
  41a348:	b.eq	41a36c <ferror@plt+0x177dc>  // b.none
  41a34c:	adrp	x0, 438000 <ferror@plt+0x35470>
  41a350:	ldr	x0, [x0, #4016]
  41a354:	ldr	x0, [x0]
  41a358:	ldr	w3, [sp, #20]
  41a35c:	ldr	x2, [sp, #24]
  41a360:	ldr	w1, [sp, #40]
  41a364:	bl	41a750 <ferror@plt+0x17bc0>
  41a368:	b	41a36c <ferror@plt+0x177dc>
  41a36c:	nop
  41a370:	ldp	x29, x30, [sp], #112
  41a374:	ret
  41a378:	stp	x29, x30, [sp, #-48]!
  41a37c:	mov	x29, sp
  41a380:	str	w0, [sp, #44]
  41a384:	str	w1, [sp, #40]
  41a388:	str	x2, [sp, #32]
  41a38c:	str	x3, [sp, #24]
  41a390:	str	x4, [sp, #16]
  41a394:	ldr	w0, [sp, #44]
  41a398:	and	w0, w0, #0x2
  41a39c:	cmp	w0, #0x0
  41a3a0:	b.ne	41a3b4 <ferror@plt+0x17824>  // b.any
  41a3a4:	ldr	w0, [sp, #44]
  41a3a8:	and	w0, w0, #0x4
  41a3ac:	cmp	w0, #0x0
  41a3b0:	b.eq	41a400 <ferror@plt+0x17870>  // b.none
  41a3b4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a3b8:	add	x0, x0, #0x728
  41a3bc:	ldr	x0, [x0]
  41a3c0:	cmp	x0, #0x0
  41a3c4:	b.eq	41a400 <ferror@plt+0x17870>  // b.none
  41a3c8:	ldr	x0, [sp, #32]
  41a3cc:	cmp	x0, #0x0
  41a3d0:	b.eq	41a3ec <ferror@plt+0x1785c>  // b.none
  41a3d4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a3d8:	add	x0, x0, #0x728
  41a3dc:	ldr	x0, [x0]
  41a3e0:	ldr	x1, [sp, #32]
  41a3e4:	bl	41b8e0 <ferror@plt+0x18d50>
  41a3e8:	b	41a454 <ferror@plt+0x178c4>
  41a3ec:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a3f0:	add	x0, x0, #0x728
  41a3f4:	ldr	x0, [x0]
  41a3f8:	bl	41b430 <ferror@plt+0x188a0>
  41a3fc:	b	41a454 <ferror@plt+0x178c4>
  41a400:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a404:	add	x0, x0, #0x728
  41a408:	ldr	x0, [x0]
  41a40c:	cmp	x0, #0x0
  41a410:	b.ne	41a454 <ferror@plt+0x178c4>  // b.any
  41a414:	ldr	w0, [sp, #44]
  41a418:	and	w0, w0, #0x1
  41a41c:	cmp	w0, #0x0
  41a420:	b.ne	41a434 <ferror@plt+0x178a4>  // b.any
  41a424:	ldr	w0, [sp, #44]
  41a428:	and	w0, w0, #0x4
  41a42c:	cmp	w0, #0x0
  41a430:	b.eq	41a454 <ferror@plt+0x178c4>  // b.none
  41a434:	adrp	x0, 438000 <ferror@plt+0x35470>
  41a438:	ldr	x0, [x0, #4016]
  41a43c:	ldr	x0, [x0]
  41a440:	ldr	x3, [sp, #16]
  41a444:	ldr	x2, [sp, #24]
  41a448:	ldr	w1, [sp, #40]
  41a44c:	bl	41a750 <ferror@plt+0x17bc0>
  41a450:	b	41a454 <ferror@plt+0x178c4>
  41a454:	nop
  41a458:	ldp	x29, x30, [sp], #48
  41a45c:	ret
  41a460:	stp	x29, x30, [sp, #-16]!
  41a464:	mov	x29, sp
  41a468:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a46c:	add	x0, x0, #0x728
  41a470:	ldr	x0, [x0]
  41a474:	cmp	x0, #0x0
  41a478:	b.ne	41a498 <ferror@plt+0x17908>  // b.any
  41a47c:	adrp	x0, 438000 <ferror@plt+0x35470>
  41a480:	ldr	x0, [x0, #4048]
  41a484:	ldr	x0, [x0]
  41a488:	mov	x1, x0
  41a48c:	adrp	x0, 423000 <ferror@plt+0x20470>
  41a490:	add	x0, x0, #0x928
  41a494:	bl	402ae0 <printf@plt>
  41a498:	nop
  41a49c:	ldp	x29, x30, [sp], #16
  41a4a0:	ret
  41a4a4:	stp	x29, x30, [sp, #-16]!
  41a4a8:	mov	x29, sp
  41a4ac:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a4b0:	add	x0, x0, #0x734
  41a4b4:	mov	w1, #0x1                   	// #1
  41a4b8:	str	w1, [x0]
  41a4bc:	bl	41a6a4 <ferror@plt+0x17b14>
  41a4c0:	nop
  41a4c4:	ldp	x29, x30, [sp], #16
  41a4c8:	ret
  41a4cc:	stp	x29, x30, [sp, #-32]!
  41a4d0:	mov	x29, sp
  41a4d4:	str	w0, [sp, #28]
  41a4d8:	str	w1, [sp, #24]
  41a4dc:	ldr	w0, [sp, #24]
  41a4e0:	cmp	w0, #0x0
  41a4e4:	b.ne	41a4f4 <ferror@plt+0x17964>  // b.any
  41a4e8:	ldr	w0, [sp, #28]
  41a4ec:	cmp	w0, #0x0
  41a4f0:	b.ne	41a4fc <ferror@plt+0x1796c>  // b.any
  41a4f4:	mov	w0, #0x0                   	// #0
  41a4f8:	b	41a534 <ferror@plt+0x179a4>
  41a4fc:	ldr	w0, [sp, #28]
  41a500:	cmp	w0, #0x2
  41a504:	b.eq	41a524 <ferror@plt+0x17994>  // b.none
  41a508:	adrp	x0, 438000 <ferror@plt+0x35470>
  41a50c:	ldr	x0, [x0, #4016]
  41a510:	ldr	x0, [x0]
  41a514:	bl	402600 <fileno@plt>
  41a518:	bl	4029f0 <isatty@plt>
  41a51c:	cmp	w0, #0x0
  41a520:	b.eq	41a530 <ferror@plt+0x179a0>  // b.none
  41a524:	bl	41a4a4 <ferror@plt+0x17914>
  41a528:	mov	w0, #0x1                   	// #1
  41a52c:	b	41a534 <ferror@plt+0x179a4>
  41a530:	mov	w0, #0x0                   	// #0
  41a534:	ldp	x29, x30, [sp], #32
  41a538:	ret
  41a53c:	stp	x29, x30, [sp, #-80]!
  41a540:	mov	x29, sp
  41a544:	str	x0, [x29, #24]
  41a548:	str	x1, [x29, #16]
  41a54c:	ldr	x0, [x29, #16]
  41a550:	cmp	x0, #0x0
  41a554:	b.ne	41a560 <ferror@plt+0x179d0>  // b.any
  41a558:	mov	w0, #0x0                   	// #0
  41a55c:	b	41a698 <ferror@plt+0x17b08>
  41a560:	ldr	x0, [x29, #24]
  41a564:	str	x0, [x29, #64]
  41a568:	ldr	x0, [x29, #64]
  41a56c:	bl	402460 <strlen@plt>
  41a570:	add	x0, x0, #0x1
  41a574:	str	x0, [x29, #56]
  41a578:	ldr	x0, [x29, #56]
  41a57c:	add	x0, x0, #0xf
  41a580:	lsr	x0, x0, #4
  41a584:	lsl	x0, x0, #4
  41a588:	sub	sp, sp, x0
  41a58c:	mov	x0, sp
  41a590:	add	x0, x0, #0xf
  41a594:	lsr	x0, x0, #4
  41a598:	lsl	x0, x0, #4
  41a59c:	str	x0, [x29, #48]
  41a5a0:	ldr	x2, [x29, #56]
  41a5a4:	ldr	x1, [x29, #64]
  41a5a8:	ldr	x0, [x29, #48]
  41a5ac:	bl	402430 <memcpy@plt>
  41a5b0:	str	x0, [x29, #40]
  41a5b4:	mov	w1, #0x3d                  	// #61
  41a5b8:	ldr	x0, [x29, #40]
  41a5bc:	bl	402a60 <strchrnul@plt>
  41a5c0:	str	x0, [x29, #72]
  41a5c4:	ldr	x0, [x29, #72]
  41a5c8:	ldrb	w0, [x0]
  41a5cc:	cmp	w0, #0x0
  41a5d0:	b.eq	41a5e4 <ferror@plt+0x17a54>  // b.none
  41a5d4:	ldr	x0, [x29, #72]
  41a5d8:	add	x1, x0, #0x1
  41a5dc:	str	x1, [x29, #72]
  41a5e0:	strb	wzr, [x0]
  41a5e4:	adrp	x0, 423000 <ferror@plt+0x20470>
  41a5e8:	add	x1, x0, #0x9d8
  41a5ec:	ldr	x0, [x29, #40]
  41a5f0:	bl	413b98 <ferror@plt+0x11008>
  41a5f4:	and	w0, w0, #0xff
  41a5f8:	cmp	w0, #0x0
  41a5fc:	b.eq	41a608 <ferror@plt+0x17a78>  // b.none
  41a600:	mov	w0, #0x0                   	// #0
  41a604:	b	41a698 <ferror@plt+0x17b08>
  41a608:	ldr	x0, [x29, #72]
  41a60c:	ldrb	w0, [x0]
  41a610:	cmp	w0, #0x0
  41a614:	b.eq	41a630 <ferror@plt+0x17aa0>  // b.none
  41a618:	adrp	x0, 423000 <ferror@plt+0x20470>
  41a61c:	add	x1, x0, #0x9e0
  41a620:	ldr	x0, [x29, #72]
  41a624:	bl	402860 <strcmp@plt>
  41a628:	cmp	w0, #0x0
  41a62c:	b.ne	41a640 <ferror@plt+0x17ab0>  // b.any
  41a630:	ldr	x0, [x29, #16]
  41a634:	mov	w1, #0x2                   	// #2
  41a638:	str	w1, [x0]
  41a63c:	b	41a694 <ferror@plt+0x17b04>
  41a640:	adrp	x0, 423000 <ferror@plt+0x20470>
  41a644:	add	x1, x0, #0x9e8
  41a648:	ldr	x0, [x29, #72]
  41a64c:	bl	402860 <strcmp@plt>
  41a650:	cmp	w0, #0x0
  41a654:	b.ne	41a668 <ferror@plt+0x17ad8>  // b.any
  41a658:	ldr	x0, [x29, #16]
  41a65c:	mov	w1, #0x1                   	// #1
  41a660:	str	w1, [x0]
  41a664:	b	41a694 <ferror@plt+0x17b04>
  41a668:	adrp	x0, 423000 <ferror@plt+0x20470>
  41a66c:	add	x1, x0, #0x9f0
  41a670:	ldr	x0, [x29, #72]
  41a674:	bl	402860 <strcmp@plt>
  41a678:	cmp	w0, #0x0
  41a67c:	b.ne	41a68c <ferror@plt+0x17afc>  // b.any
  41a680:	ldr	x0, [x29, #16]
  41a684:	str	wzr, [x0]
  41a688:	b	41a694 <ferror@plt+0x17b04>
  41a68c:	mov	w0, #0x0                   	// #0
  41a690:	b	41a698 <ferror@plt+0x17b08>
  41a694:	mov	w0, #0x1                   	// #1
  41a698:	mov	sp, x29
  41a69c:	ldp	x29, x30, [sp], #80
  41a6a0:	ret
  41a6a4:	stp	x29, x30, [sp, #-32]!
  41a6a8:	mov	x29, sp
  41a6ac:	adrp	x0, 423000 <ferror@plt+0x20470>
  41a6b0:	add	x0, x0, #0x9f8
  41a6b4:	bl	402b10 <getenv@plt>
  41a6b8:	str	x0, [sp, #24]
  41a6bc:	ldr	x0, [sp, #24]
  41a6c0:	cmp	x0, #0x0
  41a6c4:	b.eq	41a744 <ferror@plt+0x17bb4>  // b.none
  41a6c8:	mov	w1, #0x3b                  	// #59
  41a6cc:	ldr	x0, [sp, #24]
  41a6d0:	bl	4027b0 <strrchr@plt>
  41a6d4:	str	x0, [sp, #24]
  41a6d8:	ldr	x0, [sp, #24]
  41a6dc:	cmp	x0, #0x0
  41a6e0:	b.eq	41a744 <ferror@plt+0x17bb4>  // b.none
  41a6e4:	ldr	x0, [sp, #24]
  41a6e8:	add	x0, x0, #0x1
  41a6ec:	ldrb	w0, [x0]
  41a6f0:	cmp	w0, #0x2f
  41a6f4:	b.ls	41a70c <ferror@plt+0x17b7c>  // b.plast
  41a6f8:	ldr	x0, [sp, #24]
  41a6fc:	add	x0, x0, #0x1
  41a700:	ldrb	w0, [x0]
  41a704:	cmp	w0, #0x36
  41a708:	b.ls	41a720 <ferror@plt+0x17b90>  // b.plast
  41a70c:	ldr	x0, [sp, #24]
  41a710:	add	x0, x0, #0x1
  41a714:	ldrb	w0, [x0]
  41a718:	cmp	w0, #0x38
  41a71c:	b.ne	41a744 <ferror@plt+0x17bb4>  // b.any
  41a720:	ldr	x0, [sp, #24]
  41a724:	add	x0, x0, #0x2
  41a728:	ldrb	w0, [x0]
  41a72c:	cmp	w0, #0x0
  41a730:	b.ne	41a744 <ferror@plt+0x17bb4>  // b.any
  41a734:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a738:	add	x0, x0, #0x730
  41a73c:	mov	w1, #0x1                   	// #1
  41a740:	str	w1, [x0]
  41a744:	nop
  41a748:	ldp	x29, x30, [sp], #32
  41a74c:	ret
  41a750:	stp	x29, x30, [sp, #-304]!
  41a754:	mov	x29, sp
  41a758:	str	x0, [sp, #72]
  41a75c:	str	w1, [sp, #68]
  41a760:	str	x2, [sp, #56]
  41a764:	str	x3, [sp, #264]
  41a768:	str	x4, [sp, #272]
  41a76c:	str	x5, [sp, #280]
  41a770:	str	x6, [sp, #288]
  41a774:	str	x7, [sp, #296]
  41a778:	str	q0, [sp, #128]
  41a77c:	str	q1, [sp, #144]
  41a780:	str	q2, [sp, #160]
  41a784:	str	q3, [sp, #176]
  41a788:	str	q4, [sp, #192]
  41a78c:	str	q5, [sp, #208]
  41a790:	str	q6, [sp, #224]
  41a794:	str	q7, [sp, #240]
  41a798:	str	wzr, [sp, #124]
  41a79c:	add	x0, sp, #0x130
  41a7a0:	str	x0, [sp, #88]
  41a7a4:	add	x0, sp, #0x130
  41a7a8:	str	x0, [sp, #96]
  41a7ac:	add	x0, sp, #0x100
  41a7b0:	str	x0, [sp, #104]
  41a7b4:	mov	w0, #0xffffffd8            	// #-40
  41a7b8:	str	w0, [sp, #112]
  41a7bc:	mov	w0, #0xffffff80            	// #-128
  41a7c0:	str	w0, [sp, #116]
  41a7c4:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a7c8:	add	x0, x0, #0x734
  41a7cc:	ldr	w0, [x0]
  41a7d0:	cmp	w0, #0x0
  41a7d4:	b.eq	41a7e4 <ferror@plt+0x17c54>  // b.none
  41a7d8:	ldr	w0, [sp, #68]
  41a7dc:	cmp	w0, #0x6
  41a7e0:	b.ne	41a818 <ferror@plt+0x17c88>  // b.any
  41a7e4:	add	x2, sp, #0x10
  41a7e8:	add	x3, sp, #0x58
  41a7ec:	ldp	x0, x1, [x3]
  41a7f0:	stp	x0, x1, [x2]
  41a7f4:	ldp	x0, x1, [x3, #16]
  41a7f8:	stp	x0, x1, [x2, #16]
  41a7fc:	add	x0, sp, #0x10
  41a800:	mov	x2, x0
  41a804:	ldr	x1, [sp, #56]
  41a808:	ldr	x0, [sp, #72]
  41a80c:	bl	402ad0 <vfprintf@plt>
  41a810:	str	w0, [sp, #124]
  41a814:	b	41a8ec <ferror@plt+0x17d5c>
  41a818:	adrp	x0, 444000 <stdin@@GLIBC_2.17+0x7150>
  41a81c:	add	x0, x0, #0x730
  41a820:	ldr	w0, [x0]
  41a824:	cmp	w0, #0x0
  41a828:	b.eq	41a840 <ferror@plt+0x17cb0>  // b.none
  41a82c:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  41a830:	add	x0, x0, #0xe70
  41a834:	ldr	w1, [sp, #68]
  41a838:	ldr	w0, [x0, x1, lsl #2]
  41a83c:	b	41a850 <ferror@plt+0x17cc0>
  41a840:	adrp	x0, 43c000 <in6addr_any@@GLIBC_2.17+0x3288>
  41a844:	add	x0, x0, #0xe50
  41a848:	ldr	w1, [sp, #68]
  41a84c:	ldr	w0, [x0, x1, lsl #2]
  41a850:	adrp	x1, 438000 <ferror@plt+0x35470>
  41a854:	add	x1, x1, #0xcf8
  41a858:	mov	w0, w0
  41a85c:	ldr	x0, [x1, x0, lsl #3]
  41a860:	mov	x2, x0
  41a864:	adrp	x0, 423000 <ferror@plt+0x20470>
  41a868:	add	x1, x0, #0xa08
  41a86c:	ldr	x0, [sp, #72]
  41a870:	bl	402b50 <fprintf@plt>
  41a874:	mov	w1, w0
  41a878:	ldr	w0, [sp, #124]
  41a87c:	add	w0, w0, w1
  41a880:	str	w0, [sp, #124]
  41a884:	add	x2, sp, #0x10
  41a888:	add	x3, sp, #0x58
  41a88c:	ldp	x0, x1, [x3]
  41a890:	stp	x0, x1, [x2]
  41a894:	ldp	x0, x1, [x3, #16]
  41a898:	stp	x0, x1, [x2, #16]
  41a89c:	add	x0, sp, #0x10
  41a8a0:	mov	x2, x0
  41a8a4:	ldr	x1, [sp, #56]
  41a8a8:	ldr	x0, [sp, #72]
  41a8ac:	bl	402ad0 <vfprintf@plt>
  41a8b0:	mov	w1, w0
  41a8b4:	ldr	w0, [sp, #124]
  41a8b8:	add	w0, w0, w1
  41a8bc:	str	w0, [sp, #124]
  41a8c0:	adrp	x0, 423000 <ferror@plt+0x20470>
  41a8c4:	add	x0, x0, #0x9d0
  41a8c8:	mov	x2, x0
  41a8cc:	adrp	x0, 423000 <ferror@plt+0x20470>
  41a8d0:	add	x1, x0, #0xa08
  41a8d4:	ldr	x0, [sp, #72]
  41a8d8:	bl	402b50 <fprintf@plt>
  41a8dc:	mov	w1, w0
  41a8e0:	ldr	w0, [sp, #124]
  41a8e4:	add	w0, w0, w1
  41a8e8:	str	w0, [sp, #124]
  41a8ec:	ldr	w0, [sp, #124]
  41a8f0:	ldp	x29, x30, [sp], #304
  41a8f4:	ret
  41a8f8:	sub	sp, sp, #0x10
  41a8fc:	strb	w0, [sp, #15]
  41a900:	ldrb	w0, [sp, #15]
  41a904:	cmp	w0, #0x2
  41a908:	b.eq	41a918 <ferror@plt+0x17d88>  // b.none
  41a90c:	cmp	w0, #0xa
  41a910:	b.eq	41a920 <ferror@plt+0x17d90>  // b.none
  41a914:	b	41a928 <ferror@plt+0x17d98>
  41a918:	mov	w0, #0x2                   	// #2
  41a91c:	b	41a92c <ferror@plt+0x17d9c>
  41a920:	mov	w0, #0x3                   	// #3
  41a924:	b	41a92c <ferror@plt+0x17d9c>
  41a928:	mov	w0, #0x6                   	// #6
  41a92c:	add	sp, sp, #0x10
  41a930:	ret
  41a934:	sub	sp, sp, #0x10
  41a938:	strb	w0, [sp, #15]
  41a93c:	ldrb	w0, [sp, #15]
  41a940:	cmp	w0, #0x2
  41a944:	b.eq	41a958 <ferror@plt+0x17dc8>  // b.none
  41a948:	cmp	w0, #0x6
  41a94c:	b.ne	41a960 <ferror@plt+0x17dd0>  // b.any
  41a950:	mov	w0, #0x4                   	// #4
  41a954:	b	41a964 <ferror@plt+0x17dd4>
  41a958:	mov	w0, #0x5                   	// #5
  41a95c:	b	41a964 <ferror@plt+0x17dd4>
  41a960:	mov	w0, #0x6                   	// #6
  41a964:	add	sp, sp, #0x10
  41a968:	ret
  41a96c:	stp	x29, x30, [sp, #-80]!
  41a970:	mov	x29, sp
  41a974:	str	x0, [sp, #40]
  41a978:	str	x1, [sp, #32]
  41a97c:	str	x2, [sp, #24]
  41a980:	ldr	x0, [sp, #24]
  41a984:	str	x0, [sp, #72]
  41a988:	ldr	x0, [sp, #32]
  41a98c:	str	x0, [sp, #64]
  41a990:	str	wzr, [sp, #60]
  41a994:	ldr	w0, [sp, #60]
  41a998:	add	w1, w0, #0x1
  41a99c:	str	w1, [sp, #60]
  41a9a0:	sxtw	x0, w0
  41a9a4:	lsl	x0, x0, #2
  41a9a8:	ldr	x1, [sp, #40]
  41a9ac:	add	x0, x1, x0
  41a9b0:	ldr	w0, [x0]
  41a9b4:	bl	402520 <ntohl@plt>
  41a9b8:	str	w0, [sp, #56]
  41a9bc:	ldr	w0, [sp, #56]
  41a9c0:	lsr	w0, w0, #12
  41a9c4:	str	w0, [sp, #52]
  41a9c8:	ldr	w3, [sp, #52]
  41a9cc:	adrp	x0, 423000 <ferror@plt+0x20470>
  41a9d0:	add	x2, x0, #0xa10
  41a9d4:	ldr	x1, [sp, #72]
  41a9d8:	ldr	x0, [sp, #64]
  41a9dc:	bl	4025e0 <snprintf@plt>
  41a9e0:	str	w0, [sp, #48]
  41a9e4:	ldrsw	x0, [sp, #48]
  41a9e8:	ldr	x1, [sp, #72]
  41a9ec:	cmp	x1, x0
  41a9f0:	b.ls	41aa60 <ferror@plt+0x17ed0>  // b.plast
  41a9f4:	ldr	w0, [sp, #56]
  41a9f8:	and	w0, w0, #0x100
  41a9fc:	cmp	w0, #0x0
  41aa00:	b.eq	41aa0c <ferror@plt+0x17e7c>  // b.none
  41aa04:	ldr	x0, [sp, #32]
  41aa08:	b	41aa78 <ferror@plt+0x17ee8>
  41aa0c:	ldrsw	x0, [sp, #48]
  41aa10:	ldr	x1, [sp, #64]
  41aa14:	add	x0, x1, x0
  41aa18:	str	x0, [sp, #64]
  41aa1c:	ldrsw	x0, [sp, #48]
  41aa20:	ldr	x1, [sp, #72]
  41aa24:	sub	x0, x1, x0
  41aa28:	str	x0, [sp, #72]
  41aa2c:	ldr	x0, [sp, #72]
  41aa30:	cmp	x0, #0x0
  41aa34:	b.eq	41a994 <ferror@plt+0x17e04>  // b.none
  41aa38:	ldr	x0, [sp, #64]
  41aa3c:	mov	w1, #0x2f                  	// #47
  41aa40:	strb	w1, [x0]
  41aa44:	ldr	x0, [sp, #64]
  41aa48:	add	x0, x0, #0x1
  41aa4c:	str	x0, [sp, #64]
  41aa50:	ldr	x0, [sp, #72]
  41aa54:	sub	x0, x0, #0x1
  41aa58:	str	x0, [sp, #72]
  41aa5c:	b	41a994 <ferror@plt+0x17e04>
  41aa60:	nop
  41aa64:	bl	402b00 <__errno_location@plt>
  41aa68:	mov	x1, x0
  41aa6c:	mov	w0, #0xfffffff9            	// #-7
  41aa70:	str	w0, [x1]
  41aa74:	mov	x0, #0x0                   	// #0
  41aa78:	ldp	x29, x30, [sp], #80
  41aa7c:	ret
  41aa80:	stp	x29, x30, [sp, #-48]!
  41aa84:	mov	x29, sp
  41aa88:	str	w0, [sp, #44]
  41aa8c:	str	x1, [sp, #32]
  41aa90:	str	x2, [sp, #24]
  41aa94:	str	x3, [sp, #16]
  41aa98:	ldr	w0, [sp, #44]
  41aa9c:	cmp	w0, #0x1c
  41aaa0:	b.ne	41aac0 <ferror@plt+0x17f30>  // b.any
  41aaa4:	bl	402b00 <__errno_location@plt>
  41aaa8:	str	wzr, [x0]
  41aaac:	ldr	x2, [sp, #16]
  41aab0:	ldr	x1, [sp, #24]
  41aab4:	ldr	x0, [sp, #32]
  41aab8:	bl	41a96c <ferror@plt+0x17ddc>
  41aabc:	b	41aad4 <ferror@plt+0x17f44>
  41aac0:	bl	402b00 <__errno_location@plt>
  41aac4:	mov	x1, x0
  41aac8:	mov	w0, #0x61                  	// #97
  41aacc:	str	w0, [x1]
  41aad0:	mov	x0, #0x0                   	// #0
  41aad4:	ldp	x29, x30, [sp], #48
  41aad8:	ret
  41aadc:	stp	x29, x30, [sp, #-96]!
  41aae0:	mov	x29, sp
  41aae4:	str	x19, [sp, #16]
  41aae8:	str	x0, [sp, #56]
  41aaec:	str	x1, [sp, #48]
  41aaf0:	str	w2, [sp, #44]
  41aaf4:	str	wzr, [sp, #92]
  41aaf8:	b	41abcc <ferror@plt+0x1803c>
  41aafc:	add	x0, sp, #0x48
  41ab00:	mov	w2, #0x0                   	// #0
  41ab04:	mov	x1, x0
  41ab08:	ldr	x0, [sp, #56]
  41ab0c:	bl	402450 <strtoul@plt>
  41ab10:	str	x0, [sp, #80]
  41ab14:	ldr	x1, [sp, #80]
  41ab18:	mov	x0, #0xfffff               	// #1048575
  41ab1c:	cmp	x1, x0
  41ab20:	b.ls	41ab2c <ferror@plt+0x17f9c>  // b.plast
  41ab24:	mov	w0, #0x0                   	// #0
  41ab28:	b	41ac04 <ferror@plt+0x18074>
  41ab2c:	ldr	x0, [sp, #72]
  41ab30:	ldr	x1, [sp, #56]
  41ab34:	cmp	x1, x0
  41ab38:	b.ne	41ab44 <ferror@plt+0x17fb4>  // b.any
  41ab3c:	mov	w0, #0x0                   	// #0
  41ab40:	b	41ac04 <ferror@plt+0x18074>
  41ab44:	ldr	x0, [sp, #80]
  41ab48:	lsl	w0, w0, #12
  41ab4c:	bl	4024b0 <htonl@plt>
  41ab50:	mov	w1, w0
  41ab54:	ldr	x0, [sp, #48]
  41ab58:	str	w1, [x0]
  41ab5c:	ldr	x0, [sp, #72]
  41ab60:	ldrb	w0, [x0]
  41ab64:	cmp	w0, #0x0
  41ab68:	b.ne	41ab90 <ferror@plt+0x18000>  // b.any
  41ab6c:	ldr	x0, [sp, #48]
  41ab70:	ldr	w19, [x0]
  41ab74:	mov	w0, #0x100                 	// #256
  41ab78:	bl	4024b0 <htonl@plt>
  41ab7c:	orr	w1, w19, w0
  41ab80:	ldr	x0, [sp, #48]
  41ab84:	str	w1, [x0]
  41ab88:	mov	w0, #0x1                   	// #1
  41ab8c:	b	41ac04 <ferror@plt+0x18074>
  41ab90:	ldr	x0, [sp, #72]
  41ab94:	ldrb	w0, [x0]
  41ab98:	cmp	w0, #0x2f
  41ab9c:	b.eq	41aba8 <ferror@plt+0x18018>  // b.none
  41aba0:	mov	w0, #0x0                   	// #0
  41aba4:	b	41ac04 <ferror@plt+0x18074>
  41aba8:	ldr	x0, [sp, #72]
  41abac:	add	x0, x0, #0x1
  41abb0:	str	x0, [sp, #56]
  41abb4:	ldr	x0, [sp, #48]
  41abb8:	add	x0, x0, #0x4
  41abbc:	str	x0, [sp, #48]
  41abc0:	ldr	w0, [sp, #92]
  41abc4:	add	w0, w0, #0x1
  41abc8:	str	w0, [sp, #92]
  41abcc:	ldr	w1, [sp, #92]
  41abd0:	ldr	w0, [sp, #44]
  41abd4:	cmp	w1, w0
  41abd8:	b.cc	41aafc <ferror@plt+0x17f6c>  // b.lo, b.ul, b.last
  41abdc:	adrp	x0, 438000 <ferror@plt+0x35470>
  41abe0:	ldr	x0, [x0, #3984]
  41abe4:	ldr	x0, [x0]
  41abe8:	mov	x3, x0
  41abec:	mov	x2, #0x18                  	// #24
  41abf0:	mov	x1, #0x1                   	// #1
  41abf4:	adrp	x0, 423000 <ferror@plt+0x20470>
  41abf8:	add	x0, x0, #0xa18
  41abfc:	bl	402950 <fwrite@plt>
  41ac00:	mov	w0, #0x0                   	// #0
  41ac04:	ldr	x19, [sp, #16]
  41ac08:	ldp	x29, x30, [sp], #96
  41ac0c:	ret
  41ac10:	stp	x29, x30, [sp, #-64]!
  41ac14:	mov	x29, sp
  41ac18:	str	w0, [sp, #44]
  41ac1c:	str	x1, [sp, #32]
  41ac20:	str	x2, [sp, #24]
  41ac24:	str	x3, [sp, #16]
  41ac28:	ldr	x0, [sp, #16]
  41ac2c:	lsr	x0, x0, #2
  41ac30:	str	w0, [sp, #56]
  41ac34:	ldr	w0, [sp, #44]
  41ac38:	cmp	w0, #0x1c
  41ac3c:	b.ne	41ac60 <ferror@plt+0x180d0>  // b.any
  41ac40:	bl	402b00 <__errno_location@plt>
  41ac44:	str	wzr, [x0]
  41ac48:	ldr	w2, [sp, #56]
  41ac4c:	ldr	x1, [sp, #24]
  41ac50:	ldr	x0, [sp, #32]
  41ac54:	bl	41aadc <ferror@plt+0x17f4c>
  41ac58:	str	w0, [sp, #60]
  41ac5c:	b	41ac78 <ferror@plt+0x180e8>
  41ac60:	bl	402b00 <__errno_location@plt>
  41ac64:	mov	x1, x0
  41ac68:	mov	w0, #0x61                  	// #97
  41ac6c:	str	w0, [x1]
  41ac70:	mov	w0, #0xffffffff            	// #-1
  41ac74:	str	w0, [sp, #60]
  41ac78:	ldr	w0, [sp, #60]
  41ac7c:	ldp	x29, x30, [sp], #64
  41ac80:	ret
  41ac84:	stp	x29, x30, [sp, #-48]!
  41ac88:	mov	x29, sp
  41ac8c:	str	x0, [sp, #24]
  41ac90:	str	wzr, [sp, #44]
  41ac94:	b	41acc4 <ferror@plt+0x18134>
  41ac98:	ldr	x0, [sp, #24]
  41ac9c:	ldr	x0, [x0]
  41aca0:	mov	x3, x0
  41aca4:	mov	x2, #0x4                   	// #4
  41aca8:	mov	x1, #0x1                   	// #1
  41acac:	adrp	x0, 423000 <ferror@plt+0x20470>
  41acb0:	add	x0, x0, #0xa38
  41acb4:	bl	402950 <fwrite@plt>
  41acb8:	ldr	w0, [sp, #44]
  41acbc:	add	w0, w0, #0x1
  41acc0:	str	w0, [sp, #44]
  41acc4:	ldr	x0, [sp, #24]
  41acc8:	ldr	w0, [x0, #8]
  41accc:	ldr	w1, [sp, #44]
  41acd0:	cmp	w1, w0
  41acd4:	b.cc	41ac98 <ferror@plt+0x18108>  // b.lo, b.ul, b.last
  41acd8:	nop
  41acdc:	nop
  41ace0:	ldp	x29, x30, [sp], #48
  41ace4:	ret
  41ace8:	stp	x29, x30, [sp, #-32]!
  41acec:	mov	x29, sp
  41acf0:	str	x0, [sp, #24]
  41acf4:	ldr	x0, [sp, #24]
  41acf8:	ldrb	w0, [x0, #12]
  41acfc:	eor	w0, w0, #0x1
  41ad00:	and	w0, w0, #0xff
  41ad04:	cmp	w0, #0x0
  41ad08:	b.ne	41ad2c <ferror@plt+0x1819c>  // b.any
  41ad0c:	ldr	x0, [sp, #24]
  41ad10:	ldr	x0, [x0]
  41ad14:	mov	x1, x0
  41ad18:	mov	w0, #0xa                   	// #10
  41ad1c:	bl	402580 <putc@plt>
  41ad20:	ldr	x0, [sp, #24]
  41ad24:	bl	41ac84 <ferror@plt+0x180f4>
  41ad28:	b	41ad30 <ferror@plt+0x181a0>
  41ad2c:	nop
  41ad30:	ldp	x29, x30, [sp], #32
  41ad34:	ret
  41ad38:	stp	x29, x30, [sp, #-32]!
  41ad3c:	mov	x29, sp
  41ad40:	str	x0, [sp, #24]
  41ad44:	ldr	x0, [sp, #24]
  41ad48:	ldrb	w0, [x0, #13]
  41ad4c:	cmp	w0, #0x0
  41ad50:	b.eq	41ad74 <ferror@plt+0x181e4>  // b.none
  41ad54:	ldr	x0, [sp, #24]
  41ad58:	ldrb	w0, [x0, #13]
  41ad5c:	mov	w2, w0
  41ad60:	ldr	x0, [sp, #24]
  41ad64:	ldr	x0, [x0]
  41ad68:	mov	x1, x0
  41ad6c:	mov	w0, w2
  41ad70:	bl	402580 <putc@plt>
  41ad74:	ldr	x0, [sp, #24]
  41ad78:	mov	w1, #0x2c                  	// #44
  41ad7c:	strb	w1, [x0, #13]
  41ad80:	nop
  41ad84:	ldp	x29, x30, [sp], #32
  41ad88:	ret
  41ad8c:	stp	x29, x30, [sp, #-32]!
  41ad90:	mov	x29, sp
  41ad94:	str	x0, [sp, #24]
  41ad98:	str	x1, [sp, #16]
  41ad9c:	ldr	x0, [sp, #24]
  41ada0:	ldr	x0, [x0]
  41ada4:	mov	x1, x0
  41ada8:	mov	w0, #0x22                  	// #34
  41adac:	bl	402580 <putc@plt>
  41adb0:	b	41af78 <ferror@plt+0x183e8>
  41adb4:	ldr	x0, [sp, #16]
  41adb8:	ldrb	w0, [x0]
  41adbc:	cmp	w0, #0x5c
  41adc0:	b.eq	41aee0 <ferror@plt+0x18350>  // b.none
  41adc4:	cmp	w0, #0x5c
  41adc8:	b.gt	41af4c <ferror@plt+0x183bc>
  41adcc:	cmp	w0, #0x27
  41add0:	b.eq	41af28 <ferror@plt+0x18398>  // b.none
  41add4:	cmp	w0, #0x27
  41add8:	b.gt	41af4c <ferror@plt+0x183bc>
  41addc:	cmp	w0, #0x22
  41ade0:	b.eq	41af04 <ferror@plt+0x18374>  // b.none
  41ade4:	cmp	w0, #0x22
  41ade8:	b.gt	41af4c <ferror@plt+0x183bc>
  41adec:	cmp	w0, #0xd
  41adf0:	b.eq	41ae74 <ferror@plt+0x182e4>  // b.none
  41adf4:	cmp	w0, #0xd
  41adf8:	b.gt	41af4c <ferror@plt+0x183bc>
  41adfc:	cmp	w0, #0xc
  41ae00:	b.eq	41ae98 <ferror@plt+0x18308>  // b.none
  41ae04:	cmp	w0, #0xc
  41ae08:	b.gt	41af4c <ferror@plt+0x183bc>
  41ae0c:	cmp	w0, #0xa
  41ae10:	b.eq	41ae50 <ferror@plt+0x182c0>  // b.none
  41ae14:	cmp	w0, #0xa
  41ae18:	b.gt	41af4c <ferror@plt+0x183bc>
  41ae1c:	cmp	w0, #0x8
  41ae20:	b.eq	41aebc <ferror@plt+0x1832c>  // b.none
  41ae24:	cmp	w0, #0x9
  41ae28:	b.ne	41af4c <ferror@plt+0x183bc>  // b.any
  41ae2c:	ldr	x0, [sp, #24]
  41ae30:	ldr	x0, [x0]
  41ae34:	mov	x3, x0
  41ae38:	mov	x2, #0x2                   	// #2
  41ae3c:	mov	x1, #0x1                   	// #1
  41ae40:	adrp	x0, 423000 <ferror@plt+0x20470>
  41ae44:	add	x0, x0, #0xa40
  41ae48:	bl	402950 <fwrite@plt>
  41ae4c:	b	41af6c <ferror@plt+0x183dc>
  41ae50:	ldr	x0, [sp, #24]
  41ae54:	ldr	x0, [x0]
  41ae58:	mov	x3, x0
  41ae5c:	mov	x2, #0x2                   	// #2
  41ae60:	mov	x1, #0x1                   	// #1
  41ae64:	adrp	x0, 423000 <ferror@plt+0x20470>
  41ae68:	add	x0, x0, #0xa48
  41ae6c:	bl	402950 <fwrite@plt>
  41ae70:	b	41af6c <ferror@plt+0x183dc>
  41ae74:	ldr	x0, [sp, #24]
  41ae78:	ldr	x0, [x0]
  41ae7c:	mov	x3, x0
  41ae80:	mov	x2, #0x2                   	// #2
  41ae84:	mov	x1, #0x1                   	// #1
  41ae88:	adrp	x0, 423000 <ferror@plt+0x20470>
  41ae8c:	add	x0, x0, #0xa50
  41ae90:	bl	402950 <fwrite@plt>
  41ae94:	b	41af6c <ferror@plt+0x183dc>
  41ae98:	ldr	x0, [sp, #24]
  41ae9c:	ldr	x0, [x0]
  41aea0:	mov	x3, x0
  41aea4:	mov	x2, #0x2                   	// #2
  41aea8:	mov	x1, #0x1                   	// #1
  41aeac:	adrp	x0, 423000 <ferror@plt+0x20470>
  41aeb0:	add	x0, x0, #0xa58
  41aeb4:	bl	402950 <fwrite@plt>
  41aeb8:	b	41af6c <ferror@plt+0x183dc>
  41aebc:	ldr	x0, [sp, #24]
  41aec0:	ldr	x0, [x0]
  41aec4:	mov	x3, x0
  41aec8:	mov	x2, #0x2                   	// #2
  41aecc:	mov	x1, #0x1                   	// #1
  41aed0:	adrp	x0, 423000 <ferror@plt+0x20470>
  41aed4:	add	x0, x0, #0xa60
  41aed8:	bl	402950 <fwrite@plt>
  41aedc:	b	41af6c <ferror@plt+0x183dc>
  41aee0:	ldr	x0, [sp, #24]
  41aee4:	ldr	x0, [x0]
  41aee8:	mov	x3, x0
  41aeec:	mov	x2, #0x2                   	// #2
  41aef0:	mov	x1, #0x1                   	// #1
  41aef4:	adrp	x0, 423000 <ferror@plt+0x20470>
  41aef8:	add	x0, x0, #0xa68
  41aefc:	bl	402950 <fwrite@plt>
  41af00:	b	41af6c <ferror@plt+0x183dc>
  41af04:	ldr	x0, [sp, #24]
  41af08:	ldr	x0, [x0]
  41af0c:	mov	x3, x0
  41af10:	mov	x2, #0x2                   	// #2
  41af14:	mov	x1, #0x1                   	// #1
  41af18:	adrp	x0, 423000 <ferror@plt+0x20470>
  41af1c:	add	x0, x0, #0xa70
  41af20:	bl	402950 <fwrite@plt>
  41af24:	b	41af6c <ferror@plt+0x183dc>
  41af28:	ldr	x0, [sp, #24]
  41af2c:	ldr	x0, [x0]
  41af30:	mov	x3, x0
  41af34:	mov	x2, #0x2                   	// #2
  41af38:	mov	x1, #0x1                   	// #1
  41af3c:	adrp	x0, 423000 <ferror@plt+0x20470>
  41af40:	add	x0, x0, #0xa78
  41af44:	bl	402950 <fwrite@plt>
  41af48:	b	41af6c <ferror@plt+0x183dc>
  41af4c:	ldr	x0, [sp, #16]
  41af50:	ldrb	w0, [x0]
  41af54:	mov	w2, w0
  41af58:	ldr	x0, [sp, #24]
  41af5c:	ldr	x0, [x0]
  41af60:	mov	x1, x0
  41af64:	mov	w0, w2
  41af68:	bl	402580 <putc@plt>
  41af6c:	ldr	x0, [sp, #16]
  41af70:	add	x0, x0, #0x1
  41af74:	str	x0, [sp, #16]
  41af78:	ldr	x0, [sp, #16]
  41af7c:	ldrb	w0, [x0]
  41af80:	cmp	w0, #0x0
  41af84:	b.ne	41adb4 <ferror@plt+0x18224>  // b.any
  41af88:	ldr	x0, [sp, #24]
  41af8c:	ldr	x0, [x0]
  41af90:	mov	x1, x0
  41af94:	mov	w0, #0x22                  	// #34
  41af98:	bl	402580 <putc@plt>
  41af9c:	nop
  41afa0:	ldp	x29, x30, [sp], #32
  41afa4:	ret
  41afa8:	stp	x29, x30, [sp, #-48]!
  41afac:	mov	x29, sp
  41afb0:	str	x0, [sp, #24]
  41afb4:	mov	x0, #0x10                  	// #16
  41afb8:	bl	402660 <malloc@plt>
  41afbc:	str	x0, [sp, #40]
  41afc0:	ldr	x0, [sp, #40]
  41afc4:	cmp	x0, #0x0
  41afc8:	b.eq	41aff0 <ferror@plt+0x18460>  // b.none
  41afcc:	ldr	x0, [sp, #40]
  41afd0:	ldr	x1, [sp, #24]
  41afd4:	str	x1, [x0]
  41afd8:	ldr	x0, [sp, #40]
  41afdc:	str	wzr, [x0, #8]
  41afe0:	ldr	x0, [sp, #40]
  41afe4:	strb	wzr, [x0, #12]
  41afe8:	ldr	x0, [sp, #40]
  41afec:	strb	wzr, [x0, #13]
  41aff0:	ldr	x0, [sp, #40]
  41aff4:	ldp	x29, x30, [sp], #48
  41aff8:	ret
  41affc:	stp	x29, x30, [sp, #-48]!
  41b000:	mov	x29, sp
  41b004:	str	x0, [sp, #24]
  41b008:	ldr	x0, [sp, #24]
  41b00c:	ldr	x0, [x0]
  41b010:	str	x0, [sp, #40]
  41b014:	ldr	x0, [sp, #40]
  41b018:	ldr	w0, [x0, #8]
  41b01c:	cmp	w0, #0x0
  41b020:	b.eq	41b044 <ferror@plt+0x184b4>  // b.none
  41b024:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b028:	add	x3, x0, #0xb20
  41b02c:	mov	w2, #0x6e                  	// #110
  41b030:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b034:	add	x1, x0, #0xa80
  41b038:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b03c:	add	x0, x0, #0xa90
  41b040:	bl	402af0 <__assert_fail@plt>
  41b044:	ldr	x0, [sp, #40]
  41b048:	ldr	x0, [x0]
  41b04c:	mov	x1, x0
  41b050:	mov	w0, #0xa                   	// #10
  41b054:	bl	4025b0 <fputc@plt>
  41b058:	ldr	x0, [sp, #40]
  41b05c:	ldr	x0, [x0]
  41b060:	bl	402980 <fflush@plt>
  41b064:	ldr	x0, [sp, #40]
  41b068:	bl	4028e0 <free@plt>
  41b06c:	ldr	x0, [sp, #24]
  41b070:	str	xzr, [x0]
  41b074:	nop
  41b078:	ldp	x29, x30, [sp], #48
  41b07c:	ret
  41b080:	sub	sp, sp, #0x10
  41b084:	str	x0, [sp, #8]
  41b088:	strb	w1, [sp, #7]
  41b08c:	ldr	x0, [sp, #8]
  41b090:	ldrb	w1, [sp, #7]
  41b094:	strb	w1, [x0, #12]
  41b098:	nop
  41b09c:	add	sp, sp, #0x10
  41b0a0:	ret
  41b0a4:	stp	x29, x30, [sp, #-32]!
  41b0a8:	mov	x29, sp
  41b0ac:	str	x0, [sp, #24]
  41b0b0:	str	w1, [sp, #20]
  41b0b4:	ldr	x0, [sp, #24]
  41b0b8:	bl	41ad38 <ferror@plt+0x181a8>
  41b0bc:	ldr	x0, [sp, #24]
  41b0c0:	ldr	x0, [x0]
  41b0c4:	mov	x1, x0
  41b0c8:	ldr	w0, [sp, #20]
  41b0cc:	bl	402580 <putc@plt>
  41b0d0:	ldr	x0, [sp, #24]
  41b0d4:	ldr	w0, [x0, #8]
  41b0d8:	add	w1, w0, #0x1
  41b0dc:	ldr	x0, [sp, #24]
  41b0e0:	str	w1, [x0, #8]
  41b0e4:	ldr	x0, [sp, #24]
  41b0e8:	strb	wzr, [x0, #13]
  41b0ec:	nop
  41b0f0:	ldp	x29, x30, [sp], #32
  41b0f4:	ret
  41b0f8:	stp	x29, x30, [sp, #-32]!
  41b0fc:	mov	x29, sp
  41b100:	str	x0, [sp, #24]
  41b104:	str	w1, [sp, #20]
  41b108:	ldr	x0, [sp, #24]
  41b10c:	ldr	w0, [x0, #8]
  41b110:	cmp	w0, #0x0
  41b114:	b.ne	41b138 <ferror@plt+0x185a8>  // b.any
  41b118:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b11c:	add	x3, x0, #0xb30
  41b120:	mov	w2, #0x85                  	// #133
  41b124:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b128:	add	x1, x0, #0xa80
  41b12c:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b130:	add	x0, x0, #0xaa8
  41b134:	bl	402af0 <__assert_fail@plt>
  41b138:	ldr	x0, [sp, #24]
  41b13c:	ldr	w0, [x0, #8]
  41b140:	sub	w1, w0, #0x1
  41b144:	ldr	x0, [sp, #24]
  41b148:	str	w1, [x0, #8]
  41b14c:	ldr	x0, [sp, #24]
  41b150:	ldrb	w0, [x0, #13]
  41b154:	cmp	w0, #0x0
  41b158:	b.eq	41b164 <ferror@plt+0x185d4>  // b.none
  41b15c:	ldr	x0, [sp, #24]
  41b160:	bl	41ace8 <ferror@plt+0x18158>
  41b164:	ldr	x0, [sp, #24]
  41b168:	ldr	x0, [x0]
  41b16c:	mov	x1, x0
  41b170:	ldr	w0, [sp, #20]
  41b174:	bl	402580 <putc@plt>
  41b178:	ldr	x0, [sp, #24]
  41b17c:	mov	w1, #0x2c                  	// #44
  41b180:	strb	w1, [x0, #13]
  41b184:	nop
  41b188:	ldp	x29, x30, [sp], #32
  41b18c:	ret
  41b190:	stp	x29, x30, [sp, #-32]!
  41b194:	mov	x29, sp
  41b198:	str	x0, [sp, #24]
  41b19c:	str	x1, [sp, #16]
  41b1a0:	ldr	x0, [sp, #24]
  41b1a4:	bl	41ad38 <ferror@plt+0x181a8>
  41b1a8:	ldr	x0, [sp, #24]
  41b1ac:	bl	41ace8 <ferror@plt+0x18158>
  41b1b0:	ldr	x0, [sp, #24]
  41b1b4:	strb	wzr, [x0, #13]
  41b1b8:	ldr	x1, [sp, #16]
  41b1bc:	ldr	x0, [sp, #24]
  41b1c0:	bl	41ad8c <ferror@plt+0x181fc>
  41b1c4:	ldr	x0, [sp, #24]
  41b1c8:	ldr	x0, [x0]
  41b1cc:	mov	x1, x0
  41b1d0:	mov	w0, #0x3a                  	// #58
  41b1d4:	bl	402580 <putc@plt>
  41b1d8:	ldr	x0, [sp, #24]
  41b1dc:	ldrb	w0, [x0, #12]
  41b1e0:	cmp	w0, #0x0
  41b1e4:	b.eq	41b1fc <ferror@plt+0x1866c>  // b.none
  41b1e8:	ldr	x0, [sp, #24]
  41b1ec:	ldr	x0, [x0]
  41b1f0:	mov	x1, x0
  41b1f4:	mov	w0, #0x20                  	// #32
  41b1f8:	bl	402580 <putc@plt>
  41b1fc:	nop
  41b200:	ldp	x29, x30, [sp], #32
  41b204:	ret
  41b208:	stp	x29, x30, [sp, #-272]!
  41b20c:	mov	x29, sp
  41b210:	str	x0, [sp, #56]
  41b214:	str	x1, [sp, #48]
  41b218:	str	x2, [sp, #224]
  41b21c:	str	x3, [sp, #232]
  41b220:	str	x4, [sp, #240]
  41b224:	str	x5, [sp, #248]
  41b228:	str	x6, [sp, #256]
  41b22c:	str	x7, [sp, #264]
  41b230:	str	q0, [sp, #96]
  41b234:	str	q1, [sp, #112]
  41b238:	str	q2, [sp, #128]
  41b23c:	str	q3, [sp, #144]
  41b240:	str	q4, [sp, #160]
  41b244:	str	q5, [sp, #176]
  41b248:	str	q6, [sp, #192]
  41b24c:	str	q7, [sp, #208]
  41b250:	add	x0, sp, #0x110
  41b254:	str	x0, [sp, #64]
  41b258:	add	x0, sp, #0x110
  41b25c:	str	x0, [sp, #72]
  41b260:	add	x0, sp, #0xe0
  41b264:	str	x0, [sp, #80]
  41b268:	mov	w0, #0xffffffd0            	// #-48
  41b26c:	str	w0, [sp, #88]
  41b270:	mov	w0, #0xffffff80            	// #-128
  41b274:	str	w0, [sp, #92]
  41b278:	ldr	x0, [sp, #56]
  41b27c:	bl	41ad38 <ferror@plt+0x181a8>
  41b280:	ldr	x0, [sp, #56]
  41b284:	ldr	x4, [x0]
  41b288:	add	x2, sp, #0x10
  41b28c:	add	x3, sp, #0x40
  41b290:	ldp	x0, x1, [x3]
  41b294:	stp	x0, x1, [x2]
  41b298:	ldp	x0, x1, [x3, #16]
  41b29c:	stp	x0, x1, [x2, #16]
  41b2a0:	add	x0, sp, #0x10
  41b2a4:	mov	x2, x0
  41b2a8:	ldr	x1, [sp, #48]
  41b2ac:	mov	x0, x4
  41b2b0:	bl	402ad0 <vfprintf@plt>
  41b2b4:	nop
  41b2b8:	ldp	x29, x30, [sp], #272
  41b2bc:	ret
  41b2c0:	stp	x29, x30, [sp, #-32]!
  41b2c4:	mov	x29, sp
  41b2c8:	str	x0, [sp, #24]
  41b2cc:	mov	w1, #0x7b                  	// #123
  41b2d0:	ldr	x0, [sp, #24]
  41b2d4:	bl	41b0a4 <ferror@plt+0x18514>
  41b2d8:	nop
  41b2dc:	ldp	x29, x30, [sp], #32
  41b2e0:	ret
  41b2e4:	stp	x29, x30, [sp, #-32]!
  41b2e8:	mov	x29, sp
  41b2ec:	str	x0, [sp, #24]
  41b2f0:	mov	w1, #0x7d                  	// #125
  41b2f4:	ldr	x0, [sp, #24]
  41b2f8:	bl	41b0f8 <ferror@plt+0x18568>
  41b2fc:	nop
  41b300:	ldp	x29, x30, [sp], #32
  41b304:	ret
  41b308:	stp	x29, x30, [sp, #-32]!
  41b30c:	mov	x29, sp
  41b310:	str	x0, [sp, #24]
  41b314:	mov	w1, #0x5b                  	// #91
  41b318:	ldr	x0, [sp, #24]
  41b31c:	bl	41b0a4 <ferror@plt+0x18514>
  41b320:	ldr	x0, [sp, #24]
  41b324:	ldrb	w0, [x0, #12]
  41b328:	cmp	w0, #0x0
  41b32c:	b.eq	41b344 <ferror@plt+0x187b4>  // b.none
  41b330:	ldr	x0, [sp, #24]
  41b334:	ldr	x0, [x0]
  41b338:	mov	x1, x0
  41b33c:	mov	w0, #0x20                  	// #32
  41b340:	bl	402580 <putc@plt>
  41b344:	nop
  41b348:	ldp	x29, x30, [sp], #32
  41b34c:	ret
  41b350:	stp	x29, x30, [sp, #-32]!
  41b354:	mov	x29, sp
  41b358:	str	x0, [sp, #24]
  41b35c:	ldr	x0, [sp, #24]
  41b360:	ldrb	w0, [x0, #12]
  41b364:	cmp	w0, #0x0
  41b368:	b.eq	41b390 <ferror@plt+0x18800>  // b.none
  41b36c:	ldr	x0, [sp, #24]
  41b370:	ldrb	w0, [x0, #13]
  41b374:	cmp	w0, #0x0
  41b378:	b.eq	41b390 <ferror@plt+0x18800>  // b.none
  41b37c:	ldr	x0, [sp, #24]
  41b380:	ldr	x0, [x0]
  41b384:	mov	x1, x0
  41b388:	mov	w0, #0x20                  	// #32
  41b38c:	bl	402580 <putc@plt>
  41b390:	ldr	x0, [sp, #24]
  41b394:	strb	wzr, [x0, #13]
  41b398:	mov	w1, #0x5d                  	// #93
  41b39c:	ldr	x0, [sp, #24]
  41b3a0:	bl	41b0f8 <ferror@plt+0x18568>
  41b3a4:	nop
  41b3a8:	ldp	x29, x30, [sp], #32
  41b3ac:	ret
  41b3b0:	stp	x29, x30, [sp, #-32]!
  41b3b4:	mov	x29, sp
  41b3b8:	str	x0, [sp, #24]
  41b3bc:	str	x1, [sp, #16]
  41b3c0:	ldr	x0, [sp, #24]
  41b3c4:	bl	41ad38 <ferror@plt+0x181a8>
  41b3c8:	ldr	x1, [sp, #16]
  41b3cc:	ldr	x0, [sp, #24]
  41b3d0:	bl	41ad8c <ferror@plt+0x181fc>
  41b3d4:	nop
  41b3d8:	ldp	x29, x30, [sp], #32
  41b3dc:	ret
  41b3e0:	stp	x29, x30, [sp, #-32]!
  41b3e4:	mov	x29, sp
  41b3e8:	str	x0, [sp, #24]
  41b3ec:	strb	w1, [sp, #23]
  41b3f0:	ldrb	w0, [sp, #23]
  41b3f4:	cmp	w0, #0x0
  41b3f8:	b.eq	41b408 <ferror@plt+0x18878>  // b.none
  41b3fc:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b400:	add	x0, x0, #0xab8
  41b404:	b	41b410 <ferror@plt+0x18880>
  41b408:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b40c:	add	x0, x0, #0xac0
  41b410:	mov	x2, x0
  41b414:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b418:	add	x1, x0, #0xac8
  41b41c:	ldr	x0, [sp, #24]
  41b420:	bl	41b208 <ferror@plt+0x18678>
  41b424:	nop
  41b428:	ldp	x29, x30, [sp], #32
  41b42c:	ret
  41b430:	stp	x29, x30, [sp, #-32]!
  41b434:	mov	x29, sp
  41b438:	str	x0, [sp, #24]
  41b43c:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b440:	add	x1, x0, #0xad0
  41b444:	ldr	x0, [sp, #24]
  41b448:	bl	41b208 <ferror@plt+0x18678>
  41b44c:	nop
  41b450:	ldp	x29, x30, [sp], #32
  41b454:	ret
  41b458:	stp	x29, x30, [sp, #-32]!
  41b45c:	mov	x29, sp
  41b460:	str	x0, [sp, #24]
  41b464:	str	d0, [sp, #16]
  41b468:	ldr	d0, [sp, #16]
  41b46c:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b470:	add	x1, x0, #0xad8
  41b474:	ldr	x0, [sp, #24]
  41b478:	bl	41b208 <ferror@plt+0x18678>
  41b47c:	nop
  41b480:	ldp	x29, x30, [sp], #32
  41b484:	ret
  41b488:	stp	x29, x30, [sp, #-32]!
  41b48c:	mov	x29, sp
  41b490:	str	x0, [sp, #24]
  41b494:	strb	w1, [sp, #23]
  41b498:	ldrb	w0, [sp, #23]
  41b49c:	mov	w2, w0
  41b4a0:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b4a4:	add	x1, x0, #0xae0
  41b4a8:	ldr	x0, [sp, #24]
  41b4ac:	bl	41b208 <ferror@plt+0x18678>
  41b4b0:	nop
  41b4b4:	ldp	x29, x30, [sp], #32
  41b4b8:	ret
  41b4bc:	stp	x29, x30, [sp, #-32]!
  41b4c0:	mov	x29, sp
  41b4c4:	str	x0, [sp, #24]
  41b4c8:	strh	w1, [sp, #22]
  41b4cc:	ldrh	w0, [sp, #22]
  41b4d0:	mov	w2, w0
  41b4d4:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b4d8:	add	x1, x0, #0xae8
  41b4dc:	ldr	x0, [sp, #24]
  41b4e0:	bl	41b208 <ferror@plt+0x18678>
  41b4e4:	nop
  41b4e8:	ldp	x29, x30, [sp], #32
  41b4ec:	ret
  41b4f0:	stp	x29, x30, [sp, #-32]!
  41b4f4:	mov	x29, sp
  41b4f8:	str	x0, [sp, #24]
  41b4fc:	str	w1, [sp, #20]
  41b500:	ldr	w2, [sp, #20]
  41b504:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b508:	add	x1, x0, #0xaf0
  41b50c:	ldr	x0, [sp, #24]
  41b510:	bl	41b208 <ferror@plt+0x18678>
  41b514:	nop
  41b518:	ldp	x29, x30, [sp], #32
  41b51c:	ret
  41b520:	stp	x29, x30, [sp, #-32]!
  41b524:	mov	x29, sp
  41b528:	str	x0, [sp, #24]
  41b52c:	str	x1, [sp, #16]
  41b530:	ldr	x2, [sp, #16]
  41b534:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b538:	add	x1, x0, #0xaf8
  41b53c:	ldr	x0, [sp, #24]
  41b540:	bl	41b208 <ferror@plt+0x18678>
  41b544:	nop
  41b548:	ldp	x29, x30, [sp], #32
  41b54c:	ret
  41b550:	stp	x29, x30, [sp, #-32]!
  41b554:	mov	x29, sp
  41b558:	str	x0, [sp, #24]
  41b55c:	str	x1, [sp, #16]
  41b560:	ldr	x2, [sp, #16]
  41b564:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b568:	add	x1, x0, #0xb00
  41b56c:	ldr	x0, [sp, #24]
  41b570:	bl	41b208 <ferror@plt+0x18678>
  41b574:	nop
  41b578:	ldp	x29, x30, [sp], #32
  41b57c:	ret
  41b580:	stp	x29, x30, [sp, #-32]!
  41b584:	mov	x29, sp
  41b588:	str	x0, [sp, #24]
  41b58c:	str	x1, [sp, #16]
  41b590:	ldr	x2, [sp, #16]
  41b594:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b598:	add	x1, x0, #0xaf8
  41b59c:	ldr	x0, [sp, #24]
  41b5a0:	bl	41b208 <ferror@plt+0x18678>
  41b5a4:	nop
  41b5a8:	ldp	x29, x30, [sp], #32
  41b5ac:	ret
  41b5b0:	stp	x29, x30, [sp, #-32]!
  41b5b4:	mov	x29, sp
  41b5b8:	str	x0, [sp, #24]
  41b5bc:	str	x1, [sp, #16]
  41b5c0:	ldr	x2, [sp, #16]
  41b5c4:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b5c8:	add	x1, x0, #0xb08
  41b5cc:	ldr	x0, [sp, #24]
  41b5d0:	bl	41b208 <ferror@plt+0x18678>
  41b5d4:	nop
  41b5d8:	ldp	x29, x30, [sp], #32
  41b5dc:	ret
  41b5e0:	stp	x29, x30, [sp, #-32]!
  41b5e4:	mov	x29, sp
  41b5e8:	str	x0, [sp, #24]
  41b5ec:	str	w1, [sp, #20]
  41b5f0:	ldr	w2, [sp, #20]
  41b5f4:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b5f8:	add	x1, x0, #0xb10
  41b5fc:	ldr	x0, [sp, #24]
  41b600:	bl	41b208 <ferror@plt+0x18678>
  41b604:	nop
  41b608:	ldp	x29, x30, [sp], #32
  41b60c:	ret
  41b610:	stp	x29, x30, [sp, #-32]!
  41b614:	mov	x29, sp
  41b618:	str	x0, [sp, #24]
  41b61c:	str	x1, [sp, #16]
  41b620:	ldr	x2, [sp, #16]
  41b624:	adrp	x0, 423000 <ferror@plt+0x20470>
  41b628:	add	x1, x0, #0xb18
  41b62c:	ldr	x0, [sp, #24]
  41b630:	bl	41b208 <ferror@plt+0x18678>
  41b634:	nop
  41b638:	ldp	x29, x30, [sp], #32
  41b63c:	ret
  41b640:	stp	x29, x30, [sp, #-48]!
  41b644:	mov	x29, sp
  41b648:	str	x0, [sp, #40]
  41b64c:	str	x1, [sp, #32]
  41b650:	str	x2, [sp, #24]
  41b654:	ldr	x1, [sp, #32]
  41b658:	ldr	x0, [sp, #40]
  41b65c:	bl	41b190 <ferror@plt+0x18600>
  41b660:	ldr	x1, [sp, #24]
  41b664:	ldr	x0, [sp, #40]
  41b668:	bl	41b3b0 <ferror@plt+0x18820>
  41b66c:	nop
  41b670:	ldp	x29, x30, [sp], #48
  41b674:	ret
  41b678:	stp	x29, x30, [sp, #-48]!
  41b67c:	mov	x29, sp
  41b680:	str	x0, [sp, #40]
  41b684:	str	x1, [sp, #32]
  41b688:	strb	w2, [sp, #31]
  41b68c:	ldr	x1, [sp, #32]
  41b690:	ldr	x0, [sp, #40]
  41b694:	bl	41b190 <ferror@plt+0x18600>
  41b698:	ldrb	w1, [sp, #31]
  41b69c:	ldr	x0, [sp, #40]
  41b6a0:	bl	41b3e0 <ferror@plt+0x18850>
  41b6a4:	nop
  41b6a8:	ldp	x29, x30, [sp], #48
  41b6ac:	ret
  41b6b0:	stp	x29, x30, [sp, #-48]!
  41b6b4:	mov	x29, sp
  41b6b8:	str	x0, [sp, #40]
  41b6bc:	str	x1, [sp, #32]
  41b6c0:	str	d0, [sp, #24]
  41b6c4:	ldr	x1, [sp, #32]
  41b6c8:	ldr	x0, [sp, #40]
  41b6cc:	bl	41b190 <ferror@plt+0x18600>
  41b6d0:	ldr	d0, [sp, #24]
  41b6d4:	ldr	x0, [sp, #40]
  41b6d8:	bl	41b458 <ferror@plt+0x188c8>
  41b6dc:	nop
  41b6e0:	ldp	x29, x30, [sp], #48
  41b6e4:	ret
  41b6e8:	stp	x29, x30, [sp, #-48]!
  41b6ec:	mov	x29, sp
  41b6f0:	str	x0, [sp, #40]
  41b6f4:	str	x1, [sp, #32]
  41b6f8:	str	w2, [sp, #28]
  41b6fc:	ldr	x1, [sp, #32]
  41b700:	ldr	x0, [sp, #40]
  41b704:	bl	41b190 <ferror@plt+0x18600>
  41b708:	ldr	w1, [sp, #28]
  41b70c:	ldr	x0, [sp, #40]
  41b710:	bl	41b4f0 <ferror@plt+0x18960>
  41b714:	nop
  41b718:	ldp	x29, x30, [sp], #48
  41b71c:	ret
  41b720:	stp	x29, x30, [sp, #-48]!
  41b724:	mov	x29, sp
  41b728:	str	x0, [sp, #40]
  41b72c:	str	x1, [sp, #32]
  41b730:	str	x2, [sp, #24]
  41b734:	ldr	x1, [sp, #32]
  41b738:	ldr	x0, [sp, #40]
  41b73c:	bl	41b190 <ferror@plt+0x18600>
  41b740:	ldr	x1, [sp, #24]
  41b744:	ldr	x0, [sp, #40]
  41b748:	bl	41b520 <ferror@plt+0x18990>
  41b74c:	nop
  41b750:	ldp	x29, x30, [sp], #48
  41b754:	ret
  41b758:	stp	x29, x30, [sp, #-48]!
  41b75c:	mov	x29, sp
  41b760:	str	x0, [sp, #40]
  41b764:	str	x1, [sp, #32]
  41b768:	str	x2, [sp, #24]
  41b76c:	ldr	x1, [sp, #32]
  41b770:	ldr	x0, [sp, #40]
  41b774:	bl	41b190 <ferror@plt+0x18600>
  41b778:	ldr	x1, [sp, #24]
  41b77c:	ldr	x0, [sp, #40]
  41b780:	bl	41b550 <ferror@plt+0x189c0>
  41b784:	nop
  41b788:	ldp	x29, x30, [sp], #48
  41b78c:	ret
  41b790:	stp	x29, x30, [sp, #-48]!
  41b794:	mov	x29, sp
  41b798:	str	x0, [sp, #40]
  41b79c:	str	x1, [sp, #32]
  41b7a0:	strb	w2, [sp, #31]
  41b7a4:	ldr	x1, [sp, #32]
  41b7a8:	ldr	x0, [sp, #40]
  41b7ac:	bl	41b190 <ferror@plt+0x18600>
  41b7b0:	ldrb	w1, [sp, #31]
  41b7b4:	ldr	x0, [sp, #40]
  41b7b8:	bl	41b488 <ferror@plt+0x188f8>
  41b7bc:	nop
  41b7c0:	ldp	x29, x30, [sp], #48
  41b7c4:	ret
  41b7c8:	stp	x29, x30, [sp, #-48]!
  41b7cc:	mov	x29, sp
  41b7d0:	str	x0, [sp, #40]
  41b7d4:	str	x1, [sp, #32]
  41b7d8:	strh	w2, [sp, #30]
  41b7dc:	ldr	x1, [sp, #32]
  41b7e0:	ldr	x0, [sp, #40]
  41b7e4:	bl	41b190 <ferror@plt+0x18600>
  41b7e8:	ldrh	w1, [sp, #30]
  41b7ec:	ldr	x0, [sp, #40]
  41b7f0:	bl	41b4bc <ferror@plt+0x1892c>
  41b7f4:	nop
  41b7f8:	ldp	x29, x30, [sp], #48
  41b7fc:	ret
  41b800:	stp	x29, x30, [sp, #-48]!
  41b804:	mov	x29, sp
  41b808:	str	x0, [sp, #40]
  41b80c:	str	x1, [sp, #32]
  41b810:	str	x2, [sp, #24]
  41b814:	ldr	x1, [sp, #32]
  41b818:	ldr	x0, [sp, #40]
  41b81c:	bl	41b190 <ferror@plt+0x18600>
  41b820:	ldr	x1, [sp, #24]
  41b824:	ldr	x0, [sp, #40]
  41b828:	bl	41b580 <ferror@plt+0x189f0>
  41b82c:	nop
  41b830:	ldp	x29, x30, [sp], #48
  41b834:	ret
  41b838:	stp	x29, x30, [sp, #-48]!
  41b83c:	mov	x29, sp
  41b840:	str	x0, [sp, #40]
  41b844:	str	x1, [sp, #32]
  41b848:	str	x2, [sp, #24]
  41b84c:	ldr	x1, [sp, #32]
  41b850:	ldr	x0, [sp, #40]
  41b854:	bl	41b190 <ferror@plt+0x18600>
  41b858:	ldr	x1, [sp, #24]
  41b85c:	ldr	x0, [sp, #40]
  41b860:	bl	41b5b0 <ferror@plt+0x18a20>
  41b864:	nop
  41b868:	ldp	x29, x30, [sp], #48
  41b86c:	ret
  41b870:	stp	x29, x30, [sp, #-48]!
  41b874:	mov	x29, sp
  41b878:	str	x0, [sp, #40]
  41b87c:	str	x1, [sp, #32]
  41b880:	str	w2, [sp, #28]
  41b884:	ldr	x1, [sp, #32]
  41b888:	ldr	x0, [sp, #40]
  41b88c:	bl	41b190 <ferror@plt+0x18600>
  41b890:	ldr	w1, [sp, #28]
  41b894:	ldr	x0, [sp, #40]
  41b898:	bl	41b5e0 <ferror@plt+0x18a50>
  41b89c:	nop
  41b8a0:	ldp	x29, x30, [sp], #48
  41b8a4:	ret
  41b8a8:	stp	x29, x30, [sp, #-48]!
  41b8ac:	mov	x29, sp
  41b8b0:	str	x0, [sp, #40]
  41b8b4:	str	x1, [sp, #32]
  41b8b8:	str	x2, [sp, #24]
  41b8bc:	ldr	x1, [sp, #32]
  41b8c0:	ldr	x0, [sp, #40]
  41b8c4:	bl	41b190 <ferror@plt+0x18600>
  41b8c8:	ldr	x1, [sp, #24]
  41b8cc:	ldr	x0, [sp, #40]
  41b8d0:	bl	41b610 <ferror@plt+0x18a80>
  41b8d4:	nop
  41b8d8:	ldp	x29, x30, [sp], #48
  41b8dc:	ret
  41b8e0:	stp	x29, x30, [sp, #-32]!
  41b8e4:	mov	x29, sp
  41b8e8:	str	x0, [sp, #24]
  41b8ec:	str	x1, [sp, #16]
  41b8f0:	ldr	x1, [sp, #16]
  41b8f4:	ldr	x0, [sp, #24]
  41b8f8:	bl	41b190 <ferror@plt+0x18600>
  41b8fc:	ldr	x0, [sp, #24]
  41b900:	bl	41b430 <ferror@plt+0x188a0>
  41b904:	nop
  41b908:	ldp	x29, x30, [sp], #32
  41b90c:	ret
  41b910:	sub	sp, sp, #0x10
  41b914:	str	x0, [sp, #8]
  41b918:	str	x1, [sp]
  41b91c:	mov	w0, #0x0                   	// #0
  41b920:	add	sp, sp, #0x10
  41b924:	ret
  41b928:	sub	sp, sp, #0x10
  41b92c:	str	x0, [sp, #8]
  41b930:	str	w1, [sp, #4]
  41b934:	mov	w0, #0x0                   	// #0
  41b938:	add	sp, sp, #0x10
  41b93c:	ret
  41b940:	stp	x29, x30, [sp, #-48]!
  41b944:	mov	x29, sp
  41b948:	str	x0, [sp, #24]
  41b94c:	mov	w0, #0x1                   	// #1
  41b950:	str	w0, [sp, #44]
  41b954:	ldr	x0, [sp, #24]
  41b958:	ldr	w0, [x0]
  41b95c:	add	x1, sp, #0x2c
  41b960:	mov	w4, #0x4                   	// #4
  41b964:	mov	x3, x1
  41b968:	mov	w2, #0xc                   	// #12
  41b96c:	mov	w1, #0x10e                 	// #270
  41b970:	bl	402670 <setsockopt@plt>
  41b974:	cmp	w0, #0x0
  41b978:	b.lt	41b994 <ferror@plt+0x18e04>  // b.tstop
  41b97c:	ldr	x0, [sp, #24]
  41b980:	ldr	w0, [x0, #48]
  41b984:	orr	w1, w0, #0x4
  41b988:	ldr	x0, [sp, #24]
  41b98c:	str	w1, [x0, #48]
  41b990:	b	41b998 <ferror@plt+0x18e08>
  41b994:	nop
  41b998:	ldp	x29, x30, [sp], #48
  41b99c:	ret
  41b9a0:	stp	x29, x30, [sp, #-32]!
  41b9a4:	mov	x29, sp
  41b9a8:	str	x0, [sp, #24]
  41b9ac:	str	w1, [sp, #20]
  41b9b0:	ldr	x0, [sp, #24]
  41b9b4:	ldr	w0, [x0]
  41b9b8:	add	x1, sp, #0x14
  41b9bc:	mov	w4, #0x4                   	// #4
  41b9c0:	mov	x3, x1
  41b9c4:	mov	w2, #0x1                   	// #1
  41b9c8:	mov	w1, #0x10e                 	// #270
  41b9cc:	bl	402670 <setsockopt@plt>
  41b9d0:	ldp	x29, x30, [sp], #32
  41b9d4:	ret
  41b9d8:	stp	x29, x30, [sp, #-32]!
  41b9dc:	mov	x29, sp
  41b9e0:	str	x0, [sp, #24]
  41b9e4:	ldr	x0, [sp, #24]
  41b9e8:	ldr	w0, [x0]
  41b9ec:	cmp	w0, #0x0
  41b9f0:	b.lt	41ba0c <ferror@plt+0x18e7c>  // b.tstop
  41b9f4:	ldr	x0, [sp, #24]
  41b9f8:	ldr	w0, [x0]
  41b9fc:	bl	4027a0 <close@plt>
  41ba00:	ldr	x0, [sp, #24]
  41ba04:	mov	w1, #0xffffffff            	// #-1
  41ba08:	str	w1, [x0]
  41ba0c:	nop
  41ba10:	ldp	x29, x30, [sp], #32
  41ba14:	ret
  41ba18:	stp	x29, x30, [sp, #-48]!
  41ba1c:	mov	x29, sp
  41ba20:	str	x0, [sp, #24]
  41ba24:	str	w1, [sp, #20]
  41ba28:	str	w2, [sp, #16]
  41ba2c:	mov	w0, #0x8000                	// #32768
  41ba30:	str	w0, [sp, #40]
  41ba34:	mov	w0, #0x1                   	// #1
  41ba38:	str	w0, [sp, #36]
  41ba3c:	mov	x2, #0x38                  	// #56
  41ba40:	mov	w1, #0x0                   	// #0
  41ba44:	ldr	x0, [sp, #24]
  41ba48:	bl	4026e0 <memset@plt>
  41ba4c:	ldr	x0, [sp, #24]
  41ba50:	ldr	w1, [sp, #16]
  41ba54:	str	w1, [x0, #36]
  41ba58:	ldr	w2, [sp, #16]
  41ba5c:	mov	w1, #0x3                   	// #3
  41ba60:	movk	w1, #0x8, lsl #16
  41ba64:	mov	w0, #0x10                  	// #16
  41ba68:	bl	402970 <socket@plt>
  41ba6c:	mov	w1, w0
  41ba70:	ldr	x0, [sp, #24]
  41ba74:	str	w1, [x0]
  41ba78:	ldr	x0, [sp, #24]
  41ba7c:	ldr	w0, [x0]
  41ba80:	cmp	w0, #0x0
  41ba84:	b.ge	41ba9c <ferror@plt+0x18f0c>  // b.tcont
  41ba88:	adrp	x0, 423000 <ferror@plt+0x20470>
  41ba8c:	add	x0, x0, #0xb40
  41ba90:	bl	402490 <perror@plt>
  41ba94:	mov	w0, #0xffffffff            	// #-1
  41ba98:	b	41bc78 <ferror@plt+0x190e8>
  41ba9c:	ldr	x0, [sp, #24]
  41baa0:	ldr	w0, [x0]
  41baa4:	add	x1, sp, #0x28
  41baa8:	mov	w4, #0x4                   	// #4
  41baac:	mov	x3, x1
  41bab0:	mov	w2, #0x7                   	// #7
  41bab4:	mov	w1, #0x1                   	// #1
  41bab8:	bl	402670 <setsockopt@plt>
  41babc:	cmp	w0, #0x0
  41bac0:	b.ge	41bad8 <ferror@plt+0x18f48>  // b.tcont
  41bac4:	adrp	x0, 423000 <ferror@plt+0x20470>
  41bac8:	add	x0, x0, #0xb60
  41bacc:	bl	402490 <perror@plt>
  41bad0:	mov	w0, #0xffffffff            	// #-1
  41bad4:	b	41bc78 <ferror@plt+0x190e8>
  41bad8:	ldr	x0, [sp, #24]
  41badc:	ldr	w5, [x0]
  41bae0:	mov	w4, #0x4                   	// #4
  41bae4:	adrp	x0, 438000 <ferror@plt+0x35470>
  41bae8:	ldr	x3, [x0, #4024]
  41baec:	mov	w2, #0x8                   	// #8
  41baf0:	mov	w1, #0x1                   	// #1
  41baf4:	mov	w0, w5
  41baf8:	bl	402670 <setsockopt@plt>
  41bafc:	cmp	w0, #0x0
  41bb00:	b.ge	41bb18 <ferror@plt+0x18f88>  // b.tcont
  41bb04:	adrp	x0, 423000 <ferror@plt+0x20470>
  41bb08:	add	x0, x0, #0xb70
  41bb0c:	bl	402490 <perror@plt>
  41bb10:	mov	w0, #0xffffffff            	// #-1
  41bb14:	b	41bc78 <ferror@plt+0x190e8>
  41bb18:	ldr	x0, [sp, #24]
  41bb1c:	ldr	w0, [x0]
  41bb20:	add	x1, sp, #0x24
  41bb24:	mov	w4, #0x4                   	// #4
  41bb28:	mov	x3, x1
  41bb2c:	mov	w2, #0xb                   	// #11
  41bb30:	mov	w1, #0x10e                 	// #270
  41bb34:	bl	402670 <setsockopt@plt>
  41bb38:	ldr	x0, [sp, #24]
  41bb3c:	add	x0, x0, #0x4
  41bb40:	mov	x2, #0xc                   	// #12
  41bb44:	mov	w1, #0x0                   	// #0
  41bb48:	bl	4026e0 <memset@plt>
  41bb4c:	ldr	x0, [sp, #24]
  41bb50:	mov	w1, #0x10                  	// #16
  41bb54:	strh	w1, [x0, #4]
  41bb58:	ldr	x0, [sp, #24]
  41bb5c:	ldr	w1, [sp, #20]
  41bb60:	str	w1, [x0, #12]
  41bb64:	ldr	x0, [sp, #24]
  41bb68:	ldr	w3, [x0]
  41bb6c:	ldr	x0, [sp, #24]
  41bb70:	add	x0, x0, #0x4
  41bb74:	mov	w2, #0xc                   	// #12
  41bb78:	mov	x1, x0
  41bb7c:	mov	w0, w3
  41bb80:	bl	402510 <bind@plt>
  41bb84:	cmp	w0, #0x0
  41bb88:	b.ge	41bba0 <ferror@plt+0x19010>  // b.tcont
  41bb8c:	adrp	x0, 423000 <ferror@plt+0x20470>
  41bb90:	add	x0, x0, #0xb80
  41bb94:	bl	402490 <perror@plt>
  41bb98:	mov	w0, #0xffffffff            	// #-1
  41bb9c:	b	41bc78 <ferror@plt+0x190e8>
  41bba0:	mov	w0, #0xc                   	// #12
  41bba4:	str	w0, [sp, #44]
  41bba8:	ldr	x0, [sp, #24]
  41bbac:	ldr	w3, [x0]
  41bbb0:	ldr	x0, [sp, #24]
  41bbb4:	add	x0, x0, #0x4
  41bbb8:	mov	x1, x0
  41bbbc:	add	x0, sp, #0x2c
  41bbc0:	mov	x2, x0
  41bbc4:	mov	w0, w3
  41bbc8:	bl	402b30 <getsockname@plt>
  41bbcc:	cmp	w0, #0x0
  41bbd0:	b.ge	41bbe8 <ferror@plt+0x19058>  // b.tcont
  41bbd4:	adrp	x0, 423000 <ferror@plt+0x20470>
  41bbd8:	add	x0, x0, #0xba0
  41bbdc:	bl	402490 <perror@plt>
  41bbe0:	mov	w0, #0xffffffff            	// #-1
  41bbe4:	b	41bc78 <ferror@plt+0x190e8>
  41bbe8:	ldr	w0, [sp, #44]
  41bbec:	cmp	w0, #0xc
  41bbf0:	b.eq	41bc20 <ferror@plt+0x19090>  // b.none
  41bbf4:	adrp	x0, 438000 <ferror@plt+0x35470>
  41bbf8:	ldr	x0, [x0, #3984]
  41bbfc:	ldr	x3, [x0]
  41bc00:	ldr	w0, [sp, #44]
  41bc04:	mov	w2, w0
  41bc08:	adrp	x0, 423000 <ferror@plt+0x20470>
  41bc0c:	add	x1, x0, #0xbb8
  41bc10:	mov	x0, x3
  41bc14:	bl	402b50 <fprintf@plt>
  41bc18:	mov	w0, #0xffffffff            	// #-1
  41bc1c:	b	41bc78 <ferror@plt+0x190e8>
  41bc20:	ldr	x0, [sp, #24]
  41bc24:	ldrh	w0, [x0, #4]
  41bc28:	cmp	w0, #0x10
  41bc2c:	b.eq	41bc60 <ferror@plt+0x190d0>  // b.none
  41bc30:	adrp	x0, 438000 <ferror@plt+0x35470>
  41bc34:	ldr	x0, [x0, #3984]
  41bc38:	ldr	x3, [x0]
  41bc3c:	ldr	x0, [sp, #24]
  41bc40:	ldrh	w0, [x0, #4]
  41bc44:	mov	w2, w0
  41bc48:	adrp	x0, 423000 <ferror@plt+0x20470>
  41bc4c:	add	x1, x0, #0xbd8
  41bc50:	mov	x0, x3
  41bc54:	bl	402b50 <fprintf@plt>
  41bc58:	mov	w0, #0xffffffff            	// #-1
  41bc5c:	b	41bc78 <ferror@plt+0x190e8>
  41bc60:	mov	x0, #0x0                   	// #0
  41bc64:	bl	402640 <time@plt>
  41bc68:	mov	w1, w0
  41bc6c:	ldr	x0, [sp, #24]
  41bc70:	str	w1, [x0, #28]
  41bc74:	mov	w0, #0x0                   	// #0
  41bc78:	ldp	x29, x30, [sp], #48
  41bc7c:	ret
  41bc80:	stp	x29, x30, [sp, #-32]!
  41bc84:	mov	x29, sp
  41bc88:	str	x0, [sp, #24]
  41bc8c:	str	w1, [sp, #20]
  41bc90:	mov	w2, #0x0                   	// #0
  41bc94:	ldr	w1, [sp, #20]
  41bc98:	ldr	x0, [sp, #24]
  41bc9c:	bl	41ba18 <ferror@plt+0x18e88>
  41bca0:	ldp	x29, x30, [sp], #32
  41bca4:	ret
  41bca8:	stp	x29, x30, [sp, #-208]!
  41bcac:	mov	x29, sp
  41bcb0:	str	x0, [sp, #40]
  41bcb4:	str	w1, [sp, #36]
  41bcb8:	str	x2, [sp, #24]
  41bcbc:	stp	xzr, xzr, [sp, #48]
  41bcc0:	stp	xzr, xzr, [sp, #64]
  41bcc4:	stp	xzr, xzr, [sp, #80]
  41bcc8:	stp	xzr, xzr, [sp, #96]
  41bccc:	stp	xzr, xzr, [sp, #112]
  41bcd0:	stp	xzr, xzr, [sp, #128]
  41bcd4:	stp	xzr, xzr, [sp, #144]
  41bcd8:	stp	xzr, xzr, [sp, #160]
  41bcdc:	stp	xzr, xzr, [sp, #176]
  41bce0:	str	xzr, [sp, #192]
  41bce4:	mov	w0, #0x18                  	// #24
  41bce8:	str	w0, [sp, #48]
  41bcec:	mov	w0, #0x6a                  	// #106
  41bcf0:	strh	w0, [sp, #52]
  41bcf4:	mov	w0, #0x301                 	// #769
  41bcf8:	strh	w0, [sp, #54]
  41bcfc:	ldr	x0, [sp, #40]
  41bd00:	ldr	w0, [x0, #28]
  41bd04:	add	w1, w0, #0x1
  41bd08:	ldr	x0, [sp, #40]
  41bd0c:	str	w1, [x0, #28]
  41bd10:	ldr	x0, [sp, #40]
  41bd14:	ldr	w1, [x0, #28]
  41bd18:	ldr	x0, [sp, #40]
  41bd1c:	str	w1, [x0, #32]
  41bd20:	ldr	x0, [sp, #40]
  41bd24:	ldr	w0, [x0, #32]
  41bd28:	str	w0, [sp, #56]
  41bd2c:	ldr	w0, [sp, #36]
  41bd30:	and	w0, w0, #0xff
  41bd34:	strb	w0, [sp, #64]
  41bd38:	ldr	x0, [sp, #24]
  41bd3c:	cmp	x0, #0x0
  41bd40:	b.eq	41bd6c <ferror@plt+0x191dc>  // b.none
  41bd44:	add	x0, sp, #0x30
  41bd48:	ldr	x2, [sp, #24]
  41bd4c:	mov	w1, #0x98                  	// #152
  41bd50:	blr	x2
  41bd54:	str	w0, [sp, #204]
  41bd58:	ldr	w0, [sp, #204]
  41bd5c:	cmp	w0, #0x0
  41bd60:	b.eq	41bd6c <ferror@plt+0x191dc>  // b.none
  41bd64:	ldr	w0, [sp, #204]
  41bd68:	b	41bd84 <ferror@plt+0x191f4>
  41bd6c:	ldr	x0, [sp, #40]
  41bd70:	ldr	w0, [x0]
  41bd74:	add	x1, sp, #0x30
  41bd78:	mov	w3, #0x0                   	// #0
  41bd7c:	mov	x2, #0x98                  	// #152
  41bd80:	bl	402910 <send@plt>
  41bd84:	ldp	x29, x30, [sp], #208
  41bd88:	ret
  41bd8c:	stp	x29, x30, [sp, #-208]!
  41bd90:	mov	x29, sp
  41bd94:	str	x0, [sp, #40]
  41bd98:	str	w1, [sp, #36]
  41bd9c:	str	x2, [sp, #24]
  41bda0:	stp	xzr, xzr, [sp, #48]
  41bda4:	stp	xzr, xzr, [sp, #64]
  41bda8:	stp	xzr, xzr, [sp, #80]
  41bdac:	stp	xzr, xzr, [sp, #96]
  41bdb0:	stp	xzr, xzr, [sp, #112]
  41bdb4:	stp	xzr, xzr, [sp, #128]
  41bdb8:	stp	xzr, xzr, [sp, #144]
  41bdbc:	stp	xzr, xzr, [sp, #160]
  41bdc0:	stp	xzr, xzr, [sp, #176]
  41bdc4:	str	xzr, [sp, #192]
  41bdc8:	mov	w0, #0x18                  	// #24
  41bdcc:	str	w0, [sp, #48]
  41bdd0:	mov	w0, #0x16                  	// #22
  41bdd4:	strh	w0, [sp, #52]
  41bdd8:	mov	w0, #0x301                 	// #769
  41bddc:	strh	w0, [sp, #54]
  41bde0:	ldr	x0, [sp, #40]
  41bde4:	ldr	w0, [x0, #28]
  41bde8:	add	w1, w0, #0x1
  41bdec:	ldr	x0, [sp, #40]
  41bdf0:	str	w1, [x0, #28]
  41bdf4:	ldr	x0, [sp, #40]
  41bdf8:	ldr	w1, [x0, #28]
  41bdfc:	ldr	x0, [sp, #40]
  41be00:	str	w1, [x0, #32]
  41be04:	ldr	x0, [sp, #40]
  41be08:	ldr	w0, [x0, #32]
  41be0c:	str	w0, [sp, #56]
  41be10:	ldr	w0, [sp, #36]
  41be14:	and	w0, w0, #0xff
  41be18:	strb	w0, [sp, #64]
  41be1c:	ldr	x0, [sp, #24]
  41be20:	cmp	x0, #0x0
  41be24:	b.eq	41be50 <ferror@plt+0x192c0>  // b.none
  41be28:	add	x0, sp, #0x30
  41be2c:	ldr	x2, [sp, #24]
  41be30:	mov	w1, #0x98                  	// #152
  41be34:	blr	x2
  41be38:	str	w0, [sp, #204]
  41be3c:	ldr	w0, [sp, #204]
  41be40:	cmp	w0, #0x0
  41be44:	b.eq	41be50 <ferror@plt+0x192c0>  // b.none
  41be48:	ldr	w0, [sp, #204]
  41be4c:	b	41be68 <ferror@plt+0x192d8>
  41be50:	ldr	x0, [sp, #40]
  41be54:	ldr	w0, [x0]
  41be58:	add	x1, sp, #0x30
  41be5c:	mov	w3, #0x0                   	// #0
  41be60:	mov	x2, #0x98                  	// #152
  41be64:	bl	402910 <send@plt>
  41be68:	ldp	x29, x30, [sp], #208
  41be6c:	ret
  41be70:	stp	x29, x30, [sp, #-64]!
  41be74:	mov	x29, sp
  41be78:	str	x0, [sp, #24]
  41be7c:	str	w1, [sp, #20]
  41be80:	stp	xzr, xzr, [sp, #32]
  41be84:	str	xzr, [sp, #48]
  41be88:	str	wzr, [sp, #56]
  41be8c:	mov	w0, #0x1c                  	// #28
  41be90:	str	w0, [sp, #32]
  41be94:	mov	w0, #0x4a                  	// #74
  41be98:	strh	w0, [sp, #36]
  41be9c:	mov	w0, #0x301                 	// #769
  41bea0:	strh	w0, [sp, #38]
  41bea4:	ldr	x0, [sp, #24]
  41bea8:	ldr	w0, [x0, #28]
  41beac:	add	w1, w0, #0x1
  41beb0:	ldr	x0, [sp, #24]
  41beb4:	str	w1, [x0, #28]
  41beb8:	ldr	x0, [sp, #24]
  41bebc:	ldr	w1, [x0, #28]
  41bec0:	ldr	x0, [sp, #24]
  41bec4:	str	w1, [x0, #32]
  41bec8:	ldr	x0, [sp, #24]
  41becc:	ldr	w0, [x0, #32]
  41bed0:	str	w0, [sp, #40]
  41bed4:	ldr	w0, [sp, #20]
  41bed8:	and	w0, w0, #0xff
  41bedc:	strb	w0, [sp, #48]
  41bee0:	ldr	x0, [sp, #24]
  41bee4:	ldr	w0, [x0]
  41bee8:	add	x1, sp, #0x20
  41beec:	mov	w3, #0x0                   	// #0
  41bef0:	mov	x2, #0x1c                  	// #28
  41bef4:	bl	402910 <send@plt>
  41bef8:	ldp	x29, x30, [sp], #64
  41befc:	ret
  41bf00:	stp	x29, x30, [sp, #-208]!
  41bf04:	mov	x29, sp
  41bf08:	str	x0, [sp, #40]
  41bf0c:	str	w1, [sp, #36]
  41bf10:	str	x2, [sp, #24]
  41bf14:	stp	xzr, xzr, [sp, #48]
  41bf18:	stp	xzr, xzr, [sp, #64]
  41bf1c:	stp	xzr, xzr, [sp, #80]
  41bf20:	stp	xzr, xzr, [sp, #96]
  41bf24:	stp	xzr, xzr, [sp, #112]
  41bf28:	stp	xzr, xzr, [sp, #128]
  41bf2c:	stp	xzr, xzr, [sp, #144]
  41bf30:	stp	xzr, xzr, [sp, #160]
  41bf34:	stp	xzr, xzr, [sp, #176]
  41bf38:	str	xzr, [sp, #192]
  41bf3c:	str	wzr, [sp, #200]
  41bf40:	mov	w0, #0x1c                  	// #28
  41bf44:	str	w0, [sp, #48]
  41bf48:	mov	w0, #0x1a                  	// #26
  41bf4c:	strh	w0, [sp, #52]
  41bf50:	mov	w0, #0x301                 	// #769
  41bf54:	strh	w0, [sp, #54]
  41bf58:	ldr	x0, [sp, #40]
  41bf5c:	ldr	w0, [x0, #28]
  41bf60:	add	w1, w0, #0x1
  41bf64:	ldr	x0, [sp, #40]
  41bf68:	str	w1, [x0, #28]
  41bf6c:	ldr	x0, [sp, #40]
  41bf70:	ldr	w1, [x0, #28]
  41bf74:	ldr	x0, [sp, #40]
  41bf78:	str	w1, [x0, #32]
  41bf7c:	ldr	x0, [sp, #40]
  41bf80:	ldr	w0, [x0, #32]
  41bf84:	str	w0, [sp, #56]
  41bf88:	ldr	w0, [sp, #36]
  41bf8c:	and	w0, w0, #0xff
  41bf90:	strb	w0, [sp, #64]
  41bf94:	ldr	x0, [sp, #24]
  41bf98:	cmp	x0, #0x0
  41bf9c:	b.eq	41bfc8 <ferror@plt+0x19438>  // b.none
  41bfa0:	add	x0, sp, #0x30
  41bfa4:	ldr	x2, [sp, #24]
  41bfa8:	mov	w1, #0x9c                  	// #156
  41bfac:	blr	x2
  41bfb0:	str	w0, [sp, #204]
  41bfb4:	ldr	w0, [sp, #204]
  41bfb8:	cmp	w0, #0x0
  41bfbc:	b.eq	41bfc8 <ferror@plt+0x19438>  // b.none
  41bfc0:	ldr	w0, [sp, #204]
  41bfc4:	b	41bfe0 <ferror@plt+0x19450>
  41bfc8:	ldr	x0, [sp, #40]
  41bfcc:	ldr	w0, [x0]
  41bfd0:	add	x1, sp, #0x30
  41bfd4:	mov	w3, #0x0                   	// #0
  41bfd8:	mov	x2, #0x9c                  	// #156
  41bfdc:	bl	402910 <send@plt>
  41bfe0:	ldp	x29, x30, [sp], #208
  41bfe4:	ret
  41bfe8:	stp	x29, x30, [sp, #-64]!
  41bfec:	mov	x29, sp
  41bff0:	str	x0, [sp, #24]
  41bff4:	str	w1, [sp, #20]
  41bff8:	stp	xzr, xzr, [sp, #32]
  41bffc:	str	xzr, [sp, #48]
  41c000:	str	wzr, [sp, #56]
  41c004:	mov	w0, #0x1c                  	// #28
  41c008:	str	w0, [sp, #32]
  41c00c:	mov	w0, #0x22                  	// #34
  41c010:	strh	w0, [sp, #36]
  41c014:	mov	w0, #0x301                 	// #769
  41c018:	strh	w0, [sp, #38]
  41c01c:	ldr	x0, [sp, #24]
  41c020:	ldr	w0, [x0, #28]
  41c024:	add	w1, w0, #0x1
  41c028:	ldr	x0, [sp, #24]
  41c02c:	str	w1, [x0, #28]
  41c030:	ldr	x0, [sp, #24]
  41c034:	ldr	w1, [x0, #28]
  41c038:	ldr	x0, [sp, #24]
  41c03c:	str	w1, [x0, #32]
  41c040:	ldr	x0, [sp, #24]
  41c044:	ldr	w0, [x0, #32]
  41c048:	str	w0, [sp, #40]
  41c04c:	ldr	w0, [sp, #20]
  41c050:	and	w0, w0, #0xff
  41c054:	strb	w0, [sp, #48]
  41c058:	ldr	x0, [sp, #24]
  41c05c:	ldr	w0, [x0]
  41c060:	add	x1, sp, #0x20
  41c064:	mov	w3, #0x0                   	// #0
  41c068:	mov	x2, #0x1c                  	// #28
  41c06c:	bl	402910 <send@plt>
  41c070:	ldp	x29, x30, [sp], #64
  41c074:	ret
  41c078:	stp	x29, x30, [sp, #-336]!
  41c07c:	mov	x29, sp
  41c080:	str	x0, [sp, #40]
  41c084:	str	w1, [sp, #36]
  41c088:	str	x2, [sp, #24]
  41c08c:	add	x0, sp, #0x30
  41c090:	mov	x1, #0x11c                 	// #284
  41c094:	mov	x2, x1
  41c098:	mov	w1, #0x0                   	// #0
  41c09c:	bl	4026e0 <memset@plt>
  41c0a0:	mov	w0, #0x1c                  	// #28
  41c0a4:	str	w0, [sp, #48]
  41c0a8:	mov	w0, #0x1e                  	// #30
  41c0ac:	strh	w0, [sp, #52]
  41c0b0:	mov	w0, #0x301                 	// #769
  41c0b4:	strh	w0, [sp, #54]
  41c0b8:	ldr	x0, [sp, #40]
  41c0bc:	ldr	w0, [x0, #28]
  41c0c0:	add	w1, w0, #0x1
  41c0c4:	ldr	x0, [sp, #40]
  41c0c8:	str	w1, [x0, #28]
  41c0cc:	ldr	x0, [sp, #40]
  41c0d0:	ldr	w1, [x0, #28]
  41c0d4:	ldr	x0, [sp, #40]
  41c0d8:	str	w1, [x0, #32]
  41c0dc:	ldr	x0, [sp, #40]
  41c0e0:	ldr	w0, [x0, #32]
  41c0e4:	str	w0, [sp, #56]
  41c0e8:	ldr	w0, [sp, #36]
  41c0ec:	and	w0, w0, #0xff
  41c0f0:	strb	w0, [sp, #64]
  41c0f4:	ldr	x0, [sp, #24]
  41c0f8:	cmp	x0, #0x0
  41c0fc:	b.eq	41c128 <ferror@plt+0x19598>  // b.none
  41c100:	add	x0, sp, #0x30
  41c104:	ldr	x2, [sp, #24]
  41c108:	mov	w1, #0x11c                 	// #284
  41c10c:	blr	x2
  41c110:	str	w0, [sp, #332]
  41c114:	ldr	w0, [sp, #332]
  41c118:	cmp	w0, #0x0
  41c11c:	b.eq	41c128 <ferror@plt+0x19598>  // b.none
  41c120:	ldr	w0, [sp, #332]
  41c124:	b	41c140 <ferror@plt+0x195b0>
  41c128:	ldr	x0, [sp, #40]
  41c12c:	ldr	w0, [x0]
  41c130:	add	x1, sp, #0x30
  41c134:	mov	w3, #0x0                   	// #0
  41c138:	mov	x2, #0x11c                 	// #284
  41c13c:	bl	402910 <send@plt>
  41c140:	ldp	x29, x30, [sp], #336
  41c144:	ret
  41c148:	stp	x29, x30, [sp, #-64]!
  41c14c:	mov	x29, sp
  41c150:	str	x0, [sp, #24]
  41c154:	str	w1, [sp, #20]
  41c158:	stp	xzr, xzr, [sp, #40]
  41c15c:	str	wzr, [sp, #56]
  41c160:	mov	w0, #0x14                  	// #20
  41c164:	str	w0, [sp, #40]
  41c168:	mov	w0, #0x42                  	// #66
  41c16c:	strh	w0, [sp, #44]
  41c170:	mov	w0, #0x301                 	// #769
  41c174:	strh	w0, [sp, #46]
  41c178:	ldr	x0, [sp, #24]
  41c17c:	ldr	w0, [x0, #28]
  41c180:	add	w1, w0, #0x1
  41c184:	ldr	x0, [sp, #24]
  41c188:	str	w1, [x0, #28]
  41c18c:	ldr	x0, [sp, #24]
  41c190:	ldr	w1, [x0, #28]
  41c194:	ldr	x0, [sp, #24]
  41c198:	str	w1, [x0, #32]
  41c19c:	ldr	x0, [sp, #24]
  41c1a0:	ldr	w0, [x0, #32]
  41c1a4:	str	w0, [sp, #48]
  41c1a8:	ldr	w0, [sp, #20]
  41c1ac:	and	w0, w0, #0xff
  41c1b0:	strb	w0, [sp, #56]
  41c1b4:	ldr	x0, [sp, #24]
  41c1b8:	ldr	w0, [x0]
  41c1bc:	add	x1, sp, #0x28
  41c1c0:	mov	w3, #0x0                   	// #0
  41c1c4:	mov	x2, #0x14                  	// #20
  41c1c8:	bl	402910 <send@plt>
  41c1cc:	ldp	x29, x30, [sp], #64
  41c1d0:	ret
  41c1d4:	stp	x29, x30, [sp, #-64]!
  41c1d8:	mov	x29, sp
  41c1dc:	str	x0, [sp, #24]
  41c1e0:	str	w1, [sp, #20]
  41c1e4:	stp	xzr, xzr, [sp, #40]
  41c1e8:	str	xzr, [sp, #56]
  41c1ec:	mov	w0, #0x18                  	// #24
  41c1f0:	str	w0, [sp, #40]
  41c1f4:	mov	w0, #0x56                  	// #86
  41c1f8:	strh	w0, [sp, #44]
  41c1fc:	mov	w0, #0x301                 	// #769
  41c200:	strh	w0, [sp, #46]
  41c204:	ldr	x0, [sp, #24]
  41c208:	ldr	w0, [x0, #28]
  41c20c:	add	w1, w0, #0x1
  41c210:	ldr	x0, [sp, #24]
  41c214:	str	w1, [x0, #28]
  41c218:	ldr	x0, [sp, #24]
  41c21c:	ldr	w1, [x0, #28]
  41c220:	ldr	x0, [sp, #24]
  41c224:	str	w1, [x0, #32]
  41c228:	ldr	x0, [sp, #24]
  41c22c:	ldr	w0, [x0, #32]
  41c230:	str	w0, [sp, #48]
  41c234:	ldr	w0, [sp, #20]
  41c238:	and	w0, w0, #0xff
  41c23c:	strb	w0, [sp, #56]
  41c240:	ldr	x0, [sp, #24]
  41c244:	ldr	w0, [x0]
  41c248:	add	x1, sp, #0x28
  41c24c:	mov	w3, #0x0                   	// #0
  41c250:	mov	x2, #0x18                  	// #24
  41c254:	bl	402910 <send@plt>
  41c258:	ldp	x29, x30, [sp], #64
  41c25c:	ret
  41c260:	stp	x29, x30, [sp, #-64]!
  41c264:	mov	x29, sp
  41c268:	str	x0, [sp, #24]
  41c26c:	str	w1, [sp, #20]
  41c270:	stp	xzr, xzr, [sp, #40]
  41c274:	str	wzr, [sp, #56]
  41c278:	mov	w0, #0x14                  	// #20
  41c27c:	str	w0, [sp, #40]
  41c280:	mov	w0, #0x52                  	// #82
  41c284:	strh	w0, [sp, #44]
  41c288:	mov	w0, #0x301                 	// #769
  41c28c:	strh	w0, [sp, #46]
  41c290:	ldr	x0, [sp, #24]
  41c294:	ldr	w0, [x0, #28]
  41c298:	add	w1, w0, #0x1
  41c29c:	ldr	x0, [sp, #24]
  41c2a0:	str	w1, [x0, #28]
  41c2a4:	ldr	x0, [sp, #24]
  41c2a8:	ldr	w1, [x0, #28]
  41c2ac:	ldr	x0, [sp, #24]
  41c2b0:	str	w1, [x0, #32]
  41c2b4:	ldr	x0, [sp, #24]
  41c2b8:	ldr	w0, [x0, #32]
  41c2bc:	str	w0, [sp, #48]
  41c2c0:	ldr	w0, [sp, #20]
  41c2c4:	and	w0, w0, #0xff
  41c2c8:	strb	w0, [sp, #56]
  41c2cc:	ldr	x0, [sp, #24]
  41c2d0:	ldr	w0, [x0]
  41c2d4:	add	x1, sp, #0x28
  41c2d8:	mov	w3, #0x0                   	// #0
  41c2dc:	mov	x2, #0x14                  	// #20
  41c2e0:	bl	402910 <send@plt>
  41c2e4:	ldp	x29, x30, [sp], #64
  41c2e8:	ret
  41c2ec:	sub	sp, sp, #0x450
  41c2f0:	stp	x29, x30, [sp]
  41c2f4:	mov	x29, sp
  41c2f8:	str	x0, [sp, #40]
  41c2fc:	str	w1, [sp, #36]
  41c300:	str	x2, [sp, #24]
  41c304:	add	x0, sp, #0x38
  41c308:	mov	x1, #0x414                 	// #1044
  41c30c:	mov	x2, x1
  41c310:	mov	w1, #0x0                   	// #0
  41c314:	bl	4026e0 <memset@plt>
  41c318:	mov	w0, #0x14                  	// #20
  41c31c:	str	w0, [sp, #56]
  41c320:	mov	w0, #0x5a                  	// #90
  41c324:	strh	w0, [sp, #60]
  41c328:	mov	w0, #0x301                 	// #769
  41c32c:	strh	w0, [sp, #62]
  41c330:	ldr	x0, [sp, #40]
  41c334:	ldr	w0, [x0, #28]
  41c338:	add	w1, w0, #0x1
  41c33c:	ldr	x0, [sp, #40]
  41c340:	str	w1, [x0, #28]
  41c344:	ldr	x0, [sp, #40]
  41c348:	ldr	w1, [x0, #28]
  41c34c:	ldr	x0, [sp, #40]
  41c350:	str	w1, [x0, #32]
  41c354:	ldr	x0, [sp, #40]
  41c358:	ldr	w0, [x0, #32]
  41c35c:	str	w0, [sp, #64]
  41c360:	ldr	w0, [sp, #36]
  41c364:	and	w0, w0, #0xff
  41c368:	strb	w0, [sp, #72]
  41c36c:	ldr	x0, [sp, #24]
  41c370:	cmp	x0, #0x0
  41c374:	b.ne	41c380 <ferror@plt+0x197f0>  // b.any
  41c378:	mov	w0, #0xffffffea            	// #-22
  41c37c:	b	41c3c4 <ferror@plt+0x19834>
  41c380:	add	x0, sp, #0x38
  41c384:	ldr	x2, [sp, #24]
  41c388:	mov	w1, #0x414                 	// #1044
  41c38c:	blr	x2
  41c390:	str	w0, [sp, #1100]
  41c394:	ldr	w0, [sp, #1100]
  41c398:	cmp	w0, #0x0
  41c39c:	b.eq	41c3a8 <ferror@plt+0x19818>  // b.none
  41c3a0:	ldr	w0, [sp, #1100]
  41c3a4:	b	41c3c4 <ferror@plt+0x19834>
  41c3a8:	ldr	x0, [sp, #40]
  41c3ac:	ldr	w0, [x0]
  41c3b0:	ldr	w1, [sp, #56]
  41c3b4:	mov	w2, w1
  41c3b8:	add	x1, sp, #0x38
  41c3bc:	mov	w3, #0x0                   	// #0
  41c3c0:	bl	402910 <send@plt>
  41c3c4:	ldp	x29, x30, [sp]
  41c3c8:	add	sp, sp, #0x450
  41c3cc:	ret
  41c3d0:	stp	x29, x30, [sp, #-64]!
  41c3d4:	mov	x29, sp
  41c3d8:	str	x0, [sp, #24]
  41c3dc:	str	w1, [sp, #20]
  41c3e0:	stp	xzr, xzr, [sp, #32]
  41c3e4:	stp	xzr, xzr, [sp, #48]
  41c3e8:	mov	w0, #0x20                  	// #32
  41c3ec:	str	w0, [sp, #32]
  41c3f0:	mov	w0, #0x12                  	// #18
  41c3f4:	strh	w0, [sp, #36]
  41c3f8:	mov	w0, #0x301                 	// #769
  41c3fc:	strh	w0, [sp, #38]
  41c400:	ldr	x0, [sp, #24]
  41c404:	ldr	w0, [x0, #28]
  41c408:	add	w1, w0, #0x1
  41c40c:	ldr	x0, [sp, #24]
  41c410:	str	w1, [x0, #28]
  41c414:	ldr	x0, [sp, #24]
  41c418:	ldr	w1, [x0, #28]
  41c41c:	ldr	x0, [sp, #24]
  41c420:	str	w1, [x0, #32]
  41c424:	ldr	x0, [sp, #24]
  41c428:	ldr	w0, [x0, #32]
  41c42c:	str	w0, [sp, #40]
  41c430:	ldr	w0, [sp, #20]
  41c434:	and	w0, w0, #0xff
  41c438:	strb	w0, [sp, #48]
  41c43c:	ldr	x0, [sp, #24]
  41c440:	ldr	w0, [x0]
  41c444:	add	x1, sp, #0x20
  41c448:	mov	w3, #0x0                   	// #0
  41c44c:	mov	x2, #0x20                  	// #32
  41c450:	bl	402910 <send@plt>
  41c454:	ldp	x29, x30, [sp], #64
  41c458:	ret
  41c45c:	stp	x29, x30, [sp, #-32]!
  41c460:	mov	x29, sp
  41c464:	str	x0, [sp, #24]
  41c468:	str	w1, [sp, #20]
  41c46c:	ldr	w0, [sp, #20]
  41c470:	cmp	w0, #0x0
  41c474:	b.ne	41c48c <ferror@plt+0x198fc>  // b.any
  41c478:	mov	w2, #0x1                   	// #1
  41c47c:	ldr	w1, [sp, #20]
  41c480:	ldr	x0, [sp, #24]
  41c484:	bl	41c4a0 <ferror@plt+0x19910>
  41c488:	b	41c498 <ferror@plt+0x19908>
  41c48c:	ldr	w1, [sp, #20]
  41c490:	ldr	x0, [sp, #24]
  41c494:	bl	41c3d0 <ferror@plt+0x19840>
  41c498:	ldp	x29, x30, [sp], #32
  41c49c:	ret
  41c4a0:	stp	x29, x30, [sp, #-80]!
  41c4a4:	mov	x29, sp
  41c4a8:	str	x0, [sp, #24]
  41c4ac:	str	w1, [sp, #20]
  41c4b0:	str	w2, [sp, #16]
  41c4b4:	ldr	w0, [sp, #20]
  41c4b8:	cmp	w0, #0x0
  41c4bc:	b.eq	41c4cc <ferror@plt+0x1993c>  // b.none
  41c4c0:	ldr	w0, [sp, #20]
  41c4c4:	cmp	w0, #0x7
  41c4c8:	b.ne	41c560 <ferror@plt+0x199d0>  // b.any
  41c4cc:	stp	xzr, xzr, [sp, #40]
  41c4d0:	stp	xzr, xzr, [sp, #56]
  41c4d4:	str	xzr, [sp, #72]
  41c4d8:	mov	w0, #0x28                  	// #40
  41c4dc:	str	w0, [sp, #40]
  41c4e0:	mov	w0, #0x12                  	// #18
  41c4e4:	strh	w0, [sp, #44]
  41c4e8:	mov	w0, #0x301                 	// #769
  41c4ec:	strh	w0, [sp, #46]
  41c4f0:	ldr	x0, [sp, #24]
  41c4f4:	ldr	w0, [x0, #28]
  41c4f8:	add	w1, w0, #0x1
  41c4fc:	ldr	x0, [sp, #24]
  41c500:	str	w1, [x0, #28]
  41c504:	ldr	x0, [sp, #24]
  41c508:	ldr	w1, [x0, #28]
  41c50c:	ldr	x0, [sp, #24]
  41c510:	str	w1, [x0, #32]
  41c514:	ldr	x0, [sp, #24]
  41c518:	ldr	w0, [x0, #32]
  41c51c:	str	w0, [sp, #48]
  41c520:	ldr	w0, [sp, #20]
  41c524:	and	w0, w0, #0xff
  41c528:	strb	w0, [sp, #56]
  41c52c:	mov	w0, #0x8                   	// #8
  41c530:	strh	w0, [sp, #72]
  41c534:	mov	w0, #0x1d                  	// #29
  41c538:	strh	w0, [sp, #74]
  41c53c:	ldr	w0, [sp, #16]
  41c540:	str	w0, [sp, #76]
  41c544:	ldr	x0, [sp, #24]
  41c548:	ldr	w0, [x0]
  41c54c:	add	x1, sp, #0x28
  41c550:	mov	w3, #0x0                   	// #0
  41c554:	mov	x2, #0x28                  	// #40
  41c558:	bl	402910 <send@plt>
  41c55c:	b	41c56c <ferror@plt+0x199dc>
  41c560:	ldr	w1, [sp, #20]
  41c564:	ldr	x0, [sp, #24]
  41c568:	bl	41c3d0 <ferror@plt+0x19840>
  41c56c:	ldp	x29, x30, [sp], #80
  41c570:	ret
  41c574:	sub	sp, sp, #0x460
  41c578:	stp	x29, x30, [sp]
  41c57c:	mov	x29, sp
  41c580:	str	x0, [sp, #40]
  41c584:	str	w1, [sp, #36]
  41c588:	str	x2, [sp, #24]
  41c58c:	ldr	w0, [sp, #36]
  41c590:	cmp	w0, #0x0
  41c594:	b.eq	41c5a4 <ferror@plt+0x19a14>  // b.none
  41c598:	ldr	w0, [sp, #36]
  41c59c:	cmp	w0, #0x11
  41c5a0:	b.ne	41c668 <ferror@plt+0x19ad8>  // b.any
  41c5a4:	add	x0, sp, #0x38
  41c5a8:	mov	x1, #0x420                 	// #1056
  41c5ac:	mov	x2, x1
  41c5b0:	mov	w1, #0x0                   	// #0
  41c5b4:	bl	4026e0 <memset@plt>
  41c5b8:	mov	w0, #0x20                  	// #32
  41c5bc:	str	w0, [sp, #56]
  41c5c0:	mov	w0, #0x12                  	// #18
  41c5c4:	strh	w0, [sp, #60]
  41c5c8:	mov	w0, #0x301                 	// #769
  41c5cc:	strh	w0, [sp, #62]
  41c5d0:	ldr	x0, [sp, #40]
  41c5d4:	ldr	w0, [x0, #28]
  41c5d8:	add	w1, w0, #0x1
  41c5dc:	ldr	x0, [sp, #40]
  41c5e0:	str	w1, [x0, #28]
  41c5e4:	ldr	x0, [sp, #40]
  41c5e8:	ldr	w1, [x0, #28]
  41c5ec:	ldr	x0, [sp, #40]
  41c5f0:	str	w1, [x0, #32]
  41c5f4:	ldr	x0, [sp, #40]
  41c5f8:	ldr	w0, [x0, #32]
  41c5fc:	str	w0, [sp, #64]
  41c600:	ldr	w0, [sp, #36]
  41c604:	and	w0, w0, #0xff
  41c608:	strb	w0, [sp, #72]
  41c60c:	ldr	x0, [sp, #24]
  41c610:	cmp	x0, #0x0
  41c614:	b.ne	41c620 <ferror@plt+0x19a90>  // b.any
  41c618:	mov	w0, #0xffffffea            	// #-22
  41c61c:	b	41c674 <ferror@plt+0x19ae4>
  41c620:	add	x0, sp, #0x38
  41c624:	ldr	x2, [sp, #24]
  41c628:	mov	w1, #0x420                 	// #1056
  41c62c:	blr	x2
  41c630:	str	w0, [sp, #1116]
  41c634:	ldr	w0, [sp, #1116]
  41c638:	cmp	w0, #0x0
  41c63c:	b.eq	41c648 <ferror@plt+0x19ab8>  // b.none
  41c640:	ldr	w0, [sp, #1116]
  41c644:	b	41c674 <ferror@plt+0x19ae4>
  41c648:	ldr	x0, [sp, #40]
  41c64c:	ldr	w0, [x0]
  41c650:	ldr	w1, [sp, #56]
  41c654:	mov	w2, w1
  41c658:	add	x1, sp, #0x38
  41c65c:	mov	w3, #0x0                   	// #0
  41c660:	bl	402910 <send@plt>
  41c664:	b	41c674 <ferror@plt+0x19ae4>
  41c668:	ldr	w1, [sp, #36]
  41c66c:	ldr	x0, [sp, #40]
  41c670:	bl	41c3d0 <ferror@plt+0x19840>
  41c674:	ldp	x29, x30, [sp]
  41c678:	add	sp, sp, #0x460
  41c67c:	ret
  41c680:	stp	x29, x30, [sp, #-208]!
  41c684:	mov	x29, sp
  41c688:	str	x0, [sp, #24]
  41c68c:	str	x1, [sp, #16]
  41c690:	stp	xzr, xzr, [sp, #40]
  41c694:	stp	xzr, xzr, [sp, #56]
  41c698:	stp	xzr, xzr, [sp, #72]
  41c69c:	stp	xzr, xzr, [sp, #88]
  41c6a0:	stp	xzr, xzr, [sp, #104]
  41c6a4:	stp	xzr, xzr, [sp, #120]
  41c6a8:	stp	xzr, xzr, [sp, #136]
  41c6ac:	stp	xzr, xzr, [sp, #152]
  41c6b0:	stp	xzr, xzr, [sp, #168]
  41c6b4:	stp	xzr, xzr, [sp, #184]
  41c6b8:	mov	w0, #0x20                  	// #32
  41c6bc:	str	w0, [sp, #40]
  41c6c0:	mov	w0, #0x1e                  	// #30
  41c6c4:	strh	w0, [sp, #44]
  41c6c8:	mov	w0, #0x301                 	// #769
  41c6cc:	strh	w0, [sp, #46]
  41c6d0:	ldr	x0, [sp, #24]
  41c6d4:	ldr	w0, [x0, #28]
  41c6d8:	add	w1, w0, #0x1
  41c6dc:	ldr	x0, [sp, #24]
  41c6e0:	str	w1, [x0, #28]
  41c6e4:	ldr	x0, [sp, #24]
  41c6e8:	ldr	w1, [x0, #28]
  41c6ec:	ldr	x0, [sp, #24]
  41c6f0:	str	w1, [x0, #32]
  41c6f4:	ldr	x0, [sp, #24]
  41c6f8:	ldr	w0, [x0, #32]
  41c6fc:	str	w0, [sp, #48]
  41c700:	mov	w0, #0x7                   	// #7
  41c704:	strb	w0, [sp, #56]
  41c708:	add	x0, sp, #0x28
  41c70c:	ldr	x2, [sp, #16]
  41c710:	mov	w1, #0xa0                  	// #160
  41c714:	blr	x2
  41c718:	str	w0, [sp, #204]
  41c71c:	ldr	w0, [sp, #204]
  41c720:	cmp	w0, #0x0
  41c724:	b.eq	41c730 <ferror@plt+0x19ba0>  // b.none
  41c728:	ldr	w0, [sp, #204]
  41c72c:	b	41c748 <ferror@plt+0x19bb8>
  41c730:	ldr	x0, [sp, #24]
  41c734:	ldr	w0, [x0]
  41c738:	add	x1, sp, #0x28
  41c73c:	mov	w3, #0x0                   	// #0
  41c740:	mov	x2, #0xa0                  	// #160
  41c744:	bl	402910 <send@plt>
  41c748:	ldp	x29, x30, [sp], #208
  41c74c:	ret
  41c750:	stp	x29, x30, [sp, #-64]!
  41c754:	mov	x29, sp
  41c758:	str	x0, [sp, #24]
  41c75c:	str	w1, [sp, #20]
  41c760:	str	w2, [sp, #16]
  41c764:	add	x0, sp, #0x20
  41c768:	mov	x2, #0x1c                  	// #28
  41c76c:	mov	w1, #0x0                   	// #0
  41c770:	bl	4026e0 <memset@plt>
  41c774:	mov	w0, #0x1c                  	// #28
  41c778:	str	w0, [sp, #32]
  41c77c:	mov	w0, #0x5e                  	// #94
  41c780:	strh	w0, [sp, #36]
  41c784:	mov	w0, #0x301                 	// #769
  41c788:	strh	w0, [sp, #38]
  41c78c:	str	wzr, [sp, #44]
  41c790:	ldr	x0, [sp, #24]
  41c794:	ldr	w0, [x0, #28]
  41c798:	add	w1, w0, #0x1
  41c79c:	ldr	x0, [sp, #24]
  41c7a0:	str	w1, [x0, #28]
  41c7a4:	ldr	x0, [sp, #24]
  41c7a8:	ldr	w1, [x0, #28]
  41c7ac:	ldr	x0, [sp, #24]
  41c7b0:	str	w1, [x0, #32]
  41c7b4:	ldr	x0, [sp, #24]
  41c7b8:	ldr	w0, [x0, #32]
  41c7bc:	str	w0, [sp, #40]
  41c7c0:	ldr	w0, [sp, #20]
  41c7c4:	and	w0, w0, #0xff
  41c7c8:	strb	w0, [sp, #48]
  41c7cc:	ldr	w0, [sp, #16]
  41c7d0:	str	w0, [sp, #56]
  41c7d4:	ldr	x0, [sp, #24]
  41c7d8:	ldr	w0, [x0]
  41c7dc:	add	x1, sp, #0x20
  41c7e0:	mov	w3, #0x0                   	// #0
  41c7e4:	mov	x2, #0x1c                  	// #28
  41c7e8:	bl	402910 <send@plt>
  41c7ec:	ldp	x29, x30, [sp], #64
  41c7f0:	ret
  41c7f4:	stp	x29, x30, [sp, #-48]!
  41c7f8:	mov	x29, sp
  41c7fc:	str	x0, [sp, #40]
  41c800:	str	x1, [sp, #32]
  41c804:	str	w2, [sp, #28]
  41c808:	ldr	x0, [sp, #40]
  41c80c:	ldr	w0, [x0]
  41c810:	ldrsw	x1, [sp, #28]
  41c814:	mov	w3, #0x0                   	// #0
  41c818:	mov	x2, x1
  41c81c:	ldr	x1, [sp, #32]
  41c820:	bl	402910 <send@plt>
  41c824:	ldp	x29, x30, [sp], #48
  41c828:	ret
  41c82c:	sub	sp, sp, #0x460
  41c830:	stp	x29, x30, [sp]
  41c834:	mov	x29, sp
  41c838:	str	x19, [sp, #16]
  41c83c:	str	x0, [sp, #56]
  41c840:	str	x1, [sp, #48]
  41c844:	str	w2, [sp, #44]
  41c848:	ldr	x0, [sp, #56]
  41c84c:	ldr	w0, [x0]
  41c850:	ldrsw	x1, [sp, #44]
  41c854:	mov	w3, #0x0                   	// #0
  41c858:	mov	x2, x1
  41c85c:	ldr	x1, [sp, #48]
  41c860:	bl	402910 <send@plt>
  41c864:	str	w0, [sp, #1108]
  41c868:	ldr	w0, [sp, #1108]
  41c86c:	cmp	w0, #0x0
  41c870:	b.ge	41c87c <ferror@plt+0x19cec>  // b.tcont
  41c874:	ldr	w0, [sp, #1108]
  41c878:	b	41c9b4 <ferror@plt+0x19e24>
  41c87c:	ldr	x0, [sp, #56]
  41c880:	ldr	w0, [x0]
  41c884:	add	x1, sp, #0x48
  41c888:	mov	w3, #0x42                  	// #66
  41c88c:	mov	x2, #0x400                 	// #1024
  41c890:	bl	4027c0 <recv@plt>
  41c894:	str	w0, [sp, #1108]
  41c898:	ldr	w0, [sp, #1108]
  41c89c:	cmp	w0, #0x0
  41c8a0:	b.ge	41c8c4 <ferror@plt+0x19d34>  // b.tcont
  41c8a4:	bl	402b00 <__errno_location@plt>
  41c8a8:	ldr	w0, [x0]
  41c8ac:	cmp	w0, #0xb
  41c8b0:	b.ne	41c8bc <ferror@plt+0x19d2c>  // b.any
  41c8b4:	mov	w0, #0x0                   	// #0
  41c8b8:	b	41c9b4 <ferror@plt+0x19e24>
  41c8bc:	mov	w0, #0xffffffff            	// #-1
  41c8c0:	b	41c9b4 <ferror@plt+0x19e24>
  41c8c4:	add	x0, sp, #0x48
  41c8c8:	str	x0, [sp, #1112]
  41c8cc:	b	41c980 <ferror@plt+0x19df0>
  41c8d0:	ldr	x0, [sp, #1112]
  41c8d4:	ldrh	w0, [x0, #4]
  41c8d8:	cmp	w0, #0x2
  41c8dc:	b.ne	41c944 <ferror@plt+0x19db4>  // b.any
  41c8e0:	ldr	x0, [sp, #1112]
  41c8e4:	add	x0, x0, #0x10
  41c8e8:	str	x0, [sp, #1096]
  41c8ec:	ldr	x0, [sp, #1112]
  41c8f0:	ldr	w0, [x0]
  41c8f4:	cmp	w0, #0x23
  41c8f8:	b.hi	41c924 <ferror@plt+0x19d94>  // b.pmore
  41c8fc:	adrp	x0, 438000 <ferror@plt+0x35470>
  41c900:	ldr	x0, [x0, #3984]
  41c904:	ldr	x0, [x0]
  41c908:	mov	x3, x0
  41c90c:	mov	x2, #0x10                  	// #16
  41c910:	mov	x1, #0x1                   	// #1
  41c914:	adrp	x0, 423000 <ferror@plt+0x20470>
  41c918:	add	x0, x0, #0xbf8
  41c91c:	bl	402950 <fwrite@plt>
  41c920:	b	41c93c <ferror@plt+0x19dac>
  41c924:	ldr	x0, [sp, #1096]
  41c928:	ldr	w19, [x0]
  41c92c:	bl	402b00 <__errno_location@plt>
  41c930:	mov	x1, x0
  41c934:	neg	w0, w19
  41c938:	str	w0, [x1]
  41c93c:	mov	w0, #0xffffffff            	// #-1
  41c940:	b	41c9b4 <ferror@plt+0x19e24>
  41c944:	ldr	w1, [sp, #1108]
  41c948:	ldr	x0, [sp, #1112]
  41c94c:	ldr	w0, [x0]
  41c950:	add	w0, w0, #0x3
  41c954:	and	w0, w0, #0xfffffffc
  41c958:	sub	w0, w1, w0
  41c95c:	str	w0, [sp, #1108]
  41c960:	ldr	x0, [sp, #1112]
  41c964:	ldr	w0, [x0]
  41c968:	add	w0, w0, #0x3
  41c96c:	mov	w0, w0
  41c970:	and	x0, x0, #0xfffffffc
  41c974:	ldr	x1, [sp, #1112]
  41c978:	add	x0, x1, x0
  41c97c:	str	x0, [sp, #1112]
  41c980:	ldr	w0, [sp, #1108]
  41c984:	cmp	w0, #0xf
  41c988:	b.le	41c9b0 <ferror@plt+0x19e20>
  41c98c:	ldr	x0, [sp, #1112]
  41c990:	ldr	w0, [x0]
  41c994:	cmp	w0, #0xf
  41c998:	b.ls	41c9b0 <ferror@plt+0x19e20>  // b.plast
  41c99c:	ldr	x0, [sp, #1112]
  41c9a0:	ldr	w1, [x0]
  41c9a4:	ldr	w0, [sp, #1108]
  41c9a8:	cmp	w1, w0
  41c9ac:	b.ls	41c8d0 <ferror@plt+0x19d40>  // b.plast
  41c9b0:	mov	w0, #0x0                   	// #0
  41c9b4:	ldr	x19, [sp, #16]
  41c9b8:	ldp	x29, x30, [sp]
  41c9bc:	add	sp, sp, #0x460
  41c9c0:	ret
  41c9c4:	stp	x29, x30, [sp, #-176]!
  41c9c8:	mov	x29, sp
  41c9cc:	str	x0, [sp, #40]
  41c9d0:	str	w1, [sp, #36]
  41c9d4:	str	x2, [sp, #24]
  41c9d8:	str	w3, [sp, #32]
  41c9dc:	stp	xzr, xzr, [sp, #160]
  41c9e0:	ldr	w0, [sp, #32]
  41c9e4:	add	w0, w0, #0x10
  41c9e8:	str	w0, [sp, #160]
  41c9ec:	ldr	w0, [sp, #36]
  41c9f0:	and	w0, w0, #0xffff
  41c9f4:	strh	w0, [sp, #164]
  41c9f8:	mov	w0, #0x301                 	// #769
  41c9fc:	strh	w0, [sp, #166]
  41ca00:	ldr	x0, [sp, #40]
  41ca04:	ldr	w0, [x0, #28]
  41ca08:	add	w1, w0, #0x1
  41ca0c:	ldr	x0, [sp, #40]
  41ca10:	str	w1, [x0, #28]
  41ca14:	ldr	x0, [sp, #40]
  41ca18:	ldr	w1, [x0, #28]
  41ca1c:	ldr	x0, [sp, #40]
  41ca20:	str	w1, [x0, #32]
  41ca24:	ldr	x0, [sp, #40]
  41ca28:	ldr	w0, [x0, #32]
  41ca2c:	str	w0, [sp, #168]
  41ca30:	str	xzr, [sp, #144]
  41ca34:	str	wzr, [sp, #152]
  41ca38:	mov	w0, #0x10                  	// #16
  41ca3c:	strh	w0, [sp, #144]
  41ca40:	add	x0, sp, #0xa0
  41ca44:	str	x0, [sp, #112]
  41ca48:	mov	x0, #0x10                  	// #16
  41ca4c:	str	x0, [sp, #120]
  41ca50:	ldr	x0, [sp, #24]
  41ca54:	str	x0, [sp, #128]
  41ca58:	ldrsw	x0, [sp, #32]
  41ca5c:	str	x0, [sp, #136]
  41ca60:	stp	xzr, xzr, [sp, #56]
  41ca64:	stp	xzr, xzr, [sp, #72]
  41ca68:	stp	xzr, xzr, [sp, #88]
  41ca6c:	str	xzr, [sp, #104]
  41ca70:	add	x0, sp, #0x90
  41ca74:	str	x0, [sp, #56]
  41ca78:	mov	w0, #0xc                   	// #12
  41ca7c:	str	w0, [sp, #64]
  41ca80:	add	x0, sp, #0x70
  41ca84:	str	x0, [sp, #72]
  41ca88:	mov	x0, #0x2                   	// #2
  41ca8c:	str	x0, [sp, #80]
  41ca90:	ldr	x0, [sp, #40]
  41ca94:	ldr	w0, [x0]
  41ca98:	add	x1, sp, #0x38
  41ca9c:	mov	w2, #0x0                   	// #0
  41caa0:	bl	402700 <sendmsg@plt>
  41caa4:	ldp	x29, x30, [sp], #176
  41caa8:	ret
  41caac:	stp	x29, x30, [sp, #-128]!
  41cab0:	mov	x29, sp
  41cab4:	str	x0, [sp, #24]
  41cab8:	str	x1, [sp, #16]
  41cabc:	str	xzr, [sp, #112]
  41cac0:	str	wzr, [sp, #120]
  41cac4:	mov	w0, #0x10                  	// #16
  41cac8:	strh	w0, [sp, #112]
  41cacc:	ldr	x0, [sp, #16]
  41cad0:	str	x0, [sp, #96]
  41cad4:	ldr	x0, [sp, #16]
  41cad8:	ldr	w0, [x0]
  41cadc:	mov	w0, w0
  41cae0:	str	x0, [sp, #104]
  41cae4:	stp	xzr, xzr, [sp, #40]
  41cae8:	stp	xzr, xzr, [sp, #56]
  41caec:	stp	xzr, xzr, [sp, #72]
  41caf0:	str	xzr, [sp, #88]
  41caf4:	add	x0, sp, #0x70
  41caf8:	str	x0, [sp, #40]
  41cafc:	mov	w0, #0xc                   	// #12
  41cb00:	str	w0, [sp, #48]
  41cb04:	add	x0, sp, #0x60
  41cb08:	str	x0, [sp, #56]
  41cb0c:	mov	x0, #0x1                   	// #1
  41cb10:	str	x0, [sp, #64]
  41cb14:	ldr	x0, [sp, #16]
  41cb18:	mov	w1, #0x301                 	// #769
  41cb1c:	strh	w1, [x0, #6]
  41cb20:	ldr	x0, [sp, #16]
  41cb24:	str	wzr, [x0, #12]
  41cb28:	ldr	x0, [sp, #24]
  41cb2c:	ldr	w0, [x0, #28]
  41cb30:	add	w1, w0, #0x1
  41cb34:	ldr	x0, [sp, #24]
  41cb38:	str	w1, [x0, #28]
  41cb3c:	ldr	x0, [sp, #24]
  41cb40:	ldr	w1, [x0, #28]
  41cb44:	ldr	x0, [sp, #24]
  41cb48:	str	w1, [x0, #32]
  41cb4c:	ldr	x0, [sp, #24]
  41cb50:	ldr	w1, [x0, #32]
  41cb54:	ldr	x0, [sp, #16]
  41cb58:	str	w1, [x0, #8]
  41cb5c:	ldr	x0, [sp, #24]
  41cb60:	ldr	w0, [x0]
  41cb64:	add	x1, sp, #0x28
  41cb68:	mov	w2, #0x0                   	// #0
  41cb6c:	bl	402700 <sendmsg@plt>
  41cb70:	ldp	x29, x30, [sp], #128
  41cb74:	ret
  41cb78:	stp	x29, x30, [sp, #-48]!
  41cb7c:	mov	x29, sp
  41cb80:	str	x0, [sp, #24]
  41cb84:	ldr	x0, [sp, #24]
  41cb88:	ldr	w0, [x0, #16]
  41cb8c:	str	w0, [sp, #44]
  41cb90:	ldr	x0, [sp, #24]
  41cb94:	ldr	w0, [x0]
  41cb98:	cmp	w0, #0x13
  41cb9c:	b.hi	41cbcc <ferror@plt+0x1a03c>  // b.pmore
  41cba0:	adrp	x0, 438000 <ferror@plt+0x35470>
  41cba4:	ldr	x0, [x0, #3984]
  41cba8:	ldr	x0, [x0]
  41cbac:	mov	x3, x0
  41cbb0:	mov	x2, #0xf                   	// #15
  41cbb4:	mov	x1, #0x1                   	// #1
  41cbb8:	adrp	x0, 423000 <ferror@plt+0x20470>
  41cbbc:	add	x0, x0, #0xc10
  41cbc0:	bl	402950 <fwrite@plt>
  41cbc4:	mov	w0, #0xffffffff            	// #-1
  41cbc8:	b	41cc88 <ferror@plt+0x1a0f8>
  41cbcc:	ldr	w0, [sp, #44]
  41cbd0:	cmp	w0, #0x0
  41cbd4:	b.ge	41cc78 <ferror@plt+0x1a0e8>  // b.tcont
  41cbd8:	ldr	w1, [sp, #44]
  41cbdc:	ldr	x0, [sp, #24]
  41cbe0:	bl	41b928 <ferror@plt+0x18d98>
  41cbe4:	cmp	w0, #0x0
  41cbe8:	b.eq	41cbf4 <ferror@plt+0x1a064>  // b.none
  41cbec:	ldr	w0, [sp, #44]
  41cbf0:	b	41cc88 <ferror@plt+0x1a0f8>
  41cbf4:	bl	402b00 <__errno_location@plt>
  41cbf8:	mov	x1, x0
  41cbfc:	ldr	w0, [sp, #44]
  41cc00:	neg	w0, w0
  41cc04:	str	w0, [x1]
  41cc08:	bl	402b00 <__errno_location@plt>
  41cc0c:	ldr	w0, [x0]
  41cc10:	cmp	w0, #0x5f
  41cc14:	b.eq	41cc34 <ferror@plt+0x1a0a4>  // b.none
  41cc18:	cmp	w0, #0x5f
  41cc1c:	b.gt	41cc64 <ferror@plt+0x1a0d4>
  41cc20:	cmp	w0, #0x2
  41cc24:	b.eq	41cc34 <ferror@plt+0x1a0a4>  // b.none
  41cc28:	cmp	w0, #0x5a
  41cc2c:	b.eq	41cc3c <ferror@plt+0x1a0ac>  // b.none
  41cc30:	b	41cc64 <ferror@plt+0x1a0d4>
  41cc34:	mov	w0, #0xffffffff            	// #-1
  41cc38:	b	41cc88 <ferror@plt+0x1a0f8>
  41cc3c:	adrp	x0, 438000 <ferror@plt+0x35470>
  41cc40:	ldr	x0, [x0, #3984]
  41cc44:	ldr	x0, [x0]
  41cc48:	mov	x3, x0
  41cc4c:	mov	x2, #0x24                  	// #36
  41cc50:	mov	x1, #0x1                   	// #1
  41cc54:	adrp	x0, 423000 <ferror@plt+0x20470>
  41cc58:	add	x0, x0, #0xc20
  41cc5c:	bl	402950 <fwrite@plt>
  41cc60:	b	41cc70 <ferror@plt+0x1a0e0>
  41cc64:	adrp	x0, 423000 <ferror@plt+0x20470>
  41cc68:	add	x0, x0, #0xc48
  41cc6c:	bl	402490 <perror@plt>
  41cc70:	ldr	w0, [sp, #44]
  41cc74:	b	41cc88 <ferror@plt+0x1a0f8>
  41cc78:	mov	x1, #0x0                   	// #0
  41cc7c:	ldr	x0, [sp, #24]
  41cc80:	bl	41b910 <ferror@plt+0x18d80>
  41cc84:	mov	w0, #0x0                   	// #0
  41cc88:	ldp	x29, x30, [sp], #48
  41cc8c:	ret
  41cc90:	stp	x29, x30, [sp, #-64]!
  41cc94:	mov	x29, sp
  41cc98:	str	x19, [sp, #16]
  41cc9c:	str	x0, [sp, #40]
  41cca0:	str	x1, [sp, #32]
  41cca4:	ldr	x0, [sp, #32]
  41cca8:	ldr	w0, [x0]
  41ccac:	cmp	w0, #0x23
  41ccb0:	b.hi	41ccdc <ferror@plt+0x1a14c>  // b.pmore
  41ccb4:	adrp	x0, 438000 <ferror@plt+0x35470>
  41ccb8:	ldr	x0, [x0, #3984]
  41ccbc:	ldr	x0, [x0]
  41ccc0:	mov	x3, x0
  41ccc4:	mov	x2, #0x10                  	// #16
  41ccc8:	mov	x1, #0x1                   	// #1
  41cccc:	adrp	x0, 423000 <ferror@plt+0x20470>
  41ccd0:	add	x0, x0, #0xbf8
  41ccd4:	bl	402950 <fwrite@plt>
  41ccd8:	b	41cd58 <ferror@plt+0x1a1c8>
  41ccdc:	ldr	x0, [sp, #32]
  41cce0:	add	x0, x0, #0x10
  41cce4:	str	x0, [sp, #56]
  41cce8:	ldr	x0, [sp, #56]
  41ccec:	ldr	w19, [x0]
  41ccf0:	bl	402b00 <__errno_location@plt>
  41ccf4:	mov	x1, x0
  41ccf8:	neg	w0, w19
  41ccfc:	str	w0, [x1]
  41cd00:	ldr	x0, [sp, #40]
  41cd04:	ldr	w0, [x0, #36]
  41cd08:	cmp	w0, #0x4
  41cd0c:	b.ne	41cd30 <ferror@plt+0x1a1a0>  // b.any
  41cd10:	bl	402b00 <__errno_location@plt>
  41cd14:	ldr	w0, [x0]
  41cd18:	cmp	w0, #0x2
  41cd1c:	b.eq	41cd54 <ferror@plt+0x1a1c4>  // b.none
  41cd20:	bl	402b00 <__errno_location@plt>
  41cd24:	ldr	w0, [x0]
  41cd28:	cmp	w0, #0x5f
  41cd2c:	b.eq	41cd54 <ferror@plt+0x1a1c4>  // b.none
  41cd30:	ldr	x0, [sp, #40]
  41cd34:	ldr	w0, [x0, #48]
  41cd38:	and	w0, w0, #0x2
  41cd3c:	cmp	w0, #0x0
  41cd40:	b.ne	41cd58 <ferror@plt+0x1a1c8>  // b.any
  41cd44:	adrp	x0, 423000 <ferror@plt+0x20470>
  41cd48:	add	x0, x0, #0xc48
  41cd4c:	bl	402490 <perror@plt>
  41cd50:	b	41cd58 <ferror@plt+0x1a1c8>
  41cd54:	nop
  41cd58:	ldr	x19, [sp, #16]
  41cd5c:	ldp	x29, x30, [sp], #64
  41cd60:	ret
  41cd64:	stp	x29, x30, [sp, #-64]!
  41cd68:	mov	x29, sp
  41cd6c:	stp	x19, x20, [sp, #16]
  41cd70:	str	w0, [sp, #44]
  41cd74:	str	x1, [sp, #32]
  41cd78:	str	w2, [sp, #40]
  41cd7c:	ldr	w2, [sp, #40]
  41cd80:	ldr	x1, [sp, #32]
  41cd84:	ldr	w0, [sp, #44]
  41cd88:	bl	402440 <recvmsg@plt>
  41cd8c:	str	w0, [sp, #60]
  41cd90:	ldr	w0, [sp, #60]
  41cd94:	cmp	w0, #0x0
  41cd98:	b.ge	41cdbc <ferror@plt+0x1a22c>  // b.tcont
  41cd9c:	bl	402b00 <__errno_location@plt>
  41cda0:	ldr	w0, [x0]
  41cda4:	cmp	w0, #0x4
  41cda8:	b.eq	41cd7c <ferror@plt+0x1a1ec>  // b.none
  41cdac:	bl	402b00 <__errno_location@plt>
  41cdb0:	ldr	w0, [x0]
  41cdb4:	cmp	w0, #0xb
  41cdb8:	b.eq	41cd7c <ferror@plt+0x1a1ec>  // b.none
  41cdbc:	ldr	w0, [sp, #60]
  41cdc0:	cmp	w0, #0x0
  41cdc4:	b.ge	41ce14 <ferror@plt+0x1a284>  // b.tcont
  41cdc8:	adrp	x0, 438000 <ferror@plt+0x35470>
  41cdcc:	ldr	x0, [x0, #3984]
  41cdd0:	ldr	x19, [x0]
  41cdd4:	bl	402b00 <__errno_location@plt>
  41cdd8:	ldr	w0, [x0]
  41cddc:	bl	402790 <strerror@plt>
  41cde0:	mov	x20, x0
  41cde4:	bl	402b00 <__errno_location@plt>
  41cde8:	ldr	w0, [x0]
  41cdec:	mov	w3, w0
  41cdf0:	mov	x2, x20
  41cdf4:	adrp	x0, 423000 <ferror@plt+0x20470>
  41cdf8:	add	x1, x0, #0xc60
  41cdfc:	mov	x0, x19
  41ce00:	bl	402b50 <fprintf@plt>
  41ce04:	bl	402b00 <__errno_location@plt>
  41ce08:	ldr	w0, [x0]
  41ce0c:	neg	w0, w0
  41ce10:	b	41ce50 <ferror@plt+0x1a2c0>
  41ce14:	ldr	w0, [sp, #60]
  41ce18:	cmp	w0, #0x0
  41ce1c:	b.ne	41ce4c <ferror@plt+0x1a2bc>  // b.any
  41ce20:	adrp	x0, 438000 <ferror@plt+0x35470>
  41ce24:	ldr	x0, [x0, #3984]
  41ce28:	ldr	x0, [x0]
  41ce2c:	mov	x3, x0
  41ce30:	mov	x2, #0xf                   	// #15
  41ce34:	mov	x1, #0x1                   	// #1
  41ce38:	adrp	x0, 423000 <ferror@plt+0x20470>
  41ce3c:	add	x0, x0, #0xc80
  41ce40:	bl	402950 <fwrite@plt>
  41ce44:	mov	w0, #0xffffffc3            	// #-61
  41ce48:	b	41ce50 <ferror@plt+0x1a2c0>
  41ce4c:	ldr	w0, [sp, #60]
  41ce50:	ldp	x19, x20, [sp, #16]
  41ce54:	ldp	x29, x30, [sp], #64
  41ce58:	ret
  41ce5c:	stp	x29, x30, [sp, #-80]!
  41ce60:	mov	x29, sp
  41ce64:	str	w0, [sp, #44]
  41ce68:	str	x1, [sp, #32]
  41ce6c:	str	x2, [sp, #24]
  41ce70:	ldr	x0, [sp, #32]
  41ce74:	ldr	x0, [x0, #16]
  41ce78:	str	x0, [sp, #64]
  41ce7c:	ldr	x0, [sp, #64]
  41ce80:	str	xzr, [x0]
  41ce84:	ldr	x0, [sp, #64]
  41ce88:	str	xzr, [x0, #8]
  41ce8c:	mov	w2, #0x22                  	// #34
  41ce90:	ldr	x1, [sp, #32]
  41ce94:	ldr	w0, [sp, #44]
  41ce98:	bl	41cd64 <ferror@plt+0x1a1d4>
  41ce9c:	str	w0, [sp, #76]
  41cea0:	ldr	w0, [sp, #76]
  41cea4:	cmp	w0, #0x0
  41cea8:	b.ge	41ceb4 <ferror@plt+0x1a324>  // b.tcont
  41ceac:	ldr	w0, [sp, #76]
  41ceb0:	b	41cf80 <ferror@plt+0x1a3f0>
  41ceb4:	ldr	w1, [sp, #76]
  41ceb8:	mov	w0, #0x7fff                	// #32767
  41cebc:	cmp	w1, w0
  41cec0:	b.gt	41cecc <ferror@plt+0x1a33c>
  41cec4:	mov	w0, #0x8000                	// #32768
  41cec8:	str	w0, [sp, #76]
  41cecc:	ldrsw	x0, [sp, #76]
  41ced0:	bl	402660 <malloc@plt>
  41ced4:	str	x0, [sp, #56]
  41ced8:	ldr	x0, [sp, #56]
  41cedc:	cmp	x0, #0x0
  41cee0:	b.ne	41cf10 <ferror@plt+0x1a380>  // b.any
  41cee4:	adrp	x0, 438000 <ferror@plt+0x35470>
  41cee8:	ldr	x0, [x0, #3984]
  41ceec:	ldr	x0, [x0]
  41cef0:	mov	x3, x0
  41cef4:	mov	x2, #0x20                  	// #32
  41cef8:	mov	x1, #0x1                   	// #1
  41cefc:	adrp	x0, 423000 <ferror@plt+0x20470>
  41cf00:	add	x0, x0, #0xc90
  41cf04:	bl	402950 <fwrite@plt>
  41cf08:	mov	w0, #0xfffffff4            	// #-12
  41cf0c:	b	41cf80 <ferror@plt+0x1a3f0>
  41cf10:	ldr	x0, [sp, #64]
  41cf14:	ldr	x1, [sp, #56]
  41cf18:	str	x1, [x0]
  41cf1c:	ldrsw	x1, [sp, #76]
  41cf20:	ldr	x0, [sp, #64]
  41cf24:	str	x1, [x0, #8]
  41cf28:	mov	w2, #0x0                   	// #0
  41cf2c:	ldr	x1, [sp, #32]
  41cf30:	ldr	w0, [sp, #44]
  41cf34:	bl	41cd64 <ferror@plt+0x1a1d4>
  41cf38:	str	w0, [sp, #76]
  41cf3c:	ldr	w0, [sp, #76]
  41cf40:	cmp	w0, #0x0
  41cf44:	b.ge	41cf58 <ferror@plt+0x1a3c8>  // b.tcont
  41cf48:	ldr	x0, [sp, #56]
  41cf4c:	bl	4028e0 <free@plt>
  41cf50:	ldr	w0, [sp, #76]
  41cf54:	b	41cf80 <ferror@plt+0x1a3f0>
  41cf58:	ldr	x0, [sp, #24]
  41cf5c:	cmp	x0, #0x0
  41cf60:	b.eq	41cf74 <ferror@plt+0x1a3e4>  // b.none
  41cf64:	ldr	x0, [sp, #24]
  41cf68:	ldr	x1, [sp, #56]
  41cf6c:	str	x1, [x0]
  41cf70:	b	41cf7c <ferror@plt+0x1a3ec>
  41cf74:	ldr	x0, [sp, #56]
  41cf78:	bl	4028e0 <free@plt>
  41cf7c:	ldr	w0, [sp, #76]
  41cf80:	ldp	x29, x30, [sp], #80
  41cf84:	ret
  41cf88:	stp	x29, x30, [sp, #-176]!
  41cf8c:	mov	x29, sp
  41cf90:	str	x0, [sp, #24]
  41cf94:	str	x1, [sp, #16]
  41cf98:	stp	xzr, xzr, [sp, #48]
  41cf9c:	stp	xzr, xzr, [sp, #64]
  41cfa0:	stp	xzr, xzr, [sp, #80]
  41cfa4:	str	xzr, [sp, #96]
  41cfa8:	add	x0, sp, #0x78
  41cfac:	str	x0, [sp, #48]
  41cfb0:	mov	w0, #0xc                   	// #12
  41cfb4:	str	w0, [sp, #56]
  41cfb8:	add	x0, sp, #0x68
  41cfbc:	str	x0, [sp, #64]
  41cfc0:	mov	x0, #0x1                   	// #1
  41cfc4:	str	x0, [sp, #72]
  41cfc8:	str	wzr, [sp, #172]
  41cfcc:	str	wzr, [sp, #156]
  41cfd0:	str	wzr, [sp, #152]
  41cfd4:	ldr	x0, [sp, #24]
  41cfd8:	ldr	w0, [x0]
  41cfdc:	add	x2, sp, #0x28
  41cfe0:	add	x1, sp, #0x30
  41cfe4:	bl	41ce5c <ferror@plt+0x1a2cc>
  41cfe8:	str	w0, [sp, #140]
  41cfec:	ldr	w0, [sp, #140]
  41cff0:	cmp	w0, #0x0
  41cff4:	b.ge	41d000 <ferror@plt+0x1a470>  // b.tcont
  41cff8:	ldr	w0, [sp, #140]
  41cffc:	b	41d2fc <ferror@plt+0x1a76c>
  41d000:	ldr	x0, [sp, #24]
  41d004:	ldr	x0, [x0, #40]
  41d008:	cmp	x0, #0x0
  41d00c:	b.eq	41d040 <ferror@plt+0x1a4b0>  // b.none
  41d010:	ldr	x4, [sp, #40]
  41d014:	ldr	w0, [sp, #140]
  41d018:	add	w0, w0, #0x3
  41d01c:	mov	w0, w0
  41d020:	and	x1, x0, #0xfffffffc
  41d024:	ldr	x0, [sp, #24]
  41d028:	ldr	x0, [x0, #40]
  41d02c:	mov	x3, x0
  41d030:	mov	x2, x1
  41d034:	mov	x1, #0x1                   	// #1
  41d038:	mov	x0, x4
  41d03c:	bl	402950 <fwrite@plt>
  41d040:	ldr	x0, [sp, #16]
  41d044:	str	x0, [sp, #160]
  41d048:	b	41d230 <ferror@plt+0x1a6a0>
  41d04c:	ldr	x0, [sp, #40]
  41d050:	str	x0, [sp, #144]
  41d054:	ldr	w0, [sp, #140]
  41d058:	str	w0, [sp, #152]
  41d05c:	b	41d1f4 <ferror@plt+0x1a664>
  41d060:	str	wzr, [sp, #136]
  41d064:	ldr	x0, [sp, #144]
  41d068:	ldrh	w0, [x0, #6]
  41d06c:	sxth	w1, w0
  41d070:	ldr	x0, [sp, #160]
  41d074:	ldrh	w0, [x0, #16]
  41d078:	sxth	w0, w0
  41d07c:	mvn	w0, w0
  41d080:	sxth	w0, w0
  41d084:	and	w0, w1, w0
  41d088:	sxth	w0, w0
  41d08c:	and	w1, w0, #0xffff
  41d090:	ldr	x0, [sp, #144]
  41d094:	strh	w1, [x0, #6]
  41d098:	ldr	w0, [sp, #124]
  41d09c:	cmp	w0, #0x0
  41d0a0:	b.ne	41d1ac <ferror@plt+0x1a61c>  // b.any
  41d0a4:	ldr	x0, [sp, #144]
  41d0a8:	ldr	w1, [x0, #12]
  41d0ac:	ldr	x0, [sp, #24]
  41d0b0:	ldr	w0, [x0, #8]
  41d0b4:	cmp	w1, w0
  41d0b8:	b.ne	41d1ac <ferror@plt+0x1a61c>  // b.any
  41d0bc:	ldr	x0, [sp, #144]
  41d0c0:	ldr	w1, [x0, #8]
  41d0c4:	ldr	x0, [sp, #24]
  41d0c8:	ldr	w0, [x0, #32]
  41d0cc:	cmp	w1, w0
  41d0d0:	b.ne	41d1ac <ferror@plt+0x1a61c>  // b.any
  41d0d4:	ldr	x0, [sp, #144]
  41d0d8:	ldrh	w0, [x0, #6]
  41d0dc:	and	w0, w0, #0x10
  41d0e0:	cmp	w0, #0x0
  41d0e4:	b.eq	41d0f0 <ferror@plt+0x1a560>  // b.none
  41d0e8:	mov	w0, #0x1                   	// #1
  41d0ec:	str	w0, [sp, #172]
  41d0f0:	ldr	x0, [sp, #144]
  41d0f4:	ldrh	w0, [x0, #4]
  41d0f8:	cmp	w0, #0x3
  41d0fc:	b.ne	41d134 <ferror@plt+0x1a5a4>  // b.any
  41d100:	ldr	x0, [sp, #144]
  41d104:	bl	41cb78 <ferror@plt+0x19fe8>
  41d108:	str	w0, [sp, #136]
  41d10c:	ldr	w0, [sp, #136]
  41d110:	cmp	w0, #0x0
  41d114:	b.ge	41d128 <ferror@plt+0x1a598>  // b.tcont
  41d118:	ldr	x0, [sp, #40]
  41d11c:	bl	4028e0 <free@plt>
  41d120:	mov	w0, #0xffffffff            	// #-1
  41d124:	b	41d2fc <ferror@plt+0x1a76c>
  41d128:	mov	w0, #0x1                   	// #1
  41d12c:	str	w0, [sp, #156]
  41d130:	b	41d224 <ferror@plt+0x1a694>
  41d134:	ldr	x0, [sp, #144]
  41d138:	ldrh	w0, [x0, #4]
  41d13c:	cmp	w0, #0x2
  41d140:	b.ne	41d160 <ferror@plt+0x1a5d0>  // b.any
  41d144:	ldr	x1, [sp, #144]
  41d148:	ldr	x0, [sp, #24]
  41d14c:	bl	41cc90 <ferror@plt+0x1a100>
  41d150:	ldr	x0, [sp, #40]
  41d154:	bl	4028e0 <free@plt>
  41d158:	mov	w0, #0xffffffff            	// #-1
  41d15c:	b	41d2fc <ferror@plt+0x1a76c>
  41d160:	ldr	x0, [sp, #24]
  41d164:	ldr	x0, [x0, #40]
  41d168:	cmp	x0, #0x0
  41d16c:	b.ne	41d1b4 <ferror@plt+0x1a624>  // b.any
  41d170:	ldr	x0, [sp, #160]
  41d174:	ldr	x2, [x0]
  41d178:	ldr	x0, [sp, #160]
  41d17c:	ldr	x0, [x0, #8]
  41d180:	mov	x1, x0
  41d184:	ldr	x0, [sp, #144]
  41d188:	blr	x2
  41d18c:	str	w0, [sp, #136]
  41d190:	ldr	w0, [sp, #136]
  41d194:	cmp	w0, #0x0
  41d198:	b.ge	41d1b4 <ferror@plt+0x1a624>  // b.tcont
  41d19c:	ldr	x0, [sp, #40]
  41d1a0:	bl	4028e0 <free@plt>
  41d1a4:	ldr	w0, [sp, #136]
  41d1a8:	b	41d2fc <ferror@plt+0x1a76c>
  41d1ac:	nop
  41d1b0:	b	41d1b8 <ferror@plt+0x1a628>
  41d1b4:	nop
  41d1b8:	ldr	w1, [sp, #152]
  41d1bc:	ldr	x0, [sp, #144]
  41d1c0:	ldr	w0, [x0]
  41d1c4:	add	w0, w0, #0x3
  41d1c8:	and	w0, w0, #0xfffffffc
  41d1cc:	sub	w0, w1, w0
  41d1d0:	str	w0, [sp, #152]
  41d1d4:	ldr	x0, [sp, #144]
  41d1d8:	ldr	w0, [x0]
  41d1dc:	add	w0, w0, #0x3
  41d1e0:	mov	w0, w0
  41d1e4:	and	x0, x0, #0xfffffffc
  41d1e8:	ldr	x1, [sp, #144]
  41d1ec:	add	x0, x1, x0
  41d1f0:	str	x0, [sp, #144]
  41d1f4:	ldr	w0, [sp, #152]
  41d1f8:	cmp	w0, #0xf
  41d1fc:	b.le	41d224 <ferror@plt+0x1a694>
  41d200:	ldr	x0, [sp, #144]
  41d204:	ldr	w0, [x0]
  41d208:	cmp	w0, #0xf
  41d20c:	b.ls	41d224 <ferror@plt+0x1a694>  // b.plast
  41d210:	ldr	x0, [sp, #144]
  41d214:	ldr	w1, [x0]
  41d218:	ldr	w0, [sp, #152]
  41d21c:	cmp	w1, w0
  41d220:	b.ls	41d060 <ferror@plt+0x1a4d0>  // b.plast
  41d224:	ldr	x0, [sp, #160]
  41d228:	add	x0, x0, #0x18
  41d22c:	str	x0, [sp, #160]
  41d230:	ldr	x0, [sp, #160]
  41d234:	ldr	x0, [x0]
  41d238:	cmp	x0, #0x0
  41d23c:	b.ne	41d04c <ferror@plt+0x1a4bc>  // b.any
  41d240:	ldr	x0, [sp, #40]
  41d244:	bl	4028e0 <free@plt>
  41d248:	ldr	w0, [sp, #156]
  41d24c:	cmp	w0, #0x0
  41d250:	b.eq	41d28c <ferror@plt+0x1a6fc>  // b.none
  41d254:	ldr	w0, [sp, #172]
  41d258:	cmp	w0, #0x0
  41d25c:	b.eq	41d284 <ferror@plt+0x1a6f4>  // b.none
  41d260:	adrp	x0, 438000 <ferror@plt+0x35470>
  41d264:	ldr	x0, [x0, #3984]
  41d268:	ldr	x0, [x0]
  41d26c:	mov	x3, x0
  41d270:	mov	x2, #0x2e                  	// #46
  41d274:	mov	x1, #0x1                   	// #1
  41d278:	adrp	x0, 423000 <ferror@plt+0x20470>
  41d27c:	add	x0, x0, #0xcb8
  41d280:	bl	402950 <fwrite@plt>
  41d284:	mov	w0, #0x0                   	// #0
  41d288:	b	41d2fc <ferror@plt+0x1a76c>
  41d28c:	ldr	w0, [sp, #96]
  41d290:	and	w0, w0, #0x20
  41d294:	cmp	w0, #0x0
  41d298:	b.eq	41d2c4 <ferror@plt+0x1a734>  // b.none
  41d29c:	adrp	x0, 438000 <ferror@plt+0x35470>
  41d2a0:	ldr	x0, [x0, #3984]
  41d2a4:	ldr	x0, [x0]
  41d2a8:	mov	x3, x0
  41d2ac:	mov	x2, #0x12                  	// #18
  41d2b0:	mov	x1, #0x1                   	// #1
  41d2b4:	adrp	x0, 423000 <ferror@plt+0x20470>
  41d2b8:	add	x0, x0, #0xce8
  41d2bc:	bl	402950 <fwrite@plt>
  41d2c0:	b	41d2f8 <ferror@plt+0x1a768>
  41d2c4:	ldr	w0, [sp, #152]
  41d2c8:	cmp	w0, #0x0
  41d2cc:	b.eq	41cfcc <ferror@plt+0x1a43c>  // b.none
  41d2d0:	adrp	x0, 438000 <ferror@plt+0x35470>
  41d2d4:	ldr	x0, [x0, #3984]
  41d2d8:	ldr	x3, [x0]
  41d2dc:	ldr	w2, [sp, #152]
  41d2e0:	adrp	x0, 423000 <ferror@plt+0x20470>
  41d2e4:	add	x1, x0, #0xd00
  41d2e8:	mov	x0, x3
  41d2ec:	bl	402b50 <fprintf@plt>
  41d2f0:	mov	w0, #0x1                   	// #1
  41d2f4:	bl	402470 <exit@plt>
  41d2f8:	b	41cfcc <ferror@plt+0x1a43c>
  41d2fc:	ldp	x29, x30, [sp], #176
  41d300:	ret
  41d304:	stp	x29, x30, [sp, #-96]!
  41d308:	mov	x29, sp
  41d30c:	str	x0, [sp, #40]
  41d310:	str	x1, [sp, #32]
  41d314:	str	x2, [sp, #24]
  41d318:	strh	w3, [sp, #22]
  41d31c:	ldr	x0, [sp, #32]
  41d320:	str	x0, [sp, #48]
  41d324:	ldr	x0, [sp, #24]
  41d328:	str	x0, [sp, #56]
  41d32c:	ldrh	w0, [sp, #22]
  41d330:	strh	w0, [sp, #64]
  41d334:	str	xzr, [sp, #72]
  41d338:	str	xzr, [sp, #80]
  41d33c:	strh	wzr, [sp, #88]
  41d340:	add	x0, sp, #0x30
  41d344:	mov	x1, x0
  41d348:	ldr	x0, [sp, #40]
  41d34c:	bl	41cf88 <ferror@plt+0x1a3f8>
  41d350:	ldp	x29, x30, [sp], #96
  41d354:	ret
  41d358:	stp	x29, x30, [sp, #-64]!
  41d35c:	mov	x29, sp
  41d360:	str	x19, [sp, #16]
  41d364:	str	x0, [sp, #56]
  41d368:	str	x1, [sp, #48]
  41d36c:	str	x2, [sp, #40]
  41d370:	ldr	x1, [sp, #40]
  41d374:	ldr	x0, [sp, #56]
  41d378:	bl	41b910 <ferror@plt+0x18d80>
  41d37c:	cmp	w0, #0x0
  41d380:	b.ne	41d3b8 <ferror@plt+0x1a828>  // b.any
  41d384:	adrp	x0, 438000 <ferror@plt+0x35470>
  41d388:	ldr	x0, [x0, #3984]
  41d38c:	ldr	x19, [x0]
  41d390:	ldr	x0, [sp, #48]
  41d394:	ldr	w0, [x0]
  41d398:	neg	w0, w0
  41d39c:	bl	402790 <strerror@plt>
  41d3a0:	mov	x2, x0
  41d3a4:	adrp	x0, 423000 <ferror@plt+0x20470>
  41d3a8:	add	x1, x0, #0xd18
  41d3ac:	mov	x0, x19
  41d3b0:	bl	402b50 <fprintf@plt>
  41d3b4:	b	41d3bc <ferror@plt+0x1a82c>
  41d3b8:	nop
  41d3bc:	ldr	x19, [sp, #16]
  41d3c0:	ldp	x29, x30, [sp], #64
  41d3c4:	ret
  41d3c8:	stp	x29, x30, [sp, #-208]!
  41d3cc:	mov	x29, sp
  41d3d0:	str	x0, [sp, #56]
  41d3d4:	str	x1, [sp, #48]
  41d3d8:	str	x2, [sp, #40]
  41d3dc:	str	x3, [sp, #32]
  41d3e0:	strb	w4, [sp, #31]
  41d3e4:	str	x5, [sp, #16]
  41d3e8:	str	xzr, [sp, #152]
  41d3ec:	str	wzr, [sp, #160]
  41d3f0:	mov	w0, #0x10                  	// #16
  41d3f4:	strh	w0, [sp, #152]
  41d3f8:	stp	xzr, xzr, [sp, #80]
  41d3fc:	stp	xzr, xzr, [sp, #96]
  41d400:	stp	xzr, xzr, [sp, #112]
  41d404:	str	xzr, [sp, #128]
  41d408:	add	x0, sp, #0x98
  41d40c:	str	x0, [sp, #80]
  41d410:	mov	w0, #0xc                   	// #12
  41d414:	str	w0, [sp, #88]
  41d418:	ldr	x0, [sp, #48]
  41d41c:	str	x0, [sp, #96]
  41d420:	ldr	x0, [sp, #40]
  41d424:	str	x0, [sp, #104]
  41d428:	str	wzr, [sp, #204]
  41d42c:	str	wzr, [sp, #188]
  41d430:	b	41d4a8 <ferror@plt+0x1a918>
  41d434:	ldrsw	x0, [sp, #188]
  41d438:	lsl	x0, x0, #4
  41d43c:	ldr	x1, [sp, #48]
  41d440:	add	x0, x1, x0
  41d444:	ldr	x0, [x0]
  41d448:	str	x0, [sp, #192]
  41d44c:	ldr	x0, [sp, #56]
  41d450:	ldr	w0, [x0, #28]
  41d454:	add	w1, w0, #0x1
  41d458:	ldr	x0, [sp, #56]
  41d45c:	str	w1, [x0, #28]
  41d460:	ldr	x0, [sp, #56]
  41d464:	ldr	w0, [x0, #28]
  41d468:	str	w0, [sp, #204]
  41d46c:	ldr	x0, [sp, #192]
  41d470:	ldr	w1, [sp, #204]
  41d474:	str	w1, [x0, #8]
  41d478:	ldr	x0, [sp, #32]
  41d47c:	cmp	x0, #0x0
  41d480:	b.ne	41d49c <ferror@plt+0x1a90c>  // b.any
  41d484:	ldr	x0, [sp, #192]
  41d488:	ldrh	w0, [x0, #6]
  41d48c:	orr	w0, w0, #0x4
  41d490:	and	w1, w0, #0xffff
  41d494:	ldr	x0, [sp, #192]
  41d498:	strh	w1, [x0, #6]
  41d49c:	ldr	w0, [sp, #188]
  41d4a0:	add	w0, w0, #0x1
  41d4a4:	str	w0, [sp, #188]
  41d4a8:	ldrsw	x0, [sp, #188]
  41d4ac:	ldr	x1, [sp, #40]
  41d4b0:	cmp	x1, x0
  41d4b4:	b.hi	41d434 <ferror@plt+0x1a8a4>  // b.pmore
  41d4b8:	ldr	x0, [sp, #56]
  41d4bc:	ldr	w0, [x0]
  41d4c0:	add	x1, sp, #0x50
  41d4c4:	mov	w2, #0x0                   	// #0
  41d4c8:	bl	402700 <sendmsg@plt>
  41d4cc:	str	w0, [sp, #184]
  41d4d0:	ldr	w0, [sp, #184]
  41d4d4:	cmp	w0, #0x0
  41d4d8:	b.ge	41d4f0 <ferror@plt+0x1a960>  // b.tcont
  41d4dc:	adrp	x0, 423000 <ferror@plt+0x20470>
  41d4e0:	add	x0, x0, #0xd30
  41d4e4:	bl	402490 <perror@plt>
  41d4e8:	mov	w0, #0xffffffff            	// #-1
  41d4ec:	b	41d8c8 <ferror@plt+0x1ad38>
  41d4f0:	add	x0, sp, #0x88
  41d4f4:	str	x0, [sp, #96]
  41d4f8:	mov	x0, #0x1                   	// #1
  41d4fc:	str	x0, [sp, #104]
  41d500:	str	wzr, [sp, #188]
  41d504:	ldr	x0, [sp, #56]
  41d508:	ldr	w0, [x0]
  41d50c:	add	x2, sp, #0x48
  41d510:	add	x1, sp, #0x50
  41d514:	bl	41ce5c <ferror@plt+0x1a2cc>
  41d518:	str	w0, [sp, #184]
  41d51c:	ldr	w0, [sp, #188]
  41d520:	add	w0, w0, #0x1
  41d524:	str	w0, [sp, #188]
  41d528:	ldr	w0, [sp, #184]
  41d52c:	cmp	w0, #0x0
  41d530:	b.ge	41d53c <ferror@plt+0x1a9ac>  // b.tcont
  41d534:	ldr	w0, [sp, #184]
  41d538:	b	41d8c8 <ferror@plt+0x1ad38>
  41d53c:	ldr	w0, [sp, #88]
  41d540:	cmp	w0, #0xc
  41d544:	b.eq	41d574 <ferror@plt+0x1a9e4>  // b.none
  41d548:	adrp	x0, 438000 <ferror@plt+0x35470>
  41d54c:	ldr	x0, [x0, #3984]
  41d550:	ldr	x3, [x0]
  41d554:	ldr	w0, [sp, #88]
  41d558:	mov	w2, w0
  41d55c:	adrp	x0, 423000 <ferror@plt+0x20470>
  41d560:	add	x1, x0, #0xd50
  41d564:	mov	x0, x3
  41d568:	bl	402b50 <fprintf@plt>
  41d56c:	mov	w0, #0x1                   	// #1
  41d570:	bl	402470 <exit@plt>
  41d574:	ldr	x0, [sp, #72]
  41d578:	str	x0, [sp, #192]
  41d57c:	b	41d844 <ferror@plt+0x1acb4>
  41d580:	ldr	x0, [sp, #192]
  41d584:	ldr	w0, [x0]
  41d588:	str	w0, [sp, #180]
  41d58c:	ldr	w0, [sp, #180]
  41d590:	sub	w0, w0, #0x10
  41d594:	str	w0, [sp, #176]
  41d598:	ldr	w0, [sp, #176]
  41d59c:	cmp	w0, #0x0
  41d5a0:	b.lt	41d5b4 <ferror@plt+0x1aa24>  // b.tstop
  41d5a4:	ldr	w1, [sp, #180]
  41d5a8:	ldr	w0, [sp, #184]
  41d5ac:	cmp	w1, w0
  41d5b0:	b.le	41d620 <ferror@plt+0x1aa90>
  41d5b4:	ldr	w0, [sp, #128]
  41d5b8:	and	w0, w0, #0x20
  41d5bc:	cmp	w0, #0x0
  41d5c0:	b.eq	41d5f8 <ferror@plt+0x1aa68>  // b.none
  41d5c4:	adrp	x0, 438000 <ferror@plt+0x35470>
  41d5c8:	ldr	x0, [x0, #3984]
  41d5cc:	ldr	x0, [x0]
  41d5d0:	mov	x3, x0
  41d5d4:	mov	x2, #0x12                  	// #18
  41d5d8:	mov	x1, #0x1                   	// #1
  41d5dc:	adrp	x0, 423000 <ferror@plt+0x20470>
  41d5e0:	add	x0, x0, #0xd70
  41d5e4:	bl	402950 <fwrite@plt>
  41d5e8:	ldr	x0, [sp, #72]
  41d5ec:	bl	4028e0 <free@plt>
  41d5f0:	mov	w0, #0xffffffff            	// #-1
  41d5f4:	b	41d8c8 <ferror@plt+0x1ad38>
  41d5f8:	adrp	x0, 438000 <ferror@plt+0x35470>
  41d5fc:	ldr	x0, [x0, #3984]
  41d600:	ldr	x3, [x0]
  41d604:	ldr	w2, [sp, #180]
  41d608:	adrp	x0, 423000 <ferror@plt+0x20470>
  41d60c:	add	x1, x0, #0xd88
  41d610:	mov	x0, x3
  41d614:	bl	402b50 <fprintf@plt>
  41d618:	mov	w0, #0x1                   	// #1
  41d61c:	bl	402470 <exit@plt>
  41d620:	ldr	w0, [sp, #156]
  41d624:	cmp	w0, #0x0
  41d628:	b.ne	41d678 <ferror@plt+0x1aae8>  // b.any
  41d62c:	ldr	x0, [sp, #192]
  41d630:	ldr	w1, [x0, #12]
  41d634:	ldr	x0, [sp, #56]
  41d638:	ldr	w0, [x0, #8]
  41d63c:	cmp	w1, w0
  41d640:	b.ne	41d678 <ferror@plt+0x1aae8>  // b.any
  41d644:	ldr	x0, [sp, #192]
  41d648:	ldr	w0, [x0, #8]
  41d64c:	ldr	w1, [sp, #204]
  41d650:	cmp	w1, w0
  41d654:	b.cc	41d678 <ferror@plt+0x1aae8>  // b.lo, b.ul, b.last
  41d658:	ldr	x0, [sp, #192]
  41d65c:	ldr	w0, [x0, #8]
  41d660:	mov	w1, w0
  41d664:	ldr	w2, [sp, #204]
  41d668:	ldr	x0, [sp, #40]
  41d66c:	sub	x0, x2, x0
  41d670:	cmp	x1, x0
  41d674:	b.cs	41d6b0 <ferror@plt+0x1ab20>  // b.hs, b.nlast
  41d678:	ldr	w1, [sp, #184]
  41d67c:	ldr	w0, [sp, #180]
  41d680:	add	w0, w0, #0x3
  41d684:	and	w0, w0, #0xfffffffc
  41d688:	sub	w0, w1, w0
  41d68c:	str	w0, [sp, #184]
  41d690:	ldr	w0, [sp, #180]
  41d694:	add	w0, w0, #0x3
  41d698:	mov	w0, w0
  41d69c:	and	x0, x0, #0xfffffffc
  41d6a0:	ldr	x1, [sp, #192]
  41d6a4:	add	x0, x1, x0
  41d6a8:	str	x0, [sp, #192]
  41d6ac:	b	41d844 <ferror@plt+0x1acb4>
  41d6b0:	ldr	x0, [sp, #192]
  41d6b4:	ldrh	w0, [x0, #4]
  41d6b8:	cmp	w0, #0x2
  41d6bc:	b.ne	41d7cc <ferror@plt+0x1ac3c>  // b.any
  41d6c0:	ldr	x0, [sp, #192]
  41d6c4:	add	x0, x0, #0x10
  41d6c8:	str	x0, [sp, #168]
  41d6cc:	ldr	x0, [sp, #168]
  41d6d0:	ldr	w0, [x0]
  41d6d4:	str	w0, [sp, #164]
  41d6d8:	ldr	w0, [sp, #176]
  41d6dc:	cmp	w0, #0x13
  41d6e0:	b.hi	41d718 <ferror@plt+0x1ab88>  // b.pmore
  41d6e4:	adrp	x0, 438000 <ferror@plt+0x35470>
  41d6e8:	ldr	x0, [x0, #3984]
  41d6ec:	ldr	x0, [x0]
  41d6f0:	mov	x3, x0
  41d6f4:	mov	x2, #0x10                  	// #16
  41d6f8:	mov	x1, #0x1                   	// #1
  41d6fc:	adrp	x0, 423000 <ferror@plt+0x20470>
  41d700:	add	x0, x0, #0xbf8
  41d704:	bl	402950 <fwrite@plt>
  41d708:	ldr	x0, [sp, #72]
  41d70c:	bl	4028e0 <free@plt>
  41d710:	mov	w0, #0xffffffff            	// #-1
  41d714:	b	41d8c8 <ferror@plt+0x1ad38>
  41d718:	ldr	w0, [sp, #164]
  41d71c:	cmp	w0, #0x0
  41d720:	b.ne	41d734 <ferror@plt+0x1aba4>  // b.any
  41d724:	ldr	x1, [sp, #16]
  41d728:	ldr	x0, [sp, #192]
  41d72c:	bl	41b910 <ferror@plt+0x18d80>
  41d730:	b	41d774 <ferror@plt+0x1abe4>
  41d734:	bl	402b00 <__errno_location@plt>
  41d738:	mov	x1, x0
  41d73c:	ldr	w0, [sp, #164]
  41d740:	neg	w0, w0
  41d744:	str	w0, [x1]
  41d748:	ldr	x0, [sp, #56]
  41d74c:	ldr	w0, [x0, #36]
  41d750:	cmp	w0, #0x4
  41d754:	b.eq	41d774 <ferror@plt+0x1abe4>  // b.none
  41d758:	ldrb	w0, [sp, #31]
  41d75c:	cmp	w0, #0x0
  41d760:	b.eq	41d774 <ferror@plt+0x1abe4>  // b.none
  41d764:	ldr	x2, [sp, #16]
  41d768:	ldr	x1, [sp, #168]
  41d76c:	ldr	x0, [sp, #192]
  41d770:	bl	41d358 <ferror@plt+0x1a7c8>
  41d774:	ldr	x0, [sp, #32]
  41d778:	cmp	x0, #0x0
  41d77c:	b.eq	41d790 <ferror@plt+0x1ac00>  // b.none
  41d780:	ldr	x1, [sp, #72]
  41d784:	ldr	x0, [sp, #32]
  41d788:	str	x1, [x0]
  41d78c:	b	41d798 <ferror@plt+0x1ac08>
  41d790:	ldr	x0, [sp, #72]
  41d794:	bl	4028e0 <free@plt>
  41d798:	ldrsw	x0, [sp, #188]
  41d79c:	ldr	x1, [sp, #40]
  41d7a0:	cmp	x1, x0
  41d7a4:	b.ls	41d7ac <ferror@plt+0x1ac1c>  // b.plast
  41d7a8:	b	41d504 <ferror@plt+0x1a974>
  41d7ac:	ldr	w0, [sp, #164]
  41d7b0:	cmp	w0, #0x0
  41d7b4:	b.eq	41d7c4 <ferror@plt+0x1ac34>  // b.none
  41d7b8:	ldr	w0, [sp, #188]
  41d7bc:	neg	w0, w0
  41d7c0:	b	41d8c8 <ferror@plt+0x1ad38>
  41d7c4:	mov	w0, #0x0                   	// #0
  41d7c8:	b	41d8c8 <ferror@plt+0x1ad38>
  41d7cc:	ldr	x0, [sp, #32]
  41d7d0:	cmp	x0, #0x0
  41d7d4:	b.eq	41d7ec <ferror@plt+0x1ac5c>  // b.none
  41d7d8:	ldr	x1, [sp, #72]
  41d7dc:	ldr	x0, [sp, #32]
  41d7e0:	str	x1, [x0]
  41d7e4:	mov	w0, #0x0                   	// #0
  41d7e8:	b	41d8c8 <ferror@plt+0x1ad38>
  41d7ec:	adrp	x0, 438000 <ferror@plt+0x35470>
  41d7f0:	ldr	x0, [x0, #3984]
  41d7f4:	ldr	x0, [x0]
  41d7f8:	mov	x3, x0
  41d7fc:	mov	x2, #0x14                  	// #20
  41d800:	mov	x1, #0x1                   	// #1
  41d804:	adrp	x0, 423000 <ferror@plt+0x20470>
  41d808:	add	x0, x0, #0xda8
  41d80c:	bl	402950 <fwrite@plt>
  41d810:	ldr	w1, [sp, #184]
  41d814:	ldr	w0, [sp, #180]
  41d818:	add	w0, w0, #0x3
  41d81c:	and	w0, w0, #0xfffffffc
  41d820:	sub	w0, w1, w0
  41d824:	str	w0, [sp, #184]
  41d828:	ldr	w0, [sp, #180]
  41d82c:	add	w0, w0, #0x3
  41d830:	mov	w0, w0
  41d834:	and	x0, x0, #0xfffffffc
  41d838:	ldr	x1, [sp, #192]
  41d83c:	add	x0, x1, x0
  41d840:	str	x0, [sp, #192]
  41d844:	ldr	w0, [sp, #184]
  41d848:	cmp	w0, #0xf
  41d84c:	b.hi	41d580 <ferror@plt+0x1a9f0>  // b.pmore
  41d850:	ldr	x0, [sp, #72]
  41d854:	bl	4028e0 <free@plt>
  41d858:	ldr	w0, [sp, #128]
  41d85c:	and	w0, w0, #0x20
  41d860:	cmp	w0, #0x0
  41d864:	b.eq	41d890 <ferror@plt+0x1ad00>  // b.none
  41d868:	adrp	x0, 438000 <ferror@plt+0x35470>
  41d86c:	ldr	x0, [x0, #3984]
  41d870:	ldr	x0, [x0]
  41d874:	mov	x3, x0
  41d878:	mov	x2, #0x12                  	// #18
  41d87c:	mov	x1, #0x1                   	// #1
  41d880:	adrp	x0, 423000 <ferror@plt+0x20470>
  41d884:	add	x0, x0, #0xce8
  41d888:	bl	402950 <fwrite@plt>
  41d88c:	b	41d8c4 <ferror@plt+0x1ad34>
  41d890:	ldr	w0, [sp, #184]
  41d894:	cmp	w0, #0x0
  41d898:	b.eq	41d504 <ferror@plt+0x1a974>  // b.none
  41d89c:	adrp	x0, 438000 <ferror@plt+0x35470>
  41d8a0:	ldr	x0, [x0, #3984]
  41d8a4:	ldr	x3, [x0]
  41d8a8:	ldr	w2, [sp, #184]
  41d8ac:	adrp	x0, 423000 <ferror@plt+0x20470>
  41d8b0:	add	x1, x0, #0xd00
  41d8b4:	mov	x0, x3
  41d8b8:	bl	402b50 <fprintf@plt>
  41d8bc:	mov	w0, #0x1                   	// #1
  41d8c0:	bl	402470 <exit@plt>
  41d8c4:	b	41d504 <ferror@plt+0x1a974>
  41d8c8:	ldp	x29, x30, [sp], #208
  41d8cc:	ret
  41d8d0:	stp	x29, x30, [sp, #-80]!
  41d8d4:	mov	x29, sp
  41d8d8:	str	x0, [sp, #56]
  41d8dc:	str	x1, [sp, #48]
  41d8e0:	str	x2, [sp, #40]
  41d8e4:	strb	w3, [sp, #39]
  41d8e8:	str	x4, [sp, #24]
  41d8ec:	ldr	x0, [sp, #48]
  41d8f0:	str	x0, [sp, #64]
  41d8f4:	ldr	x0, [sp, #48]
  41d8f8:	ldr	w0, [x0]
  41d8fc:	mov	w0, w0
  41d900:	str	x0, [sp, #72]
  41d904:	add	x0, sp, #0x40
  41d908:	ldr	x5, [sp, #24]
  41d90c:	ldrb	w4, [sp, #39]
  41d910:	ldr	x3, [sp, #40]
  41d914:	mov	x2, #0x1                   	// #1
  41d918:	mov	x1, x0
  41d91c:	ldr	x0, [sp, #56]
  41d920:	bl	41d3c8 <ferror@plt+0x1a838>
  41d924:	ldp	x29, x30, [sp], #80
  41d928:	ret
  41d92c:	stp	x29, x30, [sp, #-48]!
  41d930:	mov	x29, sp
  41d934:	str	x0, [sp, #40]
  41d938:	str	x1, [sp, #32]
  41d93c:	str	x2, [sp, #24]
  41d940:	mov	x4, #0x0                   	// #0
  41d944:	mov	w3, #0x1                   	// #1
  41d948:	ldr	x2, [sp, #24]
  41d94c:	ldr	x1, [sp, #32]
  41d950:	ldr	x0, [sp, #40]
  41d954:	bl	41d8d0 <ferror@plt+0x1ad40>
  41d958:	ldp	x29, x30, [sp], #48
  41d95c:	ret
  41d960:	stp	x29, x30, [sp, #-48]!
  41d964:	mov	x29, sp
  41d968:	str	x0, [sp, #40]
  41d96c:	str	x1, [sp, #32]
  41d970:	str	x2, [sp, #24]
  41d974:	str	x3, [sp, #16]
  41d978:	mov	x5, #0x0                   	// #0
  41d97c:	mov	w4, #0x1                   	// #1
  41d980:	ldr	x3, [sp, #16]
  41d984:	ldr	x2, [sp, #24]
  41d988:	ldr	x1, [sp, #32]
  41d98c:	ldr	x0, [sp, #40]
  41d990:	bl	41d3c8 <ferror@plt+0x1a838>
  41d994:	ldp	x29, x30, [sp], #48
  41d998:	ret
  41d99c:	stp	x29, x30, [sp, #-48]!
  41d9a0:	mov	x29, sp
  41d9a4:	str	x0, [sp, #40]
  41d9a8:	str	x1, [sp, #32]
  41d9ac:	str	x2, [sp, #24]
  41d9b0:	mov	x4, #0x0                   	// #0
  41d9b4:	mov	w3, #0x0                   	// #0
  41d9b8:	ldr	x2, [sp, #24]
  41d9bc:	ldr	x1, [sp, #32]
  41d9c0:	ldr	x0, [sp, #40]
  41d9c4:	bl	41d8d0 <ferror@plt+0x1ad40>
  41d9c8:	ldp	x29, x30, [sp], #48
  41d9cc:	ret
  41d9d0:	stp	x29, x30, [sp, #-48]!
  41d9d4:	mov	x29, sp
  41d9d8:	str	x0, [sp, #24]
  41d9dc:	mov	w0, #0x1                   	// #1
  41d9e0:	str	w0, [sp, #44]
  41d9e4:	ldr	x0, [sp, #24]
  41d9e8:	ldr	w0, [x0]
  41d9ec:	add	x1, sp, #0x2c
  41d9f0:	mov	w4, #0x4                   	// #4
  41d9f4:	mov	x3, x1
  41d9f8:	mov	w2, #0x8                   	// #8
  41d9fc:	mov	w1, #0x10e                 	// #270
  41da00:	bl	402670 <setsockopt@plt>
  41da04:	cmp	w0, #0x0
  41da08:	b.ge	41da20 <ferror@plt+0x1ae90>  // b.tcont
  41da0c:	adrp	x0, 423000 <ferror@plt+0x20470>
  41da10:	add	x0, x0, #0xdc0
  41da14:	bl	402490 <perror@plt>
  41da18:	mov	w0, #0xffffffff            	// #-1
  41da1c:	b	41da38 <ferror@plt+0x1aea8>
  41da20:	ldr	x0, [sp, #24]
  41da24:	ldr	w0, [x0, #48]
  41da28:	orr	w1, w0, #0x1
  41da2c:	ldr	x0, [sp, #24]
  41da30:	str	w1, [x0, #48]
  41da34:	mov	w0, #0x0                   	// #0
  41da38:	ldp	x29, x30, [sp], #48
  41da3c:	ret
  41da40:	mov	x12, #0x60d0                	// #24784
  41da44:	sub	sp, sp, x12
  41da48:	stp	x29, x30, [sp]
  41da4c:	mov	x29, sp
  41da50:	stp	x19, x20, [sp, #16]
  41da54:	str	x0, [sp, #56]
  41da58:	str	x1, [sp, #48]
  41da5c:	str	x2, [sp, #40]
  41da60:	str	xzr, [sp, #24728]
  41da64:	add	x0, sp, #0x4, lsl #12
  41da68:	str	wzr, [x0, #8352]
  41da6c:	mov	w0, #0x10                  	// #16
  41da70:	add	x1, sp, #0x6, lsl #12
  41da74:	strh	w0, [x1, #152]
  41da78:	add	x0, sp, #0x6, lsl #12
  41da7c:	stp	xzr, xzr, [x0, #80]
  41da80:	add	x0, sp, #0x6, lsl #12
  41da84:	stp	xzr, xzr, [x0, #96]
  41da88:	add	x0, sp, #0x6, lsl #12
  41da8c:	stp	xzr, xzr, [x0, #112]
  41da90:	str	xzr, [sp, #24704]
  41da94:	add	x0, sp, #0x6, lsl #12
  41da98:	add	x0, x0, #0x98
  41da9c:	str	x0, [sp, #24656]
  41daa0:	mov	w0, #0xc                   	// #12
  41daa4:	add	x1, sp, #0x4, lsl #12
  41daa8:	str	w0, [x1, #8280]
  41daac:	add	x0, sp, #0x6, lsl #12
  41dab0:	add	x0, x0, #0x88
  41dab4:	str	x0, [sp, #24672]
  41dab8:	mov	x0, #0x1                   	// #1
  41dabc:	str	x0, [sp, #24680]
  41dac0:	ldr	x0, [sp, #56]
  41dac4:	ldr	w0, [x0, #48]
  41dac8:	and	w0, w0, #0x1
  41dacc:	cmp	w0, #0x0
  41dad0:	b.eq	41dae4 <ferror@plt+0x1af54>  // b.none
  41dad4:	add	x0, sp, #0x50
  41dad8:	str	x0, [sp, #24688]
  41dadc:	mov	x0, #0x2000                	// #8192
  41dae0:	str	x0, [sp, #24696]
  41dae4:	add	x0, sp, #0x2, lsl #12
  41dae8:	add	x0, x0, #0x50
  41daec:	str	x0, [sp, #24712]
  41daf0:	mov	x0, #0x4000                	// #16384
  41daf4:	str	x0, [sp, #24720]
  41daf8:	ldr	x0, [sp, #56]
  41dafc:	ldr	w0, [x0]
  41db00:	add	x1, sp, #0x6, lsl #12
  41db04:	add	x1, x1, #0x50
  41db08:	mov	w2, #0x0                   	// #0
  41db0c:	bl	402440 <recvmsg@plt>
  41db10:	add	x1, sp, #0x4, lsl #12
  41db14:	str	w0, [x1, #8396]
  41db18:	add	x0, sp, #0x4, lsl #12
  41db1c:	ldr	w0, [x0, #8396]
  41db20:	cmp	w0, #0x0
  41db24:	b.ge	41db9c <ferror@plt+0x1b00c>  // b.tcont
  41db28:	bl	402b00 <__errno_location@plt>
  41db2c:	ldr	w0, [x0]
  41db30:	cmp	w0, #0x4
  41db34:	b.eq	41de98 <ferror@plt+0x1b308>  // b.none
  41db38:	bl	402b00 <__errno_location@plt>
  41db3c:	ldr	w0, [x0]
  41db40:	cmp	w0, #0xb
  41db44:	b.eq	41de98 <ferror@plt+0x1b308>  // b.none
  41db48:	adrp	x0, 438000 <ferror@plt+0x35470>
  41db4c:	ldr	x0, [x0, #3984]
  41db50:	ldr	x19, [x0]
  41db54:	bl	402b00 <__errno_location@plt>
  41db58:	ldr	w0, [x0]
  41db5c:	bl	402790 <strerror@plt>
  41db60:	mov	x20, x0
  41db64:	bl	402b00 <__errno_location@plt>
  41db68:	ldr	w0, [x0]
  41db6c:	mov	w3, w0
  41db70:	mov	x2, x20
  41db74:	adrp	x0, 423000 <ferror@plt+0x20470>
  41db78:	add	x1, x0, #0xc60
  41db7c:	mov	x0, x19
  41db80:	bl	402b50 <fprintf@plt>
  41db84:	bl	402b00 <__errno_location@plt>
  41db88:	ldr	w0, [x0]
  41db8c:	cmp	w0, #0x69
  41db90:	b.eq	41dea0 <ferror@plt+0x1b310>  // b.none
  41db94:	mov	w0, #0xffffffff            	// #-1
  41db98:	b	41dea8 <ferror@plt+0x1b318>
  41db9c:	add	x0, sp, #0x4, lsl #12
  41dba0:	ldr	w0, [x0, #8396]
  41dba4:	cmp	w0, #0x0
  41dba8:	b.ne	41dbd8 <ferror@plt+0x1b048>  // b.any
  41dbac:	adrp	x0, 438000 <ferror@plt+0x35470>
  41dbb0:	ldr	x0, [x0, #3984]
  41dbb4:	ldr	x0, [x0]
  41dbb8:	mov	x3, x0
  41dbbc:	mov	x2, #0xf                   	// #15
  41dbc0:	mov	x1, #0x1                   	// #1
  41dbc4:	adrp	x0, 423000 <ferror@plt+0x20470>
  41dbc8:	add	x0, x0, #0xc80
  41dbcc:	bl	402950 <fwrite@plt>
  41dbd0:	mov	w0, #0xffffffff            	// #-1
  41dbd4:	b	41dea8 <ferror@plt+0x1b318>
  41dbd8:	add	x0, sp, #0x4, lsl #12
  41dbdc:	ldr	w0, [x0, #8280]
  41dbe0:	cmp	w0, #0xc
  41dbe4:	b.eq	41dc18 <ferror@plt+0x1b088>  // b.none
  41dbe8:	adrp	x0, 438000 <ferror@plt+0x35470>
  41dbec:	ldr	x0, [x0, #3984]
  41dbf0:	ldr	x3, [x0]
  41dbf4:	add	x0, sp, #0x4, lsl #12
  41dbf8:	ldr	w0, [x0, #8280]
  41dbfc:	mov	w2, w0
  41dc00:	adrp	x0, 423000 <ferror@plt+0x20470>
  41dc04:	add	x1, x0, #0xdd8
  41dc08:	mov	x0, x3
  41dc0c:	bl	402b50 <fprintf@plt>
  41dc10:	mov	w0, #0x1                   	// #1
  41dc14:	bl	402470 <exit@plt>
  41dc18:	ldr	x0, [sp, #56]
  41dc1c:	ldr	w0, [x0, #48]
  41dc20:	and	w0, w0, #0x1
  41dc24:	cmp	w0, #0x0
  41dc28:	b.eq	41dccc <ferror@plt+0x1b13c>  // b.none
  41dc2c:	add	x0, sp, #0x48
  41dc30:	mov	x2, #0x4                   	// #4
  41dc34:	mov	w1, #0x0                   	// #0
  41dc38:	bl	4026e0 <memset@plt>
  41dc3c:	mov	w0, #0xffffffff            	// #-1
  41dc40:	str	w0, [sp, #72]
  41dc44:	ldr	x0, [sp, #24696]
  41dc48:	cmp	x0, #0xf
  41dc4c:	b.ls	41dc58 <ferror@plt+0x1b0c8>  // b.plast
  41dc50:	ldr	x0, [sp, #24688]
  41dc54:	b	41dc5c <ferror@plt+0x1b0cc>
  41dc58:	mov	x0, #0x0                   	// #0
  41dc5c:	str	x0, [sp, #24760]
  41dc60:	b	41dcc0 <ferror@plt+0x1b130>
  41dc64:	ldr	x0, [sp, #24760]
  41dc68:	ldr	w0, [x0, #8]
  41dc6c:	cmp	w0, #0x10e
  41dc70:	b.ne	41dcac <ferror@plt+0x1b11c>  // b.any
  41dc74:	ldr	x0, [sp, #24760]
  41dc78:	ldr	w0, [x0, #12]
  41dc7c:	cmp	w0, #0x8
  41dc80:	b.ne	41dcac <ferror@plt+0x1b11c>  // b.any
  41dc84:	ldr	x0, [sp, #24760]
  41dc88:	ldr	x0, [x0]
  41dc8c:	cmp	x0, #0x14
  41dc90:	b.ne	41dcac <ferror@plt+0x1b11c>  // b.any
  41dc94:	ldr	x0, [sp, #24760]
  41dc98:	add	x0, x0, #0x10
  41dc9c:	str	x0, [sp, #24752]
  41dca0:	ldr	x0, [sp, #24752]
  41dca4:	ldr	w0, [x0]
  41dca8:	str	w0, [sp, #72]
  41dcac:	add	x0, sp, #0x6, lsl #12
  41dcb0:	add	x0, x0, #0x50
  41dcb4:	ldr	x1, [sp, #24760]
  41dcb8:	bl	4024a0 <__cmsg_nxthdr@plt>
  41dcbc:	str	x0, [sp, #24760]
  41dcc0:	ldr	x0, [sp, #24760]
  41dcc4:	cmp	x0, #0x0
  41dcc8:	b.ne	41dc64 <ferror@plt+0x1b0d4>  // b.any
  41dccc:	add	x0, sp, #0x2, lsl #12
  41dcd0:	add	x0, x0, #0x50
  41dcd4:	str	x0, [sp, #24768]
  41dcd8:	b	41de10 <ferror@plt+0x1b280>
  41dcdc:	ldr	x0, [sp, #24768]
  41dce0:	ldr	w0, [x0]
  41dce4:	add	x1, sp, #0x4, lsl #12
  41dce8:	str	w0, [x1, #8364]
  41dcec:	add	x0, sp, #0x4, lsl #12
  41dcf0:	ldr	w0, [x0, #8364]
  41dcf4:	sub	w0, w0, #0x10
  41dcf8:	add	x1, sp, #0x4, lsl #12
  41dcfc:	str	w0, [x1, #8360]
  41dd00:	add	x0, sp, #0x4, lsl #12
  41dd04:	ldr	w0, [x0, #8360]
  41dd08:	cmp	w0, #0x0
  41dd0c:	b.lt	41dd28 <ferror@plt+0x1b198>  // b.tstop
  41dd10:	add	x0, sp, #0x4, lsl #12
  41dd14:	ldr	w1, [x0, #8364]
  41dd18:	add	x0, sp, #0x4, lsl #12
  41dd1c:	ldr	w0, [x0, #8396]
  41dd20:	cmp	w1, w0
  41dd24:	b.le	41dd94 <ferror@plt+0x1b204>
  41dd28:	add	x0, sp, #0x4, lsl #12
  41dd2c:	ldr	w0, [x0, #8320]
  41dd30:	and	w0, w0, #0x20
  41dd34:	cmp	w0, #0x0
  41dd38:	b.eq	41dd68 <ferror@plt+0x1b1d8>  // b.none
  41dd3c:	adrp	x0, 438000 <ferror@plt+0x35470>
  41dd40:	ldr	x0, [x0, #3984]
  41dd44:	ldr	x0, [x0]
  41dd48:	mov	x3, x0
  41dd4c:	mov	x2, #0x12                  	// #18
  41dd50:	mov	x1, #0x1                   	// #1
  41dd54:	adrp	x0, 423000 <ferror@plt+0x20470>
  41dd58:	add	x0, x0, #0xd70
  41dd5c:	bl	402950 <fwrite@plt>
  41dd60:	mov	w0, #0xffffffff            	// #-1
  41dd64:	b	41dea8 <ferror@plt+0x1b318>
  41dd68:	adrp	x0, 438000 <ferror@plt+0x35470>
  41dd6c:	ldr	x0, [x0, #3984]
  41dd70:	ldr	x3, [x0]
  41dd74:	add	x0, sp, #0x4, lsl #12
  41dd78:	ldr	w2, [x0, #8364]
  41dd7c:	adrp	x0, 423000 <ferror@plt+0x20470>
  41dd80:	add	x1, x0, #0xd88
  41dd84:	mov	x0, x3
  41dd88:	bl	402b50 <fprintf@plt>
  41dd8c:	mov	w0, #0x1                   	// #1
  41dd90:	bl	402470 <exit@plt>
  41dd94:	add	x0, sp, #0x48
  41dd98:	ldr	x3, [sp, #48]
  41dd9c:	ldr	x2, [sp, #40]
  41dda0:	ldr	x1, [sp, #24768]
  41dda4:	blr	x3
  41dda8:	add	x1, sp, #0x4, lsl #12
  41ddac:	str	w0, [x1, #8356]
  41ddb0:	add	x0, sp, #0x4, lsl #12
  41ddb4:	ldr	w0, [x0, #8356]
  41ddb8:	cmp	w0, #0x0
  41ddbc:	b.ge	41ddcc <ferror@plt+0x1b23c>  // b.tcont
  41ddc0:	add	x0, sp, #0x4, lsl #12
  41ddc4:	ldr	w0, [x0, #8356]
  41ddc8:	b	41dea8 <ferror@plt+0x1b318>
  41ddcc:	add	x0, sp, #0x4, lsl #12
  41ddd0:	ldr	w1, [x0, #8396]
  41ddd4:	add	x0, sp, #0x4, lsl #12
  41ddd8:	ldr	w0, [x0, #8364]
  41dddc:	add	w0, w0, #0x3
  41dde0:	and	w0, w0, #0xfffffffc
  41dde4:	sub	w0, w1, w0
  41dde8:	add	x1, sp, #0x4, lsl #12
  41ddec:	str	w0, [x1, #8396]
  41ddf0:	add	x0, sp, #0x4, lsl #12
  41ddf4:	ldr	w0, [x0, #8364]
  41ddf8:	add	w0, w0, #0x3
  41ddfc:	mov	w0, w0
  41de00:	and	x0, x0, #0xfffffffc
  41de04:	ldr	x1, [sp, #24768]
  41de08:	add	x0, x1, x0
  41de0c:	str	x0, [sp, #24768]
  41de10:	add	x0, sp, #0x4, lsl #12
  41de14:	ldr	w0, [x0, #8396]
  41de18:	cmp	w0, #0xf
  41de1c:	b.hi	41dcdc <ferror@plt+0x1b14c>  // b.pmore
  41de20:	add	x0, sp, #0x4, lsl #12
  41de24:	ldr	w0, [x0, #8320]
  41de28:	and	w0, w0, #0x20
  41de2c:	cmp	w0, #0x0
  41de30:	b.eq	41de5c <ferror@plt+0x1b2cc>  // b.none
  41de34:	adrp	x0, 438000 <ferror@plt+0x35470>
  41de38:	ldr	x0, [x0, #3984]
  41de3c:	ldr	x0, [x0]
  41de40:	mov	x3, x0
  41de44:	mov	x2, #0x12                  	// #18
  41de48:	mov	x1, #0x1                   	// #1
  41de4c:	adrp	x0, 423000 <ferror@plt+0x20470>
  41de50:	add	x0, x0, #0xce8
  41de54:	bl	402950 <fwrite@plt>
  41de58:	b	41dea4 <ferror@plt+0x1b314>
  41de5c:	add	x0, sp, #0x4, lsl #12
  41de60:	ldr	w0, [x0, #8396]
  41de64:	cmp	w0, #0x0
  41de68:	b.eq	41daf0 <ferror@plt+0x1af60>  // b.none
  41de6c:	adrp	x0, 438000 <ferror@plt+0x35470>
  41de70:	ldr	x0, [x0, #3984]
  41de74:	ldr	x3, [x0]
  41de78:	add	x0, sp, #0x4, lsl #12
  41de7c:	ldr	w2, [x0, #8396]
  41de80:	adrp	x0, 423000 <ferror@plt+0x20470>
  41de84:	add	x1, x0, #0xd00
  41de88:	mov	x0, x3
  41de8c:	bl	402b50 <fprintf@plt>
  41de90:	mov	w0, #0x1                   	// #1
  41de94:	bl	402470 <exit@plt>
  41de98:	nop
  41de9c:	b	41daf0 <ferror@plt+0x1af60>
  41dea0:	nop
  41dea4:	b	41daf0 <ferror@plt+0x1af60>
  41dea8:	ldp	x19, x20, [sp, #16]
  41deac:	ldp	x29, x30, [sp]
  41deb0:	mov	x12, #0x60d0                	// #24784
  41deb4:	add	sp, sp, x12
  41deb8:	ret
  41debc:	mov	x12, #0x4060                	// #16480
  41dec0:	sub	sp, sp, x12
  41dec4:	stp	x29, x30, [sp]
  41dec8:	mov	x29, sp
  41decc:	str	x19, [sp, #16]
  41ded0:	str	x0, [sp, #56]
  41ded4:	str	x1, [sp, #48]
  41ded8:	str	x2, [sp, #40]
  41dedc:	add	x0, sp, #0x40
  41dee0:	str	x0, [sp, #16472]
  41dee4:	add	x0, sp, #0x40
  41dee8:	ldr	x3, [sp, #56]
  41deec:	mov	x2, #0x10                  	// #16
  41def0:	mov	x1, #0x1                   	// #1
  41def4:	bl	4028a0 <fread@plt>
  41def8:	str	x0, [sp, #16464]
  41defc:	ldr	x0, [sp, #16464]
  41df00:	cmp	x0, #0x0
  41df04:	b.ne	41df20 <ferror@plt+0x1b390>  // b.any
  41df08:	ldr	x0, [sp, #56]
  41df0c:	bl	402810 <feof@plt>
  41df10:	cmp	w0, #0x0
  41df14:	b.eq	41df20 <ferror@plt+0x1b390>  // b.none
  41df18:	mov	w0, #0x0                   	// #0
  41df1c:	b	41e0e0 <ferror@plt+0x1b550>
  41df20:	ldr	x0, [sp, #16464]
  41df24:	cmp	x0, #0x10
  41df28:	b.eq	41df84 <ferror@plt+0x1b3f4>  // b.none
  41df2c:	ldr	x0, [sp, #56]
  41df30:	bl	402b90 <ferror@plt>
  41df34:	cmp	w0, #0x0
  41df38:	b.eq	41df48 <ferror@plt+0x1b3b8>  // b.none
  41df3c:	adrp	x0, 423000 <ferror@plt+0x20470>
  41df40:	add	x0, x0, #0xdf8
  41df44:	bl	402490 <perror@plt>
  41df48:	ldr	x0, [sp, #56]
  41df4c:	bl	402810 <feof@plt>
  41df50:	cmp	w0, #0x0
  41df54:	b.eq	41df7c <ferror@plt+0x1b3ec>  // b.none
  41df58:	adrp	x0, 438000 <ferror@plt+0x35470>
  41df5c:	ldr	x0, [x0, #3984]
  41df60:	ldr	x0, [x0]
  41df64:	mov	x3, x0
  41df68:	mov	x2, #0x22                  	// #34
  41df6c:	mov	x1, #0x1                   	// #1
  41df70:	adrp	x0, 423000 <ferror@plt+0x20470>
  41df74:	add	x0, x0, #0xe10
  41df78:	bl	402950 <fwrite@plt>
  41df7c:	mov	w0, #0xffffffff            	// #-1
  41df80:	b	41e0e0 <ferror@plt+0x1b550>
  41df84:	ldr	x0, [sp, #16472]
  41df88:	ldr	w0, [x0]
  41df8c:	add	x1, sp, #0x4, lsl #12
  41df90:	str	w0, [x1, #76]
  41df94:	add	x0, sp, #0x4, lsl #12
  41df98:	ldr	w0, [x0, #76]
  41df9c:	sub	w0, w0, #0x10
  41dfa0:	add	x1, sp, #0x4, lsl #12
  41dfa4:	str	w0, [x1, #72]
  41dfa8:	add	x0, sp, #0x4, lsl #12
  41dfac:	ldr	w0, [x0, #72]
  41dfb0:	cmp	w0, #0x0
  41dfb4:	b.lt	41dfc8 <ferror@plt+0x1b438>  // b.tstop
  41dfb8:	add	x0, sp, #0x4, lsl #12
  41dfbc:	ldr	w0, [x0, #76]
  41dfc0:	cmp	w0, #0x4, lsl #12
  41dfc4:	b.ls	41e000 <ferror@plt+0x1b470>  // b.plast
  41dfc8:	adrp	x0, 438000 <ferror@plt+0x35470>
  41dfcc:	ldr	x0, [x0, #3984]
  41dfd0:	ldr	x19, [x0]
  41dfd4:	ldr	x0, [sp, #56]
  41dfd8:	bl	402550 <ftell@plt>
  41dfdc:	mov	x3, x0
  41dfe0:	add	x0, sp, #0x4, lsl #12
  41dfe4:	ldr	w2, [x0, #76]
  41dfe8:	adrp	x0, 423000 <ferror@plt+0x20470>
  41dfec:	add	x1, x0, #0xe38
  41dff0:	mov	x0, x19
  41dff4:	bl	402b50 <fprintf@plt>
  41dff8:	mov	w0, #0xffffffff            	// #-1
  41dffc:	b	41e0e0 <ferror@plt+0x1b550>
  41e000:	ldr	x0, [sp, #16472]
  41e004:	add	x4, x0, #0x10
  41e008:	add	x0, sp, #0x4, lsl #12
  41e00c:	ldr	w0, [x0, #72]
  41e010:	add	w0, w0, #0x3
  41e014:	mov	w0, w0
  41e018:	and	x0, x0, #0xfffffffc
  41e01c:	ldr	x3, [sp, #56]
  41e020:	mov	x2, x0
  41e024:	mov	x1, #0x1                   	// #1
  41e028:	mov	x0, x4
  41e02c:	bl	4028a0 <fread@plt>
  41e030:	str	x0, [sp, #16464]
  41e034:	add	x0, sp, #0x4, lsl #12
  41e038:	ldr	w0, [x0, #72]
  41e03c:	add	w0, w0, #0x3
  41e040:	mov	w0, w0
  41e044:	and	x0, x0, #0xfffffffc
  41e048:	ldr	x1, [sp, #16464]
  41e04c:	cmp	x1, x0
  41e050:	b.eq	41e0ac <ferror@plt+0x1b51c>  // b.none
  41e054:	ldr	x0, [sp, #56]
  41e058:	bl	402b90 <ferror@plt>
  41e05c:	cmp	w0, #0x0
  41e060:	b.eq	41e070 <ferror@plt+0x1b4e0>  // b.none
  41e064:	adrp	x0, 423000 <ferror@plt+0x20470>
  41e068:	add	x0, x0, #0xdf8
  41e06c:	bl	402490 <perror@plt>
  41e070:	ldr	x0, [sp, #56]
  41e074:	bl	402810 <feof@plt>
  41e078:	cmp	w0, #0x0
  41e07c:	b.eq	41e0a4 <ferror@plt+0x1b514>  // b.none
  41e080:	adrp	x0, 438000 <ferror@plt+0x35470>
  41e084:	ldr	x0, [x0, #3984]
  41e088:	ldr	x0, [x0]
  41e08c:	mov	x3, x0
  41e090:	mov	x2, #0x22                  	// #34
  41e094:	mov	x1, #0x1                   	// #1
  41e098:	adrp	x0, 423000 <ferror@plt+0x20470>
  41e09c:	add	x0, x0, #0xe10
  41e0a0:	bl	402950 <fwrite@plt>
  41e0a4:	mov	w0, #0xffffffff            	// #-1
  41e0a8:	b	41e0e0 <ferror@plt+0x1b550>
  41e0ac:	ldr	x3, [sp, #48]
  41e0b0:	ldr	x2, [sp, #40]
  41e0b4:	ldr	x1, [sp, #16472]
  41e0b8:	mov	x0, #0x0                   	// #0
  41e0bc:	blr	x3
  41e0c0:	add	x1, sp, #0x4, lsl #12
  41e0c4:	str	w0, [x1, #68]
  41e0c8:	add	x0, sp, #0x4, lsl #12
  41e0cc:	ldr	w0, [x0, #68]
  41e0d0:	cmp	w0, #0x0
  41e0d4:	b.ge	41dee4 <ferror@plt+0x1b354>  // b.tcont
  41e0d8:	add	x0, sp, #0x4, lsl #12
  41e0dc:	ldr	w0, [x0, #68]
  41e0e0:	ldr	x19, [sp, #16]
  41e0e4:	ldp	x29, x30, [sp]
  41e0e8:	mov	x12, #0x4060                	// #16480
  41e0ec:	add	sp, sp, x12
  41e0f0:	ret
  41e0f4:	stp	x29, x30, [sp, #-32]!
  41e0f8:	mov	x29, sp
  41e0fc:	str	x0, [sp, #24]
  41e100:	str	w1, [sp, #20]
  41e104:	str	w2, [sp, #16]
  41e108:	mov	w4, #0x0                   	// #0
  41e10c:	mov	x3, #0x0                   	// #0
  41e110:	ldr	w2, [sp, #16]
  41e114:	ldr	w1, [sp, #20]
  41e118:	ldr	x0, [sp, #24]
  41e11c:	bl	41e25c <ferror@plt+0x1b6cc>
  41e120:	ldp	x29, x30, [sp], #32
  41e124:	ret
  41e128:	stp	x29, x30, [sp, #-48]!
  41e12c:	mov	x29, sp
  41e130:	str	x0, [sp, #40]
  41e134:	str	w1, [sp, #36]
  41e138:	str	w2, [sp, #32]
  41e13c:	strb	w3, [sp, #31]
  41e140:	add	x0, sp, #0x1f
  41e144:	mov	w4, #0x1                   	// #1
  41e148:	mov	x3, x0
  41e14c:	ldr	w2, [sp, #32]
  41e150:	ldr	w1, [sp, #36]
  41e154:	ldr	x0, [sp, #40]
  41e158:	bl	41e25c <ferror@plt+0x1b6cc>
  41e15c:	ldp	x29, x30, [sp], #48
  41e160:	ret
  41e164:	stp	x29, x30, [sp, #-48]!
  41e168:	mov	x29, sp
  41e16c:	str	x0, [sp, #40]
  41e170:	str	w1, [sp, #36]
  41e174:	str	w2, [sp, #32]
  41e178:	strh	w3, [sp, #30]
  41e17c:	add	x0, sp, #0x1e
  41e180:	mov	w4, #0x2                   	// #2
  41e184:	mov	x3, x0
  41e188:	ldr	w2, [sp, #32]
  41e18c:	ldr	w1, [sp, #36]
  41e190:	ldr	x0, [sp, #40]
  41e194:	bl	41e25c <ferror@plt+0x1b6cc>
  41e198:	ldp	x29, x30, [sp], #48
  41e19c:	ret
  41e1a0:	stp	x29, x30, [sp, #-48]!
  41e1a4:	mov	x29, sp
  41e1a8:	str	x0, [sp, #40]
  41e1ac:	str	w1, [sp, #36]
  41e1b0:	str	w2, [sp, #32]
  41e1b4:	str	w3, [sp, #28]
  41e1b8:	add	x0, sp, #0x1c
  41e1bc:	mov	w4, #0x4                   	// #4
  41e1c0:	mov	x3, x0
  41e1c4:	ldr	w2, [sp, #32]
  41e1c8:	ldr	w1, [sp, #36]
  41e1cc:	ldr	x0, [sp, #40]
  41e1d0:	bl	41e25c <ferror@plt+0x1b6cc>
  41e1d4:	ldp	x29, x30, [sp], #48
  41e1d8:	ret
  41e1dc:	stp	x29, x30, [sp, #-48]!
  41e1e0:	mov	x29, sp
  41e1e4:	str	x0, [sp, #40]
  41e1e8:	str	w1, [sp, #36]
  41e1ec:	str	w2, [sp, #32]
  41e1f0:	str	x3, [sp, #24]
  41e1f4:	add	x0, sp, #0x18
  41e1f8:	mov	w4, #0x8                   	// #8
  41e1fc:	mov	x3, x0
  41e200:	ldr	w2, [sp, #32]
  41e204:	ldr	w1, [sp, #36]
  41e208:	ldr	x0, [sp, #40]
  41e20c:	bl	41e25c <ferror@plt+0x1b6cc>
  41e210:	ldp	x29, x30, [sp], #48
  41e214:	ret
  41e218:	stp	x29, x30, [sp, #-48]!
  41e21c:	mov	x29, sp
  41e220:	str	x0, [sp, #40]
  41e224:	str	w1, [sp, #36]
  41e228:	str	w2, [sp, #32]
  41e22c:	str	x3, [sp, #24]
  41e230:	ldr	x0, [sp, #24]
  41e234:	bl	402460 <strlen@plt>
  41e238:	add	w0, w0, #0x1
  41e23c:	mov	w4, w0
  41e240:	ldr	x3, [sp, #24]
  41e244:	ldr	w2, [sp, #32]
  41e248:	ldr	w1, [sp, #36]
  41e24c:	ldr	x0, [sp, #40]
  41e250:	bl	41e25c <ferror@plt+0x1b6cc>
  41e254:	ldp	x29, x30, [sp], #48
  41e258:	ret
  41e25c:	stp	x29, x30, [sp, #-64]!
  41e260:	mov	x29, sp
  41e264:	str	x0, [sp, #40]
  41e268:	str	w1, [sp, #36]
  41e26c:	str	w2, [sp, #32]
  41e270:	str	x3, [sp, #24]
  41e274:	str	w4, [sp, #20]
  41e278:	ldr	w0, [sp, #20]
  41e27c:	add	w0, w0, #0x4
  41e280:	str	w0, [sp, #60]
  41e284:	ldr	x0, [sp, #40]
  41e288:	ldr	w0, [x0]
  41e28c:	add	w0, w0, #0x3
  41e290:	and	w1, w0, #0xfffffffc
  41e294:	ldr	w0, [sp, #60]
  41e298:	add	w0, w0, #0x3
  41e29c:	and	w0, w0, #0xfffffffc
  41e2a0:	add	w1, w1, w0
  41e2a4:	ldr	w0, [sp, #36]
  41e2a8:	cmp	w1, w0
  41e2ac:	b.ls	41e2d8 <ferror@plt+0x1b748>  // b.plast
  41e2b0:	adrp	x0, 438000 <ferror@plt+0x35470>
  41e2b4:	ldr	x0, [x0, #3984]
  41e2b8:	ldr	x3, [x0]
  41e2bc:	ldr	w2, [sp, #36]
  41e2c0:	adrp	x0, 423000 <ferror@plt+0x20470>
  41e2c4:	add	x1, x0, #0xe60
  41e2c8:	mov	x0, x3
  41e2cc:	bl	402b50 <fprintf@plt>
  41e2d0:	mov	w0, #0xffffffff            	// #-1
  41e2d4:	b	41e368 <ferror@plt+0x1b7d8>
  41e2d8:	ldr	x0, [sp, #40]
  41e2dc:	ldr	w0, [x0]
  41e2e0:	add	w0, w0, #0x3
  41e2e4:	mov	w0, w0
  41e2e8:	and	x0, x0, #0xfffffffc
  41e2ec:	ldr	x1, [sp, #40]
  41e2f0:	add	x0, x1, x0
  41e2f4:	str	x0, [sp, #48]
  41e2f8:	ldr	w0, [sp, #32]
  41e2fc:	and	w1, w0, #0xffff
  41e300:	ldr	x0, [sp, #48]
  41e304:	strh	w1, [x0, #2]
  41e308:	ldr	w0, [sp, #60]
  41e30c:	and	w1, w0, #0xffff
  41e310:	ldr	x0, [sp, #48]
  41e314:	strh	w1, [x0]
  41e318:	ldr	w0, [sp, #20]
  41e31c:	cmp	w0, #0x0
  41e320:	b.eq	41e33c <ferror@plt+0x1b7ac>  // b.none
  41e324:	ldr	x0, [sp, #48]
  41e328:	add	x0, x0, #0x4
  41e32c:	ldrsw	x1, [sp, #20]
  41e330:	mov	x2, x1
  41e334:	ldr	x1, [sp, #24]
  41e338:	bl	402430 <memcpy@plt>
  41e33c:	ldr	x0, [sp, #40]
  41e340:	ldr	w0, [x0]
  41e344:	add	w0, w0, #0x3
  41e348:	and	w1, w0, #0xfffffffc
  41e34c:	ldr	w0, [sp, #60]
  41e350:	add	w0, w0, #0x3
  41e354:	and	w0, w0, #0xfffffffc
  41e358:	add	w1, w1, w0
  41e35c:	ldr	x0, [sp, #40]
  41e360:	str	w1, [x0]
  41e364:	mov	w0, #0x0                   	// #0
  41e368:	ldp	x29, x30, [sp], #64
  41e36c:	ret
  41e370:	stp	x29, x30, [sp, #-48]!
  41e374:	mov	x29, sp
  41e378:	str	x0, [sp, #40]
  41e37c:	str	w1, [sp, #36]
  41e380:	str	x2, [sp, #24]
  41e384:	str	w3, [sp, #32]
  41e388:	ldr	x0, [sp, #40]
  41e38c:	ldr	w0, [x0]
  41e390:	add	w0, w0, #0x3
  41e394:	and	w1, w0, #0xfffffffc
  41e398:	ldr	w0, [sp, #32]
  41e39c:	add	w0, w0, #0x3
  41e3a0:	and	w0, w0, #0xfffffffc
  41e3a4:	add	w1, w1, w0
  41e3a8:	ldr	w0, [sp, #36]
  41e3ac:	cmp	w1, w0
  41e3b0:	b.ls	41e3dc <ferror@plt+0x1b84c>  // b.plast
  41e3b4:	adrp	x0, 438000 <ferror@plt+0x35470>
  41e3b8:	ldr	x0, [x0, #3984]
  41e3bc:	ldr	x3, [x0]
  41e3c0:	ldr	w2, [sp, #36]
  41e3c4:	adrp	x0, 423000 <ferror@plt+0x20470>
  41e3c8:	add	x1, x0, #0xe90
  41e3cc:	mov	x0, x3
  41e3d0:	bl	402b50 <fprintf@plt>
  41e3d4:	mov	w0, #0xffffffff            	// #-1
  41e3d8:	b	41e480 <ferror@plt+0x1b8f0>
  41e3dc:	ldr	x0, [sp, #40]
  41e3e0:	ldr	w0, [x0]
  41e3e4:	add	w0, w0, #0x3
  41e3e8:	mov	w0, w0
  41e3ec:	and	x0, x0, #0xfffffffc
  41e3f0:	ldr	x1, [sp, #40]
  41e3f4:	add	x0, x1, x0
  41e3f8:	ldrsw	x1, [sp, #32]
  41e3fc:	mov	x2, x1
  41e400:	ldr	x1, [sp, #24]
  41e404:	bl	402430 <memcpy@plt>
  41e408:	ldr	x0, [sp, #40]
  41e40c:	ldr	w0, [x0]
  41e410:	add	w0, w0, #0x3
  41e414:	mov	w0, w0
  41e418:	and	x1, x0, #0xfffffffc
  41e41c:	ldrsw	x0, [sp, #32]
  41e420:	add	x0, x1, x0
  41e424:	ldr	x1, [sp, #40]
  41e428:	add	x3, x1, x0
  41e42c:	ldr	w0, [sp, #32]
  41e430:	add	w0, w0, #0x3
  41e434:	and	w1, w0, #0xfffffffc
  41e438:	ldr	w0, [sp, #32]
  41e43c:	sub	w0, w1, w0
  41e440:	mov	w0, w0
  41e444:	mov	x2, x0
  41e448:	mov	w1, #0x0                   	// #0
  41e44c:	mov	x0, x3
  41e450:	bl	4026e0 <memset@plt>
  41e454:	ldr	x0, [sp, #40]
  41e458:	ldr	w0, [x0]
  41e45c:	add	w0, w0, #0x3
  41e460:	and	w1, w0, #0xfffffffc
  41e464:	ldr	w0, [sp, #32]
  41e468:	add	w0, w0, #0x3
  41e46c:	and	w0, w0, #0xfffffffc
  41e470:	add	w1, w1, w0
  41e474:	ldr	x0, [sp, #40]
  41e478:	str	w1, [x0]
  41e47c:	mov	w0, #0x0                   	// #0
  41e480:	ldp	x29, x30, [sp], #48
  41e484:	ret
  41e488:	stp	x29, x30, [sp, #-48]!
  41e48c:	mov	x29, sp
  41e490:	str	x0, [sp, #24]
  41e494:	str	w1, [sp, #20]
  41e498:	str	w2, [sp, #16]
  41e49c:	ldr	x0, [sp, #24]
  41e4a0:	ldr	w0, [x0]
  41e4a4:	add	w0, w0, #0x3
  41e4a8:	mov	w0, w0
  41e4ac:	and	x0, x0, #0xfffffffc
  41e4b0:	ldr	x1, [sp, #24]
  41e4b4:	add	x0, x1, x0
  41e4b8:	str	x0, [sp, #40]
  41e4bc:	mov	w4, #0x0                   	// #0
  41e4c0:	mov	x3, #0x0                   	// #0
  41e4c4:	ldr	w2, [sp, #16]
  41e4c8:	ldr	w1, [sp, #20]
  41e4cc:	ldr	x0, [sp, #24]
  41e4d0:	bl	41e25c <ferror@plt+0x1b6cc>
  41e4d4:	ldr	x0, [sp, #40]
  41e4d8:	ldp	x29, x30, [sp], #48
  41e4dc:	ret
  41e4e0:	sub	sp, sp, #0x10
  41e4e4:	str	x0, [sp, #8]
  41e4e8:	str	x1, [sp]
  41e4ec:	ldr	x0, [sp, #8]
  41e4f0:	ldr	w0, [x0]
  41e4f4:	add	w0, w0, #0x3
  41e4f8:	mov	w0, w0
  41e4fc:	and	x0, x0, #0xfffffffc
  41e500:	ldr	x1, [sp, #8]
  41e504:	add	x1, x1, x0
  41e508:	ldr	x0, [sp]
  41e50c:	sub	x0, x1, x0
  41e510:	and	w1, w0, #0xffff
  41e514:	ldr	x0, [sp]
  41e518:	strh	w1, [x0]
  41e51c:	ldr	x0, [sp, #8]
  41e520:	ldr	w0, [x0]
  41e524:	add	sp, sp, #0x10
  41e528:	ret
  41e52c:	stp	x29, x30, [sp, #-64]!
  41e530:	mov	x29, sp
  41e534:	str	x0, [sp, #40]
  41e538:	str	w1, [sp, #36]
  41e53c:	str	w2, [sp, #32]
  41e540:	str	x3, [sp, #24]
  41e544:	str	w4, [sp, #20]
  41e548:	ldr	x0, [sp, #40]
  41e54c:	ldr	w0, [x0]
  41e550:	add	w0, w0, #0x3
  41e554:	mov	w0, w0
  41e558:	and	x0, x0, #0xfffffffc
  41e55c:	ldr	x1, [sp, #40]
  41e560:	add	x0, x1, x0
  41e564:	str	x0, [sp, #56]
  41e568:	ldr	w4, [sp, #20]
  41e56c:	ldr	x3, [sp, #24]
  41e570:	ldr	w2, [sp, #32]
  41e574:	ldr	w1, [sp, #36]
  41e578:	ldr	x0, [sp, #40]
  41e57c:	bl	41e25c <ferror@plt+0x1b6cc>
  41e580:	ldr	w2, [sp, #32]
  41e584:	ldr	w1, [sp, #36]
  41e588:	ldr	x0, [sp, #40]
  41e58c:	bl	41e488 <ferror@plt+0x1b8f8>
  41e590:	ldr	x0, [sp, #56]
  41e594:	ldp	x29, x30, [sp], #64
  41e598:	ret
  41e59c:	stp	x29, x30, [sp, #-48]!
  41e5a0:	mov	x29, sp
  41e5a4:	str	x0, [sp, #24]
  41e5a8:	str	x1, [sp, #16]
  41e5ac:	ldr	x0, [sp, #16]
  41e5b0:	ldrh	w0, [x0]
  41e5b4:	add	w0, w0, #0x3
  41e5b8:	mov	w0, w0
  41e5bc:	and	x0, x0, #0xfffffffc
  41e5c0:	ldr	x1, [sp, #16]
  41e5c4:	add	x0, x1, x0
  41e5c8:	str	x0, [sp, #40]
  41e5cc:	ldr	x0, [sp, #24]
  41e5d0:	ldr	w0, [x0]
  41e5d4:	add	w0, w0, #0x3
  41e5d8:	mov	w0, w0
  41e5dc:	and	x0, x0, #0xfffffffc
  41e5e0:	ldr	x1, [sp, #24]
  41e5e4:	add	x1, x1, x0
  41e5e8:	ldr	x0, [sp, #16]
  41e5ec:	sub	x0, x1, x0
  41e5f0:	and	w1, w0, #0xffff
  41e5f4:	ldr	x0, [sp, #16]
  41e5f8:	strh	w1, [x0]
  41e5fc:	ldr	x1, [sp, #40]
  41e600:	ldr	x0, [sp, #24]
  41e604:	bl	41e4e0 <ferror@plt+0x1b950>
  41e608:	ldr	x0, [sp, #24]
  41e60c:	ldr	w0, [x0]
  41e610:	ldp	x29, x30, [sp], #48
  41e614:	ret
  41e618:	stp	x29, x30, [sp, #-64]!
  41e61c:	mov	x29, sp
  41e620:	str	x0, [sp, #40]
  41e624:	str	w1, [sp, #36]
  41e628:	str	w2, [sp, #32]
  41e62c:	str	w3, [sp, #28]
  41e630:	mov	w0, #0x8                   	// #8
  41e634:	str	w0, [sp, #60]
  41e638:	ldr	x0, [sp, #40]
  41e63c:	ldrh	w0, [x0]
  41e640:	add	w0, w0, #0x3
  41e644:	and	w1, w0, #0xfffffffc
  41e648:	ldr	w0, [sp, #60]
  41e64c:	add	w1, w1, w0
  41e650:	ldr	w0, [sp, #36]
  41e654:	cmp	w1, w0
  41e658:	b.ls	41e684 <ferror@plt+0x1baf4>  // b.plast
  41e65c:	adrp	x0, 438000 <ferror@plt+0x35470>
  41e660:	ldr	x0, [x0, #3984]
  41e664:	ldr	x3, [x0]
  41e668:	ldr	w2, [sp, #36]
  41e66c:	adrp	x0, 423000 <ferror@plt+0x20470>
  41e670:	add	x1, x0, #0xec0
  41e674:	mov	x0, x3
  41e678:	bl	402b50 <fprintf@plt>
  41e67c:	mov	w0, #0xffffffff            	// #-1
  41e680:	b	41e708 <ferror@plt+0x1bb78>
  41e684:	ldr	x0, [sp, #40]
  41e688:	ldrh	w0, [x0]
  41e68c:	add	w0, w0, #0x3
  41e690:	mov	w0, w0
  41e694:	and	x0, x0, #0xfffffffc
  41e698:	ldr	x1, [sp, #40]
  41e69c:	add	x0, x1, x0
  41e6a0:	str	x0, [sp, #48]
  41e6a4:	ldr	w0, [sp, #32]
  41e6a8:	and	w1, w0, #0xffff
  41e6ac:	ldr	x0, [sp, #48]
  41e6b0:	strh	w1, [x0, #2]
  41e6b4:	ldr	w0, [sp, #60]
  41e6b8:	and	w1, w0, #0xffff
  41e6bc:	ldr	x0, [sp, #48]
  41e6c0:	strh	w1, [x0]
  41e6c4:	ldr	x0, [sp, #48]
  41e6c8:	add	x0, x0, #0x4
  41e6cc:	ldr	w1, [sp, #28]
  41e6d0:	str	w1, [x0]
  41e6d4:	ldr	x0, [sp, #40]
  41e6d8:	ldrh	w0, [x0]
  41e6dc:	add	w0, w0, #0x3
  41e6e0:	and	w0, w0, #0xffff
  41e6e4:	and	w0, w0, #0xfffffffc
  41e6e8:	and	w1, w0, #0xffff
  41e6ec:	ldr	w0, [sp, #60]
  41e6f0:	and	w0, w0, #0xffff
  41e6f4:	add	w0, w1, w0
  41e6f8:	and	w1, w0, #0xffff
  41e6fc:	ldr	x0, [sp, #40]
  41e700:	strh	w1, [x0]
  41e704:	mov	w0, #0x0                   	// #0
  41e708:	ldp	x29, x30, [sp], #64
  41e70c:	ret
  41e710:	stp	x29, x30, [sp, #-64]!
  41e714:	mov	x29, sp
  41e718:	str	x0, [sp, #40]
  41e71c:	str	w1, [sp, #36]
  41e720:	str	w2, [sp, #32]
  41e724:	str	x3, [sp, #24]
  41e728:	str	w4, [sp, #20]
  41e72c:	ldr	w0, [sp, #20]
  41e730:	add	w0, w0, #0x4
  41e734:	str	w0, [sp, #60]
  41e738:	ldr	x0, [sp, #40]
  41e73c:	ldrh	w0, [x0]
  41e740:	add	w0, w0, #0x3
  41e744:	and	w1, w0, #0xfffffffc
  41e748:	ldr	w0, [sp, #60]
  41e74c:	add	w0, w0, #0x3
  41e750:	and	w0, w0, #0xfffffffc
  41e754:	add	w1, w1, w0
  41e758:	ldr	w0, [sp, #36]
  41e75c:	cmp	w1, w0
  41e760:	b.ls	41e78c <ferror@plt+0x1bbfc>  // b.plast
  41e764:	adrp	x0, 438000 <ferror@plt+0x35470>
  41e768:	ldr	x0, [x0, #3984]
  41e76c:	ldr	x3, [x0]
  41e770:	ldr	w2, [sp, #36]
  41e774:	adrp	x0, 423000 <ferror@plt+0x20470>
  41e778:	add	x1, x0, #0xef8
  41e77c:	mov	x0, x3
  41e780:	bl	402b50 <fprintf@plt>
  41e784:	mov	w0, #0xffffffff            	// #-1
  41e788:	b	41e834 <ferror@plt+0x1bca4>
  41e78c:	ldr	x0, [sp, #40]
  41e790:	ldrh	w0, [x0]
  41e794:	add	w0, w0, #0x3
  41e798:	mov	w0, w0
  41e79c:	and	x0, x0, #0xfffffffc
  41e7a0:	ldr	x1, [sp, #40]
  41e7a4:	add	x0, x1, x0
  41e7a8:	str	x0, [sp, #48]
  41e7ac:	ldr	w0, [sp, #32]
  41e7b0:	and	w1, w0, #0xffff
  41e7b4:	ldr	x0, [sp, #48]
  41e7b8:	strh	w1, [x0, #2]
  41e7bc:	ldr	w0, [sp, #60]
  41e7c0:	and	w1, w0, #0xffff
  41e7c4:	ldr	x0, [sp, #48]
  41e7c8:	strh	w1, [x0]
  41e7cc:	ldr	w0, [sp, #20]
  41e7d0:	cmp	w0, #0x0
  41e7d4:	b.eq	41e7f0 <ferror@plt+0x1bc60>  // b.none
  41e7d8:	ldr	x0, [sp, #48]
  41e7dc:	add	x0, x0, #0x4
  41e7e0:	ldrsw	x1, [sp, #20]
  41e7e4:	mov	x2, x1
  41e7e8:	ldr	x1, [sp, #24]
  41e7ec:	bl	402430 <memcpy@plt>
  41e7f0:	ldr	x0, [sp, #40]
  41e7f4:	ldrh	w0, [x0]
  41e7f8:	add	w0, w0, #0x3
  41e7fc:	and	w0, w0, #0xffff
  41e800:	and	w0, w0, #0xfffffffc
  41e804:	and	w1, w0, #0xffff
  41e808:	ldr	w0, [sp, #60]
  41e80c:	and	w0, w0, #0xffff
  41e810:	add	w0, w0, #0x3
  41e814:	and	w0, w0, #0xffff
  41e818:	and	w0, w0, #0xfffffffc
  41e81c:	and	w0, w0, #0xffff
  41e820:	add	w0, w1, w0
  41e824:	and	w1, w0, #0xffff
  41e828:	ldr	x0, [sp, #40]
  41e82c:	strh	w1, [x0]
  41e830:	mov	w0, #0x0                   	// #0
  41e834:	ldp	x29, x30, [sp], #64
  41e838:	ret
  41e83c:	stp	x29, x30, [sp, #-48]!
  41e840:	mov	x29, sp
  41e844:	str	x0, [sp, #40]
  41e848:	str	w1, [sp, #36]
  41e84c:	str	w2, [sp, #32]
  41e850:	strb	w3, [sp, #31]
  41e854:	add	x0, sp, #0x1f
  41e858:	mov	w4, #0x1                   	// #1
  41e85c:	mov	x3, x0
  41e860:	ldr	w2, [sp, #32]
  41e864:	ldr	w1, [sp, #36]
  41e868:	ldr	x0, [sp, #40]
  41e86c:	bl	41e710 <ferror@plt+0x1bb80>
  41e870:	ldp	x29, x30, [sp], #48
  41e874:	ret
  41e878:	stp	x29, x30, [sp, #-48]!
  41e87c:	mov	x29, sp
  41e880:	str	x0, [sp, #40]
  41e884:	str	w1, [sp, #36]
  41e888:	str	w2, [sp, #32]
  41e88c:	strh	w3, [sp, #30]
  41e890:	add	x0, sp, #0x1e
  41e894:	mov	w4, #0x2                   	// #2
  41e898:	mov	x3, x0
  41e89c:	ldr	w2, [sp, #32]
  41e8a0:	ldr	w1, [sp, #36]
  41e8a4:	ldr	x0, [sp, #40]
  41e8a8:	bl	41e710 <ferror@plt+0x1bb80>
  41e8ac:	ldp	x29, x30, [sp], #48
  41e8b0:	ret
  41e8b4:	stp	x29, x30, [sp, #-48]!
  41e8b8:	mov	x29, sp
  41e8bc:	str	x0, [sp, #40]
  41e8c0:	str	w1, [sp, #36]
  41e8c4:	str	w2, [sp, #32]
  41e8c8:	str	x3, [sp, #24]
  41e8cc:	add	x0, sp, #0x18
  41e8d0:	mov	w4, #0x8                   	// #8
  41e8d4:	mov	x3, x0
  41e8d8:	ldr	w2, [sp, #32]
  41e8dc:	ldr	w1, [sp, #36]
  41e8e0:	ldr	x0, [sp, #40]
  41e8e4:	bl	41e710 <ferror@plt+0x1bb80>
  41e8e8:	ldp	x29, x30, [sp], #48
  41e8ec:	ret
  41e8f0:	stp	x29, x30, [sp, #-48]!
  41e8f4:	mov	x29, sp
  41e8f8:	str	x0, [sp, #24]
  41e8fc:	str	w1, [sp, #20]
  41e900:	str	w2, [sp, #16]
  41e904:	ldr	x0, [sp, #24]
  41e908:	ldrh	w0, [x0]
  41e90c:	add	w0, w0, #0x3
  41e910:	mov	w0, w0
  41e914:	and	x0, x0, #0xfffffffc
  41e918:	ldr	x1, [sp, #24]
  41e91c:	add	x0, x1, x0
  41e920:	str	x0, [sp, #40]
  41e924:	mov	w4, #0x0                   	// #0
  41e928:	mov	x3, #0x0                   	// #0
  41e92c:	ldr	w2, [sp, #16]
  41e930:	ldr	w1, [sp, #20]
  41e934:	ldr	x0, [sp, #24]
  41e938:	bl	41e710 <ferror@plt+0x1bb80>
  41e93c:	ldr	x0, [sp, #40]
  41e940:	ldrh	w0, [x0, #2]
  41e944:	orr	w0, w0, #0xffff8000
  41e948:	and	w1, w0, #0xffff
  41e94c:	ldr	x0, [sp, #40]
  41e950:	strh	w1, [x0, #2]
  41e954:	ldr	x0, [sp, #40]
  41e958:	ldp	x29, x30, [sp], #48
  41e95c:	ret
  41e960:	sub	sp, sp, #0x10
  41e964:	str	x0, [sp, #8]
  41e968:	str	x1, [sp]
  41e96c:	ldr	x0, [sp, #8]
  41e970:	ldrh	w0, [x0]
  41e974:	add	w0, w0, #0x3
  41e978:	mov	w0, w0
  41e97c:	and	x0, x0, #0xfffffffc
  41e980:	ldr	x1, [sp, #8]
  41e984:	add	x1, x1, x0
  41e988:	ldr	x0, [sp]
  41e98c:	sub	x0, x1, x0
  41e990:	and	w1, w0, #0xffff
  41e994:	ldr	x0, [sp]
  41e998:	strh	w1, [x0]
  41e99c:	ldr	x0, [sp, #8]
  41e9a0:	ldrh	w0, [x0]
  41e9a4:	add	sp, sp, #0x10
  41e9a8:	ret
  41e9ac:	stp	x29, x30, [sp, #-48]!
  41e9b0:	mov	x29, sp
  41e9b4:	str	x0, [sp, #40]
  41e9b8:	str	w1, [sp, #36]
  41e9bc:	str	x2, [sp, #24]
  41e9c0:	str	w3, [sp, #32]
  41e9c4:	mov	w4, #0x0                   	// #0
  41e9c8:	ldr	w3, [sp, #32]
  41e9cc:	ldr	x2, [sp, #24]
  41e9d0:	ldr	w1, [sp, #36]
  41e9d4:	ldr	x0, [sp, #40]
  41e9d8:	bl	41e9e4 <ferror@plt+0x1be54>
  41e9dc:	ldp	x29, x30, [sp], #48
  41e9e0:	ret
  41e9e4:	stp	x29, x30, [sp, #-64]!
  41e9e8:	mov	x29, sp
  41e9ec:	str	x0, [sp, #40]
  41e9f0:	str	w1, [sp, #36]
  41e9f4:	str	x2, [sp, #24]
  41e9f8:	str	w3, [sp, #32]
  41e9fc:	strh	w4, [sp, #22]
  41ea00:	ldr	w0, [sp, #36]
  41ea04:	add	w0, w0, #0x1
  41ea08:	sxtw	x0, w0
  41ea0c:	lsl	x0, x0, #3
  41ea10:	mov	x2, x0
  41ea14:	mov	w1, #0x0                   	// #0
  41ea18:	ldr	x0, [sp, #40]
  41ea1c:	bl	4026e0 <memset@plt>
  41ea20:	b	41eac8 <ferror@plt+0x1bf38>
  41ea24:	ldr	x0, [sp, #24]
  41ea28:	ldrh	w0, [x0, #2]
  41ea2c:	sxth	w1, w0
  41ea30:	ldrsh	w0, [sp, #22]
  41ea34:	mvn	w0, w0
  41ea38:	sxth	w0, w0
  41ea3c:	and	w0, w1, w0
  41ea40:	sxth	w0, w0
  41ea44:	strh	w0, [sp, #62]
  41ea48:	ldrh	w0, [sp, #62]
  41ea4c:	ldr	w1, [sp, #36]
  41ea50:	cmp	w1, w0
  41ea54:	b.lt	41ea8c <ferror@plt+0x1befc>  // b.tstop
  41ea58:	ldrh	w0, [sp, #62]
  41ea5c:	lsl	x0, x0, #3
  41ea60:	ldr	x1, [sp, #40]
  41ea64:	add	x0, x1, x0
  41ea68:	ldr	x0, [x0]
  41ea6c:	cmp	x0, #0x0
  41ea70:	b.ne	41ea8c <ferror@plt+0x1befc>  // b.any
  41ea74:	ldrh	w0, [sp, #62]
  41ea78:	lsl	x0, x0, #3
  41ea7c:	ldr	x1, [sp, #40]
  41ea80:	add	x0, x1, x0
  41ea84:	ldr	x1, [sp, #24]
  41ea88:	str	x1, [x0]
  41ea8c:	ldr	w1, [sp, #32]
  41ea90:	ldr	x0, [sp, #24]
  41ea94:	ldrh	w0, [x0]
  41ea98:	add	w0, w0, #0x3
  41ea9c:	and	w0, w0, #0xfffffffc
  41eaa0:	sub	w0, w1, w0
  41eaa4:	str	w0, [sp, #32]
  41eaa8:	ldr	x0, [sp, #24]
  41eaac:	ldrh	w0, [x0]
  41eab0:	add	w0, w0, #0x3
  41eab4:	mov	w0, w0
  41eab8:	and	x0, x0, #0xfffffffc
  41eabc:	ldr	x1, [sp, #24]
  41eac0:	add	x0, x1, x0
  41eac4:	str	x0, [sp, #24]
  41eac8:	ldr	w0, [sp, #32]
  41eacc:	cmp	w0, #0x3
  41ead0:	b.le	41eafc <ferror@plt+0x1bf6c>
  41ead4:	ldr	x0, [sp, #24]
  41ead8:	ldrh	w0, [x0]
  41eadc:	cmp	w0, #0x3
  41eae0:	b.ls	41eafc <ferror@plt+0x1bf6c>  // b.plast
  41eae4:	ldr	x0, [sp, #24]
  41eae8:	ldrh	w0, [x0]
  41eaec:	mov	w1, w0
  41eaf0:	ldr	w0, [sp, #32]
  41eaf4:	cmp	w0, w1
  41eaf8:	b.ge	41ea24 <ferror@plt+0x1be94>  // b.tcont
  41eafc:	ldr	w0, [sp, #32]
  41eb00:	cmp	w0, #0x0
  41eb04:	b.eq	41eb34 <ferror@plt+0x1bfa4>  // b.none
  41eb08:	adrp	x0, 438000 <ferror@plt+0x35470>
  41eb0c:	ldr	x0, [x0, #3984]
  41eb10:	ldr	x4, [x0]
  41eb14:	ldr	x0, [sp, #24]
  41eb18:	ldrh	w0, [x0]
  41eb1c:	mov	w3, w0
  41eb20:	ldr	w2, [sp, #32]
  41eb24:	adrp	x0, 423000 <ferror@plt+0x20470>
  41eb28:	add	x1, x0, #0xf30
  41eb2c:	mov	x0, x4
  41eb30:	bl	402b50 <fprintf@plt>
  41eb34:	mov	w0, #0x0                   	// #0
  41eb38:	ldp	x29, x30, [sp], #64
  41eb3c:	ret
  41eb40:	stp	x29, x30, [sp, #-32]!
  41eb44:	mov	x29, sp
  41eb48:	str	w0, [sp, #28]
  41eb4c:	str	x1, [sp, #16]
  41eb50:	str	w2, [sp, #24]
  41eb54:	b	41ebb4 <ferror@plt+0x1c024>
  41eb58:	ldr	x0, [sp, #16]
  41eb5c:	ldrh	w0, [x0, #2]
  41eb60:	mov	w1, w0
  41eb64:	ldr	w0, [sp, #28]
  41eb68:	cmp	w0, w1
  41eb6c:	b.ne	41eb78 <ferror@plt+0x1bfe8>  // b.any
  41eb70:	ldr	x0, [sp, #16]
  41eb74:	b	41ec24 <ferror@plt+0x1c094>
  41eb78:	ldr	w1, [sp, #24]
  41eb7c:	ldr	x0, [sp, #16]
  41eb80:	ldrh	w0, [x0]
  41eb84:	add	w0, w0, #0x3
  41eb88:	and	w0, w0, #0xfffffffc
  41eb8c:	sub	w0, w1, w0
  41eb90:	str	w0, [sp, #24]
  41eb94:	ldr	x0, [sp, #16]
  41eb98:	ldrh	w0, [x0]
  41eb9c:	add	w0, w0, #0x3
  41eba0:	mov	w0, w0
  41eba4:	and	x0, x0, #0xfffffffc
  41eba8:	ldr	x1, [sp, #16]
  41ebac:	add	x0, x1, x0
  41ebb0:	str	x0, [sp, #16]
  41ebb4:	ldr	w0, [sp, #24]
  41ebb8:	cmp	w0, #0x3
  41ebbc:	b.le	41ebe8 <ferror@plt+0x1c058>
  41ebc0:	ldr	x0, [sp, #16]
  41ebc4:	ldrh	w0, [x0]
  41ebc8:	cmp	w0, #0x3
  41ebcc:	b.ls	41ebe8 <ferror@plt+0x1c058>  // b.plast
  41ebd0:	ldr	x0, [sp, #16]
  41ebd4:	ldrh	w0, [x0]
  41ebd8:	mov	w1, w0
  41ebdc:	ldr	w0, [sp, #24]
  41ebe0:	cmp	w0, w1
  41ebe4:	b.ge	41eb58 <ferror@plt+0x1bfc8>  // b.tcont
  41ebe8:	ldr	w0, [sp, #24]
  41ebec:	cmp	w0, #0x0
  41ebf0:	b.eq	41ec20 <ferror@plt+0x1c090>  // b.none
  41ebf4:	adrp	x0, 438000 <ferror@plt+0x35470>
  41ebf8:	ldr	x0, [x0, #3984]
  41ebfc:	ldr	x4, [x0]
  41ec00:	ldr	x0, [sp, #16]
  41ec04:	ldrh	w0, [x0]
  41ec08:	mov	w3, w0
  41ec0c:	ldr	w2, [sp, #24]
  41ec10:	adrp	x0, 423000 <ferror@plt+0x20470>
  41ec14:	add	x1, x0, #0xf30
  41ec18:	mov	x0, x4
  41ec1c:	bl	402b50 <fprintf@plt>
  41ec20:	mov	x0, #0x0                   	// #0
  41ec24:	ldp	x29, x30, [sp], #32
  41ec28:	ret
  41ec2c:	stp	x29, x30, [sp, #-48]!
  41ec30:	mov	x29, sp
  41ec34:	str	x0, [sp, #40]
  41ec38:	str	w1, [sp, #36]
  41ec3c:	str	x2, [sp, #24]
  41ec40:	str	w3, [sp, #32]
  41ec44:	ldr	x0, [sp, #24]
  41ec48:	ldrh	w0, [x0]
  41ec4c:	and	x0, x0, #0xffff
  41ec50:	sub	x1, x0, #0x4
  41ec54:	ldrsw	x0, [sp, #32]
  41ec58:	cmp	x1, x0
  41ec5c:	b.cs	41ec68 <ferror@plt+0x1c0d8>  // b.hs, b.nlast
  41ec60:	mov	w0, #0xffffffff            	// #-1
  41ec64:	b	41ed04 <ferror@plt+0x1c174>
  41ec68:	ldr	x0, [sp, #24]
  41ec6c:	ldrh	w0, [x0]
  41ec70:	and	x0, x0, #0xffff
  41ec74:	sub	x1, x0, #0x4
  41ec78:	ldr	w0, [sp, #32]
  41ec7c:	add	w0, w0, #0x3
  41ec80:	mov	w0, w0
  41ec84:	and	x0, x0, #0xfffffffc
  41ec88:	add	x0, x0, #0x4
  41ec8c:	cmp	x1, x0
  41ec90:	b.cc	41ece0 <ferror@plt+0x1c150>  // b.lo, b.ul, b.last
  41ec94:	ldr	w0, [sp, #32]
  41ec98:	add	w0, w0, #0x3
  41ec9c:	mov	w0, w0
  41eca0:	and	x0, x0, #0xfffffffc
  41eca4:	add	x0, x0, #0x4
  41eca8:	ldr	x1, [sp, #24]
  41ecac:	add	x0, x1, x0
  41ecb0:	str	x0, [sp, #24]
  41ecb4:	ldr	x0, [sp, #24]
  41ecb8:	add	x1, x0, #0x4
  41ecbc:	ldr	x0, [sp, #24]
  41ecc0:	ldrh	w0, [x0]
  41ecc4:	sub	w0, w0, #0x4
  41ecc8:	mov	w3, w0
  41eccc:	mov	x2, x1
  41ecd0:	ldr	w1, [sp, #36]
  41ecd4:	ldr	x0, [sp, #40]
  41ecd8:	bl	41e9ac <ferror@plt+0x1be1c>
  41ecdc:	b	41ed04 <ferror@plt+0x1c174>
  41ece0:	ldr	w0, [sp, #36]
  41ece4:	add	w0, w0, #0x1
  41ece8:	sxtw	x0, w0
  41ecec:	lsl	x0, x0, #3
  41ecf0:	mov	x2, x0
  41ecf4:	mov	w1, #0x0                   	// #0
  41ecf8:	ldr	x0, [sp, #40]
  41ecfc:	bl	4026e0 <memset@plt>
  41ed00:	mov	w0, #0x0                   	// #0
  41ed04:	ldp	x29, x30, [sp], #48
  41ed08:	ret
  41ed0c:	nop
  41ed10:	stp	x29, x30, [sp, #-64]!
  41ed14:	mov	x29, sp
  41ed18:	stp	x19, x20, [sp, #16]
  41ed1c:	adrp	x20, 438000 <ferror@plt+0x35470>
  41ed20:	add	x20, x20, #0x9c0
  41ed24:	stp	x21, x22, [sp, #32]
  41ed28:	adrp	x21, 438000 <ferror@plt+0x35470>
  41ed2c:	add	x21, x21, #0x9b8
  41ed30:	sub	x20, x20, x21
  41ed34:	mov	w22, w0
  41ed38:	stp	x23, x24, [sp, #48]
  41ed3c:	mov	x23, x1
  41ed40:	mov	x24, x2
  41ed44:	bl	4023f0 <memcpy@plt-0x40>
  41ed48:	cmp	xzr, x20, asr #3
  41ed4c:	b.eq	41ed78 <ferror@plt+0x1c1e8>  // b.none
  41ed50:	asr	x20, x20, #3
  41ed54:	mov	x19, #0x0                   	// #0
  41ed58:	ldr	x3, [x21, x19, lsl #3]
  41ed5c:	mov	x2, x24
  41ed60:	add	x19, x19, #0x1
  41ed64:	mov	x1, x23
  41ed68:	mov	w0, w22
  41ed6c:	blr	x3
  41ed70:	cmp	x20, x19
  41ed74:	b.ne	41ed58 <ferror@plt+0x1c1c8>  // b.any
  41ed78:	ldp	x19, x20, [sp, #16]
  41ed7c:	ldp	x21, x22, [sp, #32]
  41ed80:	ldp	x23, x24, [sp, #48]
  41ed84:	ldp	x29, x30, [sp], #64
  41ed88:	ret
  41ed8c:	nop
  41ed90:	ret

Disassembly of section .fini:

000000000041ed94 <.fini>:
  41ed94:	stp	x29, x30, [sp, #-16]!
  41ed98:	mov	x29, sp
  41ed9c:	ldp	x29, x30, [sp], #16
  41eda0:	ret
