

Microchip MPLAB XC8 Assembler V2.30 build 20200825195618 
                                                                                               Tue Jan 05 12:24:38 2021

Microchip MPLAB XC8 C Compiler v2.30 (Free license) build 20200825195618 Og1 
     1                           	processor	18F45K22
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	text1,global,reloc=2,class=CODE,delta=1
     9                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
    10                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    11                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    12                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    13  0000                     
    14                           ; Version 2.20
    15                           ; Generated 12/02/2020 GMT
    16                           ; 
    17                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    18                           ; All rights reserved.
    19                           ; 
    20                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    21                           ; 
    22                           ; Redistribution and use in source and binary forms, with or without modification, are
    23                           ; permitted provided that the following conditions are met:
    24                           ; 
    25                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    26                           ;        conditions and the following disclaimer.
    27                           ; 
    28                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    29                           ;        of conditions and the following disclaimer in the documentation and/or other
    30                           ;        materials provided with the distribution.
    31                           ; 
    32                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    33                           ;        software without specific prior written permission.
    34                           ; 
    35                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    36                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    37                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    38                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    39                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    40                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    41                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    42                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    43                           ; 
    44                           ; 
    45                           ; Code-generator required, PIC18F45K22 Definitions
    46                           ; 
    47                           ; SFR Addresses
    48  0000                     _ANSELC	set	3898
    49  0000                     _PORTCbits	set	3970
    50  0000                     _LATCbits	set	3979
    51  0000                     _TRISC	set	3988
    52  0000                     _PORTC	set	3970
    53  0000                     _LATC	set	3979
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  007F14                     __pcinit:
    59                           	callstack 0
    60  007F14                     start_initialization:
    61                           	callstack 0
    62  007F14                     __initialization:
    63                           	callstack 0
    64  007F14                     end_of_initialization:
    65                           	callstack 0
    66  007F14                     __end_of__initialization:
    67                           	callstack 0
    68  007F14  0100               	movlb	0
    69  007F16  EF97  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000001                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000001                     ??_main:
    75                           
    76                           ; 1 bytes @ 0x0
    77  000001                     	ds	2
    78                           
    79 ;;
    80 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    81 ;;
    82 ;; *************** function _main *****************
    83 ;; Defined at:
    84 ;;		line 25 in file "main.c"
    85 ;; Parameters:    Size  Location     Type
    86 ;;		None
    87 ;; Auto vars:     Size  Location     Type
    88 ;;		None
    89 ;; Return value:  Size  Location     Type
    90 ;;                  1    wreg      void 
    91 ;; Registers used:
    92 ;;		wreg, status,2, cstack
    93 ;; Tracked objects:
    94 ;;		On entry : 0/0
    95 ;;		On exit  : 0/0
    96 ;;		Unchanged: 0/0
    97 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
    98 ;;      Params:         0       0       0       0       0       0       0
    99 ;;      Locals:         0       0       0       0       0       0       0
   100 ;;      Temps:          2       0       0       0       0       0       0
   101 ;;      Totals:         2       0       0       0       0       0       0
   102 ;;Total ram usage:        2 bytes
   103 ;; Hardware stack levels required when called:    1
   104 ;; This function calls:
   105 ;;		_Init_Ports
   106 ;; This function is called by:
   107 ;;		Startup code after reset
   108 ;; This function uses a non-reentrant model
   109 ;;
   110                           
   111                           	psect	text0
   112  007F2E                     __ptext0:
   113                           	callstack 0
   114  007F2E                     _main:
   115                           	callstack 30
   116  007F2E                     
   117                           ;main.c: 26: Init_Ports();
   118  007F2E  EC8D  F03F         	call	_Init_Ports	;wreg free
   119  007F32                     l787:
   120                           
   121                           ;main.c: 28: LATCbits.LATC6 = 1; LATCbits.LATC7 = 0;
   122  007F32  8C8B               	bsf	139,6,c	;volatile
   123  007F34  9E8B               	bcf	139,7,c	;volatile
   124  007F36                     
   125                           ;main.c: 29: if(PORTCbits.RC0) goto Etape4;
   126  007F36  A082               	btfss	130,0,c	;volatile
   127  007F38  EFA0  F03F         	goto	u11
   128  007F3C  EFA2  F03F         	goto	u10
   129  007F40                     u11:
   130  007F40  EFA4  F03F         	goto	l23
   131  007F44                     u10:
   132  007F44  EFEF  F03F         	goto	l24
   133  007F48                     l23:
   134                           
   135                           ;main.c: 30: if(PORTCbits.RC3 && PORTCbits.RC1 && !PORTCbits.RC0) goto Etape1;
   136  007F48  A682               	btfss	130,3,c	;volatile
   137  007F4A  EFA9  F03F         	goto	u21
   138  007F4E  EFAB  F03F         	goto	u20
   139  007F52                     u21:
   140  007F52  EF99  F03F         	goto	l787
   141  007F56                     u20:
   142  007F56  A282               	btfss	130,1,c	;volatile
   143  007F58  EFB0  F03F         	goto	u31
   144  007F5C  EFB2  F03F         	goto	u30
   145  007F60                     u31:
   146  007F60  EF99  F03F         	goto	l787
   147  007F64                     u30:
   148  007F64  B082               	btfsc	130,0,c	;volatile
   149  007F66  EFB7  F03F         	goto	u41
   150  007F6A  EFB9  F03F         	goto	u40
   151  007F6E                     u41:
   152  007F6E  EF99  F03F         	goto	l787
   153  007F72                     u40:
   154  007F72                     l26:
   155                           
   156                           ;main.c: 33: LATCbits.LATC6 = 1; LATCbits.LATC7 = 1;
   157  007F72  8C8B               	bsf	139,6,c	;volatile
   158  007F74  8E8B               	bsf	139,7,c	;volatile
   159                           
   160                           ;main.c: 34: if(PORTCbits.RC2 || !PORTCbits.RC3) goto Etape2;
   161  007F76  B482               	btfsc	130,2,c	;volatile
   162  007F78  EFC0  F03F         	goto	u51
   163  007F7C  EFC2  F03F         	goto	u50
   164  007F80                     u51:
   165  007F80  EFD4  F03F         	goto	l30
   166  007F84                     u50:
   167  007F84  B682               	btfsc	130,3,c	;volatile
   168  007F86  EFC7  F03F         	goto	u61
   169  007F8A  EFC9  F03F         	goto	u60
   170  007F8E                     u61:
   171  007F8E  EFCB  F03F         	goto	l27
   172  007F92                     u60:
   173  007F92  EFD4  F03F         	goto	l30
   174  007F96                     l27:
   175                           
   176                           ;main.c: 35: if (!PORTCbits.RC1) goto Etape3;
   177  007F96  B282               	btfsc	130,1,c	;volatile
   178  007F98  EFD0  F03F         	goto	u71
   179  007F9C  EFD2  F03F         	goto	u70
   180  007FA0                     u71:
   181  007FA0  EFB9  F03F         	goto	l26
   182  007FA4                     u70:
   183  007FA4  EFDD  F03F         	goto	l32
   184  007FA8                     l30:
   185                           
   186                           ;main.c: 38: LATCbits.LATC6 = 1; LATCbits.LATC7 = 0;
   187  007FA8  8C8B               	bsf	139,6,c	;volatile
   188  007FAA  9E8B               	bcf	139,7,c	;volatile
   189                           
   190                           ;main.c: 39: if(PORTCbits.RC0) goto Etape3;
   191  007FAC  A082               	btfss	130,0,c	;volatile
   192  007FAE  EFDB  F03F         	goto	u81
   193  007FB2  EFDD  F03F         	goto	u80
   194  007FB6                     u81:
   195  007FB6  EFD4  F03F         	goto	l30
   196  007FBA                     u80:
   197  007FBA                     l32:
   198                           
   199                           ;main.c: 42: LATCbits.LATC6 = 0; LATCbits.LATC7 = 1;
   200  007FBA  9C8B               	bcf	139,6,c	;volatile
   201  007FBC  8E8B               	bsf	139,7,c	;volatile
   202                           
   203                           ;main.c: 43: if(!PORTCbits.RC1 && !PORTCbits.RC0) goto Etape0;
   204  007FBE  B282               	btfsc	130,1,c	;volatile
   205  007FC0  EFE4  F03F         	goto	u91
   206  007FC4  EFE6  F03F         	goto	u90
   207  007FC8                     u91:
   208  007FC8  EFDD  F03F         	goto	l32
   209  007FCC                     u90:
   210  007FCC  B082               	btfsc	130,0,c	;volatile
   211  007FCE  EFEB  F03F         	goto	u101
   212  007FD2  EFED  F03F         	goto	u100
   213  007FD6                     u101:
   214  007FD6  EFDD  F03F         	goto	l32
   215  007FDA                     u100:
   216  007FDA  EF99  F03F         	goto	l787
   217  007FDE                     l24:
   218                           
   219                           ;main.c: 46: LATCbits.LATC6 = 0; LATCbits.LATC7 = 1;
   220  007FDE  9C8B               	bcf	139,6,c	;volatile
   221  007FE0  8E8B               	bsf	139,7,c	;volatile
   222  007FE2                     
   223                           ;main.c: 47: _delay((unsigned long)((1000)*(8000000/4000.0)));
   224  007FE2  0E0B               	movlw	11
   225  007FE4  6E02               	movwf	(??_main+1)^0,c
   226  007FE6  0E26               	movlw	38
   227  007FE8  6E01               	movwf	??_main^0,c
   228  007FEA  0E5E               	movlw	94
   229  007FEC                     u117:
   230  007FEC  2EE8               	decfsz	wreg,f,c
   231  007FEE  D7FE               	bra	u117
   232  007FF0  2E01               	decfsz	??_main^0,f,c
   233  007FF2  D7FC               	bra	u117
   234  007FF4  2E02               	decfsz	(??_main+1)^0,f,c
   235  007FF6  D7FA               	bra	u117
   236                           
   237                           ;main.c: 48: goto Etape0;
   238  007FF8  EF99  F03F         	goto	l787
   239  007FFC  EF00  F000         	goto	start
   240  008000                     __end_of_main:
   241                           	callstack 0
   242                           
   243 ;; *************** function _Init_Ports *****************
   244 ;; Defined at:
   245 ;;		line 18 in file "main.c"
   246 ;; Parameters:    Size  Location     Type
   247 ;;		None
   248 ;; Auto vars:     Size  Location     Type
   249 ;;		None
   250 ;; Return value:  Size  Location     Type
   251 ;;                  1    wreg      void 
   252 ;; Registers used:
   253 ;;		wreg, status,2
   254 ;; Tracked objects:
   255 ;;		On entry : 0/0
   256 ;;		On exit  : 0/0
   257 ;;		Unchanged: 0/0
   258 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5
   259 ;;      Params:         0       0       0       0       0       0       0
   260 ;;      Locals:         0       0       0       0       0       0       0
   261 ;;      Temps:          0       0       0       0       0       0       0
   262 ;;      Totals:         0       0       0       0       0       0       0
   263 ;;Total ram usage:        0 bytes
   264 ;; Hardware stack levels used:    1
   265 ;; This function calls:
   266 ;;		Nothing
   267 ;; This function is called by:
   268 ;;		_main
   269 ;; This function uses a non-reentrant model
   270 ;;
   271                           
   272                           	psect	text1
   273  007F1A                     __ptext1:
   274                           	callstack 0
   275  007F1A                     _Init_Ports:
   276                           	callstack 30
   277  007F1A                     
   278                           ;main.c: 19: LATC = 0;
   279  007F1A  0E00               	movlw	0
   280  007F1C  6E8B               	movwf	139,c	;volatile
   281                           
   282                           ;main.c: 20: PORTC = 0;
   283  007F1E  0E00               	movlw	0
   284  007F20  6E82               	movwf	130,c	;volatile
   285                           
   286                           ;main.c: 21: ANSELC = 0;
   287  007F22  0E00               	movlw	0
   288  007F24  010F               	movlb	15	; () banked
   289  007F26  6F3A               	movwf	58,b	;volatile
   290                           
   291                           ;main.c: 22: TRISC = 0b00001111;
   292  007F28  0E0F               	movlw	15
   293  007F2A  6E94               	movwf	148,c	;volatile
   294  007F2C                     
   295                           ; BSR set to: 15
   296  007F2C  0012               	return		;funcret
   297  007F2E                     __end_of_Init_Ports:
   298                           	callstack 0
   299  0000                     
   300                           	psect	rparam
   301  0000                     
   302                           	psect	idloc
   303                           
   304                           ;Config register IDLOC0 @ 0x200000
   305                           ;	unspecified, using default values
   306  200000                     	org	2097152
   307  200000  FF                 	db	255
   308                           
   309                           ;Config register IDLOC1 @ 0x200001
   310                           ;	unspecified, using default values
   311  200001                     	org	2097153
   312  200001  FF                 	db	255
   313                           
   314                           ;Config register IDLOC2 @ 0x200002
   315                           ;	unspecified, using default values
   316  200002                     	org	2097154
   317  200002  FF                 	db	255
   318                           
   319                           ;Config register IDLOC3 @ 0x200003
   320                           ;	unspecified, using default values
   321  200003                     	org	2097155
   322  200003  FF                 	db	255
   323                           
   324                           ;Config register IDLOC4 @ 0x200004
   325                           ;	unspecified, using default values
   326  200004                     	org	2097156
   327  200004  FF                 	db	255
   328                           
   329                           ;Config register IDLOC5 @ 0x200005
   330                           ;	unspecified, using default values
   331  200005                     	org	2097157
   332  200005  FF                 	db	255
   333                           
   334                           ;Config register IDLOC6 @ 0x200006
   335                           ;	unspecified, using default values
   336  200006                     	org	2097158
   337  200006  FF                 	db	255
   338                           
   339                           ;Config register IDLOC7 @ 0x200007
   340                           ;	unspecified, using default values
   341  200007                     	org	2097159
   342  200007  FF                 	db	255
   343                           
   344                           	psect	config
   345                           
   346                           ; Padding undefined space
   347  300000                     	org	3145728
   348  300000  FF                 	db	255
   349                           
   350                           ;Config register CONFIG1H @ 0x300001
   351                           ;	Oscillator Selection bits
   352                           ;	FOSC = HSMP, HS oscillator (medium power 4-16 MHz)
   353                           ;	4X PLL Enable
   354                           ;	PLLCFG = OFF, Oscillator used directly
   355                           ;	Primary clock enable bit
   356                           ;	PRICLKEN = ON, Primary clock is always enabled
   357                           ;	Fail-Safe Clock Monitor Enable bit
   358                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   359                           ;	Internal/External Oscillator Switchover bit
   360                           ;	IESO = OFF, Oscillator Switchover mode disabled
   361  300001                     	org	3145729
   362  300001  23                 	db	35
   363                           
   364                           ;Config register CONFIG2L @ 0x300002
   365                           ;	Power-up Timer Enable bit
   366                           ;	PWRTEN = OFF, Power up timer disabled
   367                           ;	Brown-out Reset Enable bits
   368                           ;	BOREN = SBORDIS, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   369                           ;	Brown Out Reset Voltage bits
   370                           ;	BORV = 190, VBOR set to 1.90 V nominal
   371  300002                     	org	3145730
   372  300002  1F                 	db	31
   373                           
   374                           ;Config register CONFIG2H @ 0x300003
   375                           ;	Watchdog Timer Enable bits
   376                           ;	WDTEN = OFF, Watch dog timer is always disabled. SWDTEN has no effect.
   377                           ;	Watchdog Timer Postscale Select bits
   378                           ;	WDTPS = 32768, 1:32768
   379  300003                     	org	3145731
   380  300003  3C                 	db	60
   381                           
   382                           ; Padding undefined space
   383  300004                     	org	3145732
   384  300004  FF                 	db	255
   385                           
   386                           ;Config register CONFIG3H @ 0x300005
   387                           ;	CCP2 MUX bit
   388                           ;	CCP2MX = PORTB3, CCP2 input/output is multiplexed with RB3
   389                           ;	PORTB A/D Enable bit
   390                           ;	PBADEN = OFF, PORTB<5:0> pins are configured as digital I/O on Reset
   391                           ;	P3A/CCP3 Mux bit
   392                           ;	CCP3MX = PORTB5, P3A/CCP3 input/output is multiplexed with RB5
   393                           ;	HFINTOSC Fast Start-up
   394                           ;	HFOFST = ON, HFINTOSC output and ready status are not delayed by the oscillator stable
      +                           status
   395                           ;	Timer3 Clock input mux bit
   396                           ;	T3CMX = PORTC0, T3CKI is on RC0
   397                           ;	ECCP2 B output mux bit
   398                           ;	P2BMX = PORTD2, P2B is on RD2
   399                           ;	MCLR Pin Enable bit
   400                           ;	MCLRE = EXTMCLR, MCLR pin enabled, RE3 input pin disabled
   401  300005                     	org	3145733
   402  300005  BC                 	db	188
   403                           
   404                           ;Config register CONFIG4L @ 0x300006
   405                           ;	Stack Full/Underflow Reset Enable bit
   406                           ;	STVREN = ON, Stack full/underflow will cause Reset
   407                           ;	Single-Supply ICSP Enable bit
   408                           ;	LVP = OFF, Single-Supply ICSP disabled
   409                           ;	Extended Instruction Set Enable bit
   410                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   411                           ;	Background Debug
   412                           ;	DEBUG = OFF, Disabled
   413  300006                     	org	3145734
   414  300006  81                 	db	129
   415                           
   416                           ; Padding undefined space
   417  300007                     	org	3145735
   418  300007  FF                 	db	255
   419                           
   420                           ;Config register CONFIG5L @ 0x300008
   421                           ;	Code Protection Block 0
   422                           ;	CP0 = OFF, Block 0 (000800-001FFFh) not code-protected
   423                           ;	Code Protection Block 1
   424                           ;	CP1 = OFF, Block 1 (002000-003FFFh) not code-protected
   425                           ;	Code Protection Block 2
   426                           ;	CP2 = OFF, Block 2 (004000-005FFFh) not code-protected
   427                           ;	Code Protection Block 3
   428                           ;	CP3 = OFF, Block 3 (006000-007FFFh) not code-protected
   429  300008                     	org	3145736
   430  300008  0F                 	db	15
   431                           
   432                           ;Config register CONFIG5H @ 0x300009
   433                           ;	Boot Block Code Protection bit
   434                           ;	CPB = OFF, Boot block (000000-0007FFh) not code-protected
   435                           ;	Data EEPROM Code Protection bit
   436                           ;	CPD = OFF, Data EEPROM not code-protected
   437  300009                     	org	3145737
   438  300009  C0                 	db	192
   439                           
   440                           ;Config register CONFIG6L @ 0x30000A
   441                           ;	Write Protection Block 0
   442                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) not write-protected
   443                           ;	Write Protection Block 1
   444                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) not write-protected
   445                           ;	Write Protection Block 2
   446                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) not write-protected
   447                           ;	Write Protection Block 3
   448                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) not write-protected
   449  30000A                     	org	3145738
   450  30000A  0F                 	db	15
   451                           
   452                           ;Config register CONFIG6H @ 0x30000B
   453                           ;	Configuration Register Write Protection bit
   454                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) not write-protected
   455                           ;	Boot Block Write Protection bit
   456                           ;	WRTB = OFF, Boot Block (000000-0007FFh) not write-protected
   457                           ;	Data EEPROM Write Protection bit
   458                           ;	WRTD = OFF, Data EEPROM not write-protected
   459  30000B                     	org	3145739
   460  30000B  E0                 	db	224
   461                           
   462                           ;Config register CONFIG7L @ 0x30000C
   463                           ;	Table Read Protection Block 0
   464                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) not protected from table reads executed in other
      +                           blocks
   465                           ;	Table Read Protection Block 1
   466                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) not protected from table reads executed in other
      +                           blocks
   467                           ;	Table Read Protection Block 2
   468                           ;	EBTR2 = 0x1, unprogrammed default
   469                           ;	Table Read Protection Block 3
   470                           ;	EBTR3 = 0x1, unprogrammed default
   471  30000C                     	org	3145740
   472  30000C  0F                 	db	15
   473                           
   474                           ;Config register CONFIG7H @ 0x30000D
   475                           ;	Boot Block Table Read Protection bit
   476                           ;	EBTRB = OFF, Boot Block (000000-0007FFh) not protected from table reads executed in ot
      +                          her blocks
   477  30000D                     	org	3145741
   478  30000D  40                 	db	64
   479                           tosu	equ	0xFFF
   480                           tosh	equ	0xFFE
   481                           tosl	equ	0xFFD
   482                           stkptr	equ	0xFFC
   483                           pclatu	equ	0xFFB
   484                           pclath	equ	0xFFA
   485                           pcl	equ	0xFF9
   486                           tblptru	equ	0xFF8
   487                           tblptrh	equ	0xFF7
   488                           tblptrl	equ	0xFF6
   489                           tablat	equ	0xFF5
   490                           prodh	equ	0xFF4
   491                           prodl	equ	0xFF3
   492                           indf0	equ	0xFEF
   493                           postinc0	equ	0xFEE
   494                           postdec0	equ	0xFED
   495                           preinc0	equ	0xFEC
   496                           plusw0	equ	0xFEB
   497                           fsr0h	equ	0xFEA
   498                           fsr0l	equ	0xFE9
   499                           wreg	equ	0xFE8
   500                           indf1	equ	0xFE7
   501                           postinc1	equ	0xFE6
   502                           postdec1	equ	0xFE5
   503                           preinc1	equ	0xFE4
   504                           plusw1	equ	0xFE3
   505                           fsr1h	equ	0xFE2
   506                           fsr1l	equ	0xFE1
   507                           bsr	equ	0xFE0
   508                           indf2	equ	0xFDF
   509                           postinc2	equ	0xFDE
   510                           postdec2	equ	0xFDD
   511                           preinc2	equ	0xFDC
   512                           plusw2	equ	0xFDB
   513                           fsr2h	equ	0xFDA
   514                           fsr2l	equ	0xFD9
   515                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
                         _Init_Ports
 ---------------------------------------------------------------------------------
 (1) _Init_Ports                                           0     0      0       0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 1
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _Init_Ports

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
BITBANK0            A0      0       0       3        0.0%
BANK0               A0      0       0       4        0.0%
BITBANK1           100      0       0       5        0.0%
BANK1              100      0       0       6        0.0%
BITBANK2           100      0       0       7        0.0%
BANK2              100      0       0       8        0.0%
ABS                  0      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BIGRAM             5FF      0       0      16        0.0%
DATA                 0      0       0      17        0.0%
BITSFR_1             0      0       0     200        0.0%
SFR_1                0      0       0     200        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.30 build 20200825195618 
Symbol Table                                                                                   Tue Jan 05 12:24:38 2021

                     l30 7FA8                       l23 7F48                       l32 7FBA  
                     l24 7FDE                       l17 7F2C                       l26 7F72  
                     l27 7F96                       u10 7F44                       u11 7F40  
                     u20 7F56                       u21 7F52                       u30 7F64  
                     u31 7F60                       u40 7F72                       u41 7F6E  
                     u50 7F84                       u51 7F80                       u60 7F92  
                     u61 7F8E                       u70 7FA4                       u71 7FA0  
                     u80 7FBA                       u81 7FB6                       u90 7FCC  
                     u91 7FC8                      l801 7F84                      l811 7FE2  
                    l807 7FCC                      l783 7F1A                      l791 7F36  
                    l785 7F2E                      l795 7F56                      l787 7F32  
                    l797 7F64                      l789 7F34                      u100 7FDA  
                    u101 7FD6                      u117 7FEC                      wreg 000FE8  
                   _LATC 000F8B                     _main 7F2E                     start 0000  
           ___param_bank 000000                    ?_main 0001                    _PORTC 000F82  
                  _TRISC 000F94          __initialization 7F14               _Init_Ports 7F1A  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 _ANSELC 000F3A               __accesstop 0060  __end_of__initialization 7F14  
          ___rparam_used 000001           __pcstackCOMRAM 0001              ?_Init_Ports 0001  
    __size_of_Init_Ports 0014                  __Hparam 0000                  __Lparam 0000  
                __pcinit 7F14                  __ramtop 0600                  __ptext0 7F2E  
                __ptext1 7F1A     end_of_initialization 7F14                _PORTCbits 000F82  
           ??_Init_Ports 0001      start_initialization 7F14       __end_of_Init_Ports 7F2E  
               _LATCbits 000F8B                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 00D2  
