

================================================================
== Vitis HLS Report for 'ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13'
================================================================
* Date:           Wed Nov  2 23:06:13 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
* Project:        fc_layer
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.729 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                       |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |               Loop Name               |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_168_11_VITIS_LOOP_177_13  |        ?|        ?|         1|          1|          1|     ?|       yes|
        +---------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|     2516|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       45|    -|
|Register             |        -|     -|      131|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      131|     2561|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+------+------------+------------+
    |       Variable Name      | Operation| DSP| FF|  LUT | Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+------+------------+------------+
    |add_ln168_2_fu_168_p2     |         +|   0|  0|    39|          32|           1|
    |add_ln168_fu_159_p2       |         +|   0|  0|    71|          64|           1|
    |add_ln177_fu_279_p2       |         +|   0|  0|    39|          32|           1|
    |add_ln178_1_fu_263_p2     |         +|   0|  0|    17|          11|          11|
    |add_ln178_fu_268_p2       |         +|   0|  0|    17|          11|          11|
    |sub_ln176_1_fu_211_p2     |         -|   0|  0|    18|          11|          11|
    |sub_ln176_fu_148_p2       |         -|   0|  0|    18|          11|          11|
    |icmp_ln168_fu_154_p2      |      icmp|   0|  0|    29|          64|          64|
    |icmp_ln177_fu_174_p2      |      icmp|   0|  0|    20|          32|          32|
    |lshr_ln674_fu_253_p2      |      lshr|   0|  0|  2171|         768|         768|
    |select_ln168_1_fu_217_p3  |    select|   0|  0|    11|           1|          11|
    |select_ln168_2_fu_225_p3  |    select|   0|  0|    32|           1|          32|
    |select_ln168_fu_179_p3    |    select|   0|  0|    32|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|     2|           1|           2|
    +--------------------------+----------+----+---+------+------------+------------+
    |Total                     |          |   0|  0|  2516|        1040|         957|
    +--------------------------+----------+----+---+------+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_5_fu_58                |   9|          2|   32|         64|
    |indvar_flatten7_fu_62    |   9|          2|   64|        128|
    |j_2_fu_54                |   9|          2|   32|         64|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  45|         10|  130|        260|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_5_fu_58                |  32|   0|   32|          0|
    |indvar_flatten7_fu_62    |  64|   0|   64|          0|
    |j_2_fu_54                |  32|   0|   32|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 131|   0|  131|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|       RTL Ports      | Dir | Bits|  Protocol  |                       Source Object                      |    C Type    |
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+
|ap_clk                |   in|    1|  ap_ctrl_hs|  ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13|  return value|
|ap_rst                |   in|    1|  ap_ctrl_hs|  ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13|  return value|
|ap_start              |   in|    1|  ap_ctrl_hs|  ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13|  return value|
|ap_done               |  out|    1|  ap_ctrl_hs|  ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13|  return value|
|ap_idle               |  out|    1|  ap_ctrl_hs|  ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13|  return value|
|ap_ready              |  out|    1|  ap_ctrl_hs|  ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13|  return value|
|mul_ln166_1           |   in|   64|     ap_none|                                               mul_ln166_1|        scalar|
|add_ln168_1           |   in|   32|     ap_none|                                               add_ln168_1|        scalar|
|payload254_04         |   in|  768|     ap_none|                                             payload254_04|        scalar|
|trunc_ln3             |   in|   11|     ap_none|                                                 trunc_ln3|        scalar|
|iact_buffer_address0  |  out|   11|   ap_memory|                                               iact_buffer|         array|
|iact_buffer_ce0       |  out|    1|   ap_memory|                                               iact_buffer|         array|
|iact_buffer_we0       |  out|    1|   ap_memory|                                               iact_buffer|         array|
|iact_buffer_d0        |  out|   32|   ap_memory|                                               iact_buffer|         array|
+----------------------+-----+-----+------------+----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.46>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%j_2 = alloca i32 1"   --->   Operation 4 'alloca' 'j_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i_5 = alloca i32 1"   --->   Operation 5 'alloca' 'i_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%indvar_flatten7 = alloca i32 1"   --->   Operation 6 'alloca' 'indvar_flatten7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %iact_buffer, i64 666, i64 30, i64 1"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%trunc_ln3_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %trunc_ln3"   --->   Operation 8 'read' 'trunc_ln3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%payload254_04_read = read i768 @_ssdm_op_Read.ap_auto.i768, i768 %payload254_04"   --->   Operation 9 'read' 'payload254_04_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%add_ln168_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %add_ln168_1"   --->   Operation 10 'read' 'add_ln168_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%mul_ln166_1_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %mul_ln166_1"   --->   Operation 11 'read' 'mul_ln166_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.46ns)   --->   "%store_ln0 = store i64 0, i64 %indvar_flatten7"   --->   Operation 12 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 13 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %i_5"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 14 [1/1] (0.46ns)   --->   "%store_ln0 = store i32 0, i32 %j_2"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 15 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.72>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%i = load i32 %i_5" [FC_Layer.cpp:176]   --->   Operation 16 'load' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten7_load = load i64 %indvar_flatten7" [FC_Layer.cpp:168]   --->   Operation 17 'load' 'indvar_flatten7_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln176 = trunc i32 %i" [FC_Layer.cpp:176]   --->   Operation 18 'trunc' 'trunc_ln176' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%shl_ln6 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln176, i5 0" [FC_Layer.cpp:176]   --->   Operation 19 'bitconcatenate' 'shl_ln6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln176_1 = trunc i32 %i" [FC_Layer.cpp:176]   --->   Operation 20 'trunc' 'trunc_ln176_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%shl_ln176_1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln176_1, i3 0" [FC_Layer.cpp:176]   --->   Operation 21 'bitconcatenate' 'shl_ln176_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.96ns)   --->   "%sub_ln176 = sub i11 %shl_ln6, i11 %shl_ln176_1" [FC_Layer.cpp:176]   --->   Operation 22 'sub' 'sub_ln176' <Predicate = true> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (1.14ns)   --->   "%icmp_ln168 = icmp_eq  i64 %indvar_flatten7_load, i64 %mul_ln166_1_read" [FC_Layer.cpp:168]   --->   Operation 24 'icmp' 'icmp_ln168' <Predicate = true> <Delay = 1.14> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 25 [1/1] (1.36ns)   --->   "%add_ln168 = add i64 %indvar_flatten7_load, i64 1" [FC_Layer.cpp:168]   --->   Operation 25 'add' 'add_ln168' <Predicate = true> <Delay = 1.36> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %._crit_edge29.loopexit, void %._crit_edge34.loopexit.exitStub" [FC_Layer.cpp:168]   --->   Operation 26 'br' 'br_ln168' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%j_2_load = load i32 %j_2" [FC_Layer.cpp:177]   --->   Operation 27 'load' 'j_2_load' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.14ns)   --->   "%add_ln168_2 = add i32 %i, i32 1" [FC_Layer.cpp:168]   --->   Operation 28 'add' 'add_ln168_2' <Predicate = (!icmp_ln168)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_168_11_VITIS_LOOP_177_13_str"   --->   Operation 29 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.80ns)   --->   "%icmp_ln177 = icmp_eq  i32 %j_2_load, i32 %add_ln168_1_read" [FC_Layer.cpp:177]   --->   Operation 30 'icmp' 'icmp_ln177' <Predicate = (!icmp_ln168)> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.28ns)   --->   "%select_ln168 = select i1 %icmp_ln177, i32 0, i32 %j_2_load" [FC_Layer.cpp:168]   --->   Operation 31 'select' 'select_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln176_2 = trunc i32 %add_ln168_2" [FC_Layer.cpp:176]   --->   Operation 32 'trunc' 'trunc_ln176_2' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%shl_ln176_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln176_2, i5 0" [FC_Layer.cpp:176]   --->   Operation 33 'bitconcatenate' 'shl_ln176_mid1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln176_3 = trunc i32 %add_ln168_2" [FC_Layer.cpp:176]   --->   Operation 34 'trunc' 'trunc_ln176_3' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%shl_ln176_1_mid1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i8.i3, i8 %trunc_ln176_3, i3 0" [FC_Layer.cpp:176]   --->   Operation 35 'bitconcatenate' 'shl_ln176_1_mid1' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.96ns)   --->   "%sub_ln176_1 = sub i11 %shl_ln176_mid1, i11 %shl_ln176_1_mid1" [FC_Layer.cpp:176]   --->   Operation 36 'sub' 'sub_ln176_1' <Predicate = (!icmp_ln168)> <Delay = 0.96> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.37ns)   --->   "%select_ln168_1 = select i1 %icmp_ln177, i11 %sub_ln176_1, i11 %sub_ln176" [FC_Layer.cpp:168]   --->   Operation 37 'select' 'select_ln168_1' <Predicate = (!icmp_ln168)> <Delay = 0.37> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 38 'specpipeline' 'specpipeline_ln0' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.28ns)   --->   "%select_ln168_2 = select i1 %icmp_ln177, i32 %add_ln168_2, i32 %i" [FC_Layer.cpp:168]   --->   Operation 39 'select' 'select_ln168_2' <Predicate = (!icmp_ln168)> <Delay = 0.28> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%empty = trunc i32 %select_ln168" [FC_Layer.cpp:168]   --->   Operation 40 'trunc' 'empty' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%specloopname_ln177 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [FC_Layer.cpp:177]   --->   Operation 41 'specloopname' 'specloopname_ln177' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln674 = trunc i32 %select_ln168"   --->   Operation 42 'trunc' 'trunc_ln674' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i10 @_ssdm_op_BitConcatenate.i10.i5.i5, i5 %trunc_ln674, i5 0"   --->   Operation 43 'bitconcatenate' 'tmp' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln674 = zext i10 %tmp"   --->   Operation 44 'zext' 'zext_ln674' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (1.72ns)   --->   "%lshr_ln674 = lshr i768 %payload254_04_read, i768 %zext_ln674"   --->   Operation 45 'lshr' 'lshr_ln674' <Predicate = (!icmp_ln168)> <Delay = 1.72> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.72> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%trunc_ln674_2 = trunc i768 %lshr_ln674"   --->   Operation 46 'trunc' 'trunc_ln674_2' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln178_1 = add i11 %trunc_ln3_read, i11 %empty" [FC_Layer.cpp:178]   --->   Operation 47 'add' 'add_ln178_1' <Predicate = (!icmp_ln168)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 48 [1/1] (0.95ns) (root node of TernaryAdder)   --->   "%add_ln178 = add i11 %add_ln178_1, i11 %select_ln168_1" [FC_Layer.cpp:178]   --->   Operation 48 'add' 'add_ln178' <Predicate = (!icmp_ln168)> <Delay = 0.95> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.47> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln178 = zext i11 %add_ln178" [FC_Layer.cpp:178]   --->   Operation 49 'zext' 'zext_ln178' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%iact_buffer_addr = getelementptr i32 %iact_buffer, i64 0, i64 %zext_ln178" [FC_Layer.cpp:178]   --->   Operation 50 'getelementptr' 'iact_buffer_addr' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (1.29ns)   --->   "%store_ln178 = store i32 %trunc_ln674_2, i11 %iact_buffer_addr" [FC_Layer.cpp:178]   --->   Operation 51 'store' 'store_ln178' <Predicate = (!icmp_ln168)> <Delay = 1.29> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 2048> <RAM>
ST_2 : Operation 52 [1/1] (1.14ns)   --->   "%add_ln177 = add i32 %select_ln168, i32 1" [FC_Layer.cpp:177]   --->   Operation 52 'add' 'add_ln177' <Predicate = (!icmp_ln168)> <Delay = 1.14> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.46ns)   --->   "%store_ln168 = store i64 %add_ln168, i64 %indvar_flatten7" [FC_Layer.cpp:168]   --->   Operation 53 'store' 'store_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.46>
ST_2 : Operation 54 [1/1] (0.46ns)   --->   "%store_ln168 = store i32 %select_ln168_2, i32 %i_5" [FC_Layer.cpp:168]   --->   Operation 54 'store' 'store_ln168' <Predicate = (!icmp_ln168)> <Delay = 0.46>
ST_2 : Operation 55 [1/1] (0.46ns)   --->   "%store_ln177 = store i32 %add_ln177, i32 %j_2" [FC_Layer.cpp:177]   --->   Operation 55 'store' 'store_ln177' <Predicate = (!icmp_ln168)> <Delay = 0.46>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 56 'br' 'br_ln0' <Predicate = (!icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 57 'ret' 'ret_ln0' <Predicate = (icmp_ln168)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ mul_ln166_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ add_ln168_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ payload254_04]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ trunc_ln3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ iact_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_2                  (alloca        ) [ 011]
i_5                  (alloca        ) [ 011]
indvar_flatten7      (alloca        ) [ 011]
specmemcore_ln0      (specmemcore   ) [ 000]
trunc_ln3_read       (read          ) [ 011]
payload254_04_read   (read          ) [ 011]
add_ln168_1_read     (read          ) [ 011]
mul_ln166_1_read     (read          ) [ 011]
store_ln0            (store         ) [ 000]
store_ln0            (store         ) [ 000]
store_ln0            (store         ) [ 000]
br_ln0               (br            ) [ 000]
i                    (load          ) [ 000]
indvar_flatten7_load (load          ) [ 000]
trunc_ln176          (trunc         ) [ 000]
shl_ln6              (bitconcatenate) [ 000]
trunc_ln176_1        (trunc         ) [ 000]
shl_ln176_1          (bitconcatenate) [ 000]
sub_ln176            (sub           ) [ 000]
specpipeline_ln0     (specpipeline  ) [ 000]
icmp_ln168           (icmp          ) [ 011]
add_ln168            (add           ) [ 000]
br_ln168             (br            ) [ 000]
j_2_load             (load          ) [ 000]
add_ln168_2          (add           ) [ 000]
specloopname_ln0     (specloopname  ) [ 000]
icmp_ln177           (icmp          ) [ 000]
select_ln168         (select        ) [ 000]
trunc_ln176_2        (trunc         ) [ 000]
shl_ln176_mid1       (bitconcatenate) [ 000]
trunc_ln176_3        (trunc         ) [ 000]
shl_ln176_1_mid1     (bitconcatenate) [ 000]
sub_ln176_1          (sub           ) [ 000]
select_ln168_1       (select        ) [ 000]
specpipeline_ln0     (specpipeline  ) [ 000]
select_ln168_2       (select        ) [ 000]
empty                (trunc         ) [ 000]
specloopname_ln177   (specloopname  ) [ 000]
trunc_ln674          (trunc         ) [ 000]
tmp                  (bitconcatenate) [ 000]
zext_ln674           (zext          ) [ 000]
lshr_ln674           (lshr          ) [ 000]
trunc_ln674_2        (trunc         ) [ 000]
add_ln178_1          (add           ) [ 000]
add_ln178            (add           ) [ 000]
zext_ln178           (zext          ) [ 000]
iact_buffer_addr     (getelementptr ) [ 000]
store_ln178          (store         ) [ 000]
add_ln177            (add           ) [ 000]
store_ln168          (store         ) [ 000]
store_ln168          (store         ) [ 000]
store_ln177          (store         ) [ 000]
br_ln0               (br            ) [ 000]
ret_ln0              (ret           ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="mul_ln166_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln166_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="add_ln168_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="add_ln168_1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="payload254_04">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="payload254_04"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="trunc_ln3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="trunc_ln3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="iact_buffer">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="iact_buffer"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i11"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i768"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_168_11_VITIS_LOOP_177_13_str"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i5.i5"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="j_2_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_2/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="i_5_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_5/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="indvar_flatten7_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten7/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="trunc_ln3_read_read_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="11" slack="0"/>
<pin id="68" dir="0" index="1" bw="11" slack="0"/>
<pin id="69" dir="1" index="2" bw="11" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="trunc_ln3_read/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="payload254_04_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="768" slack="0"/>
<pin id="74" dir="0" index="1" bw="768" slack="0"/>
<pin id="75" dir="1" index="2" bw="768" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="payload254_04_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="add_ln168_1_read_read_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="32" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="0"/>
<pin id="81" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="add_ln168_1_read/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="mul_ln166_1_read_read_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="64" slack="0"/>
<pin id="87" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln166_1_read/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="iact_buffer_addr_gep_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="0"/>
<pin id="92" dir="0" index="1" bw="1" slack="0"/>
<pin id="93" dir="0" index="2" bw="11" slack="0"/>
<pin id="94" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="iact_buffer_addr/2 "/>
</bind>
</comp>

<comp id="97" class="1004" name="store_ln178_access_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="11" slack="0"/>
<pin id="99" dir="0" index="1" bw="32" slack="0"/>
<pin id="100" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="101" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln178/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="store_ln0_store_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="1" slack="0"/>
<pin id="105" dir="0" index="1" bw="64" slack="0"/>
<pin id="106" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="store_ln0_store_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="0"/>
<pin id="111" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="store_ln0_store_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="1" slack="0"/>
<pin id="115" dir="0" index="1" bw="32" slack="0"/>
<pin id="116" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="i_load_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="1"/>
<pin id="120" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="121" class="1004" name="indvar_flatten7_load_load_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="1"/>
<pin id="123" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten7_load/2 "/>
</bind>
</comp>

<comp id="124" class="1004" name="trunc_ln176_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="32" slack="0"/>
<pin id="126" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln176/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="shl_ln6_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="11" slack="0"/>
<pin id="130" dir="0" index="1" bw="6" slack="0"/>
<pin id="131" dir="0" index="2" bw="1" slack="0"/>
<pin id="132" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln6/2 "/>
</bind>
</comp>

<comp id="136" class="1004" name="trunc_ln176_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="32" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln176_1/2 "/>
</bind>
</comp>

<comp id="140" class="1004" name="shl_ln176_1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="11" slack="0"/>
<pin id="142" dir="0" index="1" bw="8" slack="0"/>
<pin id="143" dir="0" index="2" bw="1" slack="0"/>
<pin id="144" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln176_1/2 "/>
</bind>
</comp>

<comp id="148" class="1004" name="sub_ln176_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="11" slack="0"/>
<pin id="150" dir="0" index="1" bw="11" slack="0"/>
<pin id="151" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln176/2 "/>
</bind>
</comp>

<comp id="154" class="1004" name="icmp_ln168_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="64" slack="0"/>
<pin id="156" dir="0" index="1" bw="64" slack="1"/>
<pin id="157" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln168/2 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln168_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="64" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168/2 "/>
</bind>
</comp>

<comp id="165" class="1004" name="j_2_load_load_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="1"/>
<pin id="167" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_2_load/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln168_2_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln168_2/2 "/>
</bind>
</comp>

<comp id="174" class="1004" name="icmp_ln177_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="0"/>
<pin id="176" dir="0" index="1" bw="32" slack="1"/>
<pin id="177" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln177/2 "/>
</bind>
</comp>

<comp id="179" class="1004" name="select_ln168_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="1" slack="0"/>
<pin id="181" dir="0" index="1" bw="32" slack="0"/>
<pin id="182" dir="0" index="2" bw="32" slack="0"/>
<pin id="183" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln168/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln176_2_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="32" slack="0"/>
<pin id="189" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln176_2/2 "/>
</bind>
</comp>

<comp id="191" class="1004" name="shl_ln176_mid1_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="11" slack="0"/>
<pin id="193" dir="0" index="1" bw="6" slack="0"/>
<pin id="194" dir="0" index="2" bw="1" slack="0"/>
<pin id="195" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln176_mid1/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="trunc_ln176_3_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="32" slack="0"/>
<pin id="201" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln176_3/2 "/>
</bind>
</comp>

<comp id="203" class="1004" name="shl_ln176_1_mid1_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="11" slack="0"/>
<pin id="205" dir="0" index="1" bw="8" slack="0"/>
<pin id="206" dir="0" index="2" bw="1" slack="0"/>
<pin id="207" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln176_1_mid1/2 "/>
</bind>
</comp>

<comp id="211" class="1004" name="sub_ln176_1_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="11" slack="0"/>
<pin id="213" dir="0" index="1" bw="11" slack="0"/>
<pin id="214" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln176_1/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="select_ln168_1_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="0"/>
<pin id="219" dir="0" index="1" bw="11" slack="0"/>
<pin id="220" dir="0" index="2" bw="11" slack="0"/>
<pin id="221" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln168_1/2 "/>
</bind>
</comp>

<comp id="225" class="1004" name="select_ln168_2_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="32" slack="0"/>
<pin id="228" dir="0" index="2" bw="32" slack="0"/>
<pin id="229" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln168_2/2 "/>
</bind>
</comp>

<comp id="233" class="1004" name="empty_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="32" slack="0"/>
<pin id="235" dir="1" index="1" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="trunc_ln674_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="32" slack="0"/>
<pin id="239" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="tmp_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="10" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="0"/>
<pin id="244" dir="0" index="2" bw="1" slack="0"/>
<pin id="245" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="zext_ln674_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="10" slack="0"/>
<pin id="251" dir="1" index="1" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln674/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="lshr_ln674_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="768" slack="1"/>
<pin id="255" dir="0" index="1" bw="10" slack="0"/>
<pin id="256" dir="1" index="2" bw="768" slack="0"/>
</pin_list>
<bind>
<opcode="lshr(21) " fcode="lshr"/>
<opset="lshr_ln674/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="trunc_ln674_2_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="768" slack="0"/>
<pin id="260" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln674_2/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="add_ln178_1_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="11" slack="1"/>
<pin id="265" dir="0" index="1" bw="11" slack="0"/>
<pin id="266" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178_1/2 "/>
</bind>
</comp>

<comp id="268" class="1004" name="add_ln178_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="11" slack="0"/>
<pin id="270" dir="0" index="1" bw="11" slack="0"/>
<pin id="271" dir="1" index="2" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln178/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="zext_ln178_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="11" slack="0"/>
<pin id="276" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln178/2 "/>
</bind>
</comp>

<comp id="279" class="1004" name="add_ln177_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="32" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln177/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="store_ln168_store_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="64" slack="0"/>
<pin id="287" dir="0" index="1" bw="64" slack="1"/>
<pin id="288" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="store_ln168_store_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="32" slack="0"/>
<pin id="292" dir="0" index="1" bw="32" slack="1"/>
<pin id="293" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln168/2 "/>
</bind>
</comp>

<comp id="295" class="1004" name="store_ln177_store_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="32" slack="0"/>
<pin id="297" dir="0" index="1" bw="32" slack="1"/>
<pin id="298" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln177/2 "/>
</bind>
</comp>

<comp id="300" class="1005" name="j_2_reg_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="32" slack="0"/>
<pin id="302" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="307" class="1005" name="i_5_reg_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="32" slack="0"/>
<pin id="309" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="i_5 "/>
</bind>
</comp>

<comp id="314" class="1005" name="indvar_flatten7_reg_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="64" slack="0"/>
<pin id="316" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten7 "/>
</bind>
</comp>

<comp id="321" class="1005" name="trunc_ln3_read_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="11" slack="1"/>
<pin id="323" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln3_read "/>
</bind>
</comp>

<comp id="326" class="1005" name="payload254_04_read_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="768" slack="1"/>
<pin id="328" dir="1" index="1" bw="768" slack="1"/>
</pin_list>
<bind>
<opset="payload254_04_read "/>
</bind>
</comp>

<comp id="331" class="1005" name="add_ln168_1_read_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="1"/>
<pin id="333" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add_ln168_1_read "/>
</bind>
</comp>

<comp id="336" class="1005" name="mul_ln166_1_read_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="64" slack="1"/>
<pin id="338" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln166_1_read "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="10" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="61"><net_src comp="10" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="10" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="70"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="71"><net_src comp="6" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="76"><net_src comp="22" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="4" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="82"><net_src comp="24" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="83"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="88"><net_src comp="26" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="89"><net_src comp="0" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="95"><net_src comp="8" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="96"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="102"><net_src comp="90" pin="3"/><net_sink comp="97" pin=0"/></net>

<net id="107"><net_src comp="28" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="112"><net_src comp="30" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="117"><net_src comp="30" pin="0"/><net_sink comp="113" pin=0"/></net>

<net id="127"><net_src comp="118" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="124" pin="1"/><net_sink comp="128" pin=1"/></net>

<net id="135"><net_src comp="34" pin="0"/><net_sink comp="128" pin=2"/></net>

<net id="139"><net_src comp="118" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="145"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="146"><net_src comp="136" pin="1"/><net_sink comp="140" pin=1"/></net>

<net id="147"><net_src comp="38" pin="0"/><net_sink comp="140" pin=2"/></net>

<net id="152"><net_src comp="128" pin="3"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="140" pin="3"/><net_sink comp="148" pin=1"/></net>

<net id="158"><net_src comp="121" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="163"><net_src comp="121" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="18" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="172"><net_src comp="118" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="10" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="178"><net_src comp="165" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="184"><net_src comp="174" pin="2"/><net_sink comp="179" pin=0"/></net>

<net id="185"><net_src comp="30" pin="0"/><net_sink comp="179" pin=1"/></net>

<net id="186"><net_src comp="165" pin="1"/><net_sink comp="179" pin=2"/></net>

<net id="190"><net_src comp="168" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="32" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=1"/></net>

<net id="198"><net_src comp="34" pin="0"/><net_sink comp="191" pin=2"/></net>

<net id="202"><net_src comp="168" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="208"><net_src comp="36" pin="0"/><net_sink comp="203" pin=0"/></net>

<net id="209"><net_src comp="199" pin="1"/><net_sink comp="203" pin=1"/></net>

<net id="210"><net_src comp="38" pin="0"/><net_sink comp="203" pin=2"/></net>

<net id="215"><net_src comp="191" pin="3"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="203" pin="3"/><net_sink comp="211" pin=1"/></net>

<net id="222"><net_src comp="174" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="223"><net_src comp="211" pin="2"/><net_sink comp="217" pin=1"/></net>

<net id="224"><net_src comp="148" pin="2"/><net_sink comp="217" pin=2"/></net>

<net id="230"><net_src comp="174" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="168" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="118" pin="1"/><net_sink comp="225" pin=2"/></net>

<net id="236"><net_src comp="179" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="179" pin="3"/><net_sink comp="237" pin=0"/></net>

<net id="246"><net_src comp="52" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="247"><net_src comp="237" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="248"><net_src comp="34" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="252"><net_src comp="241" pin="3"/><net_sink comp="249" pin=0"/></net>

<net id="257"><net_src comp="249" pin="1"/><net_sink comp="253" pin=1"/></net>

<net id="261"><net_src comp="253" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="262"><net_src comp="258" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="267"><net_src comp="233" pin="1"/><net_sink comp="263" pin=1"/></net>

<net id="272"><net_src comp="263" pin="2"/><net_sink comp="268" pin=0"/></net>

<net id="273"><net_src comp="217" pin="3"/><net_sink comp="268" pin=1"/></net>

<net id="277"><net_src comp="268" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="278"><net_src comp="274" pin="1"/><net_sink comp="90" pin=2"/></net>

<net id="283"><net_src comp="179" pin="3"/><net_sink comp="279" pin=0"/></net>

<net id="284"><net_src comp="10" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="289"><net_src comp="159" pin="2"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="225" pin="3"/><net_sink comp="290" pin=0"/></net>

<net id="299"><net_src comp="279" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="303"><net_src comp="54" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="304"><net_src comp="300" pin="1"/><net_sink comp="113" pin=1"/></net>

<net id="305"><net_src comp="300" pin="1"/><net_sink comp="165" pin=0"/></net>

<net id="306"><net_src comp="300" pin="1"/><net_sink comp="295" pin=1"/></net>

<net id="310"><net_src comp="58" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="311"><net_src comp="307" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="312"><net_src comp="307" pin="1"/><net_sink comp="118" pin=0"/></net>

<net id="313"><net_src comp="307" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="317"><net_src comp="62" pin="1"/><net_sink comp="314" pin=0"/></net>

<net id="318"><net_src comp="314" pin="1"/><net_sink comp="103" pin=1"/></net>

<net id="319"><net_src comp="314" pin="1"/><net_sink comp="121" pin=0"/></net>

<net id="320"><net_src comp="314" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="324"><net_src comp="66" pin="2"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="329"><net_src comp="72" pin="2"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="253" pin=0"/></net>

<net id="334"><net_src comp="78" pin="2"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="174" pin=1"/></net>

<net id="339"><net_src comp="84" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="154" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: iact_buffer | {2 }
 - Input state : 
	Port: ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 : mul_ln166_1 | {1 }
	Port: ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 : add_ln168_1 | {1 }
	Port: ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 : payload254_04 | {1 }
	Port: ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 : trunc_ln3 | {1 }
	Port: ReadFromMem_Pipeline_VITIS_LOOP_168_11_VITIS_LOOP_177_13 : iact_buffer | {}
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		trunc_ln176 : 1
		shl_ln6 : 2
		trunc_ln176_1 : 1
		shl_ln176_1 : 2
		sub_ln176 : 3
		icmp_ln168 : 1
		add_ln168 : 1
		br_ln168 : 2
		add_ln168_2 : 1
		icmp_ln177 : 1
		select_ln168 : 2
		trunc_ln176_2 : 2
		shl_ln176_mid1 : 3
		trunc_ln176_3 : 2
		shl_ln176_1_mid1 : 3
		sub_ln176_1 : 4
		select_ln168_1 : 5
		select_ln168_2 : 2
		empty : 3
		trunc_ln674 : 3
		tmp : 4
		zext_ln674 : 5
		lshr_ln674 : 6
		trunc_ln674_2 : 7
		add_ln178_1 : 4
		add_ln178 : 6
		zext_ln178 : 7
		iact_buffer_addr : 8
		store_ln178 : 9
		add_ln177 : 3
		store_ln168 : 2
		store_ln168 : 3
		store_ln177 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|   lshr   |       lshr_ln674_fu_253       |    0    |   2171  |
|----------|-------------------------------|---------|---------|
|          |        add_ln168_fu_159       |    0    |    71   |
|          |       add_ln168_2_fu_168      |    0    |    39   |
|    add   |       add_ln178_1_fu_263      |    0    |    17   |
|          |        add_ln178_fu_268       |    0    |    17   |
|          |        add_ln177_fu_279       |    0    |    39   |
|----------|-------------------------------|---------|---------|
|          |      select_ln168_fu_179      |    0    |    32   |
|  select  |     select_ln168_1_fu_217     |    0    |    11   |
|          |     select_ln168_2_fu_225     |    0    |    32   |
|----------|-------------------------------|---------|---------|
|   icmp   |       icmp_ln168_fu_154       |    0    |    29   |
|          |       icmp_ln177_fu_174       |    0    |    20   |
|----------|-------------------------------|---------|---------|
|    sub   |        sub_ln176_fu_148       |    0    |    18   |
|          |       sub_ln176_1_fu_211      |    0    |    18   |
|----------|-------------------------------|---------|---------|
|          |   trunc_ln3_read_read_fu_66   |    0    |    0    |
|   read   | payload254_04_read_read_fu_72 |    0    |    0    |
|          |  add_ln168_1_read_read_fu_78  |    0    |    0    |
|          |  mul_ln166_1_read_read_fu_84  |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |       trunc_ln176_fu_124      |    0    |    0    |
|          |      trunc_ln176_1_fu_136     |    0    |    0    |
|          |      trunc_ln176_2_fu_187     |    0    |    0    |
|   trunc  |      trunc_ln176_3_fu_199     |    0    |    0    |
|          |          empty_fu_233         |    0    |    0    |
|          |       trunc_ln674_fu_237      |    0    |    0    |
|          |      trunc_ln674_2_fu_258     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |         shl_ln6_fu_128        |    0    |    0    |
|          |       shl_ln176_1_fu_140      |    0    |    0    |
|bitconcatenate|     shl_ln176_mid1_fu_191     |    0    |    0    |
|          |    shl_ln176_1_mid1_fu_203    |    0    |    0    |
|          |           tmp_fu_241          |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |       zext_ln674_fu_249       |    0    |    0    |
|          |       zext_ln178_fu_274       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   2514  |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
| add_ln168_1_read_reg_331 |   32   |
|        i_5_reg_307       |   32   |
|  indvar_flatten7_reg_314 |   64   |
|        j_2_reg_300       |   32   |
| mul_ln166_1_read_reg_336 |   64   |
|payload254_04_read_reg_326|   768  |
|  trunc_ln3_read_reg_321  |   11   |
+--------------------------+--------+
|           Total          |  1003  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |  2514  |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |  1003  |    -   |
+-----------+--------+--------+
|   Total   |  1003  |  2514  |
+-----------+--------+--------+
