42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
42	 d:/latticemico8projects/lm8_tutor/platform1/soc/platform1_vhd.vhd
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
19	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/uart_core.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
24	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/txmitt.v
19	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/uart_core.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
22	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/rxcver.v
19	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/uart_core.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
20	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/uart_core/rtl/verilog/intface.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
10	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v
10	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v
10	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
10	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v
10	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v
10	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v
10	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v
10	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
10	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v
10	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_interrupt.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
16	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_top.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
13	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_idec.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
12	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_flow_cntl.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
11	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_io_cntl.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
14	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v
14	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v
14	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v
14	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v
14	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v
15	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_core.v
14	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v
14	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v
14	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v
14	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v
14	 D:/LatticeMico8Projects/lm8_tutor/platform1/soc/../components/lm8/rtl/verilog/lm8_alu.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
4	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/platform1.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
17	 d:/latticemico8projects/lm8_tutor/platform1/soc/../soc/../components/gpio/rtl/verilog/gpio.v
