use anyhow::{Result, bail};
use std::fs::{File, OpenOptions};
use std::io::{Read, Seek, SeekFrom, Write};

/// Nuvoton NCT5584D chip ID (upper 12 bits identify the family).
/// Lower nibble is a stepping/revision that may vary.
pub const NCT5584D_CHIP_ID: u16 = 0xD42A;

#[derive(Debug, Clone, Copy, PartialEq, Eq)]
pub enum FanHeader {
    Cpu,     // CPU_FAN (Bank 2)
    ChaFan1, // CHA_FAN1 (Bank 1)
    ChaFan2, // CHA_FAN2 (Bank 10 / 0x0A)
    ChaFan3, // CHA_FAN3 (Bank 3)
    Pump,    // AIO_PUMP (Bank 11 / 0x0B)
}

impl FanHeader {
    pub fn name(&self) -> &'static str {
        match self {
            FanHeader::Cpu => "CPU_FAN",
            FanHeader::ChaFan1 => "CHA_FAN1",
            FanHeader::ChaFan2 => "CHA_FAN2",
            FanHeader::ChaFan3 => "CHA_FAN3",
            FanHeader::Pump => "AIO_PUMP",
        }
    }

    pub fn bank(&self) -> u8 {
        match self {
            FanHeader::Cpu => 2,
            FanHeader::ChaFan1 => 1,
            FanHeader::ChaFan2 => 10,
            FanHeader::ChaFan3 => 3,
            FanHeader::Pump => 11,
        }
    }

    pub fn rpm_reg(&self) -> u8 {
        match self {
            FanHeader::ChaFan1 => 192, // 0xC0
            FanHeader::Cpu => 194,     // 0xC2
            FanHeader::ChaFan3 => 196, // 0xC4
            FanHeader::ChaFan2 => 202, // 0xCA
            FanHeader::Pump => 206,    // 0xCE
        }
    }

    pub fn all() -> &'static [FanHeader] {
        &[
            FanHeader::Cpu,
            FanHeader::ChaFan1,
            FanHeader::ChaFan2,
            FanHeader::ChaFan3,
            FanHeader::Pump,
        ]
    }
}

pub struct Backend {
    file: File,
}

impl Backend {
    pub fn new() -> Result<Self> {
        match OpenOptions::new().read(true).write(true).open("/dev/port") {
            Ok(file) => Ok(Self { file }),
            Err(e) => bail!(
                "Port I/O access failed: cannot open /dev/port ({e}). Root privileges (doas/su) required."
            ),
        }
    }

    pub fn read_byte(&mut self, port: u16) -> Result<u8> {
        self.file.seek(SeekFrom::Start(port as u64))?;
        let mut buf = [0u8; 1];
        self.file.read_exact(&mut buf)?;
        Ok(buf[0])
    }

    pub fn write_byte(&mut self, port: u16, val: u8) -> Result<()> {
        self.file.seek(SeekFrom::Start(port as u64))?;
        self.file.write_all(&[val])?;
        Ok(())
    }
}

pub struct SuperIo {
    backend: Backend,
    pub reg_port: u16,
    pub val_port: u16,
    pub hwm_index_port: u16,
    pub hwm_data_port: u16,
    pub chip_id: u16,
}

impl SuperIo {
    pub fn open() -> Result<Self> {
        let mut backend = Backend::new()?;

        // Probing 0x4E/0x4F then 0x2E/0x2F
        let port_candidates = [(0x4Eu16, 0x4Fu16), (0x2Eu16, 0x2Fu16)];
        let mut selected = None;

        for (reg, val) in port_candidates {
            if let Ok(id) = Self::read_chip_id(&mut backend, reg, val) {
                if id != 0 && id != 0xFFFF {
                    selected = Some((reg, val, id));
                    break;
                }
            }
        }

        let (reg_port, val_port, chip_id) = match selected {
            Some(s) => s,
            None => {
                bail!(
                    "Super I/O chip not detected at ports 0x4E or 0x2E (read returned 0xFFFF / no response). Ensure kernel allows port I/O."
                );
            }
        };

        // Verify this is a Nuvoton NCT5584D (or close family member).
        // Upper 12 bits identify the chip family; lower nibble is a revision stepping.
        if (chip_id >> 4) != (NCT5584D_CHIP_ID >> 4) {
            bail!(
                "Unsupported Super I/O chip detected (ID: 0x{:04X}). \
                 colorctl requires a Nuvoton NCT5584D (ID: 0x{:04X}). \
                 Running on an incompatible chip could corrupt hardware registers.",
                chip_id,
                NCT5584D_CHIP_ID
            );
        }

        // Disable IO space lock
        Self::disable_io_space_lock(&mut backend, reg_port, val_port)?;

        // Query Hardware Monitor (HWM) Base Address from Logical Device 0x0B
        backend.write_byte(reg_port, 0x87)?;
        backend.write_byte(reg_port, 0x87)?;
        backend.write_byte(reg_port, 0x07)?; // Select Logical Device Number
        backend.write_byte(val_port, 0x0B)?; // LDN 11 (Hardware Monitor)
        backend.write_byte(reg_port, 0x60)?; // Base Address MSB

        let base_hi = backend.read_byte(val_port)?;
        backend.write_byte(reg_port, 0x61)?; // Base Address LSB

        let base_lo = backend.read_byte(val_port)?;
        backend.write_byte(reg_port, 0xAA)?; // Exit config mode

        let hwm_base = ((base_hi as u16) << 8) | (base_lo as u16);
        if hwm_base == 0 || hwm_base == 0xFFFF {
            bail!(
                "Failed to read Hardware Monitor base address from Super I/O LDN 0x0B (got 0x{:04X})",
                hwm_base
            );
        }

        let hwm_index_port = hwm_base + 5;
        let hwm_data_port = hwm_base + 6;

        Ok(Self {
            backend,
            reg_port,
            val_port,
            hwm_index_port,
            hwm_data_port,
            chip_id,
        })
    }

    fn read_chip_id(backend: &mut Backend, reg_port: u16, val_port: u16) -> Result<u16> {
        backend.write_byte(reg_port, 0x87)?;
        backend.write_byte(reg_port, 0x87)?;
        backend.write_byte(reg_port, 0x20)?;

        let hi = backend.read_byte(val_port)?;
        backend.write_byte(reg_port, 0x21)?;

        let lo = backend.read_byte(val_port)?;
        backend.write_byte(reg_port, 0xAA)?;

        Ok(((hi as u16) << 8) | (lo as u16))
    }

    fn disable_io_space_lock(backend: &mut Backend, reg_port: u16, val_port: u16) -> Result<()> {
        backend.write_byte(reg_port, 0x87)?;
        backend.write_byte(reg_port, 0x87)?;
        backend.write_byte(reg_port, 0x28)?;

        let val = backend.read_byte(val_port)?;
        if (val & 0x10) != 0 {
            backend.write_byte(val_port, val & !0x10)?;
        }

        backend.write_byte(reg_port, 0xAA)?;
        Ok(())
    }

    pub fn set_bank(&mut self, bank: u8) -> Result<()> {
        self.backend.write_byte(self.hwm_index_port, 0x4E)?;
        let cur = self.backend.read_byte(self.hwm_data_port)?;
        self.backend
            .write_byte(self.hwm_data_port, (cur & 0xF0) | (bank & 0x0F))?;
        Ok(())
    }

    pub fn read_hwm_reg(&mut self, bank: u8, reg: u8) -> Result<u8> {
        self.set_bank(bank)?;
        self.backend.write_byte(self.hwm_index_port, reg)?;
        self.backend.read_byte(self.hwm_data_port)
    }

    pub fn write_hwm_reg(&mut self, bank: u8, reg: u8, val: u8) -> Result<()> {
        self.set_bank(bank)?;
        self.backend.write_byte(self.hwm_index_port, reg)?;
        self.backend.write_byte(self.hwm_data_port, val)?;
        Ok(())
    }

    pub fn get_fan_rpm(&mut self, header: FanHeader) -> Result<u16> {
        let base_reg = header.rpm_reg();
        let hi = self.read_hwm_reg(4, base_reg)?;
        let lo = self.read_hwm_reg(4, base_reg + 1)?;
        let rpm = ((hi as u16) << 8) | (lo as u16);
        if rpm >= 50000 { Ok(0) } else { Ok(rpm) }
    }

    pub fn get_temperature(&mut self) -> Result<u8> {
        let temp = self.read_hwm_reg(1, 0x50)?;
        if temp >= 150 { Ok(0) } else { Ok(temp) }
    }

    pub fn set_fan_speed_pwm(&mut self, header: FanHeader, pwm: u8) -> Result<()> {
        let bank = header.bank();
        // Register 2: 0x00 = Manual Mode
        self.write_hwm_reg(bank, 0x02, 0x00)?;
        // Register 9: PWM duty (0..255)
        self.write_hwm_reg(bank, 0x09, pwm)?;
        Ok(())
    }

    pub fn set_fan_curve(&mut self, header: FanHeader, points: &[(u8, u8); 4]) -> Result<()> {
        let bank = header.bank();

        // Configure SmartFan mode according to NCT5584D_Service.cs:
        self.write_hwm_reg(bank, 0x66, 0xAA)?; // 170
        self.write_hwm_reg(bank, 0x03, 0x01)?;
        self.write_hwm_reg(bank, 0x04, 0x01)?;
        self.write_hwm_reg(bank, 0x02, 0x40)?; // 64 (SmartFan mode)

        // 4 Temperature points (°C): registers 0x21, 0x22, 0x23, 0x24 (33, 34, 35, 36)
        for (i, (temp_c, _)) in points.iter().enumerate() {
            self.write_hwm_reg(bank, 0x21 + (i as u8), *temp_c)?;
        }

        // 4 PWM points (0..255): registers 0x27, 0x28, 0x29, 0x2A (39, 40, 41, 42)
        for (i, (_, pwm)) in points.iter().enumerate() {
            self.write_hwm_reg(bank, 0x27 + (i as u8), *pwm)?;
        }

        Ok(())
    }
}
