#! /usr/bin/vvp
:ivl_version "12.0 (stable)" "(v12_0-dirty)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
:vpi_module "/usr/lib/ivl/v2009.vpi";
S_0x561adee5c5d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x561adee78c90 .scope module, "heap_tb" "heap_tb" 3 3;
 .timescale -9 -12;
v0x561adee9ff40_0 .var "clk", 0 0;
v0x561adeea0000_0 .var "data_in", 7 0;
v0x561adeea00a0_0 .net "data_out", 7 0, v0x561adee5a8c0_0;  1 drivers
v0x561adeea0140_0 .net "empty", 0 0, v0x561adee9f000_0;  1 drivers
v0x561adeea01e0_0 .net "full", 0 0, v0x561adee9f0c0_0;  1 drivers
v0x561adeea02d0_0 .var/i "i", 31 0;
v0x561adeea0370_0 .var "pop", 0 0;
v0x561adeea0410_0 .var "push", 0 0;
v0x561adeea04e0_0 .var "rst_n", 0 0;
S_0x561adee315d0 .scope task, "pop_element" "pop_element" 3 82, 3 82 0, S_0x561adee78c90;
 .timescale -9 -12;
E_0x561adee6d060 .event negedge, v0x561adee5b490_0;
TD_heap_tb.pop_element ;
    %wait E_0x561adee6d060;
    %vpi_call/w 3 85 "$display", "Popping element" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561adeea0370_0, 0, 1;
    %wait E_0x561adee6d060;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561adeea0370_0, 0, 1;
    %fork TD_heap_tb.wait_for_idle, S_0x561adee9fdb0;
    %join;
    %end;
S_0x561adee31780 .scope task, "push_element" "push_element" 3 69, 3 69 0, S_0x561adee78c90;
 .timescale -9 -12;
v0x561adee5c4f0_0 .var "value", 7 0;
TD_heap_tb.push_element ;
    %wait E_0x561adee6d060;
    %vpi_call/w 3 72 "$display", "Pushing element %d", v0x561adee5c4f0_0 {0 0 0};
    %load/vec4 v0x561adee5c4f0_0;
    %store/vec4 v0x561adeea0000_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561adeea0410_0, 0, 1;
    %wait E_0x561adee6d060;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561adeea0410_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561adeea0000_0, 0, 8;
    %fork TD_heap_tb.wait_for_idle, S_0x561adee9fdb0;
    %join;
    %end;
S_0x561adee9e990 .scope module, "uut" "heap" 3 18, 4 1 0, S_0x561adee78c90;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 1 "push";
    .port_info 3 /INPUT 1 "pop";
    .port_info 4 /INPUT 8 "data_in";
    .port_info 5 /OUTPUT 8 "data_out";
    .port_info 6 /OUTPUT 1 "empty";
    .port_info 7 /OUTPUT 1 "full";
P_0x561adee9eb70 .param/l "HEAPIFY_DOWN" 1 4 29, C4<00100>;
P_0x561adee9ebb0 .param/l "HEAPIFY_UP" 1 4 28, C4<00011>;
P_0x561adee9ebf0 .param/l "IDLE" 1 4 25, C4<00000>;
P_0x561adee9ec30 .param/l "POP" 1 4 27, C4<00010>;
P_0x561adee9ec70 .param/l "PUSH" 1 4 26, C4<00001>;
v0x561adee5b490_0 .net "clk", 0 0, v0x561adee9ff40_0;  1 drivers
v0x561adee5bee0_0 .net "data_in", 7 0, v0x561adeea0000_0;  1 drivers
v0x561adee5a8c0_0 .var "data_out", 7 0;
v0x561adee9f000_0 .var "empty", 0 0;
v0x561adee9f0c0_0 .var "full", 0 0;
v0x561adee9f1d0 .array "heap_array", 15 0, 7 0;
v0x561adee9f290_0 .var "heap_size", 4 0;
v0x561adee9f370_0 .var "i", 4 0;
v0x561adee9f450_0 .var "idx", 4 0;
v0x561adee9f530_0 .var "largest_idx", 4 0;
v0x561adee9f610_0 .var "left_idx", 4 0;
v0x561adee9f6f0_0 .var "parent_idx", 4 0;
v0x561adee9f7d0_0 .net "pop", 0 0, v0x561adeea0370_0;  1 drivers
v0x561adee9f890_0 .net "push", 0 0, v0x561adeea0410_0;  1 drivers
v0x561adee9f950_0 .var "right_idx", 4 0;
v0x561adee9fa30_0 .net "rst_n", 0 0, v0x561adeea04e0_0;  1 drivers
v0x561adee9faf0_0 .var "state", 4 0;
v0x561adee9fbd0_0 .var "temp", 7 0;
E_0x561adee31e30/0 .event negedge, v0x561adee9fa30_0;
E_0x561adee31e30/1 .event posedge, v0x561adee5b490_0;
E_0x561adee31e30 .event/or E_0x561adee31e30/0, E_0x561adee31e30/1;
S_0x561adee9fdb0 .scope task, "wait_for_idle" "wait_for_idle" 3 93, 3 93 0, S_0x561adee78c90;
 .timescale -9 -12;
TD_heap_tb.wait_for_idle ;
T_2.0 ;
    %load/vec4 v0x561adee9faf0_0;
    %cmpi/ne 0, 0, 5;
    %jmp/0xz T_2.1, 4;
    %wait E_0x561adee6d060;
    %jmp T_2.0;
T_2.1 ;
    %vpi_call/w 3 98 "$display", "Heap is idle" {0 0 0};
    %end;
    .scope S_0x561adee9e990;
T_3 ;
    %wait E_0x561adee31e30;
    %load/vec4 v0x561adee9fa30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561adee9f290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561adee9f000_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561adee9f0c0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561adee9faf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x561adee9f370_0, 0, 5;
T_3.2 ;
    %load/vec4 v0x561adee9f370_0;
    %pad/u 32;
    %cmpi/u 16, 0, 32;
    %jmp/0xz T_3.3, 5;
    %pushi/vec4 0, 0, 8;
    %load/vec4 v0x561adee9f370_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561adee9f1d0, 0, 4;
    %load/vec4 v0x561adee9f370_0;
    %addi 1, 0, 5;
    %store/vec4 v0x561adee9f370_0, 0, 5;
    %jmp T_3.2;
T_3.3 ;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v0x561adee9faf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %jmp T_3.7;
T_3.4 ;
    %load/vec4 v0x561adee9f890_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.10, 9;
    %load/vec4 v0x561adee9f0c0_0;
    %nor/r;
    %and;
T_3.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.8, 8;
    %vpi_call/w 4 44 "$display", "Pushing value %d", v0x561adee5bee0_0 {0 0 0};
    %load/vec4 v0x561adee9f290_0;
    %addi 1, 0, 5;
    %assign/vec4 v0x561adee9f290_0, 0;
    %load/vec4 v0x561adee5bee0_0;
    %load/vec4 v0x561adee9f290_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561adee9f1d0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561adee9f000_0, 0;
    %load/vec4 v0x561adee9f290_0;
    %cmpi/e 15, 0, 5;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561adee9f0c0_0, 0;
    %jmp T_3.12;
T_3.11 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561adee9f0c0_0, 0;
T_3.12 ;
    %pushi/vec4 3, 0, 5;
    %assign/vec4 v0x561adee9faf0_0, 0;
    %load/vec4 v0x561adee9f290_0;
    %assign/vec4 v0x561adee9f450_0, 0;
    %jmp T_3.9;
T_3.8 ;
    %load/vec4 v0x561adee9f7d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.15, 9;
    %load/vec4 v0x561adee9f000_0;
    %nor/r;
    %and;
T_3.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.13, 8;
    %vpi_call/w 4 55 "$display", "Popping value %d", &A<v0x561adee9f1d0, 0> {0 0 0};
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x561adee9f1d0, 4;
    %assign/vec4 v0x561adee5a8c0_0, 0;
    %load/vec4 v0x561adee9f290_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %load/vec4a v0x561adee9f1d0, 4;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x561adee9f1d0, 0, 4;
    %load/vec4 v0x561adee9f290_0;
    %subi 1, 0, 5;
    %assign/vec4 v0x561adee9f290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561adee9f0c0_0, 0;
    %load/vec4 v0x561adee9f290_0;
    %cmpi/e 0, 0, 5;
    %jmp/0xz  T_3.16, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x561adee9f000_0, 0;
    %jmp T_3.17;
T_3.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x561adee9f000_0, 0;
T_3.17 ;
    %pushi/vec4 4, 0, 5;
    %assign/vec4 v0x561adee9faf0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561adee9f450_0, 0;
T_3.13 ;
T_3.9 ;
    %jmp T_3.7;
T_3.5 ;
    %load/vec4 v0x561adee9f450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 5;
    %store/vec4 v0x561adee9f6f0_0, 0, 5;
    %load/vec4 v0x561adee9f450_0;
    %pad/u 32;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_get/vec4 5;
    %jmp/0 T_3.20, 5;
    %load/vec4 v0x561adee9f6f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561adee9f1d0, 4;
    %load/vec4 v0x561adee9f450_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561adee9f1d0, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.20;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.18, 8;
    %load/vec4 v0x561adee9f450_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561adee9f1d0, 4;
    %load/vec4 v0x561adee9f6f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561adee9f1d0, 4;
    %vpi_call/w 4 72 "$display", "Heapify up: swapping %d and %d", S<1,vec4,u8>, S<0,vec4,u8> {2 0 0};
    %load/vec4 v0x561adee9f450_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561adee9f1d0, 4;
    %store/vec4 v0x561adee9fbd0_0, 0, 8;
    %load/vec4 v0x561adee9f6f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561adee9f1d0, 4;
    %load/vec4 v0x561adee9f450_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x561adee9f1d0, 4, 0;
    %load/vec4 v0x561adee9fbd0_0;
    %load/vec4 v0x561adee9f6f0_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x561adee9f1d0, 4, 0;
    %load/vec4 v0x561adee9f6f0_0;
    %store/vec4 v0x561adee9f450_0, 0, 5;
    %jmp T_3.19;
T_3.18 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561adee9faf0_0, 0;
T_3.19 ;
    %jmp T_3.7;
T_3.6 ;
    %load/vec4 v0x561adee9f450_0;
    %muli 2, 0, 5;
    %addi 1, 0, 5;
    %store/vec4 v0x561adee9f610_0, 0, 5;
    %load/vec4 v0x561adee9f450_0;
    %muli 2, 0, 5;
    %addi 2, 0, 5;
    %store/vec4 v0x561adee9f950_0, 0, 5;
    %load/vec4 v0x561adee9f450_0;
    %store/vec4 v0x561adee9f530_0, 0, 5;
    %load/vec4 v0x561adee9f610_0;
    %load/vec4 v0x561adee9f290_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_3.23, 5;
    %load/vec4 v0x561adee9f530_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561adee9f1d0, 4;
    %load/vec4 v0x561adee9f610_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561adee9f1d0, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.23;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.21, 8;
    %load/vec4 v0x561adee9f610_0;
    %store/vec4 v0x561adee9f530_0, 0, 5;
T_3.21 ;
    %load/vec4 v0x561adee9f950_0;
    %load/vec4 v0x561adee9f290_0;
    %cmp/u;
    %flag_get/vec4 5;
    %jmp/0 T_3.26, 5;
    %load/vec4 v0x561adee9f530_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561adee9f1d0, 4;
    %load/vec4 v0x561adee9f950_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561adee9f1d0, 4;
    %cmp/u;
    %flag_get/vec4 5;
    %and;
T_3.26;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.24, 8;
    %load/vec4 v0x561adee9f950_0;
    %store/vec4 v0x561adee9f530_0, 0, 5;
T_3.24 ;
    %load/vec4 v0x561adee9f530_0;
    %load/vec4 v0x561adee9f450_0;
    %cmp/ne;
    %jmp/0xz  T_3.27, 4;
    %load/vec4 v0x561adee9f450_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561adee9f1d0, 4;
    %load/vec4 v0x561adee9f530_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561adee9f1d0, 4;
    %vpi_call/w 4 93 "$display", "Heapify down: swapping %d and %d", S<1,vec4,u8>, S<0,vec4,u8> {2 0 0};
    %load/vec4 v0x561adee9f450_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561adee9f1d0, 4;
    %store/vec4 v0x561adee9fbd0_0, 0, 8;
    %load/vec4 v0x561adee9f530_0;
    %pad/u 6;
    %ix/vec4 4;
    %load/vec4a v0x561adee9f1d0, 4;
    %load/vec4 v0x561adee9f450_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x561adee9f1d0, 4, 0;
    %load/vec4 v0x561adee9fbd0_0;
    %load/vec4 v0x561adee9f530_0;
    %pad/u 6;
    %ix/vec4 4;
    %store/vec4a v0x561adee9f1d0, 4, 0;
    %load/vec4 v0x561adee9f530_0;
    %store/vec4 v0x561adee9f450_0, 0, 5;
    %jmp T_3.28;
T_3.27 ;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v0x561adee9faf0_0, 0;
T_3.28 ;
    %jmp T_3.7;
T_3.7 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x561adee78c90;
T_4 ;
    %delay 5000, 0;
    %load/vec4 v0x561adee9ff40_0;
    %inv;
    %store/vec4 v0x561adee9ff40_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x561adee78c90;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561adee9ff40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561adeea04e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561adeea0410_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x561adeea0370_0, 0, 1;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x561adeea0000_0, 0, 8;
    %vpi_call/w 3 41 "$dumpfile", "heap_tb.vcd" {0 0 0};
    %vpi_call/w 3 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x561adee78c90 {0 0 0};
    %vpi_call/w 3 45 "$display", "Starting simulation" {0 0 0};
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x561adeea04e0_0, 0, 1;
    %vpi_call/w 3 50 "$display", "Applying reset" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561adeea02d0_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x561adeea02d0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.1, 5;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pushi/vec4 256, 0, 32;
    %mod/s;
    %pad/s 8;
    %store/vec4 v0x561adee5c4f0_0, 0, 8;
    %fork TD_heap_tb.push_element, S_0x561adee31780;
    %join;
    %load/vec4 v0x561adeea02d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561adeea02d0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x561adeea02d0_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x561adeea02d0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_5.3, 5;
    %fork TD_heap_tb.pop_element, S_0x561adee315d0;
    %join;
    %load/vec4 v0x561adeea02d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x561adeea02d0_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %delay 10000, 0;
    %vpi_call/w 3 64 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "larger_heap_tb.v";
    "larger_heap.v";
