// Seed: 3434071526
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  input wire id_13;
  inout wire id_12;
  inout wire id_11;
  inout wire id_10;
  input wire id_9;
  inout wire id_8;
  output wire id_7;
  assign module_1.id_2 = 0;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 #(
    parameter id_1 = 32'd36,
    parameter id_6 = 32'd76
) (
    input wand id_0,
    input wire _id_1,
    input tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    input wor id_5,
    input wire _id_6,
    output tri1 id_7
);
  assign id_7 = -1;
  supply1 id_9;
  module_0 modCall_1 (
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9,
      id_9
  );
  assign id_9 = 1;
  wire id_10;
  ;
  wire id_11;
  wire [-1 : {  id_1  ,  id_6  }] id_12;
  logic id_13;
  ;
endmodule
