============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/eg4s20/TD 5.6.2/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     W1030
   Run Date =   Mon Apr 29 11:07:00 2024

   Run on =     LMZS
============================================================
RUN-1002 : start command "open_project m0soc.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/al_ip/SDRAM.v
HDL-1007 : analyze verilog file ../../../rtl/al_ip/clk_gen.v
HDL-1007 : undeclared symbol 'open', assumed default net type 'wire' in ../../../rtl/al_ip/clk_gen.v(92)
HDL-1007 : analyze verilog file ../../../rtl/al_ip/fifo_data.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/AHBISPSYS.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask4.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/conv_mask6.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/demosaic.v
HDL-1007 : undeclared symbol 'out_en', assumed default net type 'wire' in ../../../rtl/AHBISPSYS/demosaic.v(160)
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/fifo.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/gamma_rom.v
HDL-1007 : analyze verilog file ../../../rtl/AHBISPSYS/slidingWindow_5X5.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'clk_200m', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(92)
HDL-1007 : undeclared symbol 'row', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(113)
HDL-1007 : undeclared symbol 'GPIO_PSEL', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(573)
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/ahb/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_ahb_to_apb.v
HDL-1007 : analyze verilog file ../../../rtl/apb/cmsdk_apb_slave_mux.v
HDL-1007 : analyze verilog file ../../../rtl/apb_gpio/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sd_reader.v
HDL-5007 WARNING: redeclaration of ANSI port 'done' is not allowed in ../../../rtl/apb_sdcard/sd_reader.v(66)
HDL-5007 WARNING: identifier 'bcnt' is used before its declaration in ../../../rtl/apb_sdcard/sd_reader.v(156)
HDL-1007 : analyze verilog file ../../../rtl/apb_sdcard/sdcmd_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/apb_sdcard.v
HDL-1007 : analyze verilog file ../../../rtl/apb_vga/vga_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_a_ref.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_arbit.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_init.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_read.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/ctrl/sdram_write.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/fifo_ctrl.v
HDL-1007 : analyze verilog file ../../../rtl/sdram/sdram_top.v
RUN-1001 : Project manager successfully analyzed 35 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/m0soc_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import timing constraints
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/m0soc_gate.db" in  1.384608s wall, 0.703125s user + 0.046875s system = 0.750000s CPU (54.2%)

RUN-1004 : used memory is 299 MB, reserved memory is 276 MB, peak memory is 305 MB
RUN-1002 : start command "read_sdc -ip fifo_data ../../../rtl/al_ip/fifo_data.tcl"
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75509820030976"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4209067950080"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_ports clkw"
RUN-1002 : start command "get_nets  clkw  "
RUN-1002 : start command "get_clocks -nowarn -of nets 4196183048192"
RUN-1002 : start command "get_ports clkr"
RUN-1002 : start command "get_nets  clkr  "
RUN-1002 : start command "get_clocks -nowarn -of nets 75509820030976"
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_property -nowarn -max PERIOD "
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs rd_to_wr_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_max_delay -from  -to  999.70000000000005 -datapath_only"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/primary_addr_gray_reg[*]"
RUN-1002 : start command "get_regs wr_to_rd_cross_inst/sync_r1[*]"
RUN-1002 : start command "set_false_path -from  -to  -hold 999.70000000000005"
USR-1002 : set_false_path -help -setup -hold -from <list> -rise_from <list> -fall_from <list> -to <list> -rise_to <list> -fall_to <list> -through <list>
RUN-1002 : start command "config_chipwatcher ../../ahb.cwc -dir "
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : ChipWatcher: import watcher inst auto_chipwatcher_0 completed, there are 4 view nodes, 34 trigger nets, 34 data nets.
KIT-1004 : Chipwatcher code = 1011101000011111
RUN-1002 : start command "compile_watcher"
RUN-1002 : start command "read_verilog -no_sch -dir D:/eg4s20/TD 5.6.2/cw/ -file m0soc_watcherInst.sv -lib cw -top CW_TOP_WRAPPER"
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_det.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\bus_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\cwc_top.sv
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\detect_non_bus.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\register.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\tap.v
HDL-1007 : analyze verilog file D:/eg4s20/TD 5.6.2/cw\trigger.sv
HDL-1007 : analyze verilog file m0soc_watcherInst.sv
HDL-1007 : elaborate module CW_TOP_WRAPPER in m0soc_watcherInst.sv(1)
HDL-1007 : elaborate module cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\cwc_top.sv(21)
HDL-1007 : elaborate module cwc_cfg_int(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\cwc_cfg_int.v(21)
HDL-1007 : elaborate module register(CTRL_REG_LEN=106) in D:/eg4s20/TD 5.6.2/cw\register.v(21)
HDL-1007 : elaborate module tap in D:/eg4s20/TD 5.6.2/cw\tap.v(21)
HDL-1007 : elaborate module trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\trigger.sv(21)
HDL-1007 : elaborate module bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000}) in D:/eg4s20/TD 5.6.2/cw\bus_top.sv(22)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb01) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module bus_det(BUS_WIDTH=32'sb010000) in D:/eg4s20/TD 5.6.2/cw\bus_det.v(21)
HDL-1007 : elaborate module emb_ctrl in D:/eg4s20/TD 5.6.2/cw\emb_ctrl.v(21)
HDL-1200 : Current top model is CW_TOP_WRAPPER
HDL-1100 : Inferred 0 RAMs.
RUN-1002 : start command "force_keep -a auto_chipwatcher_0_logicbram"
RUN-1002 : start command "optimize_rtl -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
SYN-1012 : SanityCheck: Model "CortexM0_SoC"
SYN-1012 : SanityCheck: Model "CW_TOP_WRAPPER"
SYN-1012 : SanityCheck: Model "cwc_top(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "cwc_cfg_int(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "register(CTRL_REG_LEN=106)"
SYN-1012 : SanityCheck: Model "tap"
SYN-1012 : SanityCheck: Model "trigger(BUS_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_top(BUS_NODE_NUM=4,BUS_DIN_NUM=34,BUS_CTRL_NUM=84,BUS_WIDTH='{32'sb01,32'sb010000,32'sb01,32'sb010000},BUS_DIN_POS='{32'sb0,32'sb01,32'sb010001,32'sb010010},BUS_CTRL_POS='{32'sb0,32'sb0110,32'sb0101010,32'sb0110000})"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb01)"
SYN-1012 : SanityCheck: Model "bus_det(BUS_WIDTH=32'sb010000)"
SYN-1012 : SanityCheck: Model "emb_ctrl"
SYN-1011 : Flatten model CortexM0_SoC
SYN-1032 : 26297/18 useful/useless nets, 15339/10 useful/useless insts
SYN-1016 : Merged 27 instances.
SYN-1032 : 26023/4 useful/useless nets, 15731/4 useful/useless insts
SYN-1014 : Optimize round 1
SYN-1032 : 26007/16 useful/useless nets, 15719/12 useful/useless insts
SYN-1021 : Optimized 2 onehot mux instances.
SYN-1020 : Optimized 1 distributor mux.
SYN-1019 : Optimized 2 mux instances.
SYN-1015 : Optimize round 1, 375 better
SYN-1014 : Optimize round 2
SYN-1032 : 25744/30 useful/useless nets, 15456/32 useful/useless insts
SYN-1015 : Optimize round 2, 64 better
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
RUN-1003 : finish command "optimize_rtl -no_sch" in  1.339936s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (74.6%)

RUN-1004 : used memory is 311 MB, reserved memory is 286 MB, peak memory is 313 MB
RUN-1002 : start command "optimize_gate -no_sch"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Gate Property
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :          Parameters         |  Settings  |  Default Values  |  Note  
RUN-1001 : ------------------------------------------------------------------
RUN-1001 :         cascade_dsp         |    off     |       off        |        
RUN-1001 :         cascade_eram        |    off     |       off        |        
RUN-1001 :        gate_sim_model       |    off     |       off        |        
RUN-1001 :        map_sim_model        |    off     |       off        |        
RUN-1001 :         map_strategy        |     1      |        1         |        
RUN-1001 :           opt_area          |   medium   |      medium      |        
RUN-1001 :          opt_timing         |    auto    |       auto       |        
RUN-1001 :         pack_effort         |   medium   |      medium      |        
RUN-1001 :      pack_lslice_ripple     |     on     |        on        |        
RUN-1001 :   pack_lslice_ripple_ratio  |    0.5     |       0.5        |        
RUN-1001 :        pack_seq_in_io       |    auto    |       auto       |        
RUN-1001 :        ph1_mux_ratio        |    1.0     |       1.0        |        
RUN-1001 :            report           |  standard  |     standard     |        
RUN-1001 :           retiming          |    off     |       off        |        
RUN-1001 : ------------------------------------------------------------------
SYN-2001 : Map 46 IOs to PADs
RUN-1002 : start command "update_pll_param -module CortexM0_SoC"
SYN-2501 : Processed 0 LOGIC_BUF instances.
SYN-2512 : LOGIC BRAM "auto_chipwatcher_0_logicbram"
SYN-2571 : Optimize after map_dsp, round 1
SYN-2571 : Optimize after map_dsp, round 1, 0 better
SYN-1001 : Throwback 3 control mux instances
SYN-2501 : Optimize round 1
SYN-1016 : Merged 32 instances.
SYN-2501 : Optimize round 1, 66 better
SYN-2501 : Optimize round 2
SYN-2501 : Optimize round 2, 0 better
SYN-2501 : Map 14 macro adder
SYN-1019 : Optimized 9 mux instances.
SYN-1016 : Merged 10 instances.
SYN-1032 : 26191/2 useful/useless nets, 15906/1 useful/useless insts
RUN-1002 : start command "start_timer -prepack"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 84752, tnet num: 17743, tinst num: 15905, tnode num: 98653, tedge num: 137874.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17743 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
SYN-3001 : Running gate level optimization.
SYN-2581 : Mapping with K=5, #lut = 207 (3.48), #lev = 7 (1.85)
SYN-2551 : Post LUT mapping optimization.
SYN-2581 : Mapping with K=5, #lut = 204 (3.53), #lev = 7 (1.84)
SYN-3001 : Logic optimization runtime opt =   0.02 sec, map =   0.00 sec
SYN-3001 : Mapper mapped 477 instances into 204 LUTs, name keeping = 75%.
SYN-1001 : Packing model "CortexM0_SoC" ...
SYN-4010 : Pack lib has 58 rtl pack models with 25 top pack blocks
SYN-1014 : Optimize round 1
SYN-1015 : Optimize round 1, 0 better
SYN-4002 : Packing 342 DFF/LATCH to SEQ ...
SYN-4009 : Pack 8 carry chain into lslice
SYN-4007 : Packing 108 adder to BLE ...
SYN-4008 : Packed 108 adder and 0 SEQ to BLE.
SYN-4007 : Packing 0 gate4 to BLE ...
SYN-4008 : Packed 0 gate4 and 0 SEQ to BLE.
SYN-4012 : Packed 0 FxMUX
RUN-1003 : finish command "optimize_gate -no_sch" in  2.417390s wall, 1.281250s user + 0.015625s system = 1.296875s CPU (53.6%)

RUN-1004 : used memory is 331 MB, reserved memory is 317 MB, peak memory is 449 MB
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
KIT-1004 : Compile Chipwatcher: Clear obsolete physical data.
RUN-1003 : finish command "compile_watcher" in  3.906271s wall, 2.343750s user + 0.046875s system = 2.390625s CPU (61.2%)

RUN-1004 : used memory is 331 MB, reserved memory is 318 MB, peak memory is 449 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 18 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
SYN-5055 WARNING: The kept net cmsdk_apb_slave_mux/PSEL0_n will be merged to another kept net VGA_PSEL
SYN-5055 WARNING: The kept net U_APB_VGA_CONTROL/PSEL will be merged to another kept net VGA_PSEL
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[5] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[15] will be merged to another kept net isp_out_data[15]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[4] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[14] will be merged to another kept net isp_out_data[14]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[3] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[13] will be merged to another kept net isp_out_data[13]
SYN-5055 WARNING: The kept net ISP/u_gamma/r_data_out[2] will be merged to another kept net isp_out_data[12]
SYN-5055 WARNING: The kept net sdram_top_inst/wr_fifo_wr_data[12] will be merged to another kept net isp_out_data[12]
SYN-5055 Similar messages will be suppressed.
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-1032 : 25462/1 useful/useless nets, 15170/0 useful/useless insts
SYN-4016 : Net clk_gen_inst/clk0_out driven by BUFG (0 clock/control pins, 1 other pins).
SYN-4016 : Net config_inst_syn_10 driven by BUFG (231 clock/control pins, 0 other pins).
SYN-4027 : Net sd_reader/clk is clkc1 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net sdram_top_inst/fifo_ctrl_inst/sys_clk is clkc2 of pll clk_gen_inst/pll_inst.
SYN-4027 : Net clk_148m_vga_dup_1 is clkc3 of pll clk_gen_inst/pll_inst.
SYN-4019 : Net clk_dup_7 is refclk of pll clk_gen_inst/pll_inst.
SYN-4020 : Net clk_dup_7 is fbclk of pll clk_gen_inst/pll_inst.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_148m_vga_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_7 as clock net
SYN-4025 : Tag rtl::Net clk_gen_inst/clk0_out as clock net
SYN-4025 : Tag rtl::Net config_inst_syn_10 as clock net
SYN-4025 : Tag rtl::Net sd_reader/clk as clock net
SYN-4025 : Tag rtl::Net sdram_top_inst/fifo_ctrl_inst/sys_clk as clock net
SYN-4026 : Tagged 7 rtl::Net as clock net
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 15170 instances
RUN-0007 : 9103 luts, 2994 seqs, 1949 mslices, 994 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 25462 nets
RUN-1001 : 14776 nets have 2 pins
RUN-1001 : 9304 nets have [3 - 5] pins
RUN-1001 : 798 nets have [6 - 10] pins
RUN-1001 : 283 nets have [11 - 20] pins
RUN-1001 : 227 nets have [21 - 99] pins
RUN-1001 : 74 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     228     
RUN-1001 :   No   |  No   |  Yes  |    1363     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     771     
RUN-1001 :   Yes  |  No   |  Yes  |     600     
RUN-1001 :   Yes  |  Yes  |  No   |     32      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :    6    |  53   |     12     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 69
PHY-3001 : Initial placement ...
PHY-3001 : design contains 15168 instances, 9103 luts, 2994 seqs, 2943 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-0007 : Cell area utilization is 76%
PHY-3001 : Start timing update ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83173, tnet num: 17012, tinst num: 15168, tnode num: 96777, tedge num: 136150.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
TMR-2503 : Start to update net delay, extr mode = 2.
TMR-2504 : Update delay of 17012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 2.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.266305s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (48.1%)

PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 3.45302e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 15168.
PHY-3001 : Level 1 #clusters 2197.
PHY-3001 : End clustering;  0.120440s wall, 0.093750s user + 0.000000s system = 0.093750s CPU (77.8%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 76%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 1.22398e+06, overlap = 796.219
PHY-3002 : Step(2): len = 1.07413e+06, overlap = 926.75
PHY-3002 : Step(3): len = 738373, overlap = 1218.72
PHY-3002 : Step(4): len = 637406, overlap = 1327.91
PHY-3002 : Step(5): len = 501505, overlap = 1469.12
PHY-3002 : Step(6): len = 425336, overlap = 1581.44
PHY-3002 : Step(7): len = 345161, overlap = 1680.5
PHY-3002 : Step(8): len = 292323, overlap = 1733.03
PHY-3002 : Step(9): len = 245574, overlap = 1803.88
PHY-3002 : Step(10): len = 216477, overlap = 1841.03
PHY-3002 : Step(11): len = 193107, overlap = 1874.06
PHY-3002 : Step(12): len = 173794, overlap = 1907.94
PHY-3002 : Step(13): len = 160162, overlap = 1925.28
PHY-3002 : Step(14): len = 152226, overlap = 1930.22
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 2.91853e-07
PHY-3002 : Step(15): len = 162514, overlap = 1904.84
PHY-3002 : Step(16): len = 192639, overlap = 1806.12
PHY-3002 : Step(17): len = 171675, overlap = 1761.22
PHY-3002 : Step(18): len = 169462, overlap = 1755.12
PHY-3002 : Step(19): len = 150539, overlap = 1773.03
PHY-3002 : Step(20): len = 148658, overlap = 1798.66
PHY-3002 : Step(21): len = 137402, overlap = 1815.56
PHY-3002 : Step(22): len = 135948, overlap = 1811.12
PHY-3002 : Step(23): len = 130027, overlap = 1831.09
PHY-3002 : Step(24): len = 129733, overlap = 1807.78
PHY-3002 : Step(25): len = 126267, overlap = 1802.56
PHY-3002 : Step(26): len = 126978, overlap = 1812.34
PHY-3002 : Step(27): len = 124582, overlap = 1808.97
PHY-3002 : Step(28): len = 125081, overlap = 1795.72
PHY-3002 : Step(29): len = 123211, overlap = 1787.25
PHY-3002 : Step(30): len = 125182, overlap = 1793.78
PHY-3002 : Step(31): len = 123919, overlap = 1794.34
PHY-3002 : Step(32): len = 124716, overlap = 1787.31
PHY-3002 : Step(33): len = 122717, overlap = 1790.78
PHY-3002 : Step(34): len = 123283, overlap = 1792.5
PHY-3002 : Step(35): len = 121112, overlap = 1798.09
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 5.83705e-07
PHY-3002 : Step(36): len = 132576, overlap = 1734.94
PHY-3002 : Step(37): len = 147480, overlap = 1627.47
PHY-3002 : Step(38): len = 150737, overlap = 1622.19
PHY-3002 : Step(39): len = 153950, overlap = 1598.78
PHY-3002 : Step(40): len = 152205, overlap = 1546.12
PHY-3002 : Step(41): len = 153349, overlap = 1534.34
PHY-3002 : Step(42): len = 150599, overlap = 1551.19
PHY-3002 : Step(43): len = 150654, overlap = 1576.97
PHY-3002 : Step(44): len = 148238, overlap = 1607.94
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.16741e-06
PHY-3002 : Step(45): len = 161873, overlap = 1513.88
PHY-3002 : Step(46): len = 173348, overlap = 1479.75
PHY-3002 : Step(47): len = 174185, overlap = 1495.12
PHY-3002 : Step(48): len = 176656, overlap = 1461.62
PHY-3002 : Step(49): len = 174806, overlap = 1464.75
PHY-3002 : Step(50): len = 175228, overlap = 1466.84
PHY-3002 : Step(51): len = 173310, overlap = 1440.16
PHY-3002 : Step(52): len = 173423, overlap = 1438.38
PHY-3002 : Step(53): len = 170652, overlap = 1463.34
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 2.33482e-06
PHY-3002 : Step(54): len = 186860, overlap = 1418.78
PHY-3002 : Step(55): len = 197439, overlap = 1445.31
PHY-3002 : Step(56): len = 199927, overlap = 1453.19
PHY-3002 : Step(57): len = 202329, overlap = 1451.22
PHY-3002 : Step(58): len = 201646, overlap = 1428.62
PHY-3002 : Step(59): len = 202051, overlap = 1389.16
PHY-3002 : Step(60): len = 198574, overlap = 1363.75
PHY-3002 : Step(61): len = 197623, overlap = 1348.19
PHY-3002 : Step(62): len = 196700, overlap = 1361.47
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 4.66964e-06
PHY-3002 : Step(63): len = 209746, overlap = 1353.09
PHY-3002 : Step(64): len = 217666, overlap = 1383.75
PHY-3002 : Step(65): len = 220182, overlap = 1378.06
PHY-3002 : Step(66): len = 223013, overlap = 1373.31
PHY-3002 : Step(67): len = 225251, overlap = 1365.69
PHY-3002 : Step(68): len = 228367, overlap = 1368.66
PHY-3002 : Step(69): len = 225933, overlap = 1352.47
PHY-3002 : Step(70): len = 225056, overlap = 1360.06
PHY-3002 : Step(71): len = 223639, overlap = 1341.25
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 9.33929e-06
PHY-3002 : Step(72): len = 236795, overlap = 1279.41
PHY-3002 : Step(73): len = 246252, overlap = 1196.03
PHY-3002 : Step(74): len = 251293, overlap = 1161.75
PHY-3002 : Step(75): len = 257268, overlap = 1132.84
PHY-3002 : Step(76): len = 264393, overlap = 1060.12
PHY-3002 : Step(77): len = 268826, overlap = 1025.5
PHY-3002 : Step(78): len = 265490, overlap = 1017.78
PHY-3002 : Step(79): len = 265307, overlap = 1007.91
PHY-3002 : Step(80): len = 263844, overlap = 1008.47
PHY-3002 : Step(81): len = 264737, overlap = 1023.03
PHY-3002 : Step(82): len = 262808, overlap = 1028.44
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 1.86786e-05
PHY-3002 : Step(83): len = 279683, overlap = 973.062
PHY-3002 : Step(84): len = 290669, overlap = 939.5
PHY-3002 : Step(85): len = 296234, overlap = 869.562
PHY-3002 : Step(86): len = 298196, overlap = 836.625
PHY-3002 : Step(87): len = 300248, overlap = 853.125
PHY-3002 : Step(88): len = 302513, overlap = 845.375
PHY-3002 : Step(89): len = 302170, overlap = 831.062
PHY-3002 : Step(90): len = 303992, overlap = 804.344
PHY-3002 : Step(91): len = 303474, overlap = 790.406
PHY-3002 : Step(92): len = 303606, overlap = 804.969
PHY-3002 : Step(93): len = 301549, overlap = 817.719
PHY-3002 : Step(94): len = 301687, overlap = 800.25
PHY-3002 : Step(95): len = 301742, overlap = 816.812
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 3.73571e-05
PHY-3002 : Step(96): len = 315329, overlap = 808.375
PHY-3002 : Step(97): len = 323896, overlap = 792.281
PHY-3002 : Step(98): len = 326131, overlap = 762.75
PHY-3002 : Step(99): len = 327827, overlap = 757.594
PHY-3002 : Step(100): len = 329205, overlap = 768.906
PHY-3002 : Step(101): len = 330207, overlap = 759.125
PHY-3002 : Step(102): len = 329761, overlap = 738.5
PHY-3002 : Step(103): len = 329957, overlap = 715.438
PHY-3002 : Step(104): len = 330217, overlap = 730.938
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 7.30018e-05
PHY-3002 : Step(105): len = 341113, overlap = 702.688
PHY-3002 : Step(106): len = 347321, overlap = 698.25
PHY-3002 : Step(107): len = 349458, overlap = 682.812
PHY-3002 : Step(108): len = 350415, overlap = 645.188
PHY-3002 : Step(109): len = 351490, overlap = 641.219
PHY-3002 : Step(110): len = 352859, overlap = 633.5
PHY-3002 : Step(111): len = 353113, overlap = 626.531
PHY-3002 : Step(112): len = 354119, overlap = 603.531
PHY-3002 : Step(113): len = 355455, overlap = 593.875
PHY-3002 : Step(114): len = 356561, overlap = 568.5
PHY-3002 : Step(115): len = 356432, overlap = 584.188
PHY-3002 : Step(116): len = 356550, overlap = 570.656
PHY-3002 : Step(117): len = 356607, overlap = 583.781
PHY-3002 : Step(118): len = 356784, overlap = 588.25
PHY-3002 : Step(119): len = 356819, overlap = 583.406
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.00014383
PHY-3002 : Step(120): len = 363294, overlap = 603.031
PHY-3002 : Step(121): len = 369077, overlap = 598.062
PHY-3002 : Step(122): len = 372078, overlap = 578.188
PHY-3002 : Step(123): len = 373726, overlap = 572.906
PHY-3002 : Step(124): len = 374428, overlap = 565.688
PHY-3002 : Step(125): len = 375192, overlap = 551.344
PHY-3002 : Step(126): len = 376052, overlap = 559.969
PHY-3002 : Step(127): len = 377565, overlap = 557.094
PHY-3002 : Step(128): len = 378740, overlap = 541.469
PHY-3002 : Step(129): len = 379638, overlap = 537.25
PHY-3002 : Step(130): len = 379479, overlap = 538.375
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000282612
PHY-3002 : Step(131): len = 382615, overlap = 540.031
PHY-3002 : Step(132): len = 385136, overlap = 548.312
PHY-3002 : Step(133): len = 386771, overlap = 535.844
PHY-3002 : Step(134): len = 388243, overlap = 525.969
PHY-3002 : Step(135): len = 389730, overlap = 528.031
PHY-3002 : Step(136): len = 390966, overlap = 520.344
PHY-3002 : Step(137): len = 391480, overlap = 518.531
PHY-3001 : :::12::: Try harder cell spreading with beta_ = 0.000469464
PHY-3002 : Step(138): len = 393203, overlap = 514.531
PHY-3002 : Step(139): len = 394638, overlap = 509.25
PHY-3002 : Step(140): len = 395640, overlap = 515.844
PHY-3002 : Step(141): len = 397253, overlap = 512.125
PHY-3002 : Step(142): len = 398736, overlap = 508.438
PHY-3002 : Step(143): len = 399892, overlap = 516
PHY-3002 : Step(144): len = 399850, overlap = 507.469
PHY-3002 : Step(145): len = 400263, overlap = 499.25
PHY-3002 : Step(146): len = 401433, overlap = 493
PHY-3002 : Step(147): len = 402072, overlap = 489.938
PHY-3002 : Step(148): len = 401746, overlap = 493.094
PHY-3002 : Step(149): len = 401750, overlap = 491.5
PHY-3002 : Step(150): len = 402451, overlap = 494.781
PHY-3002 : Step(151): len = 402618, overlap = 499.688
PHY-3002 : Step(152): len = 401927, overlap = 498.156
PHY-3001 : :::13::: Try harder cell spreading with beta_ = 0.000759868
PHY-3002 : Step(153): len = 403302, overlap = 494.031
PHY-3002 : Step(154): len = 404653, overlap = 490.188
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.013614s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/25462.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 588120, over cnt = 1794(5%), over = 14708, worst = 230
PHY-1001 : End global iterations;  0.432633s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (28.9%)

PHY-1001 : Congestion index: top1 = 124.09, top5 = 88.90, top10 = 72.33, top15 = 62.21.
PHY-3001 : End congestion estimation;  0.637960s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (29.4%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.385553s wall, 0.218750s user + 0.000000s system = 0.218750s CPU (56.7%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 5.74076e-05
PHY-3002 : Step(155): len = 458854, overlap = 471.906
PHY-3002 : Step(156): len = 455926, overlap = 456.906
PHY-3002 : Step(157): len = 448456, overlap = 416.156
PHY-3002 : Step(158): len = 437682, overlap = 388.594
PHY-3002 : Step(159): len = 435157, overlap = 372.938
PHY-3002 : Step(160): len = 428100, overlap = 369.031
PHY-3002 : Step(161): len = 421465, overlap = 357.75
PHY-3002 : Step(162): len = 422271, overlap = 349.219
PHY-3002 : Step(163): len = 414708, overlap = 342.812
PHY-3002 : Step(164): len = 414708, overlap = 342.812
PHY-3002 : Step(165): len = 411376, overlap = 346
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000114815
PHY-3002 : Step(166): len = 417152, overlap = 338.375
PHY-3002 : Step(167): len = 417152, overlap = 338.375
PHY-3002 : Step(168): len = 417159, overlap = 339.688
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000194436
PHY-3002 : Step(169): len = 431444, overlap = 325.906
PHY-3002 : Step(170): len = 436369, overlap = 326.344
PHY-3002 : Step(171): len = 442169, overlap = 321.469
PHY-3002 : Step(172): len = 446486, overlap = 306.438
PHY-3002 : Step(173): len = 448352, overlap = 308.781
PHY-3002 : Step(174): len = 445991, overlap = 302.062
PHY-3002 : Step(175): len = 445353, overlap = 301.5
PHY-3002 : Step(176): len = 445005, overlap = 301.406
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000388871
PHY-3002 : Step(177): len = 446297, overlap = 302.156
PHY-3002 : Step(178): len = 448986, overlap = 303.094
PHY-3002 : Step(179): len = 452632, overlap = 302.969
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 81%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 238/25462.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 578512, over cnt = 2364(6%), over = 16465, worst = 125
PHY-1001 : End global iterations;  0.544901s wall, 0.328125s user + 0.000000s system = 0.328125s CPU (60.2%)

PHY-1001 : Congestion index: top1 = 105.26, top5 = 80.23, top10 = 68.83, top15 = 61.43.
PHY-3001 : End congestion estimation;  0.818379s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (63.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.397430s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (27.5%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 2.86429e-05
PHY-3002 : Step(180): len = 452106, overlap = 780.219
PHY-3002 : Step(181): len = 455371, overlap = 725.656
PHY-3002 : Step(182): len = 452812, overlap = 623.594
PHY-3002 : Step(183): len = 451118, overlap = 569.594
PHY-3002 : Step(184): len = 450340, overlap = 525.5
PHY-3002 : Step(185): len = 439536, overlap = 509.75
PHY-3002 : Step(186): len = 437398, overlap = 510.188
PHY-3002 : Step(187): len = 431863, overlap = 503.375
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 5.72857e-05
PHY-3002 : Step(188): len = 431741, overlap = 486.781
PHY-3002 : Step(189): len = 432586, overlap = 478.906
PHY-3002 : Step(190): len = 433868, overlap = 457.281
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000114571
PHY-3002 : Step(191): len = 442543, overlap = 406.125
PHY-3002 : Step(192): len = 445128, overlap = 400.562
PHY-3002 : Step(193): len = 454079, overlap = 367.625
PHY-3002 : Step(194): len = 447579, overlap = 352.438
PHY-3002 : Step(195): len = 446419, overlap = 352.281
PHY-3002 : Step(196): len = 441932, overlap = 348.875
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000212238
PHY-3002 : Step(197): len = 446051, overlap = 344.25
PHY-3002 : Step(198): len = 448832, overlap = 331.656
PHY-3002 : Step(199): len = 451263, overlap = 325.219
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000415287
PHY-3002 : Step(200): len = 451746, overlap = 320.438
PHY-3002 : Step(201): len = 454127, overlap = 324.344
PHY-3002 : Step(202): len = 459688, overlap = 310.156
PHY-3002 : Step(203): len = 463303, overlap = 301.031
PHY-3002 : Step(204): len = 463938, overlap = 306.906
PHY-3002 : Step(205): len = 463606, overlap = 299.562
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.000830573
PHY-3002 : Step(206): len = 464197, overlap = 301.5
PHY-3002 : Step(207): len = 464719, overlap = 301.281
PHY-3002 : Step(208): len = 465816, overlap = 301.156
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 83173, tnet num: 17012, tinst num: 15168, tnode num: 96777, tedge num: 136150.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.040199s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (49.6%)

RUN-1004 : used memory is 547 MB, reserved memory is 528 MB, peak memory is 587 MB
OPT-1001 : Total overflow 879.38 peak overflow 6.50
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 633/25462.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 644336, over cnt = 2968(8%), over = 15672, worst = 58
PHY-1001 : End global iterations;  0.673927s wall, 0.375000s user + 0.000000s system = 0.375000s CPU (55.6%)

PHY-1001 : Congestion index: top1 = 80.00, top5 = 64.29, top10 = 57.20, top15 = 52.71.
PHY-1001 : End incremental global routing;  0.879543s wall, 0.515625s user + 0.000000s system = 0.515625s CPU (58.6%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 17012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.445934s wall, 0.187500s user + 0.000000s system = 0.187500s CPU (42.0%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  1.630927s wall, 0.906250s user + 0.000000s system = 0.906250s CPU (55.6%)

OPT-1001 : Current memory(MB): used = 566, reserve = 547, peak = 587.
OPT-1001 : Start global optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 17043/25462.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 644336, over cnt = 2968(8%), over = 15672, worst = 58
PHY-1002 : len = 761464, over cnt = 2693(7%), over = 8927, worst = 58
PHY-1002 : len = 868104, over cnt = 1465(4%), over = 3439, worst = 40
PHY-1002 : len = 922104, over cnt = 545(1%), over = 1165, worst = 24
PHY-1002 : len = 955864, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.564064s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (80.9%)

PHY-1001 : Congestion index: top1 = 65.56, top5 = 57.76, top10 = 53.68, top15 = 50.91.
OPT-1001 : End congestion update;  1.804387s wall, 1.375000s user + 0.031250s system = 1.406250s CPU (77.9%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 17012 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.398475s wall, 0.265625s user + 0.000000s system = 0.265625s CPU (66.7%)

OPT-0007 : Start: WNS 999170 TNS 0 NUM_FEPS 0
OPT-1001 : End global optimization;  2.202978s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (75.9%)

OPT-1001 : Current memory(MB): used = 573, reserve = 555, peak = 587.
OPT-1001 : End physical optimization;  5.019159s wall, 3.093750s user + 0.031250s system = 3.125000s CPU (62.3%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 9103 LUT to BLE ...
SYN-4008 : Packed 9103 LUT and 1332 SEQ to BLE.
SYN-4003 : Packing 1662 remaining SEQ's ...
SYN-4005 : Packed 1422 SEQ with LUT/SLICE
SYN-4006 : 6459 single LUT's are left
SYN-4006 : 240 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 9343/12726 primitive instances ...
PHY-3001 : End packing;  0.647873s wall, 0.296875s user + 0.015625s system = 0.312500s CPU (48.2%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8019 instances
RUN-1001 : 3945 mslices, 3944 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24396 nets
RUN-1001 : 13543 nets have 2 pins
RUN-1001 : 9376 nets have [3 - 5] pins
RUN-1001 : 880 nets have [6 - 10] pins
RUN-1001 : 297 nets have [11 - 20] pins
RUN-1001 : 231 nets have [21 - 99] pins
RUN-1001 : 69 nets have 100+ pins
PHY-3001 : design contains 8017 instances, 7889 slices, 886 macros(2943 instances: 1949 mslices 994 lslices)
PHY-3001 : Cell area utilization is 84%
PHY-3001 : After packing: Len = 482468, Over = 428.5
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 84%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 12530/24396.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 899712, over cnt = 2039(5%), over = 3354, worst = 9
PHY-1002 : len = 901200, over cnt = 1543(4%), over = 2210, worst = 7
PHY-1002 : len = 915048, over cnt = 701(1%), over = 916, worst = 5
PHY-1002 : len = 931016, over cnt = 180(0%), over = 200, worst = 3
PHY-1002 : len = 939136, over cnt = 13(0%), over = 15, worst = 2
PHY-1001 : End global iterations;  1.384568s wall, 0.562500s user + 0.000000s system = 0.562500s CPU (40.6%)

PHY-1001 : Congestion index: top1 = 64.48, top5 = 56.49, top10 = 52.79, top15 = 50.08.
PHY-3001 : End congestion estimation;  1.704632s wall, 0.703125s user + 0.000000s system = 0.703125s CPU (41.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79861, tnet num: 15946, tinst num: 8017, tnode num: 91135, tedge num: 133489.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.267124s wall, 0.578125s user + 0.000000s system = 0.578125s CPU (45.6%)

RUN-1004 : used memory is 605 MB, reserved memory is 590 MB, peak memory is 605 MB
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15946 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  1.737370s wall, 0.796875s user + 0.000000s system = 0.796875s CPU (45.9%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 1.60851e-05
PHY-3002 : Step(209): len = 468231, overlap = 431.75
PHY-3002 : Step(210): len = 464125, overlap = 445.75
PHY-3002 : Step(211): len = 456789, overlap = 463
PHY-3002 : Step(212): len = 454040, overlap = 468
PHY-3002 : Step(213): len = 447891, overlap = 488.25
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 3.21703e-05
PHY-3002 : Step(214): len = 450907, overlap = 478
PHY-3002 : Step(215): len = 452626, overlap = 475.75
PHY-3002 : Step(216): len = 458071, overlap = 469.75
PHY-3002 : Step(217): len = 458666, overlap = 466
PHY-3002 : Step(218): len = 458666, overlap = 466
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 6.43406e-05
PHY-3002 : Step(219): len = 472938, overlap = 443.5
PHY-3002 : Step(220): len = 480212, overlap = 425.75
PHY-3002 : Step(221): len = 485723, overlap = 423
PHY-3002 : Step(222): len = 488583, overlap = 417.5
PHY-3002 : Step(223): len = 489600, overlap = 413.75
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000128681
PHY-3002 : Step(224): len = 495180, overlap = 408.25
PHY-3002 : Step(225): len = 500280, overlap = 394.25
PHY-3002 : Step(226): len = 510612, overlap = 381.5
PHY-3002 : Step(227): len = 511642, overlap = 374.5
PHY-3002 : Step(228): len = 509939, overlap = 377
PHY-3002 : Step(229): len = 509082, overlap = 377.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000233718
PHY-3002 : Step(230): len = 516544, overlap = 372.5
PHY-3002 : Step(231): len = 526442, overlap = 366
PHY-3002 : Step(232): len = 534333, overlap = 363
PHY-3002 : Step(233): len = 536684, overlap = 352.25
PHY-3002 : Step(234): len = 537713, overlap = 353.5
PHY-3002 : Step(235): len = 538594, overlap = 352
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.529048s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (3.0%)

PHY-3001 : Trial Legalized: Len = 675003
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 83%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 419/24396.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 904688, over cnt = 3597(10%), over = 6554, worst = 8
PHY-1002 : len = 934232, over cnt = 2232(6%), over = 3319, worst = 7
PHY-1002 : len = 960816, over cnt = 879(2%), over = 1270, worst = 7
PHY-1002 : len = 977408, over cnt = 156(0%), over = 203, worst = 5
PHY-1002 : len = 982160, over cnt = 21(0%), over = 30, worst = 3
PHY-1001 : End global iterations;  2.482317s wall, 1.468750s user + 0.015625s system = 1.484375s CPU (59.8%)

PHY-1001 : Congestion index: top1 = 59.46, top5 = 54.30, top10 = 51.14, top15 = 48.93.
PHY-3001 : End congestion estimation;  2.832374s wall, 1.546875s user + 0.015625s system = 1.562500s CPU (55.2%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : Update timing in global mode ...
TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15946 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-3001 : End timing update;  0.482558s wall, 0.234375s user + 0.000000s system = 0.234375s CPU (48.6%)

PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0.000104847
PHY-3002 : Step(236): len = 596060, overlap = 142
PHY-3002 : Step(237): len = 566596, overlap = 194.25
PHY-3002 : Step(238): len = 554331, overlap = 206.75
PHY-3002 : Step(239): len = 548924, overlap = 217.75
PHY-3002 : Step(240): len = 541484, overlap = 222.5
PHY-3002 : Step(241): len = 539194, overlap = 220.75
PHY-3002 : Step(242): len = 537444, overlap = 219.5
PHY-3002 : Step(243): len = 537130, overlap = 217.5
PHY-3002 : Step(244): len = 536639, overlap = 216.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.000209695
PHY-3002 : Step(245): len = 545159, overlap = 214
PHY-3002 : Step(246): len = 554059, overlap = 204.5
PHY-3002 : Step(247): len = 556614, overlap = 199.5
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000407291
PHY-3002 : Step(248): len = 562872, overlap = 196.25
PHY-3002 : Step(249): len = 576924, overlap = 191
PHY-3002 : Step(250): len = 581245, overlap = 186.75
PHY-3002 : Step(251): len = 582273, overlap = 183.75
PHY-3002 : Step(252): len = 584336, overlap = 183.25
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.028086s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (55.6%)

PHY-3001 : Legalized: Len = 645821, Over = 0
PHY-3001 : Spreading special nets. 70 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.050587s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (30.9%)

PHY-3001 : 119 instances has been re-located, deltaX = 48, deltaY = 86, maxDist = 3.
PHY-3001 : Final: Len = 648605, Over = 0
OPT-1001 : Start physical optimization ...
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79861, tnet num: 15946, tinst num: 8017, tnode num: 91135, tedge num: 133489.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.380935s wall, 0.515625s user + 0.015625s system = 0.531250s CPU (38.5%)

RUN-1004 : used memory is 602 MB, reserved memory is 591 MB, peak memory is 638 MB
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3614/24396.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 900480, over cnt = 3407(9%), over = 5817, worst = 8
PHY-1002 : len = 924640, over cnt = 2000(5%), over = 2783, worst = 6
PHY-1002 : len = 947016, over cnt = 676(1%), over = 893, worst = 6
PHY-1002 : len = 954632, over cnt = 341(0%), over = 445, worst = 5
PHY-1002 : len = 963616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.419834s wall, 1.421875s user + 0.000000s system = 1.421875s CPU (58.8%)

PHY-1001 : Congestion index: top1 = 59.29, top5 = 53.46, top10 = 50.35, top15 = 48.35.
PHY-1001 : End incremental global routing;  2.745037s wall, 1.562500s user + 0.000000s system = 1.562500s CPU (56.9%)

TMR-2503 : Start to update net delay, extr mode = 5.
TMR-2504 : Update delay of 15946 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 5.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.494396s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (25.3%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  3.589317s wall, 1.937500s user + 0.000000s system = 1.937500s CPU (54.0%)

OPT-1001 : Current memory(MB): used = 619, reserve = 607, peak = 638.
OPT-1001 : Start path based optimization ...
OPT-1001 : Start congestion update ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14915/24396.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 963616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.132334s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (59.0%)

PHY-1001 : Congestion index: top1 = 59.29, top5 = 53.46, top10 = 50.35, top15 = 48.35.
OPT-1001 : End congestion update;  0.454624s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (24.1%)

OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15946 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.350444s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (49.0%)

OPT-0007 : Start: WNS 998945 TNS 0 NUM_FEPS 0
OPT-1001 : End path based optimization;  0.805240s wall, 0.281250s user + 0.000000s system = 0.281250s CPU (34.9%)

OPT-1001 : Current memory(MB): used = 624, reserve = 612, peak = 638.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15946 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.331730s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (51.8%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 14915/24396.
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 963616, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.138781s wall, 0.062500s user + 0.000000s system = 0.062500s CPU (45.0%)

PHY-1001 : Congestion index: top1 = 59.29, top5 = 53.46, top10 = 50.35, top15 = 48.35.
OPT-1001 : Update timing in Manhattan mode
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15946 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
OPT-1001 : End timing update;  0.350481s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (35.7%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 998945 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 58.758621
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  7.065210s wall, 3.265625s user + 0.015625s system = 3.281250s CPU (46.4%)

RUN-1003 : finish command "place" in  32.786041s wall, 13.468750s user + 0.453125s system = 13.921875s CPU (42.5%)

RUN-1004 : used memory is 584 MB, reserved memory is 568 MB, peak memory is 638 MB
RUN-1002 : start command "export_db m0soc_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_place.db" in  1.373292s wall, 1.015625s user + 0.000000s system = 1.015625s CPU (74.0%)

RUN-1004 : used memory is 585 MB, reserved memory is 570 MB, peak memory is 641 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/eg4s20/TD 5.6.2/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 18 thread(s)
RUN-1001 : There are total 8019 instances
RUN-1001 : 3945 mslices, 3944 lslices, 101 pads, 20 brams, 3 dsps
RUN-1001 : There are total 24396 nets
RUN-1001 : 13543 nets have 2 pins
RUN-1001 : 9376 nets have [3 - 5] pins
RUN-1001 : 880 nets have [6 - 10] pins
RUN-1001 : 297 nets have [11 - 20] pins
RUN-1001 : 231 nets have [21 - 99] pins
RUN-1001 : 69 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79861, tnet num: 15946, tinst num: 8017, tnode num: 91135, tedge num: 133489.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.254641s wall, 0.656250s user + 0.000000s system = 0.656250s CPU (52.3%)

RUN-1004 : used memory is 580 MB, reserved memory is 565 MB, peak memory is 641 MB
PHY-1001 : 3945 mslices, 3944 lslices, 101 pads, 20 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 15946 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 18 thread ...
PHY-1002 : len = 873344, over cnt = 3585(10%), over = 6529, worst = 8
PHY-1002 : len = 902736, over cnt = 2184(6%), over = 3333, worst = 7
PHY-1002 : len = 931792, over cnt = 764(2%), over = 1062, worst = 6
PHY-1002 : len = 946944, over cnt = 134(0%), over = 215, worst = 4
PHY-1002 : len = 951040, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.325561s wall, 1.703125s user + 0.000000s system = 1.703125s CPU (73.2%)

PHY-1001 : Congestion index: top1 = 58.88, top5 = 52.76, top10 = 49.74, top15 = 47.67.
PHY-1001 : End global routing;  2.654247s wall, 1.875000s user + 0.000000s system = 1.875000s CPU (70.6%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 632, reserve = 618, peak = 641.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Generate nets ...
PHY-1001 : net SWCLK_dup_1 will be routed on clock mesh
PHY-1001 : net clk_dup_7 will be routed on clock mesh
PHY-1001 : net clk_148m_vga_dup_1 will be routed on clock mesh
PHY-1001 : clock net clk_gen_inst/clk0_out will be merged with clock clk_gen_inst/clk0_buf
PHY-1001 : net sd_reader/clk will be routed on clock mesh
PHY-1001 : net sdram_top_inst/fifo_ctrl_inst/sys_clk will be routed on clock mesh
PHY-1001 : clock net config_inst_syn_10 will be merged with clock config_inst_syn_9
PHY-1001 : Current memory(MB): used = 910, reserve = 900, peak = 910.
PHY-1001 : End build detailed router design. 3.034111s wall, 1.781250s user + 0.031250s system = 1.812500s CPU (59.7%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 165208, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.597641s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (46.9%)

PHY-1001 : Current memory(MB): used = 945, reserve = 937, peak = 945.
PHY-1001 : End phase 1; 1.603249s wall, 0.734375s user + 0.015625s system = 0.750000s CPU (46.8%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 29% nets.
PHY-1001 : Routed 34% nets.
PHY-1001 : Routed 41% nets.
PHY-1001 : Routed 50% nets.
PHY-1001 : Routed 63% nets.
PHY-1022 : len = 2.94534e+06, over cnt = 3017(0%), over = 3046, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 955, reserve = 945, peak = 955.
PHY-1001 : End initial routed; 28.616361s wall, 18.671875s user + 0.171875s system = 18.843750s CPU (65.8%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15379(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.538    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.092172s wall, 0.875000s user + 0.015625s system = 0.890625s CPU (42.6%)

PHY-1001 : Current memory(MB): used = 971, reserve = 962, peak = 971.
PHY-1001 : End phase 2; 30.708631s wall, 19.546875s user + 0.187500s system = 19.734375s CPU (64.3%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Optimize timing.....
PHY-1022 : len = 2.94534e+06, over cnt = 3017(0%), over = 3046, worst = 2, crit = 0
PHY-1001 : End optimize timing; 0.076124s wall, 0.031250s user + 0.000000s system = 0.031250s CPU (41.1%)

PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 2.84481e+06, over cnt = 1493(0%), over = 1504, worst = 2, crit = 0
PHY-1001 : End DR Iter 1; 2.455564s wall, 2.500000s user + 0.000000s system = 2.500000s CPU (101.8%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 2.82247e+06, over cnt = 596(0%), over = 597, worst = 2, crit = 0
PHY-1001 : End DR Iter 2; 1.064764s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (101.3%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 2.82288e+06, over cnt = 145(0%), over = 145, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.729527s wall, 0.421875s user + 0.000000s system = 0.421875s CPU (57.8%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 2.82394e+06, over cnt = 47(0%), over = 47, worst = 1, crit = 0
PHY-1001 : End DR Iter 4; 0.372569s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (41.9%)

PHY-1001 : ===== DR Iter 5 =====
PHY-1022 : len = 2.82574e+06, over cnt = 4(0%), over = 4, worst = 1, crit = 0
PHY-1001 : End DR Iter 5; 0.370820s wall, 0.156250s user + 0.015625s system = 0.171875s CPU (46.3%)

PHY-1001 : ===== DR Iter 6 =====
PHY-1022 : len = 2.82593e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 6; 0.250114s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (68.7%)

PHY-1001 : ===== DR Iter 7 =====
PHY-1022 : len = 2.82593e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 7; 0.248607s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (44.0%)

PHY-1001 : ===== DR Iter 8 =====
PHY-1022 : len = 2.82599e+06, over cnt = 1(0%), over = 1, worst = 1, crit = 0
PHY-1001 : End DR Iter 8; 0.162391s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (28.9%)

PHY-1001 : ==== DR Iter 9 ====
PHY-1022 : len = 2.82598e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 9; 0.164187s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (28.5%)

PHY-1001 : Update timing.....
PHY-1001 : 0/15379(0%) critical/total net(s).
RUN-1001 : ------------------------------------------
RUN-1001 :   Type   |    WNS(ns)    |  TNS(ns)  |  FEP  
RUN-1001 : ------------------------------------------
RUN-1001 :   Setup  |    998.538    |   0.000   |   0   
RUN-1001 :   Hold   |  2147483.647  |   0.000   |   0   
RUN-1001 : ------------------------------------------
PHY-1001 : End update timing; 2.085914s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (28.5%)

PHY-1001 : Commit to database.....
PHY-1001 : 708 feed throughs used by 410 nets
PHY-1001 : End commit to database; 1.821001s wall, 0.593750s user + 0.000000s system = 0.593750s CPU (32.6%)

PHY-1001 : Current memory(MB): used = 1067, reserve = 1061, peak = 1067.
PHY-1001 : End phase 3; 10.042697s wall, 6.046875s user + 0.031250s system = 6.078125s CPU (60.5%)

PHY-1003 : Routed, final wirelength = 2.82598e+06
PHY-1001 : Current memory(MB): used = 1072, reserve = 1066, peak = 1072.
PHY-1001 : End export database. 0.054282s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (28.8%)

PHY-1001 : End detail routing;  45.767259s wall, 28.250000s user + 0.281250s system = 28.531250s CPU (62.3%)

RUN-1003 : finish command "route" in  50.296366s wall, 31.078125s user + 0.296875s system = 31.375000s CPU (62.4%)

RUN-1004 : used memory is 1066 MB, reserved memory is 1060 MB, peak memory is 1072 MB
RUN-1002 : start command "report_area -io_info -file m0soc_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        46
  #input                    8
  #output                  36
  #inout                    2

Utilization Statistics
#lut                    15342   out of  19600   78.28%
#reg                     3086   out of  19600   15.74%
#le                     15582
  #lut only             12496   out of  15582   80.20%
  #reg only               240   out of  15582    1.54%
  #lut&reg               2846   out of  15582   18.26%
#dsp                        3   out of     29   10.34%
#bram                      12   out of     64   18.75%
  #bram9k                  12
  #fifo9k                   0
#bram32k                    8   out of     16   50.00%
#pad                       46   out of    188   24.47%
  #ireg                     5
  #oreg                    10
  #treg                     1
#pll                        1   out of      4   25.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                 Type               DriverType         Driver                         Fanout
#1        clk_dup_7                                GCLK               io                 clk_syn_8.di                   2145
#2        sdram_top_inst/fifo_ctrl_inst/sys_clk    GCLK               pll                clk_gen_inst/pll_inst.clkc2    248
#3        sd_reader/clk                            GCLK               pll                clk_gen_inst/pll_inst.clkc1    203
#4        config_inst_syn_9                        GCLK               config             config_inst.jtck               137
#5        SWCLK_dup_1                              GCLK               io                 SWCLK_syn_2.di                 72
#6        clk_148m_vga_dup_1                       GCLK               pll                clk_gen_inst/pll_inst.clkc3    55
#7        clk_gen_inst/clk0_buf                    GCLK               pll                clk_gen_inst/pll_inst.clkc0    0


Detailed IO Report

      Name        Direction    Location    IOStandard    DriveStrength    PullType     PackReg   
      RSTn          INPUT        G11        LVCMOS25          N/A          PULLUP       NONE     
     SWCLK          INPUT         F9        LVCMOS25          N/A           N/A         NONE     
      clk           INPUT        K14        LVCMOS25          N/A          PULLUP       NONE     
     sd_en          INPUT         T4        LVCMOS33          N/A          PULLUP       NONE     
     sddat0         INPUT         P1        LVCMOS33          N/A          PULLUP       IREG     
     sddat1         INPUT         N1        LVCMOS33          N/A          PULLUP       IREG     
     sddat2         INPUT         R2        LVCMOS33          N/A          PULLUP       IREG     
     sddat3         INPUT         R1        LVCMOS33          N/A          PULLUP       IREG     
     LED[7]        OUTPUT         P5        LVCMOS33           8            NONE        OREG     
     LED[6]        OUTPUT         N5        LVCMOS33           8            NONE        OREG     
     LED[5]        OUTPUT         P4        LVCMOS33           8            NONE        OREG     
     LED[4]        OUTPUT         M5        LVCMOS33           8            NONE        OREG     
     LED[3]        OUTPUT         N4        LVCMOS33           8            NONE        OREG     
     LED[2]        OUTPUT         N3        LVCMOS33           8            NONE        OREG     
     LED[1]        OUTPUT         M4        LVCMOS33           8            NONE        OREG     
     LED[0]        OUTPUT         M3        LVCMOS33           8            NONE        OREG     
  clk_148m_vga     OUTPUT         H2        LVCMOS33           8            NONE        NONE     
    rgb_b[7]       OUTPUT         C1        LVCMOS33           8            NONE        NONE     
    rgb_b[6]       OUTPUT         D1        LVCMOS33           8            NONE        NONE     
    rgb_b[5]       OUTPUT         E2        LVCMOS33           8            NONE        NONE     
    rgb_b[4]       OUTPUT         G3        LVCMOS33           8            NONE        NONE     
    rgb_b[3]       OUTPUT         E1        LVCMOS33           8            NONE        NONE     
    rgb_b[2]       OUTPUT         F2        LVCMOS33           8            NONE        NONE     
    rgb_b[1]       OUTPUT         F1        LVCMOS33           8            NONE        NONE     
    rgb_b[0]       OUTPUT         G1        LVCMOS33           8            NONE        NONE     
    rgb_g[7]       OUTPUT         H5        LVCMOS33           8            NONE        NONE     
    rgb_g[6]       OUTPUT         H1        LVCMOS33           8            NONE        NONE     
    rgb_g[5]       OUTPUT         J6        LVCMOS33           8            NONE        NONE     
    rgb_g[4]       OUTPUT         H3        LVCMOS33           8            NONE        NONE     
    rgb_g[3]       OUTPUT         J1        LVCMOS33           8            NONE        NONE     
    rgb_g[2]       OUTPUT         K1        LVCMOS33           8            NONE        NONE     
    rgb_g[1]       OUTPUT         K2        LVCMOS33           8            NONE        NONE     
    rgb_g[0]       OUTPUT         L1        LVCMOS33           8            NONE        NONE     
    rgb_r[7]       OUTPUT         K6        LVCMOS33           8            NONE        NONE     
    rgb_r[6]       OUTPUT         K3        LVCMOS33           8            NONE        NONE     
    rgb_r[5]       OUTPUT         K5        LVCMOS33           8            NONE        NONE     
    rgb_r[4]       OUTPUT         L4        LVCMOS33           8            NONE        NONE     
    rgb_r[3]       OUTPUT         M1        LVCMOS33           8            NONE        NONE     
    rgb_r[2]       OUTPUT         M2        LVCMOS33           8            NONE        NONE     
    rgb_r[1]       OUTPUT         L3        LVCMOS33           8            NONE        NONE     
    rgb_r[0]       OUTPUT         L5        LVCMOS33           8            NONE        NONE     
     sdclk         OUTPUT         M9        LVCMOS33           8            NONE        OREG     
     vga_hs        OUTPUT         J3        LVCMOS33           8            NONE        NONE     
     vga_vs        OUTPUT         J4        LVCMOS33           8            NONE        NONE     
     SWDIO          INOUT        H16        LVCMOS25           8            N/A         IREG     
     sdcmd          INOUT         P2        LVCMOS33           8           PULLUP     OREG;TREG  
      dm0          OUTPUT        S14        LVCMOS25           8            NONE        NONE     
      cke          OUTPUT        S18        LVCMOS25           8            NONE        NONE     
      we_n         OUTPUT        S19        LVCMOS25           8            NONE        NONE     
     cas_n         OUTPUT        S20        LVCMOS25           8            NONE        NONE     
     ras_n         OUTPUT        S21        LVCMOS25           8            NONE        NONE     
      cs_n         OUTPUT        S22        LVCMOS25           8            NONE        NONE     
    addr[9]        OUTPUT        S23        LVCMOS25           8            NONE        NONE     
    addr[8]        OUTPUT        S24        LVCMOS25           8            NONE        NONE     
    addr[7]        OUTPUT        S25        LVCMOS25           8            NONE        NONE     
    addr[6]        OUTPUT        S26        LVCMOS25           8            NONE        NONE     
    addr[5]        OUTPUT        S27        LVCMOS25           8            NONE        NONE     
    addr[4]        OUTPUT        S28        LVCMOS25           8            NONE        NONE     
      dm2          OUTPUT        S29        LVCMOS25           8            NONE        NONE     
      dm3          OUTPUT        S61        LVCMOS25           8            NONE        NONE     
    addr[3]        OUTPUT        S64        LVCMOS25           8            NONE        NONE     
    addr[2]        OUTPUT        S65        LVCMOS25           8            NONE        NONE     
    addr[1]        OUTPUT        S66        LVCMOS25           8            NONE        NONE     
    addr[0]        OUTPUT        S67        LVCMOS25           8            NONE        NONE     
    addr[10]       OUTPUT        S68        LVCMOS25           8            NONE        NONE     
     ba[0]         OUTPUT        S69        LVCMOS25           8            NONE        NONE     
     ba[1]         OUTPUT        S70        LVCMOS25           8            NONE        NONE     
      clk          OUTPUT        S73        LVCMOS25           8            NONE        NONE     
      dm1          OUTPUT        S76        LVCMOS25           8            NONE        NONE     
     dq[0]          INOUT         S1        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[6]          INOUT        S11        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[7]          INOUT        S12        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[1]          INOUT         S2        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[23]         INOUT        S31        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[22]         INOUT        S32        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[21]         INOUT        S35        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[20]         INOUT        S36        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[19]         INOUT        S37        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[18]         INOUT        S38        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[17]         INOUT        S41        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[16]         INOUT        S42        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[31]         INOUT        S48        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[30]         INOUT        S49        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[2]          INOUT         S5        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[29]         INOUT        S52        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[28]         INOUT        S53        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[27]         INOUT        S54        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[26]         INOUT        S55        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[25]         INOUT        S58        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[24]         INOUT        S59        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[3]          INOUT         S6        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[4]          INOUT         S7        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[8]          INOUT        S78        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[9]          INOUT        S79        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[5]          INOUT         S8        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[10]         INOUT        S82        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[11]         INOUT        S83        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[12]         INOUT        S84        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[13]         INOUT        S85        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[14]         INOUT        S88        LVCMOS25           8           PULLUP     IREG;TREG  
     dq[15]         INOUT        S89        LVCMOS25           8           PULLUP     IREG;TREG  

Report Hierarchy Area:
+--------------------------------------------------------------------------------------------------------------------------------------+
|Instance                            |Module                                      |le     |lut     |ripple  |seq     |bram    |dsp     |
+--------------------------------------------------------------------------------------------------------------------------------------+
|top                                 |CortexM0_SoC                                |15582  |14703   |639     |3102    |20      |3       |
|  ISP                               |AHBISP                                      |8298   |8006    |220     |616     |2       |0       |
|    u_5X5Window                     |slidingWindow_5X5                           |7739   |7627    |76      |272     |2       |0       |
|      u_fifo_1                      |fifo_buf                                    |1772   |1766    |6       |21      |0       |0       |
|      u_fifo_2                      |fifo_buf                                    |1786   |1780    |6       |22      |0       |0       |
|      u_fifo_3                      |fifo_buf                                    |1780   |1774    |6       |25      |0       |0       |
|      u_fifo_4                      |fifo_buf                                    |40     |34      |6       |22      |2       |0       |
|    u_demosaic                      |demosaic                                    |438    |270     |132     |267     |0       |0       |
|      u1_conv_mask5                 |conv_mask5                                  |118    |65      |29      |86      |0       |0       |
|      u2_conv_mask5                 |conv_mask5                                  |77     |46      |27      |42      |0       |0       |
|      u_conv_mask4                  |conv_mask4                                  |93     |60      |33      |63      |0       |0       |
|      u_conv_mask6                  |conv_mask6                                  |122    |87      |35      |60      |0       |0       |
|    u_gamma                         |gamma                                       |37     |37      |0       |18      |0       |0       |
|      u_blue_gamma_rom              |gamma_rom                                   |10     |10      |0       |9       |0       |0       |
|      u_green_gamma_rom             |gamma_rom                                   |10     |10      |0       |2       |0       |0       |
|      u_red_gamma_rom               |gamma_rom                                   |12     |12      |0       |6       |0       |0       |
|  Interconncet                      |AHBlite_Interconnect                        |12     |9       |3       |2       |0       |0       |
|    Decoder                         |AHBlite_Decoder                             |6      |6       |0       |0       |0       |0       |
|    SlaveMUX                        |AHBlite_SlaveMUX                            |6      |3       |3       |2       |0       |0       |
|  RAMCODE_Interface                 |AHBlite_Block_RAM                           |11     |11      |0       |10      |0       |0       |
|  RAMDATA_Interface                 |AHBlite_Block_RAM                           |33     |25      |0       |23      |0       |0       |
|  RAM_CODE                          |Block_RAM                                   |6      |6       |0       |0       |4       |0       |
|  RAM_DATA                          |Block_RAM                                   |4      |4       |0       |2       |4       |0       |
|  U_APB_GPIO                        |APB_GPIO                                    |4      |4       |0       |3       |0       |0       |
|  U_APB_SDCARD_CONTROL              |APB_SDCARD_CONTROL                          |18     |9       |0       |18      |0       |0       |
|  U_APB_VGA_CONTROL                 |APB_VGA_CONTROL                             |5      |5       |0       |5       |0       |0       |
|  U_sdram                           |SDRAM                                       |0      |0       |0       |0       |0       |0       |
|  ahb_to_apb                        |cmsdk_ahb_to_apb                            |20     |20      |0       |7       |0       |0       |
|  clk_gen_inst                      |clk_gen                                     |0      |0       |0       |0       |0       |0       |
|  sd_reader                         |sd_reader                                   |645    |542     |99      |327     |0       |0       |
|    u_sdcmd_ctrl                    |sdcmd_ctrl                                  |264    |229     |34      |144     |0       |0       |
|  sdram_top_inst                    |sdram_top                                   |745    |573     |103     |389     |6       |0       |
|    fifo_ctrl_inst                  |fifo_ctrl                                   |389    |260     |60      |263     |6       |0       |
|      rd_fifo_data                  |fifo_data                                   |147    |89      |18      |121     |2       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |16     |11      |0       |16      |2       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |39     |28      |0       |39      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |35     |29      |0       |35      |0       |0       |
|      wr_fifo_data                  |fifo_data                                   |145    |98      |18      |116     |4       |0       |
|        ram_inst                    |ram_infer_fifo_data                         |19     |17      |0       |19      |4       |0       |
|        rd_to_wr_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |38     |22      |0       |38      |0       |0       |
|        wr_to_rd_cross_inst         |fifo_cross_domain_addr_process_al_fifo_data |37     |37      |0       |37      |0       |0       |
|    sdram_ctrl_inst                 |sdram_ctrl                                  |356    |313     |43      |126     |0       |0       |
|      sdram_a_ref_inst              |sdram_a_ref                                 |53     |44      |9       |22      |0       |0       |
|      sdram_arbit_inst              |sdram_arbit                                 |76     |76      |0       |12      |0       |0       |
|      sdram_init_inst               |sdram_init                                  |48     |44      |4       |28      |0       |0       |
|      sdram_read_inst               |sdram_read                                  |106    |88      |18      |33      |0       |0       |
|      sdram_write_inst              |sdram_write                                 |73     |61      |12      |31      |0       |0       |
|  u_logic                           |cortexm0ds_logic                            |5116   |5054    |56      |1338    |0       |3       |
|  vga_ctrl_inst                     |vga_ctrl                                    |154    |89      |65      |30      |0       |0       |
|  cw_top                            |CW_TOP_WRAPPER                              |497    |332     |93      |314     |0       |0       |
|    wrapper_cwc_top                 |cwc_top                                     |497    |332     |93      |314     |0       |0       |
|      cfg_int_inst                  |cwc_cfg_int                                 |224    |156     |0       |206     |0       |0       |
|        reg_inst                    |register                                    |224    |156     |0       |206     |0       |0       |
|      trigger_inst                  |trigger                                     |273    |176     |93      |108     |0       |0       |
|        bus_inst                    |bus_top                                     |99     |63      |36      |34      |0       |0       |
|          BUS_DETECTOR[0]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[1]$bus_nodes |bus_det                                     |49     |31      |18      |16      |0       |0       |
|          BUS_DETECTOR[2]$bus_nodes |bus_det                                     |2      |2       |0       |2       |0       |0       |
|          BUS_DETECTOR[3]$bus_nodes |bus_det                                     |46     |28      |18      |14      |0       |0       |
|        emb_ctrl_inst               |emb_ctrl                                    |103    |74      |29      |52      |0       |0       |
+--------------------------------------------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets   
    #1          1       13496  
    #2          2       8089   
    #3          3        687   
    #4          4        600   
    #5        5-10       925   
    #6        11-50      446   
    #7       51-100      36    
    #8       101-500     46    
    #9        >500       16    
  Average     3.07             

RUN-1002 : start command "export_db m0soc_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported timing constraints
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1001 : Exported ChipWatcher
RUN-1003 : finish command "export_db m0soc_pr.db" in  1.784230s wall, 1.484375s user + 0.000000s system = 1.484375s CPU (83.2%)

RUN-1004 : used memory is 1066 MB, reserved memory is 1060 MB, peak memory is 1123 MB
RUN-1002 : start command "start_timer"
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 18, tpin num: 79861, tnet num: 15946, tinst num: 8017, tnode num: 91135, tedge num: 133489.
TMR-2508 : Levelizing timing graph completed, there are 71 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer" in  1.213861s wall, 0.671875s user + 0.015625s system = 0.687500s CPU (56.6%)

RUN-1004 : used memory is 1068 MB, reserved memory is 1062 MB, peak memory is 1123 MB
RUN-1002 : start command "report_timing -mode FINAL -net_info -rpt_autogen true -file m0soc_phy.timing"
TMR-2503 : Start to update net delay, extr mode = 6.
TMR-2504 : Update delay of 15946 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 6.
TMR-3001 : Initiate 0 clocks from SDC.
TMR-3004 : Map sdc constraints, there are 8 constraints in total.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
TMR-3506 : Start to generate timing report.
TMR-1502 : Number of clock constraints = 0. Number of clock nets = 7 (7 unconstrainted).
TMR-5009 WARNING: No clock constraint on 7 clock net(s): 
		SWCLK_dup_1
		clk_148m_vga_dup_1
		clk_dup_7
		clk_gen_inst/clk0_out
		config_inst_syn_10
		sd_reader/clk
		sdram_top_inst/fifo_ctrl_inst/sys_clk
USR-6122 CRITICAL-WARNING: No clock constraint on PLL clk_gen_inst/pll_inst
TMR-3508 : Export timing summary.
TMR-3507 : Timing report generated successfully in m0soc_phy.timing, timing summary in m0soc_phy.tsm.
RUN-1002 : start command "export_bid m0soc_inst.bid"
PRG-1000 : <!-- HMAC is: 2f07ad9db636683043c93dd49081cb305af47d90622fbf6b7e8df63a62d0ebd8 -->
RUN-1002 : start command "bitgen -bit m0soc.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 18 threads.
BIT-1002 : Init instances completely, inst num: 8017
BIT-1002 : Init pips with 18 threads.
BIT-1002 : Init pips completely, net num: 24396, pip num: 187656
BIT-1002 : Init feedthrough with 18 threads.
BIT-1002 : Init feedthrough completely, num: 708
BIT-1003 : Multithreading accelaration with 18 threads.
BIT-1003 : Generate bitstream completely, there are 3163 valid insts, and 497361 bits set as '1'.
BIT-1004 : the usercode register value: 00000000100110101011101000011111
BIT-1004 : PLL setting string = 0001
BIT-1004 : Generate bits file m0soc.bit.
RUN-1003 : finish command "bitgen -bit m0soc.bit" in  28.522680s wall, 119.484375s user + 1.406250s system = 120.890625s CPU (423.8%)

RUN-1004 : used memory is 1094 MB, reserved memory is 1096 MB, peak memory is 1287 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20240429_110700.log"
