<stg><name>accumulate</name>


<trans_list>

<trans id="151" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="167" from="4" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="158" from="5" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="tmp_83" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="5" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="161" from="6" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="7" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="166" from="9" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="168" from="10" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="10" to="12">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="170" from="11" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="12" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="12" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="13" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %agg_result_rowptr_ad = getelementptr [495 x i32]* %agg_result_rowptr, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_ad"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1  store i32 0, i32* %agg_result_rowptr_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="9" op_0_bw="9" op_1_bw="0">
<![CDATA[
:0  %i = phi i9 [ 0, %0 ], [ %i_3, %15 ]

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1  %exitcond = icmp eq i9 %i, -18

]]></Node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 494, i64 494, i64 494)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:3  %i_3 = add i9 %i, 1

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond, label %16, label %2

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="9">
<![CDATA[
:0  %tmp = zext i9 %i to i64

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %csr1_rowptr_addr = getelementptr [495 x i32]* %csr1_rowptr, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="csr1_rowptr_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="9">
<![CDATA[
:2  %start_idx_1 = load i32* %csr1_rowptr_addr, align 4

]]></Node>
<StgValue><ssdm name="start_idx_1"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="64" op_0_bw="9">
<![CDATA[
:3  %tmp_s = zext i9 %i_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %csr1_rowptr_addr_1 = getelementptr [495 x i32]* %csr1_rowptr, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="csr1_rowptr_addr_1"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="9">
<![CDATA[
:5  %end_idx_1 = load i32* %csr1_rowptr_addr_1, align 4

]]></Node>
<StgValue><ssdm name="end_idx_1"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %csr2_rowptr_addr = getelementptr [495 x i32]* %csr2_rowptr, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="csr2_rowptr_addr"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="9">
<![CDATA[
:7  %start_idx_2 = load i32* %csr2_rowptr_addr, align 4

]]></Node>
<StgValue><ssdm name="start_idx_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %csr2_rowptr_addr_1 = getelementptr [495 x i32]* %csr2_rowptr, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="csr2_rowptr_addr_1"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="9">
<![CDATA[
:9  %end_idx_2 = load i32* %csr2_rowptr_addr_1, align 4

]]></Node>
<StgValue><ssdm name="end_idx_2"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %agg_result_rowptr_ad_497 = getelementptr [495 x i32]* %agg_result_rowptr, i64 0, i64 %tmp

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_ad_497"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="9">
<![CDATA[
:11  %agg_result_rowptr_lo = load i32* %agg_result_rowptr_ad_497, align 4

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_lo"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0">
<![CDATA[
:0  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="35" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="9">
<![CDATA[
:2  %start_idx_1 = load i32* %csr1_rowptr_addr, align 4

]]></Node>
<StgValue><ssdm name="start_idx_1"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="9">
<![CDATA[
:5  %end_idx_1 = load i32* %csr1_rowptr_addr_1, align 4

]]></Node>
<StgValue><ssdm name="end_idx_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="9">
<![CDATA[
:7  %start_idx_2 = load i32* %csr2_rowptr_addr, align 4

]]></Node>
<StgValue><ssdm name="start_idx_2"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>1 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="9">
<![CDATA[
:9  %end_idx_2 = load i32* %csr2_rowptr_addr_1, align 4

]]></Node>
<StgValue><ssdm name="end_idx_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="9">
<![CDATA[
:11  %agg_result_rowptr_lo = load i32* %agg_result_rowptr_ad_497, align 4

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_lo"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %indvars_iv = phi i32 [ %indvars_iv_next, %8 ], [ %agg_result_rowptr_lo, %2 ]

]]></Node>
<StgValue><ssdm name="indvars_iv"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %j6 = phi i32 [ %j_2, %8 ], [ %start_idx_1, %2 ]

]]></Node>
<StgValue><ssdm name="j6"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:2  %k1 = phi i32 [ %k_2, %8 ], [ %start_idx_2, %2 ]

]]></Node>
<StgValue><ssdm name="k1"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %tmp_73 = icmp slt i32 %j6, %end_idx_1

]]></Node>
<StgValue><ssdm name="tmp_73"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_74 = icmp slt i32 %k1, %end_idx_2

]]></Node>
<StgValue><ssdm name="tmp_74"/></StgValue>
</operation>

<operation id="46" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:5  %tmp_75 = and i1 %tmp_73, %tmp_74

]]></Node>
<StgValue><ssdm name="tmp_75"/></StgValue>
</operation>

<operation id="47" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:6  br i1 %tmp_75, label %4, label %9

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_76 = sext i32 %j6 to i64

]]></Node>
<StgValue><ssdm name="tmp_76"/></StgValue>
</operation>

<operation id="49" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %csr1_colind_addr = getelementptr [244036 x i32]* %csr1_colind, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="csr1_colind_addr"/></StgValue>
</operation>

<operation id="50" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="18">
<![CDATA[
:2  %csr1_colind_load = load i32* %csr1_colind_addr, align 4

]]></Node>
<StgValue><ssdm name="csr1_colind_load"/></StgValue>
</operation>

<operation id="51" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="64" op_0_bw="32">
<![CDATA[
:3  %tmp_77 = sext i32 %k1 to i64

]]></Node>
<StgValue><ssdm name="tmp_77"/></StgValue>
</operation>

<operation id="52" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="18" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %csr2_colind_addr = getelementptr [244036 x i9]* %csr2_colind, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="csr2_colind_addr"/></StgValue>
</operation>

<operation id="53" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="18">
<![CDATA[
:5  %csr2_colind_load = load i9* %csr2_colind_addr, align 2

]]></Node>
<StgValue><ssdm name="csr2_colind_load"/></StgValue>
</operation>

<operation id="54" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_79 = icmp sgt i32 %j6, %end_idx_1

]]></Node>
<StgValue><ssdm name="tmp_79"/></StgValue>
</operation>

<operation id="55" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %smax1 = select i1 %tmp_79, i32 %j6, i32 %end_idx_1

]]></Node>
<StgValue><ssdm name="smax1"/></StgValue>
</operation>

<operation id="56" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_80 = sub i32 %indvars_iv, %j6

]]></Node>
<StgValue><ssdm name="tmp_80"/></StgValue>
</operation>

<operation id="57" st_id="4" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %z_idx = add i32 %tmp_80, %smax1

]]></Node>
<StgValue><ssdm name="z_idx"/></StgValue>
</operation>

<operation id="58" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="59" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="18">
<![CDATA[
:2  %csr1_colind_load = load i32* %csr1_colind_addr, align 4

]]></Node>
<StgValue><ssdm name="csr1_colind_load"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="9" op_0_bw="18">
<![CDATA[
:5  %csr2_colind_load = load i9* %csr2_colind_addr, align 2

]]></Node>
<StgValue><ssdm name="csr2_colind_load"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="9">
<![CDATA[
:6  %extLd8 = zext i9 %csr2_colind_load to i32

]]></Node>
<StgValue><ssdm name="extLd8"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_78 = icmp eq i32 %csr1_colind_load, %extLd8

]]></Node>
<StgValue><ssdm name="tmp_78"/></StgValue>
</operation>

<operation id="63" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_78, label %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i, label %5

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="64" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_83 = icmp slt i32 %csr1_colind_load, %extLd8

]]></Node>
<StgValue><ssdm name="tmp_83"/></StgValue>
</operation>

<operation id="65" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_84 = sext i32 %indvars_iv to i64

]]></Node>
<StgValue><ssdm name="tmp_84"/></StgValue>
</operation>

<operation id="66" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:2  br i1 %tmp_83, label %6, label %7

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="67" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="tmp_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %csr2_data_V_addr_1 = getelementptr [244036 x i32]* %csr2_data_V, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="csr2_data_V_addr_1"/></StgValue>
</operation>

<operation id="68" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="tmp_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="18">
<![CDATA[
:1  %csr2_data_V_load = load i32* %csr2_data_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="csr2_data_V_load"/></StgValue>
</operation>

<operation id="69" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="tmp_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_colind_ad_497 = getelementptr [244036 x i32]* %agg_result_colind, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_497"/></StgValue>
</operation>

<operation id="70" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="tmp_83" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:5  store i32 %extLd8, i32* %agg_result_colind_ad_497, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="71" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %csr1_data_V_addr_1 = getelementptr [244036 x i32]* %csr1_data_V, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="csr1_data_V_addr_1"/></StgValue>
</operation>

<operation id="72" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="0"/>
<literal name="tmp_83" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="18">
<![CDATA[
:1  %csr1_data_V_load = load i32* %csr1_data_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="csr1_data_V_load"/></StgValue>
</operation>

<operation id="73" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:1  %csr1_data_V_addr = getelementptr [244036 x i32]* %csr1_data_V, i64 0, i64 %tmp_76

]]></Node>
<StgValue><ssdm name="csr1_data_V_addr"/></StgValue>
</operation>

<operation id="74" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  %p_Val2_s = load i32* %csr1_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="75" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:3  %csr2_data_V_addr = getelementptr [244036 x i32]* %csr2_data_V, i64 0, i64 %tmp_77

]]></Node>
<StgValue><ssdm name="csr2_data_V_addr"/></StgValue>
</operation>

<operation id="76" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  %p_Val2_1 = load i32* %csr2_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="77" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="18">
<![CDATA[
:1  %csr2_data_V_load = load i32* %csr2_data_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="csr2_data_V_load"/></StgValue>
</operation>

<operation id="78" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %agg_result_data_V_ad_497 = getelementptr [244036 x i32]* %agg_result_data_V, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_497"/></StgValue>
</operation>

<operation id="79" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:3  store i32 %csr2_data_V_load, i32* %agg_result_data_V_ad_497, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %k_4 = add nsw i32 %k1, 1

]]></Node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="81" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="82" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="18">
<![CDATA[
:1  %csr1_data_V_load = load i32* %csr1_data_V_addr_1, align 4

]]></Node>
<StgValue><ssdm name="csr1_data_V_load"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %agg_result_data_V_ad_496 = getelementptr [244036 x i32]* %agg_result_data_V, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_496"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:3  store i32 %csr1_data_V_load, i32* %agg_result_data_V_ad_496, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="85" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_colind_ad_496 = getelementptr [244036 x i32]* %agg_result_colind, i64 0, i64 %tmp_84

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_496"/></StgValue>
</operation>

<operation id="86" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:5  store i32 %csr1_colind_load, i32* %agg_result_colind_ad_496, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="87" st_id="7" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %j_5 = add nsw i32 %j6, 1

]]></Node>
<StgValue><ssdm name="j_5"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0">
<![CDATA[
:7  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="89" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:2  %p_Val2_s = load i32* %csr1_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:4  %p_Val2_1 = load i32* %csr2_data_V_addr, align 4

]]></Node>
<StgValue><ssdm name="p_Val2_1"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:5  %tmp_82 = add i32 %p_Val2_1, %p_Val2_s

]]></Node>
<StgValue><ssdm name="tmp_82"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="92" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="64" op_0_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:0  %tmp_81 = sext i32 %indvars_iv to i64

]]></Node>
<StgValue><ssdm name="tmp_81"/></StgValue>
</operation>

<operation id="93" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:6  %agg_result_data_V_ad = getelementptr [244036 x i32]* %agg_result_data_V, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad"/></StgValue>
</operation>

<operation id="94" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:7  store i32 %tmp_82, i32* %agg_result_data_V_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="95" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:8  %agg_result_colind_ad = getelementptr [244036 x i32]* %agg_result_colind, i64 0, i64 %tmp_81

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:9  store i32 %csr1_colind_load, i32* %agg_result_colind_ad, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:10  %j_4 = add nsw i32 %j6, 1

]]></Node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:11  %k_1 = add nsw i32 %k1, 1

]]></Node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i:12  br label %8

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:0  %j_2 = phi i32 [ %j_4, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ %j_5, %6 ], [ %j6, %7 ]

]]></Node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
:1  %k_2 = phi i32 [ %k_1, %_ZN13ap_fixed_baseILi33ELi17ELb1EL9ap_q_mode5EL9ap_o_mode3ELi0EEC1ILi32ELi16ELb1ELS0_5ELS1_3ELi0EEERKS_IXT_EXT0_EXT1_EXT2_EXT3_EXT4_EE.exit9.i ], [ %k1, %6 ], [ %k_4, %7 ]

]]></Node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %indvars_iv_next = add i32 %indvars_iv, 1

]]></Node>
<StgValue><ssdm name="indvars_iv_next"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
:3  br label %3

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %z_idx_3 = phi i32 [ %indvars_iv, %9 ], [ %z_idx_1, %11 ]

]]></Node>
<StgValue><ssdm name="z_idx_3"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %j_3 = phi i32 [ %j6, %9 ], [ %j_6, %11 ]

]]></Node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_85 = icmp slt i32 %j_3, %end_idx_1

]]></Node>
<StgValue><ssdm name="tmp_85"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_85, label %11, label %12

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_87 = sext i32 %j_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_87"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %csr1_data_V_addr_2 = getelementptr [244036 x i32]* %csr1_data_V, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="csr1_data_V_addr_2"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="18">
<![CDATA[
:3  %csr1_data_V_load_1 = load i32* %csr1_data_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="csr1_data_V_load_1"/></StgValue>
</operation>

<operation id="111" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %csr1_colind_addr_1 = getelementptr [244036 x i32]* %csr1_colind, i64 0, i64 %tmp_87

]]></Node>
<StgValue><ssdm name="csr1_colind_addr_1"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="18">
<![CDATA[
:7  %csr1_colind_load_1 = load i32* %csr1_colind_addr_1, align 4

]]></Node>
<StgValue><ssdm name="csr1_colind_load_1"/></StgValue>
</operation>

<operation id="113" st_id="10" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:10  %j_6 = add nsw i32 %j_3, 1

]]></Node>
<StgValue><ssdm name="j_6"/></StgValue>
</operation>

<operation id="114" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:0  %tmp_88 = icmp sgt i32 %k1, %end_idx_2

]]></Node>
<StgValue><ssdm name="tmp_88"/></StgValue>
</operation>

<operation id="115" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
:1  %smax = select i1 %tmp_88, i32 %k1, i32 %end_idx_2

]]></Node>
<StgValue><ssdm name="smax"/></StgValue>
</operation>

<operation id="116" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_89 = sub i32 %smax, %k1

]]></Node>
<StgValue><ssdm name="tmp_89"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:3  %z_idx_2 = add i32 %z_idx, %tmp_89

]]></Node>
<StgValue><ssdm name="z_idx_2"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
:4  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="119" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_86 = sext i32 %z_idx_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_86"/></StgValue>
</operation>

<operation id="120" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="18">
<![CDATA[
:3  %csr1_data_V_load_1 = load i32* %csr1_data_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="csr1_data_V_load_1"/></StgValue>
</operation>

<operation id="121" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_498 = getelementptr [244036 x i32]* %agg_result_data_V, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_498"/></StgValue>
</operation>

<operation id="122" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:5  store i32 %csr1_data_V_load_1, i32* %agg_result_data_V_ad_498, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="123" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="18">
<![CDATA[
:7  %csr1_colind_load_1 = load i32* %csr1_colind_addr_1, align 4

]]></Node>
<StgValue><ssdm name="csr1_colind_load_1"/></StgValue>
</operation>

<operation id="124" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %agg_result_colind_ad_498 = getelementptr [244036 x i32]* %agg_result_colind, i64 0, i64 %tmp_86

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_498"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:9  store i32 %csr1_colind_load_1, i32* %agg_result_colind_ad_498, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="11" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %z_idx_1 = add nsw i32 %z_idx_3, 1

]]></Node>
<StgValue><ssdm name="z_idx_1"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
:12  br label %10

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="128" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:0  %z_idx_4 = phi i32 [ %z_idx, %12 ], [ %z_idx_5, %14 ]

]]></Node>
<StgValue><ssdm name="z_idx_4"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
:1  %k_3 = phi i32 [ %k1, %12 ], [ %k_5, %14 ]

]]></Node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:2  %tmp_91 = icmp slt i32 %k_3, %end_idx_2

]]></Node>
<StgValue><ssdm name="tmp_91"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %tmp_91, label %14, label %15

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="64" op_0_bw="32">
<![CDATA[
:1  %tmp_93 = sext i32 %k_3 to i64

]]></Node>
<StgValue><ssdm name="tmp_93"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %csr2_data_V_addr_2 = getelementptr [244036 x i32]* %csr2_data_V, i64 0, i64 %tmp_93

]]></Node>
<StgValue><ssdm name="csr2_data_V_addr_2"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="18">
<![CDATA[
:3  %csr2_data_V_load_1 = load i32* %csr2_data_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="csr2_data_V_load_1"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="18" op_0_bw="9" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %csr2_colind_addr_1 = getelementptr [244036 x i9]* %csr2_colind, i64 0, i64 %tmp_93

]]></Node>
<StgValue><ssdm name="csr2_colind_addr_1"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="18">
<![CDATA[
:7  %csr2_colind_load_1 = load i9* %csr2_colind_addr_1, align 2

]]></Node>
<StgValue><ssdm name="csr2_colind_load_1"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %k_5 = add nsw i32 %k_3, 1

]]></Node>
<StgValue><ssdm name="k_5"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %agg_result_rowptr_ad_498 = getelementptr [495 x i32]* %agg_result_rowptr, i64 0, i64 %tmp_s

]]></Node>
<StgValue><ssdm name="agg_result_rowptr_ad_498"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:1  store i32 %z_idx_2, i32* %agg_result_rowptr_ad_498, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="0">
<![CDATA[
:2  br label %1

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="141" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="64" op_0_bw="32">
<![CDATA[
:0  %tmp_92 = sext i32 %z_idx_4 to i64

]]></Node>
<StgValue><ssdm name="tmp_92"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="18">
<![CDATA[
:3  %csr2_data_V_load_1 = load i32* %csr2_data_V_addr_2, align 4

]]></Node>
<StgValue><ssdm name="csr2_data_V_load_1"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %agg_result_data_V_ad_499 = getelementptr [244036 x i32]* %agg_result_data_V, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="agg_result_data_V_ad_499"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:5  store i32 %csr2_data_V_load_1, i32* %agg_result_data_V_ad_499, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="145" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="9" op_0_bw="18">
<![CDATA[
:7  %csr2_colind_load_1 = load i9* %csr2_colind_addr_1, align 2

]]></Node>
<StgValue><ssdm name="csr2_colind_load_1"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="9">
<![CDATA[
:8  %extLd = zext i9 %csr2_colind_load_1 to i32

]]></Node>
<StgValue><ssdm name="extLd"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="18" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %agg_result_colind_ad_499 = getelementptr [244036 x i32]* %agg_result_colind, i64 0, i64 %tmp_92

]]></Node>
<StgValue><ssdm name="agg_result_colind_ad_499"/></StgValue>
</operation>

<operation id="148" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="32" op_1_bw="18">
<![CDATA[
:10  store i32 %extLd, i32* %agg_result_colind_ad_499, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="149" st_id="13" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="141" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %z_idx_5 = add nsw i32 %z_idx_4, 1

]]></Node>
<StgValue><ssdm name="z_idx_5"/></StgValue>
</operation>

<operation id="150" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
:13  br label %13

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="176" name="agg_result_rowptr" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="agg_result_rowptr"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="177" name="agg_result_colind" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="agg_result_colind"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="178" name="agg_result_data_V" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="agg_result_data_V"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
<port id="179" name="csr1_rowptr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="csr1_rowptr"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="180" name="csr1_colind" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="csr1_colind"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="181" name="csr1_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="csr1_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="182" name="csr2_rowptr" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="csr2_rowptr"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</port>
<port id="183" name="csr2_colind" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="csr2_colind"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="184" name="csr2_data_V" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="csr2_data_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="185" from="agg_result_rowptr" to="agg_result_rowptr_ad" fromId="176" toId="14">
</dataflow>
<dataflow id="187" from="StgValue_186" to="agg_result_rowptr_ad" fromId="186" toId="14">
</dataflow>
<dataflow id="188" from="StgValue_186" to="agg_result_rowptr_ad" fromId="186" toId="14">
</dataflow>
<dataflow id="190" from="StgValue_189" to="StgValue_15" fromId="189" toId="15">
</dataflow>
<dataflow id="191" from="agg_result_rowptr_ad" to="StgValue_15" fromId="14" toId="15">
</dataflow>
<dataflow id="193" from="StgValue_192" to="i" fromId="192" toId="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="194" from="StgValue_16" to="i" fromId="16" toId="17">
</dataflow>
<dataflow id="195" from="i_3" to="i" fromId="20" toId="17">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_91" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="196" from="StgValue_140" to="i" fromId="140" toId="17">
<BackEdge/>
</dataflow>
<dataflow id="197" from="i" to="exitcond" fromId="17" toId="18">
</dataflow>
<dataflow id="199" from="StgValue_198" to="exitcond" fromId="198" toId="18">
</dataflow>
<dataflow id="201" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="200" toId="19">
</dataflow>
<dataflow id="203" from="StgValue_202" to="empty" fromId="202" toId="19">
</dataflow>
<dataflow id="204" from="StgValue_202" to="empty" fromId="202" toId="19">
</dataflow>
<dataflow id="205" from="StgValue_202" to="empty" fromId="202" toId="19">
</dataflow>
<dataflow id="206" from="i" to="i_3" fromId="17" toId="20">
</dataflow>
<dataflow id="208" from="StgValue_207" to="i_3" fromId="207" toId="20">
</dataflow>
<dataflow id="209" from="exitcond" to="StgValue_21" fromId="18" toId="21">
</dataflow>
<dataflow id="210" from="i" to="tmp" fromId="17" toId="22">
</dataflow>
<dataflow id="211" from="csr1_rowptr" to="csr1_rowptr_addr" fromId="179" toId="23">
</dataflow>
<dataflow id="212" from="StgValue_186" to="csr1_rowptr_addr" fromId="186" toId="23">
</dataflow>
<dataflow id="213" from="tmp" to="csr1_rowptr_addr" fromId="22" toId="23">
</dataflow>
<dataflow id="214" from="csr1_rowptr_addr" to="start_idx_1" fromId="23" toId="24">
</dataflow>
<dataflow id="215" from="i_3" to="tmp_s" fromId="20" toId="25">
</dataflow>
<dataflow id="216" from="csr1_rowptr" to="csr1_rowptr_addr_1" fromId="179" toId="26">
</dataflow>
<dataflow id="217" from="StgValue_186" to="csr1_rowptr_addr_1" fromId="186" toId="26">
</dataflow>
<dataflow id="218" from="tmp_s" to="csr1_rowptr_addr_1" fromId="25" toId="26">
</dataflow>
<dataflow id="219" from="csr1_rowptr_addr_1" to="end_idx_1" fromId="26" toId="27">
</dataflow>
<dataflow id="220" from="csr2_rowptr" to="csr2_rowptr_addr" fromId="182" toId="28">
</dataflow>
<dataflow id="221" from="StgValue_186" to="csr2_rowptr_addr" fromId="186" toId="28">
</dataflow>
<dataflow id="222" from="tmp" to="csr2_rowptr_addr" fromId="22" toId="28">
</dataflow>
<dataflow id="223" from="csr2_rowptr_addr" to="start_idx_2" fromId="28" toId="29">
</dataflow>
<dataflow id="224" from="csr2_rowptr" to="csr2_rowptr_addr_1" fromId="182" toId="30">
</dataflow>
<dataflow id="225" from="StgValue_186" to="csr2_rowptr_addr_1" fromId="186" toId="30">
</dataflow>
<dataflow id="226" from="tmp_s" to="csr2_rowptr_addr_1" fromId="25" toId="30">
</dataflow>
<dataflow id="227" from="csr2_rowptr_addr_1" to="end_idx_2" fromId="30" toId="31">
</dataflow>
<dataflow id="228" from="agg_result_rowptr" to="agg_result_rowptr_ad_497" fromId="176" toId="32">
</dataflow>
<dataflow id="229" from="StgValue_186" to="agg_result_rowptr_ad_497" fromId="186" toId="32">
</dataflow>
<dataflow id="230" from="tmp" to="agg_result_rowptr_ad_497" fromId="22" toId="32">
</dataflow>
<dataflow id="231" from="agg_result_rowptr_ad_497" to="agg_result_rowptr_lo" fromId="32" toId="33">
</dataflow>
<dataflow id="232" from="csr1_rowptr_addr" to="start_idx_1" fromId="23" toId="35">
</dataflow>
<dataflow id="233" from="csr1_rowptr_addr_1" to="end_idx_1" fromId="26" toId="36">
</dataflow>
<dataflow id="234" from="csr2_rowptr_addr" to="start_idx_2" fromId="28" toId="37">
</dataflow>
<dataflow id="235" from="csr2_rowptr_addr_1" to="end_idx_2" fromId="30" toId="38">
</dataflow>
<dataflow id="236" from="agg_result_rowptr_ad_497" to="agg_result_rowptr_lo" fromId="32" toId="39">
</dataflow>
<dataflow id="237" from="indvars_iv_next" to="indvars_iv" fromId="102" toId="41">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="238" from="StgValue_103" to="indvars_iv" fromId="103" toId="41">
<BackEdge/>
</dataflow>
<dataflow id="239" from="agg_result_rowptr_lo" to="indvars_iv" fromId="39" toId="41">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="240" from="StgValue_40" to="indvars_iv" fromId="40" toId="41">
</dataflow>
<dataflow id="241" from="j_2" to="j6" fromId="100" toId="42">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="242" from="StgValue_103" to="j6" fromId="103" toId="42">
<BackEdge/>
</dataflow>
<dataflow id="243" from="start_idx_1" to="j6" fromId="35" toId="42">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="244" from="StgValue_40" to="j6" fromId="40" toId="42">
</dataflow>
<dataflow id="245" from="k_2" to="k1" fromId="101" toId="43">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="246" from="StgValue_103" to="k1" fromId="103" toId="43">
<BackEdge/>
</dataflow>
<dataflow id="247" from="start_idx_2" to="k1" fromId="37" toId="43">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="248" from="StgValue_40" to="k1" fromId="40" toId="43">
</dataflow>
<dataflow id="249" from="j6" to="tmp_73" fromId="42" toId="44">
</dataflow>
<dataflow id="250" from="end_idx_1" to="tmp_73" fromId="36" toId="44">
</dataflow>
<dataflow id="251" from="k1" to="tmp_74" fromId="43" toId="45">
</dataflow>
<dataflow id="252" from="end_idx_2" to="tmp_74" fromId="38" toId="45">
</dataflow>
<dataflow id="253" from="tmp_73" to="tmp_75" fromId="44" toId="46">
</dataflow>
<dataflow id="254" from="tmp_74" to="tmp_75" fromId="45" toId="46">
</dataflow>
<dataflow id="255" from="tmp_75" to="StgValue_47" fromId="46" toId="47">
</dataflow>
<dataflow id="256" from="j6" to="tmp_76" fromId="42" toId="48">
</dataflow>
<dataflow id="257" from="csr1_colind" to="csr1_colind_addr" fromId="180" toId="49">
</dataflow>
<dataflow id="258" from="StgValue_186" to="csr1_colind_addr" fromId="186" toId="49">
</dataflow>
<dataflow id="259" from="tmp_76" to="csr1_colind_addr" fromId="48" toId="49">
</dataflow>
<dataflow id="260" from="csr1_colind_addr" to="csr1_colind_load" fromId="49" toId="50">
</dataflow>
<dataflow id="261" from="k1" to="tmp_77" fromId="43" toId="51">
</dataflow>
<dataflow id="262" from="csr2_colind" to="csr2_colind_addr" fromId="183" toId="52">
</dataflow>
<dataflow id="263" from="StgValue_186" to="csr2_colind_addr" fromId="186" toId="52">
</dataflow>
<dataflow id="264" from="tmp_77" to="csr2_colind_addr" fromId="51" toId="52">
</dataflow>
<dataflow id="265" from="csr2_colind_addr" to="csr2_colind_load" fromId="52" toId="53">
</dataflow>
<dataflow id="266" from="j6" to="tmp_79" fromId="42" toId="54">
</dataflow>
<dataflow id="267" from="end_idx_1" to="tmp_79" fromId="36" toId="54">
</dataflow>
<dataflow id="268" from="tmp_79" to="smax1" fromId="54" toId="55">
</dataflow>
<dataflow id="269" from="j6" to="smax1" fromId="42" toId="55">
</dataflow>
<dataflow id="270" from="end_idx_1" to="smax1" fromId="36" toId="55">
</dataflow>
<dataflow id="271" from="indvars_iv" to="tmp_80" fromId="41" toId="56">
</dataflow>
<dataflow id="272" from="j6" to="tmp_80" fromId="42" toId="56">
</dataflow>
<dataflow id="273" from="tmp_80" to="z_idx" fromId="56" toId="57">
</dataflow>
<dataflow id="274" from="smax1" to="z_idx" fromId="55" toId="57">
</dataflow>
<dataflow id="275" from="csr1_colind_addr" to="csr1_colind_load" fromId="49" toId="59">
</dataflow>
<dataflow id="276" from="csr2_colind_addr" to="csr2_colind_load" fromId="52" toId="60">
</dataflow>
<dataflow id="277" from="csr2_colind_load" to="extLd8" fromId="60" toId="61">
</dataflow>
<dataflow id="278" from="csr1_colind_load" to="tmp_78" fromId="59" toId="62">
</dataflow>
<dataflow id="279" from="extLd8" to="tmp_78" fromId="61" toId="62">
</dataflow>
<dataflow id="280" from="tmp_78" to="StgValue_63" fromId="62" toId="63">
</dataflow>
<dataflow id="281" from="csr1_colind_load" to="tmp_83" fromId="59" toId="64">
</dataflow>
<dataflow id="282" from="extLd8" to="tmp_83" fromId="61" toId="64">
</dataflow>
<dataflow id="283" from="indvars_iv" to="tmp_84" fromId="41" toId="65">
</dataflow>
<dataflow id="284" from="tmp_83" to="StgValue_66" fromId="64" toId="66">
</dataflow>
<dataflow id="285" from="csr2_data_V" to="csr2_data_V_addr_1" fromId="184" toId="67">
</dataflow>
<dataflow id="286" from="StgValue_186" to="csr2_data_V_addr_1" fromId="186" toId="67">
</dataflow>
<dataflow id="287" from="tmp_77" to="csr2_data_V_addr_1" fromId="51" toId="67">
</dataflow>
<dataflow id="288" from="csr2_data_V_addr_1" to="csr2_data_V_load" fromId="67" toId="68">
</dataflow>
<dataflow id="289" from="agg_result_colind" to="agg_result_colind_ad_497" fromId="177" toId="69">
</dataflow>
<dataflow id="290" from="StgValue_186" to="agg_result_colind_ad_497" fromId="186" toId="69">
</dataflow>
<dataflow id="291" from="tmp_84" to="agg_result_colind_ad_497" fromId="65" toId="69">
</dataflow>
<dataflow id="292" from="extLd8" to="StgValue_70" fromId="61" toId="70">
</dataflow>
<dataflow id="293" from="agg_result_colind_ad_497" to="StgValue_70" fromId="69" toId="70">
</dataflow>
<dataflow id="294" from="csr1_data_V" to="csr1_data_V_addr_1" fromId="181" toId="71">
</dataflow>
<dataflow id="295" from="StgValue_186" to="csr1_data_V_addr_1" fromId="186" toId="71">
</dataflow>
<dataflow id="296" from="tmp_76" to="csr1_data_V_addr_1" fromId="48" toId="71">
</dataflow>
<dataflow id="297" from="csr1_data_V_addr_1" to="csr1_data_V_load" fromId="71" toId="72">
</dataflow>
<dataflow id="298" from="csr1_data_V" to="csr1_data_V_addr" fromId="181" toId="73">
</dataflow>
<dataflow id="299" from="StgValue_186" to="csr1_data_V_addr" fromId="186" toId="73">
</dataflow>
<dataflow id="300" from="tmp_76" to="csr1_data_V_addr" fromId="48" toId="73">
</dataflow>
<dataflow id="301" from="csr1_data_V_addr" to="p_Val2_s" fromId="73" toId="74">
</dataflow>
<dataflow id="302" from="csr2_data_V" to="csr2_data_V_addr" fromId="184" toId="75">
</dataflow>
<dataflow id="303" from="StgValue_186" to="csr2_data_V_addr" fromId="186" toId="75">
</dataflow>
<dataflow id="304" from="tmp_77" to="csr2_data_V_addr" fromId="51" toId="75">
</dataflow>
<dataflow id="305" from="csr2_data_V_addr" to="p_Val2_1" fromId="75" toId="76">
</dataflow>
<dataflow id="306" from="csr2_data_V_addr_1" to="csr2_data_V_load" fromId="67" toId="77">
</dataflow>
<dataflow id="307" from="agg_result_data_V" to="agg_result_data_V_ad_497" fromId="178" toId="78">
</dataflow>
<dataflow id="308" from="StgValue_186" to="agg_result_data_V_ad_497" fromId="186" toId="78">
</dataflow>
<dataflow id="309" from="tmp_84" to="agg_result_data_V_ad_497" fromId="65" toId="78">
</dataflow>
<dataflow id="310" from="csr2_data_V_load" to="StgValue_79" fromId="77" toId="79">
</dataflow>
<dataflow id="311" from="agg_result_data_V_ad_497" to="StgValue_79" fromId="78" toId="79">
</dataflow>
<dataflow id="312" from="k1" to="k_4" fromId="43" toId="80">
</dataflow>
<dataflow id="314" from="StgValue_313" to="k_4" fromId="313" toId="80">
</dataflow>
<dataflow id="315" from="csr1_data_V_addr_1" to="csr1_data_V_load" fromId="71" toId="82">
</dataflow>
<dataflow id="316" from="agg_result_data_V" to="agg_result_data_V_ad_496" fromId="178" toId="83">
</dataflow>
<dataflow id="317" from="StgValue_186" to="agg_result_data_V_ad_496" fromId="186" toId="83">
</dataflow>
<dataflow id="318" from="tmp_84" to="agg_result_data_V_ad_496" fromId="65" toId="83">
</dataflow>
<dataflow id="319" from="csr1_data_V_load" to="StgValue_84" fromId="82" toId="84">
</dataflow>
<dataflow id="320" from="agg_result_data_V_ad_496" to="StgValue_84" fromId="83" toId="84">
</dataflow>
<dataflow id="321" from="agg_result_colind" to="agg_result_colind_ad_496" fromId="177" toId="85">
</dataflow>
<dataflow id="322" from="StgValue_186" to="agg_result_colind_ad_496" fromId="186" toId="85">
</dataflow>
<dataflow id="323" from="tmp_84" to="agg_result_colind_ad_496" fromId="65" toId="85">
</dataflow>
<dataflow id="324" from="csr1_colind_load" to="StgValue_86" fromId="59" toId="86">
</dataflow>
<dataflow id="325" from="agg_result_colind_ad_496" to="StgValue_86" fromId="85" toId="86">
</dataflow>
<dataflow id="326" from="j6" to="j_5" fromId="42" toId="87">
</dataflow>
<dataflow id="327" from="StgValue_313" to="j_5" fromId="313" toId="87">
</dataflow>
<dataflow id="328" from="csr1_data_V_addr" to="p_Val2_s" fromId="73" toId="89">
</dataflow>
<dataflow id="329" from="csr2_data_V_addr" to="p_Val2_1" fromId="75" toId="90">
</dataflow>
<dataflow id="330" from="p_Val2_1" to="tmp_82" fromId="90" toId="91">
</dataflow>
<dataflow id="331" from="p_Val2_s" to="tmp_82" fromId="89" toId="91">
</dataflow>
<dataflow id="332" from="indvars_iv" to="tmp_81" fromId="41" toId="92">
</dataflow>
<dataflow id="333" from="agg_result_data_V" to="agg_result_data_V_ad" fromId="178" toId="93">
</dataflow>
<dataflow id="334" from="StgValue_186" to="agg_result_data_V_ad" fromId="186" toId="93">
</dataflow>
<dataflow id="335" from="tmp_81" to="agg_result_data_V_ad" fromId="92" toId="93">
</dataflow>
<dataflow id="336" from="tmp_82" to="StgValue_94" fromId="91" toId="94">
</dataflow>
<dataflow id="337" from="agg_result_data_V_ad" to="StgValue_94" fromId="93" toId="94">
</dataflow>
<dataflow id="338" from="agg_result_colind" to="agg_result_colind_ad" fromId="177" toId="95">
</dataflow>
<dataflow id="339" from="StgValue_186" to="agg_result_colind_ad" fromId="186" toId="95">
</dataflow>
<dataflow id="340" from="tmp_81" to="agg_result_colind_ad" fromId="92" toId="95">
</dataflow>
<dataflow id="341" from="csr1_colind_load" to="StgValue_96" fromId="59" toId="96">
</dataflow>
<dataflow id="342" from="agg_result_colind_ad" to="StgValue_96" fromId="95" toId="96">
</dataflow>
<dataflow id="343" from="j6" to="j_4" fromId="42" toId="97">
</dataflow>
<dataflow id="344" from="StgValue_313" to="j_4" fromId="313" toId="97">
</dataflow>
<dataflow id="345" from="k1" to="k_1" fromId="43" toId="98">
</dataflow>
<dataflow id="346" from="StgValue_313" to="k_1" fromId="313" toId="98">
</dataflow>
<dataflow id="347" from="j_4" to="j_2" fromId="97" toId="100">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="348" from="StgValue_99" to="j_2" fromId="99" toId="100">
</dataflow>
<dataflow id="349" from="j_5" to="j_2" fromId="87" toId="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="350" from="StgValue_88" to="j_2" fromId="88" toId="100">
</dataflow>
<dataflow id="351" from="j6" to="j_2" fromId="42" toId="100">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="352" from="StgValue_81" to="j_2" fromId="81" toId="100">
</dataflow>
<dataflow id="353" from="k_1" to="k_2" fromId="98" toId="101">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_78" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="354" from="StgValue_99" to="k_2" fromId="99" toId="101">
</dataflow>
<dataflow id="355" from="k1" to="k_2" fromId="43" toId="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="356" from="StgValue_88" to="k_2" fromId="88" toId="101">
</dataflow>
<dataflow id="357" from="k_4" to="k_2" fromId="80" toId="101">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="358" from="StgValue_81" to="k_2" fromId="81" toId="101">
</dataflow>
<dataflow id="359" from="indvars_iv" to="indvars_iv_next" fromId="41" toId="102">
</dataflow>
<dataflow id="360" from="StgValue_313" to="indvars_iv_next" fromId="313" toId="102">
</dataflow>
<dataflow id="361" from="indvars_iv" to="z_idx_3" fromId="41" toId="104">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="362" from="StgValue_58" to="z_idx_3" fromId="58" toId="104">
</dataflow>
<dataflow id="363" from="z_idx_1" to="z_idx_3" fromId="126" toId="104">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="364" from="StgValue_127" to="z_idx_3" fromId="127" toId="104">
<BackEdge/>
</dataflow>
<dataflow id="365" from="j6" to="j_3" fromId="42" toId="105">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_75" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="366" from="StgValue_58" to="j_3" fromId="58" toId="105">
</dataflow>
<dataflow id="367" from="j_6" to="j_3" fromId="113" toId="105">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="368" from="StgValue_127" to="j_3" fromId="127" toId="105">
<BackEdge/>
</dataflow>
<dataflow id="369" from="j_3" to="tmp_85" fromId="105" toId="106">
</dataflow>
<dataflow id="370" from="end_idx_1" to="tmp_85" fromId="36" toId="106">
</dataflow>
<dataflow id="371" from="tmp_85" to="StgValue_107" fromId="106" toId="107">
</dataflow>
<dataflow id="372" from="j_3" to="tmp_87" fromId="105" toId="108">
</dataflow>
<dataflow id="373" from="csr1_data_V" to="csr1_data_V_addr_2" fromId="181" toId="109">
</dataflow>
<dataflow id="374" from="StgValue_186" to="csr1_data_V_addr_2" fromId="186" toId="109">
</dataflow>
<dataflow id="375" from="tmp_87" to="csr1_data_V_addr_2" fromId="108" toId="109">
</dataflow>
<dataflow id="376" from="csr1_data_V_addr_2" to="csr1_data_V_load_1" fromId="109" toId="110">
</dataflow>
<dataflow id="377" from="csr1_colind" to="csr1_colind_addr_1" fromId="180" toId="111">
</dataflow>
<dataflow id="378" from="StgValue_186" to="csr1_colind_addr_1" fromId="186" toId="111">
</dataflow>
<dataflow id="379" from="tmp_87" to="csr1_colind_addr_1" fromId="108" toId="111">
</dataflow>
<dataflow id="380" from="csr1_colind_addr_1" to="csr1_colind_load_1" fromId="111" toId="112">
</dataflow>
<dataflow id="381" from="j_3" to="j_6" fromId="105" toId="113">
</dataflow>
<dataflow id="382" from="StgValue_313" to="j_6" fromId="313" toId="113">
</dataflow>
<dataflow id="383" from="k1" to="tmp_88" fromId="43" toId="114">
</dataflow>
<dataflow id="384" from="end_idx_2" to="tmp_88" fromId="38" toId="114">
</dataflow>
<dataflow id="385" from="tmp_88" to="smax" fromId="114" toId="115">
</dataflow>
<dataflow id="386" from="k1" to="smax" fromId="43" toId="115">
</dataflow>
<dataflow id="387" from="end_idx_2" to="smax" fromId="38" toId="115">
</dataflow>
<dataflow id="388" from="smax" to="tmp_89" fromId="115" toId="116">
</dataflow>
<dataflow id="389" from="k1" to="tmp_89" fromId="43" toId="116">
</dataflow>
<dataflow id="390" from="z_idx" to="z_idx_2" fromId="57" toId="117">
</dataflow>
<dataflow id="391" from="tmp_89" to="z_idx_2" fromId="116" toId="117">
</dataflow>
<dataflow id="392" from="z_idx_3" to="tmp_86" fromId="104" toId="119">
</dataflow>
<dataflow id="393" from="csr1_data_V_addr_2" to="csr1_data_V_load_1" fromId="109" toId="120">
</dataflow>
<dataflow id="394" from="agg_result_data_V" to="agg_result_data_V_ad_498" fromId="178" toId="121">
</dataflow>
<dataflow id="395" from="StgValue_186" to="agg_result_data_V_ad_498" fromId="186" toId="121">
</dataflow>
<dataflow id="396" from="tmp_86" to="agg_result_data_V_ad_498" fromId="119" toId="121">
</dataflow>
<dataflow id="397" from="csr1_data_V_load_1" to="StgValue_122" fromId="120" toId="122">
</dataflow>
<dataflow id="398" from="agg_result_data_V_ad_498" to="StgValue_122" fromId="121" toId="122">
</dataflow>
<dataflow id="399" from="csr1_colind_addr_1" to="csr1_colind_load_1" fromId="111" toId="123">
</dataflow>
<dataflow id="400" from="agg_result_colind" to="agg_result_colind_ad_498" fromId="177" toId="124">
</dataflow>
<dataflow id="401" from="StgValue_186" to="agg_result_colind_ad_498" fromId="186" toId="124">
</dataflow>
<dataflow id="402" from="tmp_86" to="agg_result_colind_ad_498" fromId="119" toId="124">
</dataflow>
<dataflow id="403" from="csr1_colind_load_1" to="StgValue_125" fromId="123" toId="125">
</dataflow>
<dataflow id="404" from="agg_result_colind_ad_498" to="StgValue_125" fromId="124" toId="125">
</dataflow>
<dataflow id="405" from="z_idx_3" to="z_idx_1" fromId="104" toId="126">
</dataflow>
<dataflow id="406" from="StgValue_313" to="z_idx_1" fromId="313" toId="126">
</dataflow>
<dataflow id="407" from="z_idx" to="z_idx_4" fromId="57" toId="128">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="408" from="StgValue_118" to="z_idx_4" fromId="118" toId="128">
</dataflow>
<dataflow id="409" from="z_idx_5" to="z_idx_4" fromId="149" toId="128">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="410" from="StgValue_150" to="z_idx_4" fromId="150" toId="128">
<BackEdge/>
</dataflow>
<dataflow id="411" from="k1" to="k_3" fromId="43" toId="129">
<condition id="-1">
<or_exp><and_exp><literal name="tmp_85" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="412" from="StgValue_118" to="k_3" fromId="118" toId="129">
</dataflow>
<dataflow id="413" from="k_5" to="k_3" fromId="137" toId="129">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="414" from="StgValue_150" to="k_3" fromId="150" toId="129">
<BackEdge/>
</dataflow>
<dataflow id="415" from="k_3" to="tmp_91" fromId="129" toId="130">
</dataflow>
<dataflow id="416" from="end_idx_2" to="tmp_91" fromId="38" toId="130">
</dataflow>
<dataflow id="417" from="tmp_91" to="StgValue_131" fromId="130" toId="131">
</dataflow>
<dataflow id="418" from="k_3" to="tmp_93" fromId="129" toId="132">
</dataflow>
<dataflow id="419" from="csr2_data_V" to="csr2_data_V_addr_2" fromId="184" toId="133">
</dataflow>
<dataflow id="420" from="StgValue_186" to="csr2_data_V_addr_2" fromId="186" toId="133">
</dataflow>
<dataflow id="421" from="tmp_93" to="csr2_data_V_addr_2" fromId="132" toId="133">
</dataflow>
<dataflow id="422" from="csr2_data_V_addr_2" to="csr2_data_V_load_1" fromId="133" toId="134">
</dataflow>
<dataflow id="423" from="csr2_colind" to="csr2_colind_addr_1" fromId="183" toId="135">
</dataflow>
<dataflow id="424" from="StgValue_186" to="csr2_colind_addr_1" fromId="186" toId="135">
</dataflow>
<dataflow id="425" from="tmp_93" to="csr2_colind_addr_1" fromId="132" toId="135">
</dataflow>
<dataflow id="426" from="csr2_colind_addr_1" to="csr2_colind_load_1" fromId="135" toId="136">
</dataflow>
<dataflow id="427" from="k_3" to="k_5" fromId="129" toId="137">
</dataflow>
<dataflow id="428" from="StgValue_313" to="k_5" fromId="313" toId="137">
</dataflow>
<dataflow id="429" from="agg_result_rowptr" to="agg_result_rowptr_ad_498" fromId="176" toId="138">
</dataflow>
<dataflow id="430" from="StgValue_186" to="agg_result_rowptr_ad_498" fromId="186" toId="138">
</dataflow>
<dataflow id="431" from="tmp_s" to="agg_result_rowptr_ad_498" fromId="25" toId="138">
</dataflow>
<dataflow id="432" from="z_idx_2" to="StgValue_139" fromId="117" toId="139">
</dataflow>
<dataflow id="433" from="agg_result_rowptr_ad_498" to="StgValue_139" fromId="138" toId="139">
</dataflow>
<dataflow id="434" from="z_idx_4" to="tmp_92" fromId="128" toId="141">
</dataflow>
<dataflow id="435" from="csr2_data_V_addr_2" to="csr2_data_V_load_1" fromId="133" toId="142">
</dataflow>
<dataflow id="436" from="agg_result_data_V" to="agg_result_data_V_ad_499" fromId="178" toId="143">
</dataflow>
<dataflow id="437" from="StgValue_186" to="agg_result_data_V_ad_499" fromId="186" toId="143">
</dataflow>
<dataflow id="438" from="tmp_92" to="agg_result_data_V_ad_499" fromId="141" toId="143">
</dataflow>
<dataflow id="439" from="csr2_data_V_load_1" to="StgValue_144" fromId="142" toId="144">
</dataflow>
<dataflow id="440" from="agg_result_data_V_ad_499" to="StgValue_144" fromId="143" toId="144">
</dataflow>
<dataflow id="441" from="csr2_colind_addr_1" to="csr2_colind_load_1" fromId="135" toId="145">
</dataflow>
<dataflow id="442" from="csr2_colind_load_1" to="extLd" fromId="145" toId="146">
</dataflow>
<dataflow id="443" from="agg_result_colind" to="agg_result_colind_ad_499" fromId="177" toId="147">
</dataflow>
<dataflow id="444" from="StgValue_186" to="agg_result_colind_ad_499" fromId="186" toId="147">
</dataflow>
<dataflow id="445" from="tmp_92" to="agg_result_colind_ad_499" fromId="141" toId="147">
</dataflow>
<dataflow id="446" from="extLd" to="StgValue_148" fromId="146" toId="148">
</dataflow>
<dataflow id="447" from="agg_result_colind_ad_499" to="StgValue_148" fromId="147" toId="148">
</dataflow>
<dataflow id="448" from="z_idx_4" to="z_idx_5" fromId="128" toId="149">
</dataflow>
<dataflow id="449" from="StgValue_313" to="z_idx_5" fromId="313" toId="149">
</dataflow>
<dataflow id="450" from="exitcond" to="StgValue_2" fromId="18" toId="2">
</dataflow>
<dataflow id="451" from="tmp_75" to="StgValue_4" fromId="46" toId="4">
</dataflow>
<dataflow id="452" from="tmp_78" to="StgValue_5" fromId="62" toId="5">
</dataflow>
<dataflow id="453" from="tmp_83" to="StgValue_5" fromId="64" toId="5">
</dataflow>
<dataflow id="454" from="tmp_78" to="StgValue_9" fromId="62" toId="9">
</dataflow>
<dataflow id="455" from="tmp_85" to="StgValue_10" fromId="106" toId="10">
</dataflow>
<dataflow id="456" from="tmp_91" to="StgValue_12" fromId="130" toId="12">
</dataflow>
</dataflows>


</stg>
