timestamp 1734071983
version 8.3
tech sky130A
style ngspice()
scale 1000 1 500000
resistclasses 4400000 2200000 950000 3050000 120000 197000 114000 191000 120000 197000 114000 191000 48200 319800 2000000 48200 48200 12800 125 125 47 47 29 5
use XOR2 XOR2_1 1 0 3604 0 1 11254
use XOR2 XOR2_0 1 0 -156 0 1 11278
use OR2 OR2_0 1 0 592 0 1 3100
use AND_Gate AND_Gate_1 1 0 -1200 0 1 3152
use AND_Gate AND_Gate_0 1 0 -3322 0 1 3124
node "m1_n810_4158#" 0 1.56836 -810 4158 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0
node "m1_n2932_4130#" 0 1.57638 -2932 4130 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 8 12 0 0 0 0 0 0 0 0 0 0
node "Co" 0 86.2218 3054 4284 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 21728 612 0 0 0 0 0 0 0 0 0 0
node "G" 6 1786.47 -1162 3594 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 346004 8612 0 0 0 0 0 0 0 0 0 0
node "m1_946_4980#" 2 238.473 946 4980 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 108016 2660 0 0 0 0 0 0 0 0 0 0
node "m1_n2518_5492#" 2 340.682 -2518 5492 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43212 1896 0 0 0 0 0 0 0 0 0 0
node "Ci" 2 843.808 -256 5862 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 244944 4072 0 0 0 0 0 0 0 0 0 0
node "B" 0 131.413 -3118 5740 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 50960 924 0 0 0 0 0 0 0 0 0 0
node "m1_n3326_4944#" 5 805.618 -3326 4944 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 152528 5168 0 0 0 0 0 0 0 0 0 0
node "S" 0 99.1611 2396 6608 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 15960 508 0 0 0 0 0 0 0 0 0 0
node "m1_2880_3906#" 6 1561.34 2880 3906 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 274000 7320 0 0 0 0 0 0 0 0 0 0
node "m1_n678_6796#" 1 271.798 -678 6796 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 68640 1384 0 0 0 0 0 0 0 0 0 0
node "m1_n3696_3788#" 7 2083.38 -3696 3788 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 431872 9992 0 0 0 0 0 0 0 0 0 0
node "GND" 0 144.385 -3998 6738 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 41796 840 0 0 0 0 0 0 0 0 0 0
node "P" 7 1522.44 -1380 6628 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 63672 1912 301280 7484 0 0 0 0 0 0 0 0
node "A" 0 164.587 -3976 7164 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 43416 860 0 0 0 0 0 0 0 0 0 0
node "m1_n1426_4914#" 3 1654.46 -1426 4914 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 93424 1728 93424 1728 494332 7948 0 0 0 0 0 0
node "VDD" 0 190.154 -4026 7854 m1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 46440 884 0 0 0 0 0 0 0 0 0 0
node "li_1328_3882#" 16 172.599 1328 3882 v0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1292 144 23880 1260 0 0 0 0 0 0 0 0 0 0
node "w_n1470_4462#" 6032 8398.27 -1470 4462 nw 0 0 0 0 2799424 9760 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
node "w_n3108_7282#" 7568 14169.5 -3108 7282 nw 0 0 0 0 4723180 13808 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
substrate "VSUBS" 0 0 -1073741817 -1073741817 space 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
cap "m1_n1426_4914#" "m1_n3326_4944#" 0.491412
cap "w_n1470_4462#" "m1_946_4980#" 335.952
cap "G" "m1_2880_3906#" 3.67413
cap "li_1328_3882#" "G" 104.907
cap "m1_n3696_3788#" "GND" 43.56
cap "m1_n2518_5492#" "m1_n3696_3788#" 5.03911
cap "P" "G" 3.61492
cap "m1_n1426_4914#" "m1_n2518_5492#" 12.6719
cap "P" "Ci" 53.7256
cap "G" "m1_n810_4158#" 0.606318
cap "S" "m1_2880_3906#" 7.97927
cap "m1_n3326_4944#" "m1_n2932_4130#" 0.204176
cap "Ci" "G" 2.83658
cap "Co" "m1_2880_3906#" 92.2529
cap "A" "VDD" 11.3729
cap "P" "m1_n2518_5492#" 0.589113
cap "m1_946_4980#" "li_1328_3882#" 22.6935
cap "P" "m1_946_4980#" 0.160131
cap "A" "GND" 28.2569
cap "GND" "VDD" 1.06608
cap "m1_946_4980#" "G" 4.73746
cap "m1_n3326_4944#" "m1_n2518_5492#" 32.0982
cap "m1_946_4980#" "Ci" 3.8661
cap "w_n1470_4462#" "m1_n1426_4914#" 231.499
cap "m1_n1426_4914#" "w_n3108_7282#" 435.311
cap "w_n1470_4462#" "m1_2880_3906#" 36.464
cap "w_n3108_7282#" "m1_n678_6796#" 28.282
cap "w_n1470_4462#" "li_1328_3882#" 17.5307
cap "P" "w_n1470_4462#" 101.943
cap "m1_n1426_4914#" "m1_n678_6796#" 23.3226
cap "w_n1470_4462#" "m1_n810_4158#" 0.272435
cap "w_n1470_4462#" "G" 72.9898
cap "w_n1470_4462#" "Ci" 91.3747
cap "P" "w_n3108_7282#" 148.363
cap "m1_n3696_3788#" "m1_n2932_4130#" 0.670528
cap "w_n1470_4462#" "S" 0.267184
cap "m1_n3326_4944#" "B" 143.085
cap "P" "m1_n1426_4914#" 442.093
cap "P" "m1_n678_6796#" 205.461
cap "w_n3108_7282#" "Ci" 4.59232
cap "m1_n3696_3788#" "G" 5.22217
cap "m1_n1426_4914#" "m1_n810_4158#" 0.0588074
cap "A" "w_n3108_7282#" 5.12454
cap "w_n1470_4462#" "Co" 1.36751
cap "w_n3108_7282#" "VDD" 6.17862
cap "m1_n1426_4914#" "G" 5.79906
cap "m1_n3326_4944#" "w_n3108_7282#" 7.34483
cap "w_n1470_4462#" "m1_n2518_5492#" 0.468866
cap "m1_n1426_4914#" "Ci" 28.9704
cap "w_n3108_7282#" "S" 4.9919
cap "m1_n678_6796#" "Ci" 7.85714
cap "m1_n3326_4944#" "m1_n3696_3788#" 188.607
cap "AND_Gate_0/INV_0/vss" "AND_Gate_0/INV_0/vdd" 18.3317
cap "AND_Gate_0/INV_0/in" "AND_Gate_0/INV_0/vdd" -0.300599
cap "AND_Gate_0/NAND2_Gate_0/B" "AND_Gate_0/NAND2_Gate_0/A" -0.0920929
cap "AND_Gate_0/NAND2_Gate_0/XM1/a_15_n100#" "AND_Gate_0/INV_0/vss" 16.0771
cap "AND_Gate_0/NAND2_Gate_0/B" "AND_Gate_0/INV_0/vss" 0.0646468
cap "AND_Gate_0/NAND2_Gate_0/A" "AND_Gate_0/INV_0/vss" 46.0743
cap "AND_Gate_0/NAND2_Gate_0/A" "AND_Gate_0/INV_0/in" -0.113834
cap "AND_Gate_0/INV_0/in" "AND_Gate_0/INV_0/vss" 42.362
cap "AND_Gate_0/INV_0/out" "AND_Gate_0/NAND2_Gate_0/A" 0.0284148
cap "AND_Gate_0/NAND2_Gate_0/A" "AND_Gate_0/INV_0/vdd" 66.8203
cap "AND_Gate_0/INV_0/in" "AND_Gate_0/INV_0/vdd" 8.1096
cap "AND_Gate_0/NAND2_Gate_0/B" "AND_Gate_0/INV_0/vdd" 8.43117
cap "AND_Gate_0/NAND2_Gate_0/B" "AND_Gate_1/INV_0/in" 0.0162105
cap "AND_Gate_0/INV_0/in" "AND_Gate_1/INV_0/in" 0.0640093
cap "AND_Gate_1/NAND2_Gate_0/B" "AND_Gate_0/INV_0/out" 0.0378435
cap "XOR2_0/XM8/a_n33_n188#" "AND_Gate_0/INV_0/in" 0.0711361
cap "AND_Gate_0/INV_0/in" "AND_Gate_0/INV_0/vss" 12.7525
cap "AND_Gate_0/NAND2_Gate_0/B" "AND_Gate_0/INV_0/vss" 34.836
cap "AND_Gate_0/NAND2_Gate_0/XM1/a_15_n100#" "AND_Gate_0/INV_0/vss" 49.6646
cap "AND_Gate_0/INV_0/out" "AND_Gate_1/NAND2_Gate_0/A" 0.397778
cap "AND_Gate_1/NAND2_Gate_0/B" "AND_Gate_0/INV_0/in" 0.0277617
cap "AND_Gate_0/NAND2_Gate_0/A" "AND_Gate_0/INV_0/in" 0.00512558
cap "AND_Gate_0/NAND2_Gate_0/B" "AND_Gate_0/NAND2_Gate_0/A" -0.0982282
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_0/INV_0/vss" 1.12176
cap "AND_Gate_0/INV_0/in" "AND_Gate_0/INV_0/out" 0.398804
cap "AND_Gate_0/NAND2_Gate_0/B" "AND_Gate_0/INV_0/out" 1.05557
cap "AND_Gate_0/INV_0/in" "AND_Gate_1/NAND2_Gate_0/A" 0.974632
cap "AND_Gate_0/INV_0/in" "XOR2_0/XM7/a_15_n100#" 0.237061
cap "AND_Gate_1/NAND2_Gate_0/XM1/a_15_n100#" "AND_Gate_0/INV_0/in" 0.00797905
cap "AND_Gate_0/NAND2_Gate_0/B" "AND_Gate_0/INV_0/in" 8.06828
cap "AND_Gate_0/INV_0/in" "XOR2_0/XM1/a_n73_n100#" 0.00234143
cap "AND_Gate_0/NAND2_Gate_0/A" "AND_Gate_0/INV_0/vdd" 0.0769646
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_0/INV_0/out" 64.2725
cap "AND_Gate_0/INV_0/out" "AND_Gate_1/INV_0/in" 0.189863
cap "XOR2_0/XM8/a_n33_n188#" "AND_Gate_0/INV_0/out" 0.0548283
cap "AND_Gate_0/INV_0/vss" "AND_Gate_0/INV_0/out" 26.3959
cap "AND_Gate_0/INV_0/in" "AND_Gate_1/NAND2_Gate_0/A" 1.08136
cap "AND_Gate_1/INV_0/in" "AND_Gate_0/NAND2_Gate_0/B" 0.00876142
cap "AND_Gate_0/INV_0/out" "AND_Gate_1/NAND2_Gate_0/XM1/a_15_n100#" 33.9387
cap "AND_Gate_1/INV_0/in" "AND_Gate_1/INV_0/out" 0.403437
cap "AND_Gate_0/INV_0/in" "AND_Gate_0/INV_0/vdd" 0.231165
cap "AND_Gate_0/INV_0/vss" "OR2_0/NOR2_0/XM8/a_n73_n100#" 2.81543
cap "AND_Gate_1/NAND2_Gate_0/B" "AND_Gate_1/INV_0/in" 6.93524
cap "AND_Gate_0/INV_0/vss" "AND_Gate_0/INV_0/out" 105.753
cap "AND_Gate_0/INV_0/in" "AND_Gate_0/INV_0/out" 0.979622
cap "AND_Gate_1/INV_0/out" "AND_Gate_0/INV_0/vdd" 4.03722
cap "AND_Gate_1/NAND2_Gate_0/A" "AND_Gate_1/INV_0/out" 0.0282114
cap "AND_Gate_0/INV_0/out" "AND_Gate_0/NAND2_Gate_0/XM1/a_15_n100#" 0.00204441
cap "AND_Gate_1/NAND2_Gate_0/B" "AND_Gate_0/INV_0/vdd" 9.52705
cap "AND_Gate_0/INV_0/out" "AND_Gate_1/INV_0/out" 0.010809
cap "AND_Gate_0/INV_0/out" "AND_Gate_0/NAND2_Gate_0/B" 1.01038
cap "AND_Gate_1/NAND2_Gate_0/A" "AND_Gate_1/INV_0/in" 8.53787
cap "AND_Gate_1/INV_0/in" "AND_Gate_0/INV_0/vdd" 37.9984
cap "AND_Gate_1/NAND2_Gate_0/B" "AND_Gate_0/INV_0/out" 9.3948
cap "AND_Gate_0/INV_0/vss" "AND_Gate_1/INV_0/out" 0.0170806
cap "AND_Gate_0/NAND2_Gate_0/A" "AND_Gate_0/INV_0/out" 0.0428676
cap "AND_Gate_0/INV_0/vss" "AND_Gate_1/NAND2_Gate_0/B" 0.032191
cap "AND_Gate_0/INV_0/out" "AND_Gate_1/INV_0/in" 45.2803
cap "AND_Gate_1/INV_0/in" "AND_Gate_1/NAND2_Gate_0/XM1/a_15_n100#" 2.84217e-14
cap "AND_Gate_1/NAND2_Gate_0/A" "AND_Gate_0/INV_0/vdd" 42.0909
cap "AND_Gate_1/NAND2_Gate_0/B" "AND_Gate_0/INV_0/in" 0.0222532
cap "AND_Gate_0/INV_0/vss" "AND_Gate_1/INV_0/in" 0.505974
cap "AND_Gate_0/INV_0/in" "AND_Gate_1/INV_0/in" 1.01262
cap "AND_Gate_0/INV_0/out" "AND_Gate_0/INV_0/vdd" -10.3435
cap "AND_Gate_0/INV_0/out" "AND_Gate_1/NAND2_Gate_0/A" 26.1981
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_1/NAND2_Gate_0/XM1/a_15_n100#" 1.42932
cap "AND_Gate_1/NAND2_Gate_0/B" "AND_Gate_1/INV_0/out" 5.18086
cap "AND_Gate_0/INV_0/vss" "AND_Gate_1/NAND2_Gate_0/A" 0.445255
cap "AND_Gate_0/INV_0/vss" "AND_Gate_0/INV_0/vdd" 4.4375
cap "AND_Gate_1/INV_0/in" "AND_Gate_1/NAND2_Gate_0/B" 0.0922445
cap "OR2_0/INV_0/in" "AND_Gate_0/INV_0/out" 6.76953
cap "AND_Gate_1/INV_0/vdd" "OR2_0/NOR2_0/XM7/a_15_n100#" 0.483341
cap "AND_Gate_1/INV_0/in" "AND_Gate_0/INV_0/out" 0.501566
cap "AND_Gate_1/INV_0/out" "AND_Gate_1/INV_0/vss" 26.7912
cap "OR2_0/INV_0/in" "AND_Gate_1/INV_0/vss" 3.54636
cap "AND_Gate_1/NAND2_Gate_0/B" "OR2_0/NOR2_0/XM7/a_15_n100#" 0.031181
cap "AND_Gate_1/INV_0/out" "AND_Gate_1/NAND2_Gate_0/A" 0.0657886
cap "AND_Gate_0/INV_0/out" "AND_Gate_1/INV_0/vdd" -19.3187
cap "OR2_0/INV_0/in" "AND_Gate_1/INV_0/out" 1.75136
cap "AND_Gate_1/INV_0/in" "AND_Gate_1/INV_0/vss" 0.130111
cap "AND_Gate_1/INV_0/in" "AND_Gate_1/INV_0/out" 3.4693
cap "AND_Gate_1/INV_0/in" "OR2_0/INV_0/in" 0.385224
cap "AND_Gate_1/INV_0/vss" "AND_Gate_1/INV_0/vdd" 1.48215
cap "AND_Gate_1/INV_0/out" "AND_Gate_1/INV_0/vdd" 114.441
cap "OR2_0/INV_0/in" "AND_Gate_1/INV_0/vdd" 1.47784
cap "AND_Gate_1/INV_0/out" "OR2_0/NOR2_0/XM7/a_15_n100#" 0.65206
cap "AND_Gate_1/INV_0/in" "AND_Gate_1/INV_0/vdd" 3.60959
cap "AND_Gate_1/INV_0/out" "AND_Gate_1/NAND2_Gate_0/B" 7.80137
cap "OR2_0/INV_0/in" "AND_Gate_1/NAND2_Gate_0/B" 0.0333882
cap "AND_Gate_0/INV_0/out" "AND_Gate_1/INV_0/vss" 119.979
cap "AND_Gate_1/INV_0/in" "OR2_0/NOR2_0/XM7/a_15_n100#" 0.0738461
cap "AND_Gate_1/INV_0/out" "AND_Gate_0/INV_0/out" 8.22401
cap "XOR2_1/XM8/a_n33_n188#" "OR2_0/INV_0/in" 3.24068
cap "XOR2_1/B" "AND_Gate_1/INV_0/vss" 0.000140226
cap "OR2_0/INV_0/out" "AND_Gate_1/INV_0/out" 0.0145752
cap "OR2_0/NOR2_0/A" "AND_Gate_1/INV_0/out" 0.219156
cap "AND_Gate_1/INV_0/in" "AND_Gate_1/INV_0/vss" 0.00800869
cap "XOR2_1/XM8/a_n33_n188#" "OR2_0/NOR2_0/XM7/a_15_n100#" 2.4121
cap "AND_Gate_1/INV_0/out" "OR2_0/INV_0/in" 1.05229
cap "AND_Gate_1/INV_0/out" "OR2_0/NOR2_0/XM7/a_15_n100#" 0.0518868
cap "XOR2_1/B" "OR2_0/INV_0/in" 0.0236098
cap "AND_Gate_1/INV_0/in" "OR2_0/INV_0/in" 0.0291204
cap "XOR2_1/B" "OR2_0/NOR2_0/XM7/a_15_n100#" 0.0165888
cap "AND_Gate_1/INV_0/vdd" "AND_Gate_1/INV_0/vss" 9.49311
cap "OR2_0/INV_0/in" "XOR2_1/XM8/a_15_n100#" 0.168521
cap "OR2_0/NOR2_0/XM7/a_15_n100#" "XOR2_1/XM8/a_15_n100#" 1.36858
cap "AND_Gate_1/INV_0/vss" "OR2_0/INV_0/out" 8.20804
cap "AND_Gate_1/INV_0/vss" "OR2_0/NOR2_0/A" 72.9266
cap "AND_Gate_1/INV_0/vdd" "OR2_0/INV_0/out" 1.47909
cap "AND_Gate_1/INV_0/vdd" "OR2_0/NOR2_0/A" -1.43846
cap "XOR2_1/XM8/a_n33_n188#" "AND_Gate_1/INV_0/vss" 0.0060421
cap "AND_Gate_1/INV_0/vss" "OR2_0/INV_0/in" 16.0261
cap "AND_Gate_1/INV_0/vdd" "OR2_0/INV_0/in" 15.5144
cap "OR2_0/NOR2_0/A" "OR2_0/INV_0/out" 0.00953602
cap "AND_Gate_1/INV_0/vss" "OR2_0/NOR2_0/XM7/a_15_n100#" 5.95171
cap "AND_Gate_1/INV_0/vdd" "OR2_0/NOR2_0/XM7/a_15_n100#" 2.93874
cap "AND_Gate_1/INV_0/vss" "AND_Gate_1/INV_0/out" -0.108302
cap "AND_Gate_1/INV_0/vdd" "AND_Gate_1/INV_0/out" 0.0332577
cap "XOR2_1/XM8/a_n33_n188#" "OR2_0/NOR2_0/A" 0.00248562
cap "OR2_0/INV_0/out" "OR2_0/INV_0/in" 2.71061
cap "OR2_0/NOR2_0/A" "OR2_0/INV_0/in" 12.2619
cap "OR2_0/INV_0/vss" "OR2_0/INV_0/out" 13.9062
cap "OR2_0/INV_0/vss" "OR2_0/INV_0/in" 13.2749
cap "OR2_0/INV_0/vdd" "OR2_0/INV_0/out" 2.58354
cap "OR2_0/INV_0/vss" "OR2_0/INV_0/vdd" -4.85393
cap "OR2_0/INV_0/out" "OR2_0/INV_0/in" 2.677
cap "OR2_0/NOR2_0/A" "OR2_0/INV_0/vss" 0.000551516
cap "OR2_0/NOR2_0/XM7/a_15_n100#" "OR2_0/INV_0/vss" 0.000299676
cap "AND_Gate_0/NAND2_Gate_0/A" "XOR2_0/XM8/a_15_n100#" 0.0012528
cap "AND_Gate_0/NAND2_Gate_0/A" "XOR2_0/XM8/a_n33_n188#" 0.0203008
cap "AND_Gate_0/NAND2_Gate_0/B" "XOR2_0/Y" -0.82381
cap "AND_Gate_0/INV_0/vss" "XOR2_0/XM7/a_15_n100#" 0.574123
cap "AND_Gate_0/NAND2_Gate_0/A" "AND_Gate_0/INV_0/vss" 129.316
cap "AND_Gate_0/NAND2_Gate_0/A" "XOR2_0/XM7/a_15_n100#" 1.92696
cap "AND_Gate_0/INV_0/vss" "AND_Gate_0/INV_0/vdd" 9.50986
cap "AND_Gate_0/NAND2_Gate_0/A" "AND_Gate_0/INV_0/vdd" 44.5714
cap "AND_Gate_0/NAND2_Gate_0/A" "XOR2_0/w_n2608_n4488#" -5.76262
cap "AND_Gate_0/INV_0/vss" "AND_Gate_0/INV_0/in" 2.5413
cap "AND_Gate_0/NAND2_Gate_0/B" "AND_Gate_0/INV_0/vss" -33.3044
cap "AND_Gate_0/NAND2_Gate_0/B" "XOR2_0/XM7/a_15_n100#" 0.907689
cap "AND_Gate_0/NAND2_Gate_0/A" "AND_Gate_0/NAND2_Gate_0/B" 77.4591
cap "AND_Gate_0/NAND2_Gate_0/B" "AND_Gate_0/INV_0/vdd" 1.45972
cap "AND_Gate_0/INV_0/vss" "XOR2_0/Y" 0.460944
cap "AND_Gate_0/NAND2_Gate_0/A" "XOR2_0/Y" 1.44219
cap "XOR2_0/XM8/a_15_n100#" "XOR2_0/INV_0/out" 2.84217e-14
cap "AND_Gate_1/NAND2_Gate_0/A" "XOR2_0/INV_0/out" 15.9894
cap "AND_Gate_0/NAND2_Gate_0/XM1/a_15_n100#" "AND_Gate_0/NAND2_Gate_0/B" 0.016695
cap "AND_Gate_0/NAND2_Gate_0/B" "XOR2_0/XM7/a_15_n100#" 27.2784
cap "AND_Gate_0/NAND2_Gate_0/A" "AND_Gate_1/NAND2_Gate_0/A" 16.4427
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_0/NAND2_Gate_0/B" 92.0014
cap "AND_Gate_0/NAND2_Gate_0/B" "XOR2_0/INV_0/out" 4.48507
cap "AND_Gate_0/NAND2_Gate_0/A" "AND_Gate_0/NAND2_Gate_0/B" 24.0994
cap "AND_Gate_0/INV_0/in" "AND_Gate_0/INV_0/vss" 9.3253
cap "XOR2_0/INV_1/out" "AND_Gate_1/NAND2_Gate_0/A" 0.0642498
cap "XOR2_0/XM8/a_15_n100#" "AND_Gate_0/INV_0/vss" 1.13687e-13
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/INV_0/out" 28.1274
cap "AND_Gate_0/NAND2_Gate_0/A" "XOR2_0/XM7/a_15_n100#" 3.25641
cap "AND_Gate_1/NAND2_Gate_0/A" "AND_Gate_0/INV_0/vss" 0.0915113
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_0/NAND2_Gate_0/A" 1.41375
cap "AND_Gate_0/NAND2_Gate_0/B" "AND_Gate_0/INV_0/vss" 109.939
cap "AND_Gate_0/NAND2_Gate_0/A" "XOR2_0/INV_0/out" 0.00549476
cap "XOR2_0/w_n2608_n4488#" "AND_Gate_0/NAND2_Gate_0/B" -1.77636e-15
cap "AND_Gate_0/INV_0/in" "AND_Gate_0/NAND2_Gate_0/B" 3.93315
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/INV_1/out" 0.126962
cap "AND_Gate_1/NAND2_Gate_0/B" "AND_Gate_0/INV_0/vss" 0.056738
cap "XOR2_0/XM7/a_15_n100#" "AND_Gate_0/INV_0/vss" -15.3635
cap "AND_Gate_1/NAND2_Gate_0/A" "XOR2_0/XM8/a_15_n100#" 0.556867
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_0/INV_0/vss" 68.1438
cap "XOR2_0/INV_1/out" "AND_Gate_0/NAND2_Gate_0/A" 0.16482
cap "XOR2_0/INV_0/out" "AND_Gate_0/INV_0/vss" -0.207545
cap "AND_Gate_1/NAND2_Gate_0/A" "AND_Gate_0/NAND2_Gate_0/B" -4.98435
cap "AND_Gate_0/NAND2_Gate_0/A" "AND_Gate_0/INV_0/vss" 7.42912
cap "XOR2_0/w_n2608_n4488#" "AND_Gate_0/NAND2_Gate_0/A" -1.58221
cap "XOR2_0/w_n2608_n4488#" "XOR2_0/INV_0/out" 0.673904
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_0/INV_0/out" -2.88664
cap "AND_Gate_0/INV_0/in" "XOR2_0/INV_0/out" 0.929136
cap "AND_Gate_0/INV_0/in" "AND_Gate_0/NAND2_Gate_0/A" 0.00226852
cap "AND_Gate_0/INV_0/out" "XOR2_0/INV_0/out" 1.45145
cap "AND_Gate_1/NAND2_Gate_0/B" "XOR2_0/XM8/a_15_n100#" 4.09672
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_1/NAND2_Gate_0/A" -2.07788
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/XM8/a_15_n100#" 9.25974
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_1/NAND2_Gate_0/B" 35.7663
cap "AND_Gate_1/NAND2_Gate_0/A" "AND_Gate_0/INV_0/vdd" 7.92952
cap "AND_Gate_1/NAND2_Gate_0/B" "AND_Gate_1/INV_0/in" 4.29876
cap "AND_Gate_1/NAND2_Gate_0/A" "AND_Gate_1/INV_0/in" 12.3203
cap "AND_Gate_1/NAND2_Gate_0/A" "AND_Gate_0/INV_0/vss" 1.42207
cap "AND_Gate_0/INV_0/vss" "AND_Gate_1/NAND2_Gate_0/B" 12.3349
cap "AND_Gate_1/NAND2_Gate_0/B" "XOR2_1/XM7/a_15_n100#" 0.490059
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_0/NAND2_Gate_0/B" 2.08187
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/XM8/a_15_n100#" 1.56247
cap "AND_Gate_1/NAND2_Gate_0/A" "AND_Gate_0/INV_0/out" -1.84495
cap "AND_Gate_1/NAND2_Gate_0/B" "AND_Gate_0/INV_0/out" -1.41829
cap "AND_Gate_1/NAND2_Gate_0/B" "XOR2_0/w_n2608_n4488#" -1.82163
cap "AND_Gate_1/INV_0/out" "AND_Gate_1/NAND2_Gate_0/B" -1.21469
cap "AND_Gate_1/NAND2_Gate_0/A" "AND_Gate_1/INV_0/out" -0.0502215
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_1/INV_0/in" 0.530804
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_0/INV_0/vss" 7.5762
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/XM7/a_15_n100#" 0.367386
cap "XOR2_0/INV_0/out" "AND_Gate_1/NAND2_Gate_0/B" 0.231592
cap "AND_Gate_1/NAND2_Gate_0/A" "XOR2_0/INV_0/out" 16.1145
cap "AND_Gate_1/NAND2_Gate_0/A" "AND_Gate_1/NAND2_Gate_0/B" -3.16723
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_0/INV_0/out" 0.385722
cap "AND_Gate_1/NAND2_Gate_0/A" "AND_Gate_1/NAND2_Gate_0/XM1/a_15_n100#" 0.00807302
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/XM5/a_n33_n197#" 0.745083
cap "AND_Gate_1/NAND2_Gate_0/B" "XOR2_0/XM8/a_15_n100#" 4.09672
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/INV_0/out" 4.50175
cap "AND_Gate_1/NAND2_Gate_0/A" "XOR2_0/XM8/a_15_n100#" 0.233493
cap "AND_Gate_1/INV_0/vss" "AND_Gate_1/NAND2_Gate_0/B" 17.3236
cap "AND_Gate_1/INV_0/vdd" "AND_Gate_0/INV_0/out" 0.00838818
cap "OR2_0/NOR2_0/XM7/a_15_n100#" "AND_Gate_1/INV_0/out" 0.810495
cap "AND_Gate_1/INV_0/vss" "AND_Gate_1/NAND2_Gate_0/A" 0.0711129
cap "XOR2_1/XM7/a_15_n100#" "AND_Gate_1/NAND2_Gate_0/B" 0.48787
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_1/INV_0/vdd" 0.0391661
cap "AND_Gate_1/INV_0/in" "AND_Gate_1/NAND2_Gate_0/B" 0.0602271
cap "AND_Gate_1/INV_0/out" "AND_Gate_1/NAND2_Gate_0/B" 8.6199
cap "AND_Gate_1/INV_0/vss" "AND_Gate_1/INV_0/out" 44.8115
cap "AND_Gate_1/INV_0/vdd" "AND_Gate_1/NAND2_Gate_0/B" 37.8036
cap "AND_Gate_1/INV_0/vss" "AND_Gate_1/INV_0/vdd" 23.7257
cap "AND_Gate_1/INV_0/out" "AND_Gate_1/NAND2_Gate_0/A" -0.0349552
cap "AND_Gate_1/INV_0/vdd" "AND_Gate_1/NAND2_Gate_0/A" 0.1981
cap "OR2_0/NOR2_0/XM7/a_15_n100#" "AND_Gate_1/NAND2_Gate_0/B" 0.209028
cap "AND_Gate_1/INV_0/out" "OR2_0/INV_0/in" 0.018529
cap "XOR2_1/Y" "AND_Gate_1/INV_0/vdd" 0.00055064
cap "AND_Gate_1/INV_0/in" "AND_Gate_1/INV_0/out" 0.319574
cap "XOR2_1/w_n2608_n4488#" "AND_Gate_1/NAND2_Gate_0/B" -2.77069
cap "AND_Gate_1/INV_0/in" "AND_Gate_1/INV_0/vdd" 0.54808
cap "AND_Gate_1/INV_0/vdd" "AND_Gate_1/INV_0/out" 37.8831
cap "AND_Gate_1/INV_0/out" "AND_Gate_0/INV_0/out" -2.23685
cap "AND_Gate_1/INV_0/out" "OR2_0/NOR2_0/A" 0.0578321
cap "XOR2_1/XM8/a_15_n100#" "OR2_0/NOR2_0/XM7/a_15_n100#" 1.36604
cap "AND_Gate_1/INV_0/vdd" "XOR2_1/INV_0/out" 24.146
cap "XOR2_1/XM8/a_15_n100#" "OR2_0/NOR2_0/A" 4.01977
cap "XOR2_1/INV_0/in" "OR2_0/NOR2_0/XM7/a_15_n100#" 0.115959
cap "XOR2_1/w_n2608_n4488#" "XOR2_1/INV_0/in" -1.77636e-15
cap "XOR2_1/INV_0/in" "OR2_0/NOR2_0/A" 0.0283106
cap "XOR2_1/INV_1/out" "OR2_0/NOR2_0/XM7/a_15_n100#" 0.00301025
cap "OR2_0/NOR2_0/XM7/a_15_n100#" "AND_Gate_1/INV_0/vss" 5.20754
cap "OR2_0/INV_0/in" "AND_Gate_1/INV_0/vss" 0.107093
cap "OR2_0/NOR2_0/A" "AND_Gate_1/INV_0/vss" 1.11006
cap "AND_Gate_1/INV_0/vdd" "AND_Gate_1/INV_0/out" 2.08797
cap "XOR2_1/XM8/a_15_n100#" "AND_Gate_1/INV_0/vss" 12.9708
cap "AND_Gate_1/INV_0/vdd" "XOR2_1/Y" 0.0802978
cap "XOR2_1/INV_0/out" "OR2_0/NOR2_0/XM7/a_15_n100#" 2.88215
cap "AND_Gate_1/INV_0/vdd" "OR2_0/NOR2_0/A" 0.0203966
cap "XOR2_1/INV_0/in" "AND_Gate_1/INV_0/vss" 0.00421366
cap "OR2_0/INV_0/in" "XOR2_1/INV_0/out" 3.67089
cap "XOR2_1/INV_0/out" "OR2_0/NOR2_0/A" 0.817524
cap "XOR2_1/w_n2608_n4488#" "XOR2_1/INV_0/out" 0.673904
cap "AND_Gate_1/INV_0/vdd" "XOR2_1/XM8/a_15_n100#" 1.6553
cap "XOR2_1/INV_1/out" "AND_Gate_1/INV_0/vss" 0.0320464
cap "XOR2_1/INV_0/in" "AND_Gate_1/INV_0/vdd" 5.16408
cap "XOR2_1/INV_0/in" "XOR2_1/INV_0/out" 0.0350755
cap "AND_Gate_1/INV_0/vdd" "XOR2_1/INV_1/out" 0.0160711
cap "AND_Gate_1/INV_0/vdd" "AND_Gate_1/INV_0/vss" 57.9743
cap "XOR2_1/INV_0/out" "AND_Gate_1/INV_0/vss" 2.05139
cap "XOR2_1/XM8/a_15_n100#" "OR2_0/INV_0/vss" 13.0061
cap "OR2_0/INV_0/vss" "XOR2_1/INV_0/in" 0.335288
cap "OR2_0/INV_0/vss" "OR2_0/NOR2_0/A" 0.550775
cap "OR2_0/INV_0/vss" "XOR2_1/INV_0/out" 1.69225
cap "OR2_0/NOR2_0/XM7/a_15_n100#" "OR2_0/INV_0/vss" 0.000899029
cap "OR2_0/INV_0/vdd" "OR2_0/INV_0/vss" 3.20308
cap "OR2_0/INV_0/vss" "OR2_0/INV_0/in" 0.0926504
cap "AND_Gate_0/NAND2_Gate_0/XM4/a_n33_n197#" "XOR2_0/Y" -0.82381
cap "XOR2_0/INV_1/out" "XOR2_0/INV_1/vdd" 59.3322
cap "XOR2_0/INV_1/out" "AND_Gate_0/NAND2_Gate_0/XM3/a_n33_n197#" 0.796758
cap "AND_Gate_0/NAND2_Gate_0/XM4/a_n33_n197#" "XOR2_0/INV_1/vss" -6.77607
cap "XOR2_0/INV_1/out" "XOR2_0/INV_1/vss" 0.0360621
cap "AND_Gate_0/NAND2_Gate_0/XM3/a_n33_n197#" "AND_Gate_0/INV_0/vdd" 0.208332
cap "XOR2_0/Y" "XOR2_0/INV_1/vdd" -2.84217e-14
cap "AND_Gate_0/NAND2_Gate_0/XM3/a_n33_n197#" "XOR2_0/Y" 2.07942
cap "XOR2_0/XM5/a_15_n100#" "AND_Gate_0/NAND2_Gate_0/XM3/a_n33_n197#" 0.012909
cap "AND_Gate_0/NAND2_Gate_0/XM3/a_n33_n197#" "XOR2_0/INV_1/vdd" 99.2098
cap "XOR2_0/INV_1/vss" "XOR2_0/Y" 1.98584
cap "XOR2_0/INV_1/vss" "XOR2_0/INV_1/vdd" 0.088051
cap "XOR2_0/INV_1/vss" "AND_Gate_0/NAND2_Gate_0/XM3/a_n33_n197#" 0.00527136
cap "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" "XOR2_0/INV_0/out" 75.0935
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/XM8/a_15_n100#" 0.112587
cap "AND_Gate_0/NAND2_Gate_0/XM4/a_n33_n197#" "XOR2_0/INV_0/out" -5.68434e-14
cap "XOR2_0/XM5/a_15_n100#" "AND_Gate_0/INV_0/vdd" 8.92712
cap "XOR2_0/INV_0/vss" "XOR2_0/INV_0/out" -1.92153
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/INV_1/out" 1.26159
cap "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" "XOR2_0/XM8/a_15_n100#" 0.0333995
cap "XOR2_0/XM5/a_15_n100#" "AND_Gate_0/NAND2_Gate_0/XM3/a_n33_n197#" 0.0128354
cap "AND_Gate_0/NAND2_Gate_0/XM3/a_n33_n197#" "XOR2_0/INV_1/out" 0.0145375
cap "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" "XOR2_0/INV_1/out" 0.11116
cap "AND_Gate_0/NAND2_Gate_0/XM3/a_n33_n197#" "AND_Gate_0/INV_0/vdd" 4.03956
cap "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" "AND_Gate_0/INV_0/vdd" -10.9128
cap "AND_Gate_0/NAND2_Gate_0/XM4/a_n33_n197#" "XOR2_0/INV_1/out" -0.00168012
cap "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" "AND_Gate_0/NAND2_Gate_0/XM3/a_n33_n197#" 5.03139
cap "XOR2_0/INV_0/vss" "XOR2_0/INV_1/out" 0.0409096
cap "AND_Gate_0/NAND2_Gate_0/XM4/a_n33_n197#" "AND_Gate_0/INV_0/vdd" 106.728
cap "XOR2_0/INV_0/vss" "AND_Gate_0/INV_0/vdd" 9.81848
cap "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" "AND_Gate_0/NAND2_Gate_0/XM4/a_n33_n197#" 6.58229
cap "XOR2_0/INV_0/vss" "AND_Gate_0/NAND2_Gate_0/XM3/a_n33_n197#" 0.464657
cap "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" "XOR2_0/INV_0/vss" 79.1694
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/INV_0/out" 10.4534
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/XM5/a_15_n100#" 2.69546
cap "XOR2_1/INV_1/out" "XOR2_0/INV_0/out" 1.20331
cap "XOR2_0/INV_0/vss" "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" 201.214
cap "AND_Gate_0/NAND2_Gate_0/XM4/a_n33_n197#" "XOR2_0/INV_0/vss" -0.0792437
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/XM5/a_n33_n197#" 0.856659
cap "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" "XOR2_0/INV_0/out" 56.3125
cap "AND_Gate_0/NAND2_Gate_0/XM4/a_n33_n197#" "XOR2_1/INV_1/out" 0.0151055
cap "XOR2_1/INV_1/out" "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" 3.11408
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/XM8/a_15_n100#" 0.137868
cap "AND_Gate_0/NAND2_Gate_0/XM4/a_n33_n197#" "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" 11.5444
cap "XOR2_0/INV_0/vss" "XOR2_0/XM5/a_n33_n197#" -0.0137734
cap "XOR2_0/INV_0/vss" "AND_Gate_1/NAND2_Gate_0/XM4/a_n33_n197#" 7.43893
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/INV_0/vss" 84.3096
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/XM7/a_15_n100#" 0.0121596
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/INV_0/out" 209.687
cap "XOR2_1/INV_1/out" "AND_Gate_0/INV_0/vdd" 3.69437
cap "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" "XOR2_1/XM5/a_n73_n100#" 0.0680773
cap "AND_Gate_0/NAND2_Gate_0/XM4/a_n33_n197#" "AND_Gate_0/INV_0/vdd" 33.8818
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" 1.79884
cap "AND_Gate_1/NAND2_Gate_0/XM4/a_n33_n197#" "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" -0.217105
cap "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" "XOR2_1/XM5/a_15_n100#" -5.55112e-17
cap "XOR2_0/INV_0/vss" "XOR2_0/INV_0/out" 23.1372
cap "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" "XOR2_0/INV_0/vss" 1.34899
cap "AND_Gate_0/INV_0/vdd" "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" 152.683
cap "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" "AND_Gate_1/INV_0/vdd" 0.499291
cap "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" "XOR2_1/XM5/a_15_n100#" -1.42109e-14
cap "OR2_0/NOR2_0/XM7/a_n33_n197#" "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" 0.0448368
cap "XOR2_0/INV_0/in" "XOR2_0/INV_0/vss" 0.0147928
cap "XOR2_0/INV_0/out" "XOR2_1/INV_1/out" 1.10538
cap "XOR2_1/INV_1/out" "AND_Gate_1/NAND2_Gate_0/XM4/a_n33_n197#" 0.113413
cap "XOR2_1/Y" "AND_Gate_0/INV_0/vdd" 2.84217e-14
cap "XOR2_1/INV_1/out" "XOR2_0/INV_0/vss" 0.0289903
cap "XOR2_0/INV_0/in" "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" 0.797614
cap "XOR2_1/Y" "AND_Gate_1/INV_0/vdd" 0.149212
cap "XOR2_0/INV_0/out" "XOR2_0/INV_0/vss" 1.91656
cap "XOR2_1/INV_1/out" "AND_Gate_0/INV_0/vdd" 56.4105
cap "XOR2_0/INV_0/out" "AND_Gate_0/INV_0/vdd" 4.09713
cap "AND_Gate_1/NAND2_Gate_0/XM4/a_n33_n197#" "XOR2_0/INV_0/vss" 11.4321
cap "XOR2_1/Y" "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" 0.183374
cap "XOR2_1/INV_1/out" "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" 0.240865
cap "AND_Gate_0/INV_0/vdd" "XOR2_0/INV_0/vss" 0.501665
cap "XOR2_0/INV_0/out" "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" 2.45236
cap "AND_Gate_0/INV_0/vdd" "XOR2_1/XM5/a_15_n100#" 8.84166
cap "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" "AND_Gate_1/NAND2_Gate_0/XM4/a_n33_n197#" 0.166572
cap "XOR2_1/INV_0/vdd" "XOR2_1/INV_0/vss" 0.000179748
cap "XOR2_1/INV_0/out" "XOR2_1/INV_0/in" 1.13687e-13
cap "XOR2_1/Y" "AND_Gate_1/INV_0/vdd" -0.227532
cap "XOR2_1/INV_0/vdd" "XOR2_1/XM5/a_15_n100#" -1.13687e-13
cap "XOR2_1/INV_0/vss" "OR2_0/NOR2_0/XM9/a_15_n100#" 0.493894
cap "XOR2_1/INV_0/vdd" "XOR2_1/INV_0/out" 11.0733
cap "XOR2_1/INV_0/vss" "XOR2_1/INV_0/out" 1.41184
cap "XOR2_1/INV_1/out" "XOR2_1/Y" 0.0255181
cap "OR2_0/NOR2_0/XM9/a_n33_n197#" "XOR2_1/INV_0/vss" 0.0306834
cap "XOR2_1/XM8/a_15_n100#" "XOR2_1/INV_0/vss" 0.406828
cap "XOR2_1/INV_0/vss" "AND_Gate_1/INV_0/vdd" 13.2098
cap "XOR2_1/Y" "XOR2_1/INV_0/in" 0.282255
cap "XOR2_1/INV_0/vdd" "XOR2_1/Y" -4.9919
cap "XOR2_1/INV_0/vdd" "XOR2_1/INV_1/out" 0.0183172
cap "XOR2_1/Y" "XOR2_1/INV_0/vss" 13.869
cap "XOR2_1/INV_1/out" "XOR2_1/INV_0/vss" 0.26549
cap "XOR2_1/Y" "XOR2_1/INV_0/out" 5.24428
cap "XOR2_1/INV_0/vdd" "XOR2_1/INV_0/in" 95.6448
cap "XOR2_1/INV_0/vss" "XOR2_1/INV_0/in" -0.041306
cap "XOR2_1/INV_0/out" "XOR2_1/INV_0/vss" 22.0624
cap "XOR2_1/Y" "XOR2_1/INV_0/vss" -3.54132
cap "XOR2_1/INV_0/in" "XOR2_1/INV_0/vss" 0.126172
cap "XOR2_1/XM8/a_15_n100#" "XOR2_1/INV_0/vss" 0.411328
cap "XOR2_1/INV_0/vdd" "XOR2_1/INV_0/out" 1.62648
cap "XOR2_1/INV_0/vdd" "XOR2_1/INV_0/vss" 0.0019375
cap "XOR2_1/XM2/a_n33_n188#" "XOR2_1/INV_0/vss" 0.266579
cap "XOR2_0/INV_1/vdd" "XOR2_0/INV_1/out" 3.34029
cap "XOR2_0/INV_1/in" "XOR2_0/INV_1/vdd" -0.487934
cap "XOR2_0/INV_1/vdd" "XOR2_0/INV_1/vss" -0.088
cap "XOR2_0/INV_0/vdd" "XOR2_0/INV_1/in" 7.80813
cap "XOR2_0/INV_0/vdd" "XOR2_0/INV_0/in" 21.9999
cap "XOR2_0/INV_0/vdd" "XOR2_0/INV_0/vss" 0.244153
cap "XOR2_0/INV_0/in" "XOR2_0/INV_0/vdd" 12.0846
cap "XOR2_0/INV_0/in" "XOR2_0/Y" 0.387464
cap "XOR2_0/INV_0/vdd" "XOR2_0/Y" 1.07371
cap "XOR2_0/INV_0/vdd" "XOR2_1/INV_1/out" 0.147572
cap "XOR2_0/INV_0/vdd" "XOR2_0/XM5/a_15_n100#" 0.30647
cap "XOR2_0/INV_0/vdd" "XOR2_0/INV_0/out" 12.2504
cap "XOR2_0/INV_0/out" "XOR2_0/Y" 0.0103003
cap "XOR2_0/INV_0/vdd" "XOR2_1/INV_1/out" 1.85572
cap "XOR2_0/INV_0/vdd" "XOR2_0/Y" 14.9636
cap "XOR2_0/INV_0/vdd" "XOR2_0/INV_0/in" 0.0274416
cap "XOR2_0/INV_0/vdd" "XOR2_0/INV_0/out" 0.54703
cap "XOR2_0/Y" "XOR2_0/INV_0/in" 0.387464
cap "XOR2_1/INV_0/out" "XOR2_1/INV_0/vdd" 0.109285
cap "XOR2_1/INV_0/in" "XOR2_1/INV_0/vdd" 19.2742
merge "XOR2_1/Y" "S" -96.3076 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12208 -460 0 0 0 0 0 0 0 0 0 0
merge "XOR2_1/INV_0/vss" "OR2_0/INV_0/vss" -1490.51 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -60596 -2720 0 0 0 0 0 0 0 0 0 0
merge "OR2_0/INV_0/vss" "m1_2880_3906#"
merge "m1_2880_3906#" "AND_Gate_1/INV_0/vss"
merge "AND_Gate_1/INV_0/vss" "OR2_0/NOR2_0/GND"
merge "OR2_0/NOR2_0/GND" "li_1328_3882#"
merge "li_1328_3882#" "XOR2_1/INV_1/vss"
merge "XOR2_1/INV_1/vss" "XOR2_0/INV_0/vss"
merge "XOR2_0/INV_0/vss" "XOR2_1/GND"
merge "XOR2_1/GND" "m1_n678_6796#"
merge "m1_n678_6796#" "XOR2_0/INV_1/vss"
merge "XOR2_0/INV_1/vss" "GND"
merge "GND" "AND_Gate_0/INV_0/vss"
merge "AND_Gate_0/INV_0/vss" "m1_n3696_3788#"
merge "OR2_0/VSUBS" "AND_Gate_1/VSUBS" 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
merge "AND_Gate_1/VSUBS" "XOR2_1/VSUBS"
merge "XOR2_1/VSUBS" "AND_Gate_0/VSUBS"
merge "AND_Gate_0/VSUBS" "XOR2_0/VSUBS"
merge "XOR2_0/VSUBS" "VSUBS"
merge "AND_Gate_1/NAND2_Gate_0/XM4/a_n33_n197#" "XOR2_1/INV_0/in" -427.489 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -14992 -660 0 0 0 0 0 0 0 0 0 0
merge "XOR2_1/INV_0/in" "XOR2_1/B"
merge "XOR2_1/B" "AND_Gate_1/NAND2_Gate_0/B"
merge "AND_Gate_1/NAND2_Gate_0/B" "Ci"
merge "OR2_0/NOR2_0/XM7/a_n33_n197#" "AND_Gate_1/INV_0/out" -407.038 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -9916 -564 0 0 0 0 0 0 0 0 0 0
merge "AND_Gate_1/INV_0/out" "OR2_0/NOR2_0/B"
merge "OR2_0/NOR2_0/B" "m1_946_4980#"
merge "XOR2_1/INV_0/vdd" "XOR2_0/VDD" -17377.9 0 0 0 0 -5107996 -27484 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -46224 -1504 0 0 0 0 0 0 0 0 0 0
merge "XOR2_0/VDD" "VDD"
merge "VDD" "XOR2_1/INV_1/vdd"
merge "XOR2_1/INV_1/vdd" "XOR2_1/w_n2608_n4488#"
merge "XOR2_1/w_n2608_n4488#" "XOR2_1/VDD"
merge "XOR2_1/VDD" "XOR2_0/INV_0/vdd"
merge "XOR2_0/INV_0/vdd" "XOR2_0/w_n2608_n4488#"
merge "XOR2_0/w_n2608_n4488#" "XOR2_0/INV_1/vdd"
merge "XOR2_0/INV_1/vdd" "w_n3108_7282#"
merge "w_n3108_7282#" "OR2_0/INV_0/vdd"
merge "OR2_0/INV_0/vdd" "AND_Gate_1/INV_0/vdd"
merge "AND_Gate_1/INV_0/vdd" "OR2_0/NOR2_0/VDD"
merge "OR2_0/NOR2_0/VDD" "AND_Gate_1/NAND2_Gate_0/VDD"
merge "AND_Gate_1/NAND2_Gate_0/VDD" "AND_Gate_0/INV_0/vdd"
merge "AND_Gate_0/INV_0/vdd" "m1_n1426_4914#"
merge "m1_n1426_4914#" "w_n1470_4462#"
merge "AND_Gate_0/NAND2_Gate_0/XM3/a_n33_n197#" "XOR2_0/INV_1/in" -581.929 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -26052 -1016 0 0 0 0 0 0 0 0 0 0
merge "XOR2_0/INV_1/in" "A"
merge "A" "AND_Gate_0/NAND2_Gate_0/A"
merge "AND_Gate_0/NAND2_Gate_0/A" "XOR2_0/XM1/a_n33_n188#"
merge "XOR2_0/XM1/a_n33_n188#" "m1_n3326_4944#"
merge "AND_Gate_0/NAND2_Gate_0/XM4/a_n33_n197#" "XOR2_0/INV_0/in" -623.049 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -43164 -1132 0 0 0 0 0 0 0 0 0 0
merge "XOR2_0/INV_0/in" "XOR2_0/XM7/a_n33_n188#"
merge "XOR2_0/XM7/a_n33_n188#" "AND_Gate_0/NAND2_Gate_0/B"
merge "AND_Gate_0/NAND2_Gate_0/B" "XOR2_0/B"
merge "XOR2_0/B" "B"
merge "B" "m1_n2518_5492#"
merge "AND_Gate_1/NAND2_Gate_0/XM3/a_n33_n197#" "XOR2_1/INV_1/in" -862.473 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -34376 -1264 0 0 0 0 0 0 0 0 0 0
merge "XOR2_1/INV_1/in" "XOR2_0/Y"
merge "XOR2_0/Y" "AND_Gate_1/NAND2_Gate_0/A"
merge "AND_Gate_1/NAND2_Gate_0/A" "P"
merge "OR2_0/INV_0/out" "Co" -85.4942 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -4480 -272 0 0 0 0 0 0 0 0 0 0
merge "OR2_0/NOR2_0/A" "AND_Gate_0/INV_0/out" -525.371 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -7712 -500 0 0 0 0 0 0 0 0 0 0
merge "AND_Gate_0/INV_0/out" "G"
merge "AND_Gate_1/INV_0/in" "m1_n810_4158#" -124.243 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0 0 0 0 0 0 0 0 0
merge "AND_Gate_0/INV_0/in" "m1_n2932_4130#" -98.6383 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 -12 0 0 0 0 0 0 0 0 0 0
