module logic_gates(
    input a, b,
    output y1, y2, y3, y4, y5, y6, y7,y8
);
    and(y1,a,b); 
    or(y2,a,b);  
    xor(y3,a,b);  
    nand(y4,a,b); 
    nor(y5,a,b); 
    buf(y6,a,b);    
    not(y7,a);   
    xnor(y8,a,b);
endmodule
