INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Closed_Loop_Chip/FPGA_test/DAC/DAC_BUFFER_CLK/DAC_BUFFER_CLK.srcs/sources_1/new/BUFFERCLK.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Pingpong_buffer_clk
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/Closed_Loop_Chip/FPGA_test/DAC/DAC_BUFFER_CLK/DAC_BUFFER_CLK.srcs/sim_1/new/Buffer_clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Buffer_clk_test
WARNING: [VRFC 10-986] literal value truncated to fit in 17 bits [E:/Closed_Loop_Chip/FPGA_test/DAC/DAC_BUFFER_CLK/DAC_BUFFER_CLK.srcs/sim_1/new/Buffer_clk.v:48]
