{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1598792842639 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1598792842639 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Aug 30 21:07:22 2020 " "Processing started: Sun Aug 30 21:07:22 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1598792842639 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1598792842639 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off scnu-fpga-curriculum-design -c cd_top " "Command: quartus_map --read_settings_files=on --write_settings_files=off scnu-fpga-curriculum-design -c cd_top" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1598792842639 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1598792843023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnson/documents/scnu-fpga-curriculum-design/source/modules/seg.v 3 3 " "Found 3 design units, including 3 entities, in source file /users/johnson/documents/scnu-fpga-curriculum-design/source/modules/seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 bcd2seg_ck " "Found entity 1: bcd2seg_ck" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598792843101 ""} { "Info" "ISGN_ENTITY_NAME" "2 bcd2seg_ca " "Found entity 2: bcd2seg_ca" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598792843101 ""} { "Info" "ISGN_ENTITY_NAME" "3 seg_display " "Found entity 3: seg_display" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598792843101 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598792843101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnson/documents/scnu-fpga-curriculum-design/source/modules/registers.v 2 2 " "Found 2 design units, including 2 entities, in source file /users/johnson/documents/scnu-fpga-curriculum-design/source/modules/registers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Register " "Found entity 1: Register" {  } { { "../source/modules/Registers.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Registers.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598792843106 ""} { "Info" "ISGN_ENTITY_NAME" "2 ShiftReg " "Found entity 2: ShiftReg" {  } { { "../source/modules/Registers.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Registers.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598792843106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598792843106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnson/documents/scnu-fpga-curriculum-design/source/modules/multipliers.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/johnson/documents/scnu-fpga-curriculum-design/source/modules/multipliers.v" { { "Info" "ISGN_ENTITY_NAME" "1 Multiplier_Flow_8x8b " "Found entity 1: Multiplier_Flow_8x8b" {  } { { "../source/modules/Multipliers.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598792843113 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598792843113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnson/documents/scnu-fpga-curriculum-design/source/modules/key_handler.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/johnson/documents/scnu-fpga-curriculum-design/source/modules/key_handler.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_handler " "Found entity 1: key_handler" {  } { { "../source/modules/key_handler.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/key_handler.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598792843119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598792843119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnson/documents/scnu-fpga-curriculum-design/source/modules/clkdiv.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/johnson/documents/scnu-fpga-curriculum-design/source/modules/clkdiv.v" { { "Info" "ISGN_ENTITY_NAME" "1 clkdiv " "Found entity 1: clkdiv" {  } { { "../source/modules/clkdiv.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/clkdiv.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598792843123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598792843123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnson/documents/scnu-fpga-curriculum-design/source/modules/adders.v 5 5 " "Found 5 design units, including 5 entities, in source file /users/johnson/documents/scnu-fpga-curriculum-design/source/modules/adders.v" { { "Info" "ISGN_ENTITY_NAME" "1 HalfAdder_1b " "Found entity 1: HalfAdder_1b" {  } { { "../source/modules/Adders.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Adders.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598792843128 ""} { "Info" "ISGN_ENTITY_NAME" "2 FullAdder_1b " "Found entity 2: FullAdder_1b" {  } { { "../source/modules/Adders.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Adders.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598792843128 ""} { "Info" "ISGN_ENTITY_NAME" "3 HalfAdder_4b " "Found entity 3: HalfAdder_4b" {  } { { "../source/modules/Adders.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Adders.v" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598792843128 ""} { "Info" "ISGN_ENTITY_NAME" "4 HalfAdder " "Found entity 4: HalfAdder" {  } { { "../source/modules/Adders.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Adders.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598792843128 ""} { "Info" "ISGN_ENTITY_NAME" "5 FullAdder " "Found entity 5: FullAdder" {  } { { "../source/modules/Adders.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Adders.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598792843128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598792843128 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "cd_top.v(98) " "Verilog HDL information at cd_top.v(98): always construct contains both blocking and non-blocking assignments" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 98 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1598792843141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/johnson/documents/scnu-fpga-curriculum-design/source/cd_top.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/johnson/documents/scnu-fpga-curriculum-design/source/cd_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 cd_top " "Found entity 1: cd_top" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1598792843142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1598792843142 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cd_top " "Elaborating entity \"cd_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1598792843185 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cd_top.v(131) " "Verilog HDL assignment warning at cd_top.v(131): truncated value with size 32 to match size of target (8)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 131 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598792843188 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cd_top.v(142) " "Verilog HDL assignment warning at cd_top.v(142): truncated value with size 32 to match size of target (8)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598792843189 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cd_top.v(173) " "Verilog HDL assignment warning at cd_top.v(173): truncated value with size 32 to match size of target (7)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598792843189 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cd_top.v(179) " "Verilog HDL assignment warning at cd_top.v(179): truncated value with size 32 to match size of target (8)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598792843190 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 cd_top.v(180) " "Verilog HDL assignment warning at cd_top.v(180): truncated value with size 32 to match size of target (8)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 180 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598792843190 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 7 cd_top.v(184) " "Verilog HDL assignment warning at cd_top.v(184): truncated value with size 32 to match size of target (7)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 184 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598792843190 "|cd_top"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_bcd_data cd_top.v(197) " "Verilog HDL Always Construct warning at cd_top.v(197): inferring latch(es) for variable \"seg_bcd_data\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 197 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1598792843191 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[0\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[0\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843195 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[1\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[1\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843195 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[2\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[2\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843195 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[3\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[3\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843195 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[4\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[4\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843195 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[5\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[5\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843196 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[6\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[6\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843196 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[7\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[7\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843196 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[8\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[8\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843196 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[9\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[9\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843196 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[10\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[10\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843196 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[11\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[11\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843196 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[12\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[12\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843196 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[13\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[13\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843197 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[14\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[14\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843197 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[15\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[15\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843197 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[16\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[16\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843197 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[17\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[17\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843197 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[18\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[18\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843197 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[19\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[19\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843197 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[20\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[20\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843197 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[21\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[21\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843197 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[22\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[22\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843199 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[23\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[23\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843199 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[24\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[24\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843199 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[25\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[25\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843199 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[26\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[26\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843199 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[27\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[27\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843199 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[28\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[28\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843199 "|cd_top"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_bcd_data\[29\] cd_top.v(198) " "Inferred latch for \"seg_bcd_data\[29\]\" at cd_top.v(198)" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 198 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843199 "|cd_top"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_300 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_300\"" {  } { { "../source/cd_top.v" "div_50m_300" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598792843256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_100 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_100\"" {  } { { "../source/cd_top.v" "div_50m_100" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598792843260 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clkdiv clkdiv:div_50m_2 " "Elaborating entity \"clkdiv\" for hierarchy \"clkdiv:div_50m_2\"" {  } { { "../source/cd_top.v" "div_50m_2" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598792843263 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "seg_display seg_display:segdpy " "Elaborating entity \"seg_display\" for hierarchy \"seg_display:segdpy\"" {  } { { "../source/cd_top.v" "segdpy" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598792843267 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(104) " "Verilog HDL assignment warning at seg.v(104): truncated value with size 32 to match size of target (4)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598792843269 "|cd_top|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(108) " "Verilog HDL assignment warning at seg.v(108): truncated value with size 32 to match size of target (4)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 108 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598792843269 "|cd_top|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(112) " "Verilog HDL assignment warning at seg.v(112): truncated value with size 32 to match size of target (4)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598792843269 "|cd_top|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(116) " "Verilog HDL assignment warning at seg.v(116): truncated value with size 32 to match size of target (4)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 116 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598792843269 "|cd_top|seg_display:segdpy"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 seg.v(120) " "Verilog HDL assignment warning at seg.v(120): truncated value with size 32 to match size of target (4)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1598792843269 "|cd_top|seg_display:segdpy"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bcd2seg_ca seg_display:segdpy\|bcd2seg_ca:segdec " "Elaborating entity \"bcd2seg_ca\" for hierarchy \"seg_display:segdpy\|bcd2seg_ca:segdec\"" {  } { { "../source/modules/seg.v" "segdec" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598792843271 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "seg.v(49) " "Verilog HDL Case Statement warning at seg.v(49): incomplete case statement has no default case item" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 49 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1598792843272 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "seg_code seg.v(48) " "Verilog HDL Always Construct warning at seg.v(48): inferring latch(es) for variable \"seg_code\", which holds its previous value in one or more paths through the always construct" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1598792843272 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[0\] seg.v(48) " "Inferred latch for \"seg_code\[0\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843273 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[1\] seg.v(48) " "Inferred latch for \"seg_code\[1\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843273 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[2\] seg.v(48) " "Inferred latch for \"seg_code\[2\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843273 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[3\] seg.v(48) " "Inferred latch for \"seg_code\[3\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843273 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[4\] seg.v(48) " "Inferred latch for \"seg_code\[4\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843273 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[5\] seg.v(48) " "Inferred latch for \"seg_code\[5\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843273 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[6\] seg.v(48) " "Inferred latch for \"seg_code\[6\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843273 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "seg_code\[7\] seg.v(48) " "Inferred latch for \"seg_code\[7\]\" at seg.v(48)" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1598792843273 "|cd_top|seg_display:segdpy|bcd2seg_ca:segdec"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_handler key_handler:k_rst " "Elaborating entity \"key_handler\" for hierarchy \"key_handler:k_rst\"" {  } { { "../source/cd_top.v" "k_rst" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598792843275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplier_Flow_8x8b Multiplier_Flow_8x8b:u_mul " "Elaborating entity \"Multiplier_Flow_8x8b\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\"" {  } { { "../source/cd_top.v" "u_mul" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598792843288 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HalfAdder Multiplier_Flow_8x8b:u_mul\|HalfAdder:HA_1 " "Elaborating entity \"HalfAdder\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|HalfAdder:HA_1\"" {  } { { "../source/modules/Multipliers.v" "HA_1" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 94 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598792843292 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_1 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_1\"" {  } { { "../source/modules/Multipliers.v" "REG_1" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 96 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598792843296 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_2 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_2\"" {  } { { "../source/modules/Multipliers.v" "REG_2" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598792843301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_3 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_3\"" {  } { { "../source/modules/Multipliers.v" "REG_3" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598792843305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_4 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_4\"" {  } { { "../source/modules/Multipliers.v" "REG_4" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598792843312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_5 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_5\"" {  } { { "../source/modules/Multipliers.v" "REG_5" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 118 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598792843317 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register Multiplier_Flow_8x8b:u_mul\|Register:REG_6 " "Elaborating entity \"Register\" for hierarchy \"Multiplier_Flow_8x8b:u_mul\|Register:REG_6\"" {  } { { "../source/modules/Multipliers.v" "REG_6" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/Multipliers.v" 123 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1598792843320 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[0\] " "Latch seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_display:segdpy\|bcd\[4\] " "Ports D and ENA on the latch are fed by the same signal seg_display:segdpy\|bcd\[4\]" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1598792844328 ""}  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1598792844328 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[1\] " "Latch seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_display:segdpy\|bcd\[4\] " "Ports D and ENA on the latch are fed by the same signal seg_display:segdpy\|bcd\[4\]" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1598792844330 ""}  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1598792844330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[2\] " "Latch seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_display:segdpy\|bcd\[4\] " "Ports D and ENA on the latch are fed by the same signal seg_display:segdpy\|bcd\[4\]" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1598792844330 ""}  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1598792844330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[3\] " "Latch seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_display:segdpy\|bcd\[4\] " "Ports D and ENA on the latch are fed by the same signal seg_display:segdpy\|bcd\[4\]" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1598792844330 ""}  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1598792844330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[4\] " "Latch seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_display:segdpy\|bcd\[4\] " "Ports D and ENA on the latch are fed by the same signal seg_display:segdpy\|bcd\[4\]" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1598792844330 ""}  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1598792844330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[5\] " "Latch seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_display:segdpy\|bcd\[4\] " "Ports D and ENA on the latch are fed by the same signal seg_display:segdpy\|bcd\[4\]" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1598792844330 ""}  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1598792844330 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[6\] " "Latch seg_display:segdpy\|bcd2seg_ca:segdec\|seg_code\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA seg_display:segdpy\|bcd\[0\] " "Ports D and ENA on the latch are fed by the same signal seg_display:segdpy\|bcd\[0\]" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1598792844330 ""}  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 48 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1598792844330 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../source/modules/seg.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/modules/seg.v" 100 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1598792844333 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1598792844333 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "seg_data\[7\] VCC " "Pin \"seg_data\[7\]\" is stuck at VCC" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1598792844532 "|cd_top|seg_data[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1598792844532 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1598792844687 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1598792845360 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/output_files/cd_top.map.smsg " "Generated suppressed messages file C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/quartusii/output_files/cd_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1598792845444 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1598792845645 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598792845645 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[6\] " "No output dependent on input pin \"key\[6\]\"" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598792845834 "|cd_top|key[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "key\[7\] " "No output dependent on input pin \"key\[7\]\"" {  } { { "../source/cd_top.v" "" { Text "C:/Users/Johnson/Documents/scnu-fpga-curriculum-design/source/cd_top.v" 12 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1598792845834 "|cd_top|key[7]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1598792845834 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "601 " "Implemented 601 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "9 " "Implemented 9 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1598792845834 ""} { "Info" "ICUT_CUT_TM_OPINS" "22 " "Implemented 22 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1598792845834 ""} { "Info" "ICUT_CUT_TM_LCELLS" "570 " "Implemented 570 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1598792845834 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1598792845834 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 33 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 33 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4601 " "Peak virtual memory: 4601 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1598792845920 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Aug 30 21:07:25 2020 " "Processing ended: Sun Aug 30 21:07:25 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1598792845920 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1598792845920 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1598792845920 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1598792845920 ""}
