 1. IntroductionOne of the key technologies employed in 5G communication to realize high data rates of up to 10Â Gbps is the massive multiple-input multiple output (MIMO) system, which benefits from the use of a large number of antennas [1,2]. In a conventional fully digital precoding architecture for MIMO systems, each RF chain is connected to a single antenna, which is a challenge from the viewpoint of massive MIMO systems. Specifically, a large number of RF chains can increase power consumption substantially in fully digital MIMO systems [3,4,5,6]. To resolve this problem, hybrid beamforming (HBF) architectures, which consist of analog and digital beamforming, have been proposed [3,4,6,7,8]. HybridÂ beamforming architectures can be classified into two types: fully connected hybrid beamforming (FC-HBF) [9,10,11,12] and partially connected hybrid beamforming (PC-HBF) [13,14,15]. The number of required variable phase shifters (VPS) in a fully connected architecture is


N
t


N

R
F



, where

N
t

 is the number of antennas, and

N

R
F


 is the number of RF chains. According to [8], the power consumption of one VPS is 30Â mW, which can contribute significantly to the power consumption of a massive MIMO system in a collectiveÂ manner.To reduce total power consumption, the PC-HBF architecture has been considered. Compared with the FC-HBF architecture, the number of required phase shifters is reduced to

N
t

 in the PC-HBF architecture, which reduces hardware complexity and lowers power consumption. Another advantage of the PC-HBF architecture is that it typically requires substantially lower computational complexity than the FC-HBF architecture because of the reduced number of signal processing paths. Furthermore, in the PC-HBF architecture, a single subarray can transmit a data stream, which provides flexibility when choosing the beam direction [14,15].In [15], an infinite-resolution phase shifters and a switch network are used for PC-HBF, whereas analog precoders are found through mutual information maximization in a multi-user MIMO system. In [16], the employment of phase over-samplers (POSs) and a switch network for analog precoding is introduced. In [16], the researchers also propose a PC-HBF scheme, which employs POSs, but an evaluation of its performance is left for future work. In [13], the researchers demonstrate that CPSs and switches can be used for analog beamforming to reduce power consumption because a CPS consumes approximately

83.3
%

 less power than a VPS [8].Motivated by the low power consumption property of CPSs/switches and the relatively higher spectral efficiency of VPS-based HBF, we propose a new PC-HBF architecture that employs both VPSs and CPSs to harness the advantages of both types of phase shifters.Â The proposed architecture poses a combinatorial optimization problem that must be solved to allocate VPSs and CPSs to appropriate antennas such that the system sum-rate can be maximized.Â We formulate a system sum-rate optimization problem for analog beamforming design. Exhaustive search can find the ideal solution to this combinatorial problem. However, given the excessively large number of combinations, exhaustive search is impractical in the context of massive MIMO systems. To resolve this problem, we propose a near-optimal greedy algorithm that optimizes the system sum-rate heuristically.The remainder of this paper is organized as follows. Section 2 briefly describes the system model, whereas the proposed architecture and the developed algorithm are discussed in Section 3. Section 4 describes simulation results. Finally, our conclusions are given in Section 5. 2. System Model 2.1. Partially Connected Hybrid BeamformingFigure 1a shows the conventional PC-HBF architecture for downlink massive MIMO systems. TheÂ base station (BS) is equipped with

N
t

 transmit antennas and

N

R
F


 RF chains. The BS simultaneously transmits U data streams to U mobile stations (MSs), where each mobile station has one antenna, and


N

R
F


=
U

 is assumed. An RF chain is connected to a subarray, which contains M transmit antennas. The data streams are precoded using a digital precoder


F

B
B


âˆˆ

C


N

R
F


Ã—
U



 at the baseband, followed by a VPS-based RF precoder


F
V

âˆˆ

C


N
t

Ã—

N

R
F





. Then, the signals are amplified using power amplifiers (PA) before they are transmitted via antennas. The signals received at U MSs can be stacked into

y
=


[

y
1

,

y
2

,
â€¦
,

y
U

]

T


, where

y
u

 is the received signal at user u, to yield

y
=
H

F
V


F

B
B


s
+
n
,

 where

H
=


[

h
1

,
â€¦
,

h
U

]

T


 is a composite downlink channel. Here,

s
âˆˆ

C

U
Ã—
1



 is a vector of the transmitted symbols that satisfies

E
{

s
u


s
u
*

}
=
1

 and

E
{

s
u


s
j
*

}
=
0

 for

i
â‰ 
j

, where

s
u

 is a symbol transmitted to user u. The noise vector
n
 consists of independent and identically distributed noise signals



[
n
]

u

âˆ¼
CN

(
0
,

Ïƒ
2

)


. The RF precoding matrix

F
V

 is a block diagonal matrix, where each block is an M-dimensional vector with unit modulus elements;

M
=

N
t

/

N

R
F



. The phase of the nth VPS in the uth subarray can be set to the phase of the corresponding channel coefficient, that is,

âˆ 


[

F
V

]


n
,
u


=
âˆ 


[

h
u

]

n


 for

n
âˆˆ
{
(
u
âˆ’
1
)
M
+
1
,
â€¦
,
u
M
}

 [17]. 2.2. Channel ModelWe adopted a geometric channel model, as in [17], for multi-user mmWave massive MIMO systems. In this model, each user is assumed to observe the same number of propagation paths, denoted by

N
p

. The strength associated with the

l
th

 path observed by the

u
th

 user is represented by


Î±
l
u

âˆ¼
CN

(
0
,

1
)


, and the random angle of departure (AoD), which is drawn independently from uniform distribution over

[
0
,
2
Ï€
]

, is denoted by

Ï•
l
u

. The channel of the

u
th

 user is given by



h

u
H

=



N
t


N
p




âˆ‘

l
=
1


N
p



Î±
l
u



a

H


(

Ï•
l
u

)

,

 where

a
(

Ï•
l
u

)

 is the array response vector that depends only on the array structure. For a uniform linear array (ULA) antenna structure, the array response can be expressed as


a

U
L
A



(
Ï•
)

=

1


N
t





[
1
,

e

j
k
d
sin

(
Ï•
)



,
â€¦
,

e

j
(

N
t

âˆ’
1
)
k
d
sin

(
Ï•
)



]

T

,

 where

k
=
2
Ï€
/
Î»

, and d is the inter-element spacing [12]. 3. VPS and CPS Based PC-HBF 3.1. Proposed ArchitectureFigure 1b shows the proposed PC-HBF architecture. The signal model of this architecture is similar to that in Figure 1a, except for the analog precoding part. Specifically, in the proposed architecture, RF precoding based on VPSs and CPSs is employed, and hence in (2),

F
V

 is replaced with


F

V
C


âˆˆ

C


N
t

Ã—

N

R
F





, which can be expressed as follows [13]:







F

V
C


=





f

V
C
,
1




0


â‹¯


0




0



f

V
C
,
2




0


â‹®




â‹®


0


â‹±


0




0



â‹¯



0



f

V
C
,
U






,







(1)


where


f

V
C
,
u


=

Î”
U


f
u


,

u
=
1
,
â€¦
,
U

, and


f
u

=


[


f


V
,
u

T

,


f

C
T

]

T


 is a concatenated vector of

f

V
,
u


 and

f
C

. Here,

f

V
,
u


 and

f
C

 represent the phases of

N
V

 VPSs and

N
C

 CPSs in the uth subarray, respectively. Notably, the phases of the CPSs are fixed to


f
C

=


[
1
,

e

âˆ’
j


2
Ï€


N
C




,
â€¦
,

e

âˆ’
j


2
Ï€
(

N
C

âˆ’
1
)


N
C




]

T


 for every subarray, where


N
C

=
M
âˆ’

N
V


. Furthermore,


Î”
u

=

[

Î”
u
1



Î”
u
2

]


 is a binary switch matrix that determines the allocations of phase shifters to transmit antennas for the uth subarray, where


Î”
u
1

âˆˆ

B

M
Ã—

N
V




 and


Î”
u
2

âˆˆ

B

M
Ã—

N
C




 denote the VPS-to-antenna and CPS-to-antenna allocations, respectively. Each VPS and CPS is allocated to a single antenna. Therefore, only a single element in every row and column of

Î”
u

 is one, whereas all other elements are zero. 3.2. Allocation of VPSs and CPSs to AntennasIn the present work, our aim is to design analog precoders by dynamically allocating VPSs and CPSs to transmit antennas for maximizing the system sum rate. The optimization can be formulated asÂ follows:











max


F

V
C


,

F

B
B






âˆ‘

u
=
1

U


log
2


1
+



|



h

u
H


F

V
C



f

B
B
,
u




|

2




âˆ‘

l
â‰ 
u

U



|


h

u
H


F

V
C



f

B
B
,
l


|

2

+

Ïƒ
2




,











s
.
t
.












F

V
C


âˆˆ
F
,

Tr

{

F

V
C



F

B
B




F


B
B

H


F

V
C

H

}

â‰¤
P
,







(2)


where P is the total transmit power at the base station,


f

B
B
,
u


=

F

B
B



(
:
,
u
)


 is the baseband precoding vector for

s
u

, and
F
 is the set of feasible RF precoding matrices of the proposed PC-HBF architecture that employs VPSs and CPSs simultaneously.Finding an optimal solution to (2) can be immensely complicated. Therefore, we split optimization of the precoders into two stages. In the first stage, we set the digital precoder to an identity matrix and optimize the analog precoder by finding the switch matrix

{


Î”
^

u

}

 that optimally allocates VPSs and CPSs to antennas. The corresponding optimization problem can be formulated as













{


Î”
^

u

}


u
=
1

U

=












arg
max





{

Î”
u

}


u
=
1

U




âˆ‘

u
=
1

U


log
2


1
+



|



h


u
,
u

H


f

V
C
,
u




|

2




âˆ‘

l
â‰ 
u

U



|


h


u
,
l

H


f

V
C
,
l


|

2

+

Ïƒ
2















s
.
t
.












âˆ‘

m
=
1

M



[

Î”
u

]


m
,
j


=
1
,











âˆ‘

m
=
1

M



[

Î”
u

]


i
,
m


=
1
,

âˆ€
i
,
j
âˆˆ

[
1
,
M
]

,







(3)


where

h

u
,
l


 is a sub-channel vector corresponding to the

l
th

 subarray, which is obtained by taking the elements in the range

{
(
l
âˆ’
1
)
M
+
1
,
l
M
}

 of

h
u

. The VPS elements,


[

f
u

]

m

,

m
=
1
,
â€¦
,

N
V


 can be selected such that

âˆ 


[

f
u

]

m

=
âˆ 


[

h

u
,
u

H


Î”
u

]

m


 [17], which implies that

f
u

 is determined by the choice of

Î”
u

. The two constraints in (3) reflect the allowed design of the switch matrix. In particular, the first constraint ensures that each antenna is connected to only a single phase shifter, whereas the second constraint ensures that each phase shifter is connected to only a single antenna.After finding the optimal switch matrix


Î”
^

u

 for each user, which provides


F
^


V
C


, the corresponding solution of

F

V
C


, the unnormalized minimum mean square error (MMSE) precoder [18], is determined for digital precoding:








V
^


B
B


=


(


F
^


V
C

H



H
Â¯

H


H
Â¯



F
^


V
C


+
Ï


F
^


V
C

H



F
^


V
C


)


âˆ’
1


Â·


F
^


V
C

H



H
Â¯

H

,







(4)


where


H
Â¯

=

Î³

H

 and

Ï
=


U

Ïƒ
2


P


, whereas
Î³
 is the power-scaling factor such that the second constraint in (2) is satisfied. Then, the digital precoder is given by



F
^


B
B


=

1

Î³




V
^


B
B



.The problem in (3) is a combinatorial optimization problem, and to find its optimal solution, an exhaustive search through all possible combinations is required. The total number of candidates then becomes


(
M
!
/

N
V

!
)


N

R
F



, which can be an extremely large number in the case of massive MIMO systems. To resolve this problem, we have developed a low-complexity yet near-optimal solution.The greedy VPS/CPS allocation algorithm, which is summarized in AlgorithmÂ 1, has been designed to reduce computational complexity while achieving near-optimal performance. In this algorithm, we initially consider a VPS-only PC-HBF, which comprises

M
Ã—
U

 VPSs and no CPSs. InÂ eachÂ iteration, a VPS is replaced by a CPS in a greedy manner.Specifically, in step 1 of AlgorithmÂ 1,


F
^


V
C


 is initially set to


F
^

V

, which can be obtained based on the phase of channel coefficients, as described in Section 2.1. In step 1,
A
 represents the index set of the phase shifters that have been converted from VPS to CPS. In an iteration, among the unassigned CPSs in the uth subarray, whose indices are stored in

L
u

, the CPS with the smallest phase difference relative to the mth VPS replaces the mth VPS to generate a new RF precoder


F
Ëœ


V
C


, as described in steps 7 and 8. Then, in step 9, we compute the corresponding sum-rate

C

m
,
u


 by using the capacity formula in (3). In step 10, the index of the selected CPS is stored as

D

m
,
u


. We repeat this operation for all the remaining VPSs across subarrays. After searching all the remaining VPSs, inÂ stepÂ 15, theÂ best VPS-to-CPS conversion that yields the maximum sum rate is selected. In steps 16â€“18, the best RF precoder


F
^


V
C


, set of unassigned CPSs

L
u

, and set of selected VPSs
A
 are updated. Finally, by using the RF precoder


F
^


V
C


, the digital precoder


V
^


B
B


 is computed, which is subsequently normalized by the power-scaling factor
Î³
 in step 22.Algorithm 1 Greedy allocation of VPSs and CPSs.INPUT:
H
,

F
V

,

f
C

. OUTPUT:


F
^


V
C


,

F

B
B


.
1:Initialize



F
^


V
C


=

F
V


,


L
1

=

L
2

=
â€¦
=

L
u

=

{
1
,
â€¦
,

N
C

}


,

A
=
an

empty

set

.2:forj = 1 to


N
C

Ã—
U

 do3:Â Â for

u
=
1

 to U do4:Â Â Â Â for

m
=
1

 to M do5:Â Â Â Â Â Â if

(
m
,
u
)
âˆ‰
A

 then6:Â Â Â Â Â Â Â Â 

F

V
C


 =


F
^


V
C


7:Â Â Â Â Â Â Â Â Â Â 

l
ğŸŸ‰

 =


arg

min



l
âˆˆ

L
u



{

âˆ 


[

h

u
,
u


]

m


 âˆ’

âˆ 


[

f
C

]

l


}8:Â Â Â Â Â Â Â Â Â Â 



[

f

V
C
,
u


]

m


 =


[

f
C

]


l
ğŸŸ‰


9:Â Â Â Â Â Â Â Â Â Â Compute

C

m
,
u


 based on (3).10:Â Â Â Â Â Â Â Â 


D

m
,
u


=

l
ğŸŸ‰


11:Â Â Â Â Â Â Â Â end if12:Â Â Â Â Â Â end for13:Â Â Â Â end for14:Â Â 


(

m
ğŸŸ‰

,

u
ğŸŸ‰

)

=
arg

max

(
m
,
u
)
âˆ‰
A



C

m
,
u



15:Â Â 


l
ğŸŸ‰

=

D


m
ğŸŸ‰

,

u
ğŸŸ‰




16:Â Â Update



[


f
^


V
C
,
u


]

m

=


[

f
C

]


l
ğŸŸ‰



.17:Â Â 

Remove


l
ğŸŸ‰


from


L
u


.18:Â Â Add

(

m
ğŸŸ‰

,

u
ğŸŸ‰

)

 to
A
.19:end for20:Compute


V
^


B
B


 based on (4).21:Compute

Î³
=


T
r
{


F
^


V
C




V
^


B
B




V
^


B
B

H



F
^


V
C

H

}

P


.22:



F
^


B
B


â†

1

Î³




V
^


B
B



. 4. Simulation ResultsIn this section, we present the simulation results to evaluate the performance of the proposed architecture. For comparison, we consider the MMSE precoding scheme for fully digital MIMO precoding, conjugate precoding scheme for VPS-based HBF [17], and scheme for CPS-based HBF [19]. For the CPS-based HBF scheme, we assume that each CPS is connected only to a single antenna for even distribution of signal power across transmit antennas. For a BS, we consider a ULA antenna array [17] with antenna spacing

d
=
Î»
/
2

. The number of scattering paths is set to


N
p

=
10

. The signal-to-noise ratio (SNR) in all simulation results is defined as

SNR
=
P
/
U

Ïƒ
2


.First, we analyze the optimality of the proposed greedy algorithm. In massive MIMO systems, which comprise a large number of antennas, the total number of candidates to be examined in exhaustive search is massive, which makes it almost impossible to test its performance. Therefore, we compare the performances of the exhaustive search and the proposed greedy algorithm by applying them to a relatively small system. Figure 2 shows the sum-rate performances of various schemes, including the proposed architecture with exhaustive search for


N
t

=
12

,

U
=
2

, and

M
=
6

. Moreover, we assume two VPSs and four CPSs for each subarray in the proposed architecture. The simulation results in Figure 2 show that when the exhaustive search algorithm is employed for VPS/CPS allocation, the performance of the proposed architecture is close to that of the VPS-based PC-HBF scheme over the entire SNR range. Moreover, Figure 2 shows that the performance of the proposed greedy algorithm is only marginally lower than that of the exhaustive search algorithm. Furthermore, at

SNR

=

20

dB

, the sum rate achieved by the proposed architecture is

22
%

 higher than that of the CPS-based PC-HBF scheme.Figure 3 shows the simulation results obtained for a system with 64 antennas, which serves four users. We assume the number of VPSs as 2, 4, and 8, and the number of CPSs as 15, 12, and 8 in each subarray of the proposed architecture. In Figure 3, the performance of the proposed PC-HBF architecture with the greedy algorithm is close to that of the VPS-based PC-HBF system over the entire SNR range. For example, the performance loss of the proposed architecture is only 4.1% and 1.1% at SNR = 20 dB, respectively, when

N
V

 is 2 and 8. In this environment, the proposed PC-HBF architecture with the exhaustive algorithm is not tested, but the sum-rate of greedy algorithm is close to that of the VPS-based PC-HBF architecture, which implies that the greedy algorithm provides a near-optimal solution to the VPS/CPS allocation problem in the proposed PC-HBF architecture. Similar to Figure 2, the FC-HBF scheme outperforms the PC-HBF scheme. However, the former scheme requires a significantly greater number of phase shifters, which can result in higher energy consumption and lower energy efficiency compared to those of the PC-HBF scheme, as evidenced by the following simulation results.Moreover, we evaluate the energy efficiency (EE) of the proposed architecture, which is defined as




EE
=


Spectral

efficiency


Total

power

consumption



[

bps
/
Hz
/
W

]

.




(5)

In other words, EE indicates the number of bits that can be reliably transmitted per unit of energy [14]. Figure 4 shows compares the energy efficiency for various numbers of antennas and users. For this comparison, we employ the energy consumption model conventional given in [8]. In Figure 4, the proposed architecture outperforms the conventional schemes in terms of energy efficiency. In particular, the energy efficiency of the proposed HBF scheme is

19.0
%
,
21.6
%

, and

27.3
%

 higher than those of the CPS-based PC-HBF, VPS-based PC-HBF, and CPS-based FC-HBF schemes, respectively, when


N
t

=
128

 and

U
=
8

 are assumed.Finally, we compare the computational complexity of the proposed greedy algorithm with that of exhaustive search for various numbers of antennas when a BS serves two users and each subarray in the proposed architecture contains two VPSs. We define computational complexity as the total number of addition and multiplication operations. Table 1 presents the simulation results of computational complexity obtained by varying the number of antennas from 16 to 64 and setting the number of users to two. The results show that the proposed greedy VPS/CPS allocation algorithm is significantly less complexity than the exhaustive search algorithm while achieving nearly the same sum-rate. In the proposed greedy algorithm, complexity depends mainly on the the number of iterations and the computation of (3) in step 9. The total number of iterations is


N
C

Ã—
U
Ã—
U
Ã—
M

, which can be written as


N
C

U

N
t


 because we have

U
Ã—
M
=

N
t


. The computational complexity of (3) is proportional to

U

N
t


, and it is computed throughout the iterations. We note that the other steps in the algorithm have lower complexity orders compared to step 9. Therefore, the overall complexity of the proposed algorithm can be expressed as

O
(

N
C


U
2


N
t
2

)

. Furthermore, if we assume that

N
V

 is fixed to a constant value, as in Table 1, the overall complexity of the proposed algorithm can be rewritten as

O
(
U

N
t
3

)

. For a fixed value of U, its complexity becomes approximately proportional to

N
t
3

, as presented in Table 1. 5. ConclusionsWe have presented a novel PC-HBF architecture for massive MIMO systems that employs both VPSs and CPSs for analog precoding. To maximize the sum rate of this architecture, it is necessary to find the optimal allocation of VPSs and CPSs to transmit antennas, and we formulate the corresponding optimization as a combinatorial problem. However, the use of exhaustive search to find the optimal solution to this problem involves excessively large complexity for massive MIMO systems. Hence, we develop a greedy VPS/CPS allocation algorithm that provides a near-optimal solution. The simulation results show that the performance of the proposed HBF architecture is close to that of VPS-based PC-HBF scheme, but it requires substantially fewer VPSs in each subarray, which reduces energy consumption. In the simulation results, the energy efficiency of the proposed architecture is 19.0â€“27.3% higher than those of conventional architectures for


N
t

=
128

 and

U
=
8

.
