INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Lab4_BertButEt_V2/Lab4_BertButEt_V2.sim/sim_1/synth/timing/xsim/lab4_source_tb_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RAM32M_UNIQ_BASE_
INFO: [VRFC 10-311] analyzing module RAM32M_HD23
INFO: [VRFC 10-311] analyzing module RAM32M_HD24
INFO: [VRFC 10-311] analyzing module RAM32M_HD25
INFO: [VRFC 10-311] analyzing module RAM32M_HD26
INFO: [VRFC 10-311] analyzing module RAM32M_HD27
INFO: [VRFC 10-311] analyzing module RAM32M_HD28
INFO: [VRFC 10-311] analyzing module RAM32M_HD29
INFO: [VRFC 10-311] analyzing module RAM32M_HD30
INFO: [VRFC 10-311] analyzing module RAM32M_HD31
INFO: [VRFC 10-311] analyzing module RAM32M_HD32
INFO: [VRFC 10-311] analyzing module RAM32M_HD33
INFO: [VRFC 10-311] analyzing module ALU32Bit
INFO: [VRFC 10-311] analyzing module ClkDiv
INFO: [VRFC 10-311] analyzing module Controller
INFO: [VRFC 10-311] analyzing module EX_MEM_COMBO_V2
INFO: [VRFC 10-311] analyzing module EX_MEM_REG_V2
INFO: [VRFC 10-311] analyzing module EX_STAGE_V2
INFO: [VRFC 10-311] analyzing module ID_EX_REG_V2
INFO: [VRFC 10-311] analyzing module ID_STAGE_V2
INFO: [VRFC 10-311] analyzing module IF_ID_COMBO_V2
INFO: [VRFC 10-311] analyzing module IF_ID_EX_MEM_COMBO_V2
INFO: [VRFC 10-311] analyzing module IF_ID_REG_V2
INFO: [VRFC 10-311] analyzing module IF_STAGE_V2
INFO: [VRFC 10-311] analyzing module MEM_STAGE_V2
INFO: [VRFC 10-311] analyzing module MEM_WB_REG_V2
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1
INFO: [VRFC 10-311] analyzing module Mux32Bit2To1_1
INFO: [VRFC 10-311] analyzing module Mux32Bit4To1
INFO: [VRFC 10-311] analyzing module Mux32Bit4To1_0
INFO: [VRFC 10-311] analyzing module PCAdder
INFO: [VRFC 10-311] analyzing module ProgramCounter
INFO: [VRFC 10-311] analyzing module RegisterFile
INFO: [VRFC 10-311] analyzing module Two4DigitDisplay
INFO: [VRFC 10-311] analyzing module WB_STAGE_V2
INFO: [VRFC 10-311] analyzing module lab4_source
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/nbut9/VivadoFiles/Lab4_BertButEt_V2/Lab4_BertButEt_V2.srcs/sim_1/new/lab4_source_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab4_source_tb
