{"vcs1":{"timestamp_begin":1680382999.109617124, "rt":1.24, "ut":0.27, "st":0.15}}
{"vcselab":{"timestamp_begin":1680383000.385756051, "rt":2.02, "ut":0.20, "st":0.10}}
{"link":{"timestamp_begin":1680383002.422574937, "rt":0.83, "ut":0.07, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1680382998.822578245}
{"VCS_COMP_START_TIME": 1680382998.822578245}
{"VCS_COMP_END_TIME": 1680383004.700765109}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339488}}
{"stitch_vcselab": {"peak_mem": 239008}}
