0.6
2018.2
Jun 14 2018
20:41:02
E:/coding/verilog/Verilog/example5.12/example5.12.sim/sim_1/behav/xsim/glbl.v,1529022455,verilog,,,,glbl,,,,,,,,
E:/coding/verilog/Verilog/example5.12/example5.12.srcs/sim_1/new/test.v,1540471476,verilog,,,,test,,,,,,,,
E:/coding/verilog/Verilog/example5.12/example5.12.srcs/sources_1/new/D.v,1540471595,verilog,,E:/coding/verilog/Verilog/example5.12/example5.12.srcs/sim_1/new/test.v,,D,,,,,,,,
