Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sun Mar 27 14:05:47 2022
| Host         : discovery running 64-bit Ubuntu 21.10
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  27          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (23)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (23)
--------------------------------
 There are 23 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.330        0.000                      0                  166        0.191        0.000                      0                  166        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.330        0.000                      0                  166        0.191        0.000                      0                  166        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.330ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.191ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 clk_en_16bit/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_16bit/s_cnt_local_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.890ns (21.807%)  route 3.191ns (78.193%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clk_en_16bit/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.138     6.847    clk_en_16bit/s_cnt_local_reg[3]
    SLICE_X65Y7          LUT6 (Prop_lut6_I5_O)        0.124     6.971 f  clk_en_16bit/s_cnt_local[0]_i_9__0/O
                         net (fo=1, routed)           0.402     7.373    clk_en_16bit/s_cnt_local[0]_i_9__0_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.497 f  clk_en_16bit/s_cnt_local[0]_i_4__0/O
                         net (fo=2, routed)           0.715     8.213    clk_en_16bit/s_cnt_local[0]_i_4__0_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.337 r  clk_en_16bit/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.935     9.272    clk_en_16bit/s_cnt_local[0]_i_1__0_n_0
    SLICE_X64Y14         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.517    14.889    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[28]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X64Y14         FDRE (Setup_fdre_C_R)       -0.524    14.602    clk_en_16bit/s_cnt_local_reg[28]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 clk_en_16bit/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_16bit/s_cnt_local_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.890ns (21.807%)  route 3.191ns (78.193%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clk_en_16bit/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.138     6.847    clk_en_16bit/s_cnt_local_reg[3]
    SLICE_X65Y7          LUT6 (Prop_lut6_I5_O)        0.124     6.971 f  clk_en_16bit/s_cnt_local[0]_i_9__0/O
                         net (fo=1, routed)           0.402     7.373    clk_en_16bit/s_cnt_local[0]_i_9__0_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.497 f  clk_en_16bit/s_cnt_local[0]_i_4__0/O
                         net (fo=2, routed)           0.715     8.213    clk_en_16bit/s_cnt_local[0]_i_4__0_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.337 r  clk_en_16bit/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.935     9.272    clk_en_16bit/s_cnt_local[0]_i_1__0_n_0
    SLICE_X64Y14         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.517    14.889    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[29]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X64Y14         FDRE (Setup_fdre_C_R)       -0.524    14.602    clk_en_16bit/s_cnt_local_reg[29]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 clk_en_16bit/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_16bit/s_cnt_local_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.081ns  (logic 0.890ns (21.807%)  route 3.191ns (78.193%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clk_en_16bit/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.138     6.847    clk_en_16bit/s_cnt_local_reg[3]
    SLICE_X65Y7          LUT6 (Prop_lut6_I5_O)        0.124     6.971 f  clk_en_16bit/s_cnt_local[0]_i_9__0/O
                         net (fo=1, routed)           0.402     7.373    clk_en_16bit/s_cnt_local[0]_i_9__0_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.497 f  clk_en_16bit/s_cnt_local[0]_i_4__0/O
                         net (fo=2, routed)           0.715     8.213    clk_en_16bit/s_cnt_local[0]_i_4__0_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.337 r  clk_en_16bit/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.935     9.272    clk_en_16bit/s_cnt_local[0]_i_1__0_n_0
    SLICE_X64Y14         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.517    14.889    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y14         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[30]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X64Y14         FDRE (Setup_fdre_C_R)       -0.524    14.602    clk_en_16bit/s_cnt_local_reg[30]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.272    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 clk_en_16bit/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_16bit/s_cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.890ns (22.572%)  route 3.053ns (77.428%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clk_en_16bit/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.138     6.847    clk_en_16bit/s_cnt_local_reg[3]
    SLICE_X65Y7          LUT6 (Prop_lut6_I5_O)        0.124     6.971 f  clk_en_16bit/s_cnt_local[0]_i_9__0/O
                         net (fo=1, routed)           0.402     7.373    clk_en_16bit/s_cnt_local[0]_i_9__0_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.497 f  clk_en_16bit/s_cnt_local[0]_i_4__0/O
                         net (fo=2, routed)           0.715     8.213    clk_en_16bit/s_cnt_local[0]_i_4__0_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.337 r  clk_en_16bit/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.797     9.134    clk_en_16bit/s_cnt_local[0]_i_1__0_n_0
    SLICE_X64Y13         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.517    14.889    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[24]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X64Y13         FDRE (Setup_fdre_C_R)       -0.524    14.602    clk_en_16bit/s_cnt_local_reg[24]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 clk_en_16bit/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_16bit/s_cnt_local_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.890ns (22.572%)  route 3.053ns (77.428%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clk_en_16bit/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.138     6.847    clk_en_16bit/s_cnt_local_reg[3]
    SLICE_X65Y7          LUT6 (Prop_lut6_I5_O)        0.124     6.971 f  clk_en_16bit/s_cnt_local[0]_i_9__0/O
                         net (fo=1, routed)           0.402     7.373    clk_en_16bit/s_cnt_local[0]_i_9__0_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.497 f  clk_en_16bit/s_cnt_local[0]_i_4__0/O
                         net (fo=2, routed)           0.715     8.213    clk_en_16bit/s_cnt_local[0]_i_4__0_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.337 r  clk_en_16bit/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.797     9.134    clk_en_16bit/s_cnt_local[0]_i_1__0_n_0
    SLICE_X64Y13         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.517    14.889    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[25]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X64Y13         FDRE (Setup_fdre_C_R)       -0.524    14.602    clk_en_16bit/s_cnt_local_reg[25]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 clk_en_16bit/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_16bit/s_cnt_local_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.890ns (22.572%)  route 3.053ns (77.428%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clk_en_16bit/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.138     6.847    clk_en_16bit/s_cnt_local_reg[3]
    SLICE_X65Y7          LUT6 (Prop_lut6_I5_O)        0.124     6.971 f  clk_en_16bit/s_cnt_local[0]_i_9__0/O
                         net (fo=1, routed)           0.402     7.373    clk_en_16bit/s_cnt_local[0]_i_9__0_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.497 f  clk_en_16bit/s_cnt_local[0]_i_4__0/O
                         net (fo=2, routed)           0.715     8.213    clk_en_16bit/s_cnt_local[0]_i_4__0_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.337 r  clk_en_16bit/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.797     9.134    clk_en_16bit/s_cnt_local[0]_i_1__0_n_0
    SLICE_X64Y13         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.517    14.889    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[26]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X64Y13         FDRE (Setup_fdre_C_R)       -0.524    14.602    clk_en_16bit/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.469ns  (required time - arrival time)
  Source:                 clk_en_16bit/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_16bit/s_cnt_local_reg[27]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 0.890ns (22.572%)  route 3.053ns (77.428%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.889ns = ( 14.889 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clk_en_16bit/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.138     6.847    clk_en_16bit/s_cnt_local_reg[3]
    SLICE_X65Y7          LUT6 (Prop_lut6_I5_O)        0.124     6.971 f  clk_en_16bit/s_cnt_local[0]_i_9__0/O
                         net (fo=1, routed)           0.402     7.373    clk_en_16bit/s_cnt_local[0]_i_9__0_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.497 f  clk_en_16bit/s_cnt_local[0]_i_4__0/O
                         net (fo=2, routed)           0.715     8.213    clk_en_16bit/s_cnt_local[0]_i_4__0_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.337 r  clk_en_16bit/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.797     9.134    clk_en_16bit/s_cnt_local[0]_i_1__0_n_0
    SLICE_X64Y13         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[27]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.517    14.889    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[27]/C
                         clock pessimism              0.273    15.162    
                         clock uncertainty           -0.035    15.126    
    SLICE_X64Y13         FDRE (Setup_fdre_C_R)       -0.524    14.602    clk_en_16bit/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         14.602    
                         arrival time                          -9.134    
  -------------------------------------------------------------------
                         slack                                  5.469    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 clk_en_16bit/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_16bit/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.890ns (22.643%)  route 3.040ns (77.357%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clk_en_16bit/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.138     6.847    clk_en_16bit/s_cnt_local_reg[3]
    SLICE_X65Y7          LUT6 (Prop_lut6_I5_O)        0.124     6.971 f  clk_en_16bit/s_cnt_local[0]_i_9__0/O
                         net (fo=1, routed)           0.402     7.373    clk_en_16bit/s_cnt_local[0]_i_9__0_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.497 f  clk_en_16bit/s_cnt_local[0]_i_4__0/O
                         net (fo=2, routed)           0.715     8.213    clk_en_16bit/s_cnt_local[0]_i_4__0_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.337 r  clk_en_16bit/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.785     9.121    clk_en_16bit/s_cnt_local[0]_i_1__0_n_0
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.521    14.893    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[0]/C
                         clock pessimism              0.298    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X64Y7          FDRE (Setup_fdre_C_R)       -0.524    14.631    clk_en_16bit/s_cnt_local_reg[0]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 clk_en_16bit/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_16bit/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.890ns (22.643%)  route 3.040ns (77.357%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clk_en_16bit/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.138     6.847    clk_en_16bit/s_cnt_local_reg[3]
    SLICE_X65Y7          LUT6 (Prop_lut6_I5_O)        0.124     6.971 f  clk_en_16bit/s_cnt_local[0]_i_9__0/O
                         net (fo=1, routed)           0.402     7.373    clk_en_16bit/s_cnt_local[0]_i_9__0_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.497 f  clk_en_16bit/s_cnt_local[0]_i_4__0/O
                         net (fo=2, routed)           0.715     8.213    clk_en_16bit/s_cnt_local[0]_i_4__0_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.337 r  clk_en_16bit/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.785     9.121    clk_en_16bit/s_cnt_local[0]_i_1__0_n_0
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.521    14.893    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[1]/C
                         clock pessimism              0.298    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X64Y7          FDRE (Setup_fdre_C_R)       -0.524    14.631    clk_en_16bit/s_cnt_local_reg[1]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.510    

Slack (MET) :             5.510ns  (required time - arrival time)
  Source:                 clk_en_16bit/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_16bit/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.930ns  (logic 0.890ns (22.643%)  route 3.040ns (77.357%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.893ns = ( 14.893 - 10.000 ) 
    Source Clock Delay      (SCD):    5.191ns
    Clock Pessimism Removal (CPR):    0.298ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.639     5.191    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y7          FDRE (Prop_fdre_C_Q)         0.518     5.709 r  clk_en_16bit/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           1.138     6.847    clk_en_16bit/s_cnt_local_reg[3]
    SLICE_X65Y7          LUT6 (Prop_lut6_I5_O)        0.124     6.971 f  clk_en_16bit/s_cnt_local[0]_i_9__0/O
                         net (fo=1, routed)           0.402     7.373    clk_en_16bit/s_cnt_local[0]_i_9__0_n_0
    SLICE_X65Y8          LUT6 (Prop_lut6_I3_O)        0.124     7.497 f  clk_en_16bit/s_cnt_local[0]_i_4__0/O
                         net (fo=2, routed)           0.715     8.213    clk_en_16bit/s_cnt_local[0]_i_4__0_n_0
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.124     8.337 r  clk_en_16bit/s_cnt_local[0]_i_1__0/O
                         net (fo=31, routed)          0.785     9.121    clk_en_16bit/s_cnt_local[0]_i_1__0_n_0
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418    11.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.521    14.893    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y7          FDRE                                         r  clk_en_16bit/s_cnt_local_reg[2]/C
                         clock pessimism              0.298    15.191    
                         clock uncertainty           -0.035    15.155    
    SLICE_X64Y7          FDRE (Setup_fdre_C_R)       -0.524    14.631    clk_en_16bit/s_cnt_local_reg[2]
  -------------------------------------------------------------------
                         required time                         14.631    
                         arrival time                          -9.121    
  -------------------------------------------------------------------
                         slack                                  5.510    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 clk_en_4bit/s_cnt_local_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_4bit/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.050%)  route 0.109ns (36.950%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.587     1.500    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  clk_en_4bit/s_cnt_local_reg[24]/Q
                         net (fo=3, routed)           0.109     1.750    clk_en_4bit/s_cnt_local_reg[24]
    SLICE_X0Y21          LUT6 (Prop_lut6_I1_O)        0.045     1.795 r  clk_en_4bit/ce_o_i_1/O
                         net (fo=1, routed)           0.000     1.795    clk_en_4bit/ce_o_i_1_n_0
    SLICE_X0Y21          FDRE                                         r  clk_en_4bit/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.856     2.014    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y21          FDRE                                         r  clk_en_4bit/ce_o_reg/C
                         clock pessimism             -0.501     1.513    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.091     1.604    clk_en_4bit/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 clk_en_16bit/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_16bit/ce_o_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (63.964%)  route 0.118ns (36.036%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    1.508ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.595     1.508    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y10         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y10         FDRE (Prop_fdre_C_Q)         0.164     1.672 r  clk_en_16bit/s_cnt_local_reg[15]/Q
                         net (fo=3, routed)           0.118     1.790    clk_en_16bit/s_cnt_local_reg[15]
    SLICE_X63Y10         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  clk_en_16bit/ce_o_i_1__0/O
                         net (fo=1, routed)           0.000     1.835    clk_en_16bit/ce_o_i_1__0_n_0
    SLICE_X63Y10         FDRE                                         r  clk_en_16bit/ce_o_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.866     2.024    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X63Y10         FDRE                                         r  clk_en_16bit/ce_o_reg/C
                         clock pessimism             -0.500     1.524    
    SLICE_X63Y10         FDRE (Hold_fdre_C_D)         0.091     1.615    clk_en_16bit/ce_o_reg
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_en_4bit/s_cnt_local_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_4bit/s_cnt_local_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (68.025%)  route 0.117ns (31.975%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.587     1.500    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.641 r  clk_en_4bit/s_cnt_local_reg[27]/Q
                         net (fo=2, routed)           0.117     1.758    clk_en_4bit/s_cnt_local_reg[27]
    SLICE_X1Y21          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.866 r  clk_en_4bit/s_cnt_local_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.866    clk_en_4bit/s_cnt_local_reg[24]_i_1_n_4
    SLICE_X1Y21          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.856     2.014    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[27]/C
                         clock pessimism             -0.514     1.500    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.105     1.605    clk_en_4bit/s_cnt_local_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_en_4bit/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_4bit/s_cnt_local_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.020ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.593     1.506    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDRE (Prop_fdre_C_Q)         0.141     1.647 r  clk_en_4bit/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           0.117     1.765    clk_en_4bit/s_cnt_local_reg[3]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.873 r  clk_en_4bit/s_cnt_local_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.873    clk_en_4bit/s_cnt_local_reg[0]_i_2_n_4
    SLICE_X1Y15          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.862     2.020    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[3]/C
                         clock pessimism             -0.514     1.506    
    SLICE_X1Y15          FDRE (Hold_fdre_C_D)         0.105     1.611    clk_en_4bit/s_cnt_local_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_en_4bit/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_4bit/s_cnt_local_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.017ns
    Source Clock Delay      (SCD):    1.503ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.590     1.503    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.644 r  clk_en_4bit/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.119     1.764    clk_en_4bit/s_cnt_local_reg[15]
    SLICE_X1Y18          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  clk_en_4bit/s_cnt_local_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    clk_en_4bit/s_cnt_local_reg[12]_i_1_n_4
    SLICE_X1Y18          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.859     2.017    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[15]/C
                         clock pessimism             -0.514     1.503    
    SLICE_X1Y18          FDRE (Hold_fdre_C_D)         0.105     1.608    clk_en_4bit/s_cnt_local_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_en_4bit/s_cnt_local_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_4bit/s_cnt_local_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.502ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.589     1.502    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y19          FDRE (Prop_fdre_C_Q)         0.141     1.643 r  clk_en_4bit/s_cnt_local_reg[19]/Q
                         net (fo=2, routed)           0.120     1.764    clk_en_4bit/s_cnt_local_reg[19]
    SLICE_X1Y19          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.872 r  clk_en_4bit/s_cnt_local_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.872    clk_en_4bit/s_cnt_local_reg[16]_i_1_n_4
    SLICE_X1Y19          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.858     2.016    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y19          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[19]/C
                         clock pessimism             -0.514     1.502    
    SLICE_X1Y19          FDRE (Hold_fdre_C_D)         0.105     1.607    clk_en_4bit/s_cnt_local_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.872    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_en_4bit/s_cnt_local_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_4bit/s_cnt_local_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.588     1.501    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y20          FDRE (Prop_fdre_C_Q)         0.141     1.642 r  clk_en_4bit/s_cnt_local_reg[23]/Q
                         net (fo=3, routed)           0.120     1.763    clk_en_4bit/s_cnt_local_reg[23]
    SLICE_X1Y20          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.871 r  clk_en_4bit/s_cnt_local_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.871    clk_en_4bit/s_cnt_local_reg[20]_i_1_n_4
    SLICE_X1Y20          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.857     2.015    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y20          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[23]/C
                         clock pessimism             -0.514     1.501    
    SLICE_X1Y20          FDRE (Hold_fdre_C_D)         0.105     1.606    clk_en_4bit/s_cnt_local_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_en_4bit/s_cnt_local_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_4bit/s_cnt_local_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.019ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.592     1.505    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.646 r  clk_en_4bit/s_cnt_local_reg[7]/Q
                         net (fo=2, routed)           0.120     1.767    clk_en_4bit/s_cnt_local_reg[7]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.875 r  clk_en_4bit/s_cnt_local_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.875    clk_en_4bit/s_cnt_local_reg[4]_i_1_n_4
    SLICE_X1Y16          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     2.019    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[7]/C
                         clock pessimism             -0.514     1.505    
    SLICE_X1Y16          FDRE (Hold_fdre_C_D)         0.105     1.610    clk_en_4bit/s_cnt_local_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.610    
                         arrival time                           1.875    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_en_4bit/s_cnt_local_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_4bit/s_cnt_local_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.018ns
    Source Clock Delay      (SCD):    1.504ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.591     1.504    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     1.645 r  clk_en_4bit/s_cnt_local_reg[11]/Q
                         net (fo=2, routed)           0.120     1.766    clk_en_4bit/s_cnt_local_reg[11]
    SLICE_X1Y17          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.874 r  clk_en_4bit/s_cnt_local_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.874    clk_en_4bit/s_cnt_local_reg[8]_i_1_n_4
    SLICE_X1Y17          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.860     2.018    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[11]/C
                         clock pessimism             -0.514     1.504    
    SLICE_X1Y17          FDRE (Hold_fdre_C_D)         0.105     1.609    clk_en_4bit/s_cnt_local_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.874    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 clk_en_16bit/s_cnt_local_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_en_16bit/s_cnt_local_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.021ns
    Source Clock Delay      (SCD):    1.506ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.593     1.506    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y13         FDRE (Prop_fdre_C_Q)         0.164     1.670 r  clk_en_16bit/s_cnt_local_reg[26]/Q
                         net (fo=2, routed)           0.125     1.796    clk_en_16bit/s_cnt_local_reg[26]
    SLICE_X64Y13         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.906 r  clk_en_16bit/s_cnt_local_reg[24]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.906    clk_en_16bit/s_cnt_local_reg[24]_i_1__0_n_5
    SLICE_X64Y13         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.863     2.021    clk_en_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X64Y13         FDRE                                         r  clk_en_16bit/s_cnt_local_reg[26]/C
                         clock pessimism             -0.515     1.506    
    SLICE_X64Y13         FDRE (Hold_fdre_C_D)         0.134     1.640    clk_en_16bit/s_cnt_local_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.265    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y9     bin_cnt_16bit/s_cnt_local_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11    bin_cnt_16bit/s_cnt_local_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y11    bin_cnt_16bit/s_cnt_local_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y12    bin_cnt_16bit/s_cnt_local_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y12    bin_cnt_16bit/s_cnt_local_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y12    bin_cnt_16bit/s_cnt_local_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y12    bin_cnt_16bit/s_cnt_local_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y9     bin_cnt_16bit/s_cnt_local_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y9     bin_cnt_16bit/s_cnt_local_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9     bin_cnt_16bit/s_cnt_local_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9     bin_cnt_16bit/s_cnt_local_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y11    bin_cnt_16bit/s_cnt_local_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y11    bin_cnt_16bit/s_cnt_local_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y11    bin_cnt_16bit/s_cnt_local_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y11    bin_cnt_16bit/s_cnt_local_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12    bin_cnt_16bit/s_cnt_local_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12    bin_cnt_16bit/s_cnt_local_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12    bin_cnt_16bit/s_cnt_local_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12    bin_cnt_16bit/s_cnt_local_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9     bin_cnt_16bit/s_cnt_local_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y9     bin_cnt_16bit/s_cnt_local_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y11    bin_cnt_16bit/s_cnt_local_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y11    bin_cnt_16bit/s_cnt_local_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y11    bin_cnt_16bit/s_cnt_local_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y11    bin_cnt_16bit/s_cnt_local_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12    bin_cnt_16bit/s_cnt_local_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12    bin_cnt_16bit/s_cnt_local_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12    bin_cnt_16bit/s_cnt_local_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y12    bin_cnt_16bit/s_cnt_local_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_cnt_16bit/s_cnt_local_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.031ns  (logic 3.980ns (44.072%)  route 5.051ns (55.928%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.638     5.190    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  bin_cnt_16bit/s_cnt_local_reg[0]/Q
                         net (fo=2, routed)           5.051    10.697    LED_OBUF[0]
    H17                  OBUF (Prop_obuf_I_O)         3.524    14.221 r  LED_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.221    LED[0]
    H17                                                               r  LED[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_16bit/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.959ns  (logic 3.989ns (44.527%)  route 4.970ns (55.473%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.638     5.190    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  bin_cnt_16bit/s_cnt_local_reg[2]/Q
                         net (fo=2, routed)           4.970    10.615    LED_OBUF[2]
    J13                  OBUF (Prop_obuf_I_O)         3.533    14.149 r  LED_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.149    LED[2]
    J13                                                               r  LED[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_16bit/s_cnt_local_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.649ns  (logic 3.999ns (46.238%)  route 4.650ns (53.762%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.638     5.190    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  bin_cnt_16bit/s_cnt_local_reg[1]/Q
                         net (fo=2, routed)           4.650    10.296    LED_OBUF[1]
    K15                  OBUF (Prop_obuf_I_O)         3.543    13.839 r  LED_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.839    LED[1]
    K15                                                               r  LED[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_16bit/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 3.982ns (47.969%)  route 4.319ns (52.031%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.638     5.190    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y9          FDRE (Prop_fdre_C_Q)         0.456     5.646 r  bin_cnt_16bit/s_cnt_local_reg[3]/Q
                         net (fo=2, routed)           4.319     9.965    LED_OBUF[3]
    N14                  OBUF (Prop_obuf_I_O)         3.526    13.492 r  LED_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.492    LED[3]
    N14                                                               r  LED[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_4bit/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CD
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.254ns  (logic 4.116ns (49.860%)  route 4.139ns (50.140%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.628     5.180    bin_cnt_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  bin_cnt_4bit/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  bin_cnt_4bit/s_cnt_local_reg[3]/Q
                         net (fo=8, routed)           0.988     6.624    bin_cnt_4bit/s_cnt_local_reg[3]
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.124     6.748 r  bin_cnt_4bit/CD_OBUF_inst_i_1/O
                         net (fo=1, routed)           3.151     9.898    CD_OBUF
    K13                  OBUF (Prop_obuf_I_O)         3.536    13.434 r  CD_OBUF_inst/O
                         net (fo=0)                   0.000    13.434    CD
    K13                                                               r  CD (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_4bit/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CC
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.774ns  (logic 4.224ns (54.332%)  route 3.550ns (45.668%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.627     5.179    bin_cnt_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  bin_cnt_4bit/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     5.598 r  bin_cnt_4bit/s_cnt_local_reg[2]/Q
                         net (fo=9, routed)           0.861     6.459    bin_cnt_4bit/s_cnt_local_reg[2]
    SLICE_X0Y19          LUT4 (Prop_lut4_I1_O)        0.299     6.758 r  bin_cnt_4bit/CC_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.689     9.447    CC_OBUF
    K16                  OBUF (Prop_obuf_I_O)         3.506    12.952 r  CC_OBUF_inst/O
                         net (fo=0)                   0.000    12.952    CC
    K16                                                               r  CC (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_4bit/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CG
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.679ns  (logic 4.351ns (56.667%)  route 3.328ns (43.333%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.628     5.180    bin_cnt_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  bin_cnt_4bit/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  bin_cnt_4bit/s_cnt_local_reg[3]/Q
                         net (fo=8, routed)           0.981     6.617    bin_cnt_4bit/s_cnt_local_reg[3]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.149     6.766 r  bin_cnt_4bit/CG_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.347     9.112    CG_OBUF
    L18                  OBUF (Prop_obuf_I_O)         3.746    12.859 r  CG_OBUF_inst/O
                         net (fo=0)                   0.000    12.859    CG
    L18                                                               r  CG (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_4bit/s_cnt_local_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CA
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.609ns  (logic 4.351ns (57.186%)  route 3.258ns (42.814%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.628     5.180    bin_cnt_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  bin_cnt_4bit/s_cnt_local_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y19          FDRE (Prop_fdre_C_Q)         0.456     5.636 r  bin_cnt_4bit/s_cnt_local_reg[3]/Q
                         net (fo=8, routed)           0.988     6.624    bin_cnt_4bit/s_cnt_local_reg[3]
    SLICE_X0Y19          LUT4 (Prop_lut4_I0_O)        0.153     6.777 r  bin_cnt_4bit/CA_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.270     9.047    CA_OBUF
    T10                  OBUF (Prop_obuf_I_O)         3.742    12.789 r  CA_OBUF_inst/O
                         net (fo=0)                   0.000    12.789    CA
    T10                                                               r  CA (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_4bit/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.406ns  (logic 4.254ns (57.433%)  route 3.153ns (42.567%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.627     5.179    bin_cnt_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  bin_cnt_4bit/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     5.598 r  bin_cnt_4bit/s_cnt_local_reg[2]/Q
                         net (fo=9, routed)           0.869     6.466    bin_cnt_4bit/s_cnt_local_reg[2]
    SLICE_X0Y19          LUT4 (Prop_lut4_I3_O)        0.299     6.765 r  bin_cnt_4bit/CB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.284     9.049    CB_OBUF
    R10                  OBUF (Prop_obuf_I_O)         3.536    12.585 r  CB_OBUF_inst/O
                         net (fo=0)                   0.000    12.585    CB
    R10                                                               r  CB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_4bit/s_cnt_local_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            CF
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.377ns  (logic 4.490ns (60.870%)  route 2.887ns (39.130%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.455    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.551 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.627     5.179    bin_cnt_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  bin_cnt_4bit/s_cnt_local_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.419     5.598 r  bin_cnt_4bit/s_cnt_local_reg[2]/Q
                         net (fo=9, routed)           0.861     6.459    bin_cnt_4bit/s_cnt_local_reg[2]
    SLICE_X0Y19          LUT4 (Prop_lut4_I1_O)        0.327     6.786 r  bin_cnt_4bit/CF_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.025     8.812    CF_OBUF
    T11                  OBUF (Prop_obuf_I_O)         3.744    12.556 r  CF_OBUF_inst/O
                         net (fo=0)                   0.000    12.556    CF
    T11                                                               r  CF (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin_cnt_16bit/s_cnt_local_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.611ns  (logic 1.264ns (78.413%)  route 0.348ns (21.587%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.594     1.507    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bin_cnt_16bit/s_cnt_local_reg[13]/Q
                         net (fo=2, routed)           0.348     1.996    LED_OBUF[13]
    N6                   OBUF (Prop_obuf_I_O)         1.123     3.119 r  LED_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.119    LED[13]
    N6                                                                r  LED[13] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_16bit/s_cnt_local_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.612ns  (logic 1.274ns (79.083%)  route 0.337ns (20.917%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.595     1.508    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bin_cnt_16bit/s_cnt_local_reg[11]/Q
                         net (fo=2, routed)           0.337     1.986    LED_OBUF[11]
    R5                   OBUF (Prop_obuf_I_O)         1.133     3.120 r  LED_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.120    LED[11]
    R5                                                                r  LED[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_16bit/s_cnt_local_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.622ns  (logic 1.278ns (78.826%)  route 0.343ns (21.174%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.594     1.507    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bin_cnt_16bit/s_cnt_local_reg[12]/Q
                         net (fo=2, routed)           0.343     1.992    LED_OBUF[12]
    R6                   OBUF (Prop_obuf_I_O)         1.137     3.129 r  LED_OBUF[12]_inst/O
                         net (fo=0)                   0.000     3.129    LED[12]
    R6                                                                r  LED[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_16bit/s_cnt_local_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.630ns  (logic 1.295ns (79.426%)  route 0.335ns (20.574%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.595     1.508    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bin_cnt_16bit/s_cnt_local_reg[10]/Q
                         net (fo=2, routed)           0.335     1.985    LED_OBUF[10]
    V7                   OBUF (Prop_obuf_I_O)         1.154     3.138 r  LED_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.138    LED[10]
    V7                                                                r  LED[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_16bit/s_cnt_local_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.644ns  (logic 1.292ns (78.578%)  route 0.352ns (21.422%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.595     1.508    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bin_cnt_16bit/s_cnt_local_reg[9]/Q
                         net (fo=2, routed)           0.352     2.001    LED_OBUF[9]
    V6                   OBUF (Prop_obuf_I_O)         1.151     3.152 r  LED_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.152    LED[9]
    V6                                                                r  LED[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_16bit/s_cnt_local_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.653ns  (logic 1.288ns (77.906%)  route 0.365ns (22.094%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.595     1.508    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bin_cnt_16bit/s_cnt_local_reg[6]/Q
                         net (fo=2, routed)           0.365     2.015    LED_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.147     3.162 r  LED_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.162    LED[6]
    U7                                                                r  LED[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_16bit/s_cnt_local_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.655ns  (logic 1.287ns (77.775%)  route 0.368ns (22.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.595     1.508    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y10         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bin_cnt_16bit/s_cnt_local_reg[5]/Q
                         net (fo=2, routed)           0.368     2.017    LED_OBUF[5]
    U6                   OBUF (Prop_obuf_I_O)         1.146     3.163 r  LED_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.163    LED[5]
    U6                                                                r  LED[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_16bit/s_cnt_local_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.671ns  (logic 1.269ns (75.911%)  route 0.403ns (24.089%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.594     1.507    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bin_cnt_16bit/s_cnt_local_reg[14]/Q
                         net (fo=2, routed)           0.403     2.051    LED_OBUF[14]
    M6                   OBUF (Prop_obuf_I_O)         1.128     3.178 r  LED_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.178    LED[14]
    M6                                                                r  LED[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_16bit/s_cnt_local_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.683ns  (logic 1.292ns (76.775%)  route 0.391ns (23.225%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.595     1.508    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  bin_cnt_16bit/s_cnt_local_reg[8]/Q
                         net (fo=2, routed)           0.391     2.040    LED_OBUF[8]
    U9                   OBUF (Prop_obuf_I_O)         1.151     3.192 r  LED_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.192    LED[8]
    U9                                                                r  LED[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin_cnt_16bit/s_cnt_local_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.696ns  (logic 1.272ns (74.968%)  route 0.425ns (25.032%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.888    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.914 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.594     1.507    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y12         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y12         FDRE (Prop_fdre_C_Q)         0.141     1.648 r  bin_cnt_16bit/s_cnt_local_reg[15]/Q
                         net (fo=2, routed)           0.425     2.073    LED_OBUF[15]
    T1                   OBUF (Prop_obuf_I_O)         1.131     3.204 r  LED_OBUF[15]_inst/O
                         net (fo=0)                   0.000     3.204    LED[15]
    T1                                                                r  LED[15] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           103 Endpoints
Min Delay           103 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_RESET_4bit
                            (input port)
  Destination:            clk_en_4bit/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.930ns  (logic 1.076ns (18.146%)  route 4.854ns (81.854%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  BTN_RESET_4bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_4bit
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  BTN_RESET_4bit_IBUF_inst/O
                         net (fo=6, routed)           3.932     4.884    clk_en_4bit/SR[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.008 r  clk_en_4bit/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.922     5.930    clk_en_4bit/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.516     4.888    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[0]/C

Slack:                    inf
  Source:                 BTN_RESET_4bit
                            (input port)
  Destination:            clk_en_4bit/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.930ns  (logic 1.076ns (18.146%)  route 4.854ns (81.854%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  BTN_RESET_4bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_4bit
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  BTN_RESET_4bit_IBUF_inst/O
                         net (fo=6, routed)           3.932     4.884    clk_en_4bit/SR[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.008 r  clk_en_4bit/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.922     5.930    clk_en_4bit/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.516     4.888    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[1]/C

Slack:                    inf
  Source:                 BTN_RESET_4bit
                            (input port)
  Destination:            clk_en_4bit/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.930ns  (logic 1.076ns (18.146%)  route 4.854ns (81.854%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  BTN_RESET_4bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_4bit
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  BTN_RESET_4bit_IBUF_inst/O
                         net (fo=6, routed)           3.932     4.884    clk_en_4bit/SR[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.008 r  clk_en_4bit/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.922     5.930    clk_en_4bit/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.516     4.888    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[2]/C

Slack:                    inf
  Source:                 BTN_RESET_4bit
                            (input port)
  Destination:            clk_en_4bit/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.930ns  (logic 1.076ns (18.146%)  route 4.854ns (81.854%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.888ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.888ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  BTN_RESET_4bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_4bit
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  BTN_RESET_4bit_IBUF_inst/O
                         net (fo=6, routed)           3.932     4.884    clk_en_4bit/SR[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.008 r  clk_en_4bit/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.922     5.930    clk_en_4bit/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y15          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.516     4.888    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[3]/C

Slack:                    inf
  Source:                 BTN_RESET_4bit
                            (input port)
  Destination:            clk_en_4bit/s_cnt_local_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.741ns  (logic 1.076ns (18.744%)  route 4.665ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  BTN_RESET_4bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_4bit
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  BTN_RESET_4bit_IBUF_inst/O
                         net (fo=6, routed)           3.932     4.884    clk_en_4bit/SR[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.008 r  clk_en_4bit/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.733     5.741    clk_en_4bit/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.514     4.886    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[10]/C

Slack:                    inf
  Source:                 BTN_RESET_4bit
                            (input port)
  Destination:            clk_en_4bit/s_cnt_local_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.741ns  (logic 1.076ns (18.744%)  route 4.665ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  BTN_RESET_4bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_4bit
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  BTN_RESET_4bit_IBUF_inst/O
                         net (fo=6, routed)           3.932     4.884    clk_en_4bit/SR[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.008 r  clk_en_4bit/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.733     5.741    clk_en_4bit/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.514     4.886    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[11]/C

Slack:                    inf
  Source:                 BTN_RESET_4bit
                            (input port)
  Destination:            clk_en_4bit/s_cnt_local_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.741ns  (logic 1.076ns (18.744%)  route 4.665ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  BTN_RESET_4bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_4bit
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  BTN_RESET_4bit_IBUF_inst/O
                         net (fo=6, routed)           3.932     4.884    clk_en_4bit/SR[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.008 r  clk_en_4bit/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.733     5.741    clk_en_4bit/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.514     4.886    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[8]/C

Slack:                    inf
  Source:                 BTN_RESET_4bit
                            (input port)
  Destination:            clk_en_4bit/s_cnt_local_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.741ns  (logic 1.076ns (18.744%)  route 4.665ns (81.256%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.886ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.886ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  BTN_RESET_4bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_4bit
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  BTN_RESET_4bit_IBUF_inst/O
                         net (fo=6, routed)           3.932     4.884    clk_en_4bit/SR[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.008 r  clk_en_4bit/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.733     5.741    clk_en_4bit/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y17          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.514     4.886    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y17          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[9]/C

Slack:                    inf
  Source:                 BTN_RESET_4bit
                            (input port)
  Destination:            clk_en_4bit/s_cnt_local_reg[24]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.727ns  (logic 1.076ns (18.788%)  route 4.651ns (81.212%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  BTN_RESET_4bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_4bit
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  BTN_RESET_4bit_IBUF_inst/O
                         net (fo=6, routed)           3.932     4.884    clk_en_4bit/SR[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.008 r  clk_en_4bit/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.720     5.727    clk_en_4bit/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[24]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.510     4.882    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[24]/C

Slack:                    inf
  Source:                 BTN_RESET_4bit
                            (input port)
  Destination:            clk_en_4bit/s_cnt_local_reg[25]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.727ns  (logic 1.076ns (18.788%)  route 4.651ns (81.212%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        4.882ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.882ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T8                                                0.000     0.000 r  BTN_RESET_4bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_4bit
    T8                   IBUF (Prop_ibuf_I_O)         0.952     0.952 r  BTN_RESET_4bit_IBUF_inst/O
                         net (fo=6, routed)           3.932     4.884    clk_en_4bit/SR[0]
    SLICE_X0Y21          LUT6 (Prop_lut6_I0_O)        0.124     5.008 r  clk_en_4bit/s_cnt_local[0]_i_1/O
                         net (fo=31, routed)          0.720     5.727    clk_en_4bit/s_cnt_local[0]_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[25]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.418     1.418 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.280    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.371 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.510     4.882    clk_en_4bit/CLK100MHZ_IBUF_BUFG
    SLICE_X1Y21          FDRE                                         r  clk_en_4bit/s_cnt_local_reg[25]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 BTN_RESET_16bit
                            (input port)
  Destination:            bin_cnt_16bit/s_cnt_local_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.173ns (24.289%)  route 0.540ns (75.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  BTN_RESET_16bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_16bit
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  BTN_RESET_16bit_IBUF_inst/O
                         net (fo=18, routed)          0.540     0.713    bin_cnt_16bit/BTN_RESET_16bit_IBUF
    SLICE_X65Y11         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.866     2.024    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[10]/C

Slack:                    inf
  Source:                 BTN_RESET_16bit
                            (input port)
  Destination:            bin_cnt_16bit/s_cnt_local_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.173ns (24.289%)  route 0.540ns (75.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  BTN_RESET_16bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_16bit
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  BTN_RESET_16bit_IBUF_inst/O
                         net (fo=18, routed)          0.540     0.713    bin_cnt_16bit/BTN_RESET_16bit_IBUF
    SLICE_X65Y11         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.866     2.024    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[11]/C

Slack:                    inf
  Source:                 BTN_RESET_16bit
                            (input port)
  Destination:            bin_cnt_16bit/s_cnt_local_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.173ns (24.289%)  route 0.540ns (75.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  BTN_RESET_16bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_16bit
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  BTN_RESET_16bit_IBUF_inst/O
                         net (fo=18, routed)          0.540     0.713    bin_cnt_16bit/BTN_RESET_16bit_IBUF
    SLICE_X65Y11         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.866     2.024    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[8]/C

Slack:                    inf
  Source:                 BTN_RESET_16bit
                            (input port)
  Destination:            bin_cnt_16bit/s_cnt_local_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.713ns  (logic 0.173ns (24.289%)  route 0.540ns (75.711%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  BTN_RESET_16bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_16bit
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  BTN_RESET_16bit_IBUF_inst/O
                         net (fo=18, routed)          0.540     0.713    bin_cnt_16bit/BTN_RESET_16bit_IBUF
    SLICE_X65Y11         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.866     2.024    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y11         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[9]/C

Slack:                    inf
  Source:                 BTN_RESET_16bit
                            (input port)
  Destination:            bin_cnt_16bit/s_cnt_local_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.173ns (22.670%)  route 0.591ns (77.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  BTN_RESET_16bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_16bit
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  BTN_RESET_16bit_IBUF_inst/O
                         net (fo=18, routed)          0.591     0.764    bin_cnt_16bit/BTN_RESET_16bit_IBUF
    SLICE_X65Y9          FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[0]/C

Slack:                    inf
  Source:                 BTN_RESET_16bit
                            (input port)
  Destination:            bin_cnt_16bit/s_cnt_local_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.173ns (22.670%)  route 0.591ns (77.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  BTN_RESET_16bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_16bit
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  BTN_RESET_16bit_IBUF_inst/O
                         net (fo=18, routed)          0.591     0.764    bin_cnt_16bit/BTN_RESET_16bit_IBUF
    SLICE_X65Y9          FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[1]/C

Slack:                    inf
  Source:                 BTN_RESET_16bit
                            (input port)
  Destination:            bin_cnt_16bit/s_cnt_local_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.173ns (22.670%)  route 0.591ns (77.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  BTN_RESET_16bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_16bit
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  BTN_RESET_16bit_IBUF_inst/O
                         net (fo=18, routed)          0.591     0.764    bin_cnt_16bit/BTN_RESET_16bit_IBUF
    SLICE_X65Y9          FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[2]/C

Slack:                    inf
  Source:                 BTN_RESET_16bit
                            (input port)
  Destination:            bin_cnt_16bit/s_cnt_local_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.764ns  (logic 0.173ns (22.670%)  route 0.591ns (77.330%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  BTN_RESET_16bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_16bit
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  BTN_RESET_16bit_IBUF_inst/O
                         net (fo=18, routed)          0.591     0.764    bin_cnt_16bit/BTN_RESET_16bit_IBUF
    SLICE_X65Y9          FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.867     2.025    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y9          FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[3]/C

Slack:                    inf
  Source:                 BTN_RESET_16bit
                            (input port)
  Destination:            bin_cnt_16bit/s_cnt_local_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.173ns (20.936%)  route 0.654ns (79.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  BTN_RESET_16bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_16bit
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  BTN_RESET_16bit_IBUF_inst/O
                         net (fo=18, routed)          0.654     0.827    bin_cnt_16bit/BTN_RESET_16bit_IBUF
    SLICE_X65Y10         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.866     2.024    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[4]/C

Slack:                    inf
  Source:                 BTN_RESET_16bit
                            (input port)
  Destination:            bin_cnt_16bit/s_cnt_local_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.827ns  (logic 0.173ns (20.936%)  route 0.654ns (79.064%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U8                                                0.000     0.000 r  BTN_RESET_16bit (IN)
                         net (fo=0)                   0.000     0.000    BTN_RESET_16bit
    U8                   IBUF (Prop_ibuf_I_O)         0.173     0.173 r  BTN_RESET_16bit_IBUF_inst/O
                         net (fo=18, routed)          0.654     0.827    bin_cnt_16bit/BTN_RESET_16bit_IBUF
    SLICE_X65Y10         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.445     0.445 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.129    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.158 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.866     2.024    bin_cnt_16bit/CLK100MHZ_IBUF_BUFG
    SLICE_X65Y10         FDRE                                         r  bin_cnt_16bit/s_cnt_local_reg[5]/C





