{"content": "{\"indexed\":{\"date-parts\":[[2021,5,20]],\"date-time\":\"2021-05-20T09:12:08Z\",\"timestamp\":1621501928517},\"reference-count\":40,\"publisher\":\"Association for Computing Machinery (ACM)\",\"issue\":\"1\",\"license\":[{\"start\":{\"date-parts\":[[2015,12,2]],\"date-time\":\"2015-12-02T00:00:00Z\",\"timestamp\":1449014400000},\"content-version\":\"vor\",\"delay-in-days\":0,\"URL\":\"http:\\/\\/www.acm.org\\/publications\\/policies\\/copyright_policy#Background\"}],\"funder\":[{\"name\":\"National Science Foundation\",\"award\":[\"CNS-1117425, CAREER-1253024, CCF-1318826, CNS-1421022, and CNS-1421068\"]}],\"content-domain\":{\"domain\":[],\"crossmark-restriction\":false},\"published-print\":{\"date-parts\":[[2015,12,2]]},\"abstract\":\"<jats:p>\\n            In this article, we demonstrate that the sensitized path delays in various microprocessor pipe stages exhibit intriguing temporal and spatial variations during the execution of real-world applications. To effectively exploit these delay variations, we propose\\n            <jats:italic>dynamically adaptable resilient pipeline<\\/jats:italic>\\n            (DARP)\\u2014a series of runtime techniques to boost power-performance efficiency and fault tolerance in a pipelined microprocessor. DARP employs early error prediction to avoid a major portion of the timing errors. We combine DARP with the state-of-art\\n            <jats:italic>topologically homogeneous and power-performance heterogeneous<\\/jats:italic>\\n            (THPH) architecture to build up a new frontier for the energy efficiency of multicore processors (DARP-MP). Using a rigorous circuit-architectural infrastructure, we demonstrate that DARP substantially improves the multicore processor performance (9.4--20%) and energy efficiency (10--28.6%) compared to state-of-the-art techniques. The energy-efficiency improvements of DARP-MP are 42% and 49.9% compared against the original THPH and another state-of-art multicore power management scheme, respectively.\\n          <\\/jats:p>\",\"DOI\":\"10.1145\\/2755558\",\"type\":\"journal-article\",\"created\":{\"date-parts\":[[2015,12,4]],\"date-time\":\"2015-12-04T13:43:07Z\",\"timestamp\":1449236587000},\"page\":\"1-21\",\"source\":\"Crossref\",\"is-referenced-by-count\":1,\"title\":\"DARP-MP\",\"prefix\":\"10.1145\",\"volume\":\"21\",\"author\":[{\"given\":\"Hu\",\"family\":\"Chen\",\"sequence\":\"first\",\"affiliation\":[{\"name\":\"Utah State University, Logan, UT\"}]},{\"given\":\"Sanghamitra\",\"family\":\"Roy\",\"sequence\":\"additional\",\"affiliation\":[{\"name\":\"Utah State University, Logan, UT\"}]},{\"given\":\"Koushik\",\"family\":\"Chakraborty\",\"sequence\":\"additional\",\"affiliation\":[{\"name\":\"Utah State University, Logan, UT\"}]}],\"member\":\"320\",\"reference\":[{\"key\":\"e_1_2_1_1_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/2024716.2024718\"},{\"key\":\"e_1_2_1_2_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/1629911.1629940\"},{\"key\":\"e_1_2_1_3_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/JSSC.2008.2007148\"},{\"key\":\"e_1_2_1_4_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/1629911.1629915\"},{\"key\":\"e_1_2_1_5_1\",\"volume-title\":\"Proceedings of the IEEE Custom Integrated Circuits Conference, (CICC'10)\",\"author\":\"Chae K.\"},{\"key\":\"e_1_2_1_6_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/TVLSI.2008.2000248\"},{\"key\":\"e_1_2_1_7_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/2463209.2488860\"},{\"key\":\"e_1_2_1_8_1\",\"volume-title\":\"Proceedings of the IEEE\\/ACM Design, Automation, and Test in Europe Conference (DATE'11)\",\"author\":\"Chakraborty K.\"},{\"key\":\"e_1_2_1_9_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/TVLSI.2012.2199142\"},{\"key\":\"e_1_2_1_10_1\",\"volume-title\":\"Proceedings of the IEEE\\/ACM Design, Automation, and Test in Europe Conference (DATE'14)\",\"author\":\"Chen H.\"},{\"key\":\"e_1_2_1_11_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/2000064.2000067\"},{\"key\":\"e_1_2_1_12_1\",\"volume-title\":\"Proceedings of the IEEE\\/ACM Design, Automation, and Test in Europe Conference (DATE'10)\",\"author\":\"Choudhury M. R.\"},{\"key\":\"e_1_2_1_13_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/JSSC.2008.2007145\"},{\"key\":\"e_1_2_1_14_1\",\"volume-title\":\"Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'08)\",\"author\":\"Ghasemazar M.\"},{\"key\":\"e_1_2_1_15_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/TCAD.2007.896305\"},{\"key\":\"e_1_2_1_16_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/1687399.1687458\"},{\"key\":\"e_1_2_1_17_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/MICRO.2006.8\"},{\"key\":\"e_1_2_1_18_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1016\\/j.microrel.2012.03.003\"},{\"key\":\"e_1_2_1_19_1\",\"volume-title\":\"Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'11)\",\"author\":\"Lak Z.\"},{\"key\":\"e_1_2_1_20_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/MC.2004.1274006\"},{\"key\":\"e_1_2_1_21_1\",\"volume-title\":\"IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'05)\",\"author\":\"Mahoney P.\"},{\"key\":\"e_1_2_1_22_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/MM.2005.34\"},{\"key\":\"e_1_2_1_23_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/1250662.1250700\"},{\"key\":\"e_1_2_1_24_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/MM.2008.2\"},{\"key\":\"e_1_2_1_25_1\",\"volume-title\":\"Proceedings of the International Test Conference (ITC'08)\",\"author\":\"Nagaraj K.\"},{\"key\":\"e_1_2_1_26_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/1278480.1278509\"},{\"key\":\"e_1_2_1_27_1\",\"volume-title\":\"Proceedings of the IEEE\\/ACM Design, Automation, and Test in Europe Conference (DATE'10)\",\"author\":\"Pan S.\"},{\"key\":\"e_1_2_1_28_1\",\"unstructured\":\"J. M. Rabaey A. Chandrakasan and B. Nikolic. 2003. Digital Integrated Circuits 2nd ed. Prentice Hall.  J. M. Rabaey A. Chandrakasan and B. Nikolic. 2003. Digital Integrated Circuits 2 nd ed. Prentice Hall.\"},{\"key\":\"e_1_2_1_29_1\",\"volume-title\":\"Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition (DATE'12)\",\"author\":\"Rahimi A.\"},{\"key\":\"e_1_2_1_30_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/TC.2013.72\"},{\"key\":\"e_1_2_1_31_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/1555754.1555793\"},{\"key\":\"e_1_2_1_32_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/2228360.2228555\"},{\"key\":\"e_1_2_1_33_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/TSM.2007.913186\"},{\"key\":\"e_1_2_1_34_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/2228360.2228602\"},{\"key\":\"e_1_2_1_35_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/MM.2012.1\"},{\"key\":\"e_1_2_1_36_1\",\"volume-title\":\"Proceedings of the International Test Conference (ITC'09)\",\"author\":\"Tadesse D.\"},{\"key\":\"e_1_2_1_37_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/ICCAD.2004.1382649\"},{\"key\":\"e_1_2_1_38_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/2155620.2155636\"},{\"key\":\"e_1_2_1_39_1\",\"volume-title\":\"Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'11)\",\"author\":\"Ye R.\"},{\"key\":\"e_1_2_1_40_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/TED.2006.884077\"}],\"container-title\":\"ACM Transactions on Design Automation of Electronic Systems\",\"original-title\":[],\"language\":\"en\",\"link\":[{\"URL\":\"https:\\/\\/dl.acm.org\\/doi\\/pdf\\/10.1145\\/2755558\",\"content-type\":\"unspecified\",\"content-version\":\"vor\",\"intended-application\":\"similarity-checking\"}],\"deposited\":{\"date-parts\":[[2021,5,19]],\"date-time\":\"2021-05-19T04:26:15Z\",\"timestamp\":1621398375000},\"score\":1,\"subtitle\":[\"Dynamically Adaptable Resilient Pipeline Design in Multicore Processors\"],\"short-title\":[],\"issued\":{\"date-parts\":[[2015,12,2]]},\"references-count\":40,\"journal-issue\":{\"issue\":\"1\",\"published-print\":{\"date-parts\":[[2015,12,2]]}},\"alternative-id\":[\"10.1145\\/2755558\"],\"URL\":\"http:\\/\\/dx.doi.org\\/10.1145\\/2755558\",\"relation\":{},\"ISSN\":[\"1084-4309\",\"1557-7309\"],\"subject\":[\"Electrical and Electronic Engineering\",\"Computer Graphics and Computer-Aided Design\",\"Computer Science Applications\"],\"container-title-short\":\"ACM Trans. Des. Autom. Electron. Syst.\",\"published\":{\"date-parts\":[[2015,12,2]]}}", "response": ["GET /10.1145/2755558 HTTP/1.1", "Host: doi.org", "User-Agent: PostmanRuntime/7.28.4", "Accept-Encoding: gzip, deflate", "Accept: application/json", "Connection: keep-alive", "HTTP/1.1 302 ", "Date: Tue, 30 Nov 2021 20:21:11 GMT", "Content-Type: text/html;charset=utf-8", "Content-Length: 207", "Connection: keep-alive", "Vary: Accept", "Location: https://api.crossref.org/v1/works/10.1145%2F2755558/transform", "Expires: Tue, 30 Nov 2021 20:21:34 GMT", "CF-Cache-Status: DYNAMIC", "Expect-CT: max-age=604800, report-uri=\"https://report-uri.cloudflare.com/cdn-cgi/beacon/expect-ct\"", "Report-To: {\"endpoints\":[{\"url\":\"https:\\/\\/a.nel.cloudflare.com\\/report\\/v3?s=3uQL4hUGsty%2Bha27mkoLtkbJJpGmDl8L3LJmKRwamFcWqtqwTQGjtIQfVgO9%2FjwLQhb1mRPHarN5Z4Npmyoywu5UG3bRJLSvNS%2FMfcdEVI6HJmweD0%2FA0on%2B1bv8RBQLnTDNwOk%3D\"}],\"group\":\"cf-nel\",\"max_age\":604800}", "NEL: {\"success_fraction\":0,\"report_to\":\"cf-nel\",\"max_age\":604800}", "Strict-Transport-Security: max-age=31536000; includeSubDomains; preload", "Server: cloudflare", "CF-RAY: 6b66c7d77d4f799e-GRU", "alt-svc: h3=\":443\"; ma=86400, h3-29=\":443\"; ma=86400, h3-28=\":443\"; ma=86400, h3-27=\":443\"; ma=86400", "<html><head><title>Handle Redirect</title></head>", "<body><a href=\"https://api.crossref.org/v1/works/10.1145%2F2755558/transform\">https://api.crossref.org/v1/works/10.1145%2F2755558/transform</a></body></html>GET /v1/works/10.1145%2F2755558/transform HTTP/1.1", "Host: api.crossref.org", "User-Agent: PostmanRuntime/7.28.4", "Accept-Encoding: gzip, deflate", "Accept: application/json", "Connection: keep-alive", "HTTP/1.1 200 OK", "date: Tue, 30 Nov 2021 20:21:11 GMT", "content-type: application/json", "content-length: 2497", "vary: Accept, Accept-Encoding", "link: <http://dx.doi.org/10.1145/2755558>; rel=\"canonical\", <https://dl.acm.org/doi/pdf/10.1145/2755558>; version=\"vor\"; rel=\"item\", <http://www.acm.org/publications/policies/copyright_policy#Background>; version=\"vor\"; rel=\"license\"", "access-control-expose-headers: Link", "access-control-allow-headers: X-Requested-With, Accept, Accept-Encoding, Accept-Charset, Accept-Language, Accept-Ranges, Cache-Control", "access-control-allow-origin: *", "content-encoding: gzip", "server: Jetty(9.4.40.v20210413)", "x-ratelimit-limit: 50", "x-ratelimit-interval: 1s", "x-api-pool: public", "x-rate-limit-limit: 50", "x-rate-limit-interval: 1s", "permissions-policy: interest-cohort=()", "connection: close", "{\"indexed\":{\"date-parts\":[[2021,5,20]],\"date-time\":\"2021-05-20T09:12:08Z\",\"timestamp\":1621501928517},\"reference-count\":40,\"publisher\":\"Association for Computing Machinery (ACM)\",\"issue\":\"1\",\"license\":[{\"start\":{\"date-parts\":[[2015,12,2]],\"date-time\":\"2015-12-02T00:00:00Z\",\"timestamp\":1449014400000},\"content-version\":\"vor\",\"delay-in-days\":0,\"URL\":\"http:\\/\\/www.acm.org\\/publications\\/policies\\/copyright_policy#Background\"}],\"funder\":[{\"name\":\"National Science Foundation\",\"award\":[\"CNS-1117425, CAREER-1253024, CCF-1318826, CNS-1421022, and CNS-1421068\"]}],\"content-domain\":{\"domain\":[],\"crossmark-restriction\":false},\"published-print\":{\"date-parts\":[[2015,12,2]]},\"abstract\":\"<jats:p>\\n            In this article, we demonstrate that the sensitized path delays in various microprocessor pipe stages exhibit intriguing temporal and spatial variations during the execution of real-world applications. To effectively exploit these delay variations, we propose\\n            <jats:italic>dynamically adaptable resilient pipeline<\\/jats:italic>\\n            (DARP)\\u2014a series of runtime techniques to boost power-performance efficiency and fault tolerance in a pipelined microprocessor. DARP employs early error prediction to avoid a major portion of the timing errors. We combine DARP with the state-of-art\\n            <jats:italic>topologically homogeneous and power-performance heterogeneous<\\/jats:italic>\\n            (THPH) architecture to build up a new frontier for the energy efficiency of multicore processors (DARP-MP). Using a rigorous circuit-architectural infrastructure, we demonstrate that DARP substantially improves the multicore processor performance (9.4--20%) and energy efficiency (10--28.6%) compared to state-of-the-art techniques. The energy-efficiency improvements of DARP-MP are 42% and 49.9% compared against the original THPH and another state-of-art multicore power management scheme, respectively.\\n          <\\/jats:p>\",\"DOI\":\"10.1145\\/2755558\",\"type\":\"journal-article\",\"created\":{\"date-parts\":[[2015,12,4]],\"date-time\":\"2015-12-04T13:43:07Z\",\"timestamp\":1449236587000},\"page\":\"1-21\",\"source\":\"Crossref\",\"is-referenced-by-count\":1,\"title\":\"DARP-MP\",\"prefix\":\"10.1145\",\"volume\":\"21\",\"author\":[{\"given\":\"Hu\",\"family\":\"Chen\",\"sequence\":\"first\",\"affiliation\":[{\"name\":\"Utah State University, Logan, UT\"}]},{\"given\":\"Sanghamitra\",\"family\":\"Roy\",\"sequence\":\"additional\",\"affiliation\":[{\"name\":\"Utah State University, Logan, UT\"}]},{\"given\":\"Koushik\",\"family\":\"Chakraborty\",\"sequence\":\"additional\",\"affiliation\":[{\"name\":\"Utah State University, Logan, UT\"}]}],\"member\":\"320\",\"reference\":[{\"key\":\"e_1_2_1_1_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/2024716.2024718\"},{\"key\":\"e_1_2_1_2_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/1629911.1629940\"},{\"key\":\"e_1_2_1_3_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/JSSC.2008.2007148\"},{\"key\":\"e_1_2_1_4_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/1629911.1629915\"},{\"key\":\"e_1_2_1_5_1\",\"volume-title\":\"Proceedings of the IEEE Custom Integrated Circuits Conference, (CICC'10)\",\"author\":\"Chae K.\"},{\"key\":\"e_1_2_1_6_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/TVLSI.2008.2000248\"},{\"key\":\"e_1_2_1_7_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/2463209.2488860\"},{\"key\":\"e_1_2_1_8_1\",\"volume-title\":\"Proceedings of the IEEE\\/ACM Design, Automation, and Test in Europe Conference (DATE'11)\",\"author\":\"Chakraborty K.\"},{\"key\":\"e_1_2_1_9_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/TVLSI.2012.2199142\"},{\"key\":\"e_1_2_1_10_1\",\"volume-title\":\"Proceedings of the IEEE\\/ACM Design, Automation, and Test in Europe Conference (DATE'14)\",\"author\":\"Chen H.\"},{\"key\":\"e_1_2_1_11_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/2000064.2000067\"},{\"key\":\"e_1_2_1_12_1\",\"volume-title\":\"Proceedings of the IEEE\\/ACM Design, Automation, and Test in Europe Conference (DATE'10)\",\"author\":\"Choudhury M. R.\"},{\"key\":\"e_1_2_1_13_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/JSSC.2008.2007145\"},{\"key\":\"e_1_2_1_14_1\",\"volume-title\":\"Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'08)\",\"author\":\"Ghasemazar M.\"},{\"key\":\"e_1_2_1_15_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/TCAD.2007.896305\"},{\"key\":\"e_1_2_1_16_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/1687399.1687458\"},{\"key\":\"e_1_2_1_17_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/MICRO.2006.8\"},{\"key\":\"e_1_2_1_18_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1016\\/j.microrel.2012.03.003\"},{\"key\":\"e_1_2_1_19_1\",\"volume-title\":\"Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'11)\",\"author\":\"Lak Z.\"},{\"key\":\"e_1_2_1_20_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/MC.2004.1274006\"},{\"key\":\"e_1_2_1_21_1\",\"volume-title\":\"IEEE International Solid-State Circuits Conference Digest of Technical Papers (ISSCC'05)\",\"author\":\"Mahoney P.\"},{\"key\":\"e_1_2_1_22_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/MM.2005.34\"},{\"key\":\"e_1_2_1_23_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/1250662.1250700\"},{\"key\":\"e_1_2_1_24_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/MM.2008.2\"},{\"key\":\"e_1_2_1_25_1\",\"volume-title\":\"Proceedings of the International Test Conference (ITC'08)\",\"author\":\"Nagaraj K.\"},{\"key\":\"e_1_2_1_26_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/1278480.1278509\"},{\"key\":\"e_1_2_1_27_1\",\"volume-title\":\"Proceedings of the IEEE\\/ACM Design, Automation, and Test in Europe Conference (DATE'10)\",\"author\":\"Pan S.\"},{\"key\":\"e_1_2_1_28_1\",\"unstructured\":\"J. M. Rabaey A. Chandrakasan and B. Nikolic. 2003. Digital Integrated Circuits 2nd ed. Prentice Hall.  J. M. Rabaey A. Chandrakasan and B. Nikolic. 2003. Digital Integrated Circuits 2 nd ed. Prentice Hall.\"},{\"key\":\"e_1_2_1_29_1\",\"volume-title\":\"Proceedings of the Design, Automation, and Test in Europe Conference and Exhibition (DATE'12)\",\"author\":\"Rahimi A.\"},{\"key\":\"e_1_2_1_30_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/TC.2013.72\"},{\"key\":\"e_1_2_1_31_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/1555754.1555793\"},{\"key\":\"e_1_2_1_32_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/2228360.2228555\"},{\"key\":\"e_1_2_1_33_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/TSM.2007.913186\"},{\"key\":\"e_1_2_1_34_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/2228360.2228602\"},{\"key\":\"e_1_2_1_35_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/MM.2012.1\"},{\"key\":\"e_1_2_1_36_1\",\"volume-title\":\"Proceedings of the International Test Conference (ITC'09)\",\"author\":\"Tadesse D.\"},{\"key\":\"e_1_2_1_37_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/ICCAD.2004.1382649\"},{\"key\":\"e_1_2_1_38_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1145\\/2155620.2155636\"},{\"key\":\"e_1_2_1_39_1\",\"volume-title\":\"Proceedings of the IEEE International Conference on Computer-Aided Design (ICCAD'11)\",\"author\":\"Ye R.\"},{\"key\":\"e_1_2_1_40_1\",\"doi-asserted-by\":\"publisher\",\"DOI\":\"10.1109\\/TED.2006.884077\"}],\"container-title\":\"ACM Transactions on Design Automation of Electronic Systems\",\"original-title\":[],\"language\":\"en\",\"link\":[{\"URL\":\"https:\\/\\/dl.acm.org\\/doi\\/pdf\\/10.1145\\/2755558\",\"content-type\":\"unspecified\",\"content-version\":\"vor\",\"intended-application\":\"similarity-checking\"}],\"deposited\":{\"date-parts\":[[2021,5,19]],\"date-time\":\"2021-05-19T04:26:15Z\",\"timestamp\":1621398375000},\"score\":1,\"subtitle\":[\"Dynamically Adaptable Resilient Pipeline Design in Multicore Processors\"],\"short-title\":[],\"issued\":{\"date-parts\":[[2015,12,2]]},\"references-count\":40,\"journal-issue\":{\"issue\":\"1\",\"published-print\":{\"date-parts\":[[2015,12,2]]}},\"alternative-id\":[\"10.1145\\/2755558\"],\"URL\":\"http:\\/\\/dx.doi.org\\/10.1145\\/2755558\",\"relation\":{},\"ISSN\":[\"1084-4309\",\"1557-7309\"],\"subject\":[\"Electrical and Electronic Engineering\",\"Computer Graphics and Computer-Aided Design\",\"Computer Science Applications\"],\"container-title-short\":\"ACM Trans. Des. Autom. Electron. Syst.\",\"published\":{\"date-parts\":[[2015,12,2]]}}"]}