Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (lin64) Build 5076996 Wed May 22 18:36:09 MDT 2024
| Date         : Sun Nov  3 18:25:14 2024
| Host         : eecs-digital-41 running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -file obj/post_place_timing_summary.rpt
| Design       : top_level
| Device       : 7s50-csga324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Fully Placed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (256)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (32)
5. checking no_input_delay (31)
6. checking no_output_delay (30)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (256)
--------------------------
 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: ds_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: filtern/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[0].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[1].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[2].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[3].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[4].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[0].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[1].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[2].ram_indices_counter/count_out_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: genblk1[5].filterm/m_lbuff/genblk1[3].ram_indices_counter/count_out_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (32)
-------------------------------------------------
 There are 32 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (31)
-------------------------------
 There are 31 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (30)
--------------------------------
 There are 30 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.524        0.000                      0                 7208       -0.152       -1.776                     20                 7196        0.538        0.000                       0                  3048  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                  ------------         ----------      --------------
gclk                   {0.000 4.000}        10.000          100.000         
  clk_100_cw_fast      {0.000 5.000}        10.000          100.000         
    clk_pixel_cw_hdmi  {0.000 6.734}        13.468          74.250          
    clk_tmds_cw_hdmi   {0.000 1.347}        2.694           371.250         
    clkfbout_cw_hdmi   {0.000 25.000}       50.000          20.000          
  clk_camera_cw_fast   {0.000 2.500}        5.000           200.000         
  clk_xc_cw_fast       {0.000 20.000}       40.000          25.000          
  clkfbout_cw_fast     {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
gclk                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_100_cw_fast                                                                                                                                                        3.000        0.000                       0                     3  
    clk_pixel_cw_hdmi        0.787        0.000                      0                 6699       -0.038       -0.047                      2                 6699        5.754        0.000                       0                  2799  
    clk_tmds_cw_hdmi                                                                                                                                                     0.538        0.000                       0                     8  
    clkfbout_cw_hdmi                                                                                                                                                    47.845        0.000                       0                     3  
  clk_camera_cw_fast         0.524        0.000                      0                  497       -0.152       -1.729                     18                  497        2.000        0.000                       0                   229  
  clk_xc_cw_fast                                                                                                                                                        37.845        0.000                       0                     2  
  clkfbout_cw_fast                                                                                                                                                       7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_camera_cw_fast  clk_pixel_cw_hdmi         3.912        0.000                      0                    6                                                                        
clk_pixel_cw_hdmi   clk_camera_cw_fast       12.275        0.000                      0                    6                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  gclk
  To Clock:  gclk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         gclk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         10.000
Sources:            { clk_100mhz }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         6.000       4.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         4.000       2.000      PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_100_cw_fast
  To Clock:  clk_100_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_100_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y6    wizard_migcam/clkout1_buf/I
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_pixel_cw_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        0.787ns,  Total Violation        0.000ns
Hold  :            2  Failing Endpoints,  Worst Slack       -0.038ns,  Total Violation       -0.047ns
PW    :            0  Failing Endpoints,  Worst Slack        5.754ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.787ns  (required time - arrival time)
  Source:                 vsg/vcount_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            tmds_red/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (clk_pixel_cw_hdmi rise@13.468ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        12.531ns  (logic 3.363ns (26.837%)  route 9.168ns (73.163%))
  Logic Levels:           11  (CARRY4=1 LUT3=3 LUT5=4 LUT6=3)
  Clock Path Skew:        0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.048ns = ( 11.420 - 13.468 ) 
    Source Clock Delay      (SCD):    -2.514ns
    Clock Pessimism Removal (CPR):    -0.436ns
  Clock Uncertainty:      0.210ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.414ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.634    -2.442    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.393    -5.835 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.661    -4.174    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -4.078 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2798, estimated)     1.564    -2.514    vsg/clk_pixel
    SLICE_X10Y34         FDRE                                         r  vsg/vcount_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y34         FDRE (Prop_fdre_C_Q)         0.478    -2.036 r  vsg/vcount_out_reg[3]/Q
                         net (fo=11, estimated)       1.050    -0.986    vsg/vcount_hdmi[3]
    SLICE_X11Y34         LUT6 (Prop_lut6_I0_O)        0.301    -0.685 r  vsg/tmds_out[4]_i_9/O
                         net (fo=1, routed)           0.000    -0.685    vsg/tmds_out[4]_i_9_n_2
    SLICE_X11Y34         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    -0.135 f  vsg/tmds_out_reg[4]_i_4/CO[3]
                         net (fo=15, estimated)       0.774     0.639    mvm/CO[0]
    SLICE_X11Y31         LUT3 (Prop_lut3_I2_O)        0.150     0.789 r  mvm/tmds_out[4]_i_4/O
                         net (fo=25, estimated)       1.175     1.964    mvm/sw[7]
    SLICE_X30Y33         LUT5 (Prop_lut5_I0_O)        0.332     2.296 r  mvm/cnt[1]_i_5__1/O
                         net (fo=3, estimated)        1.471     3.767    rgbtoycrcb_m/red[5]
    SLICE_X9Y32          LUT5 (Prop_lut5_I1_O)        0.124     3.891 r  rgbtoycrcb_m/cnt[1]_i_2/O
                         net (fo=32, estimated)       1.073     4.964    rgbtoycrcb_m/fb_red_reg[3]
    SLICE_X8Y32          LUT3 (Prop_lut3_I2_O)        0.146     5.110 r  rgbtoycrcb_m/cnt[2]_i_15/O
                         net (fo=2, estimated)        0.810     5.920    rgbtoycrcb_m/cnt[2]_i_15_n_2
    SLICE_X7Y32          LUT6 (Prop_lut6_I1_O)        0.328     6.248 r  rgbtoycrcb_m/cnt[2]_i_10/O
                         net (fo=5, estimated)        0.991     7.239    rgbtoycrcb_m/cnt[2]_i_10_n_2
    SLICE_X6Y34          LUT5 (Prop_lut5_I0_O)        0.150     7.389 r  rgbtoycrcb_m/cnt[3]_i_10/O
                         net (fo=1, estimated)        0.712     8.101    rgbtoycrcb_m/cnt[3]_i_10_n_2
    SLICE_X6Y34          LUT6 (Prop_lut6_I1_O)        0.328     8.429 r  rgbtoycrcb_m/cnt[3]_i_5/O
                         net (fo=2, estimated)        0.655     9.084    rgbtoycrcb_m/cnt[3]_i_5_n_2
    SLICE_X7Y34          LUT3 (Prop_lut3_I2_O)        0.150     9.234 r  rgbtoycrcb_m/cnt[3]_i_4/O
                         net (fo=1, estimated)        0.457     9.691    rgbtoycrcb_m/cnt[3]_i_4_n_2
    SLICE_X5Y34          LUT5 (Prop_lut5_I4_O)        0.326    10.017 r  rgbtoycrcb_m/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000    10.017    tmds_red/D[2]
    SLICE_X5Y34          FDRE                                         r  tmds_red/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                     13.468    13.468 r  
    N15                                               0.000    13.468 r  clk_100mhz (IN)
                         net (fo=0)                   0.000    13.468    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370    14.838 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190    16.029    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.790     8.239 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.577     9.816    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.091     9.907 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        1.517    11.424    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.187     8.237 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        1.578     9.815    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     9.906 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2798, estimated)     1.514    11.420    tmds_red/clk_pixel
    SLICE_X5Y34          FDRE                                         r  tmds_red/cnt_reg[3]/C
                         clock pessimism             -0.436    10.983    
                         clock uncertainty           -0.210    10.774    
    SLICE_X5Y34          FDRE (Setup_fdre_C_D)        0.031    10.805    tmds_red/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         10.805    
                         arrival time                         -10.017    
  -------------------------------------------------------------------
                         slack                                  0.787    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.038ns  (arrival time - required time)
  Source:                 genblk1[2].filterm/mconv/multiply_green_res_reg[1][1][-1111111106]__0/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            genblk1[2].filterm/mconv/multiply_green_res_reg[1][0]__7/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_pixel_cw_hdmi rise@0.000ns - clk_pixel_cw_hdmi rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.141ns (47.413%)  route 0.156ns (52.587%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.325ns
    Source Clock Delay      (SCD):    -0.538ns
    Clock Pessimism Removal (CPR):    -0.052ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        0.595    -0.506    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.321    -1.827 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.700    -1.127    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2798, estimated)     0.563    -0.538    genblk1[2].filterm/mconv/clk_pixel
    SLICE_X35Y6          FDRE                                         r  genblk1[2].filterm/mconv/multiply_green_res_reg[1][1][-1111111106]__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y6          FDRE (Prop_fdre_C_Q)         0.141    -0.397 r  genblk1[2].filterm/mconv/multiply_green_res_reg[1][1][-1111111106]__0/Q
                         net (fo=4, estimated)        0.156    -0.241    genblk1[2].filterm/mconv/multiply_green_res_reg[1][1][-1111111106]__0_n_2
    SLICE_X36Y6          FDRE                                         r  genblk1[2].filterm/mconv/multiply_green_res_reg[1][0]__7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_pixel_cw_hdmi rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_100_cw_fast
    BUFGCTRL_X0Y6        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout1_buf/O
                         net (fo=1, estimated)        0.864    -0.293    wizard_hdmi/clk_100
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.631    -1.924 r  wizard_hdmi/mmcm_adv_inst/CLKOUT0
                         net (fo=1, estimated)        0.737    -1.187    wizard_hdmi/clk_pixel_cw_hdmi
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.158 r  wizard_hdmi/clkout1_buf/O
                         net (fo=2798, estimated)     0.833    -0.325    genblk1[2].filterm/mconv/clk_pixel
    SLICE_X36Y6          FDRE                                         r  genblk1[2].filterm/mconv/multiply_green_res_reg[1][0]__7/C
                         clock pessimism              0.052    -0.273    
    SLICE_X36Y6          FDRE (Hold_fdre_C_D)         0.070    -0.203    genblk1[2].filterm/mconv/multiply_green_res_reg[1][0]__7
  -------------------------------------------------------------------
                         required time                          0.203    
                         arrival time                          -0.241    
  -------------------------------------------------------------------
                         slack                                 -0.038    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_pixel_cw_hdmi
Waveform(ns):       { 0.000 6.734 }
Period(ns):         13.468
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     DSP48E1/CLK         n/a            3.884         13.468      9.584      DSP48_X0Y10      addra_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       13.468      199.892    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y18     filtern/mconv/data_valid_pipe_reg[2]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.980         6.734       5.754      SLICE_X10Y18     filtern/mconv/data_valid_pipe_reg[2]_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_tmds_cw_hdmi
  To Clock:  clk_tmds_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        0.538ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_tmds_cw_hdmi
Waveform(ns):       { 0.000 1.347 }
Period(ns):         2.694
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKOUT1 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         2.694       0.538      BUFGCTRL_X0Y1    wizard_hdmi/clkout2_buf/I
Max Period  n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       2.694       210.666    MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKOUT1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_hdmi
  To Clock:  clkfbout_cw_hdmi

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_hdmi
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { wizard_hdmi/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         50.000      47.845     BUFGCTRL_X0Y4    wizard_hdmi/clkf_buf/I
Max Period  n/a     MMCME2_ADV/CLKFBIN  n/a            100.000       50.000      50.000     MMCME2_ADV_X1Y0  wizard_hdmi/mmcm_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_camera_cw_fast
  To Clock:  clk_camera_cw_fast

Setup :            0  Failing Endpoints,  Worst Slack        0.524ns,  Total Violation        0.000ns
Hold  :           18  Failing Endpoints,  Worst Slack       -0.152ns,  Total Violation       -1.729ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.524ns  (required time - arrival time)
  Source:                 registers/BRAM_reg/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            crw/FSM_onehot_state_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_camera_cw_fast rise@5.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        4.470ns  (logic 1.531ns (34.251%)  route 2.939ns (65.749%))
  Logic Levels:           5  (LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.066ns = ( 2.934 - 5.000 ) 
    Source Clock Delay      (SCD):    -2.486ns
    Clock Pessimism Removal (CPR):    -0.434ns
  Clock Uncertainty:      0.067ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.113ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.440     1.440 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.253     2.693    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -8.525    -5.832 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.660    -4.172    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.096    -4.076 r  wizard_migcam/clkout3_buf/O
                         net (fo=227, estimated)      1.589    -2.486    registers/clk_camera
    RAMB18_X0Y32         RAMB18E1                                     r  registers/BRAM_reg/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y32         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[15])
                                                      0.882    -1.604 r  registers/BRAM_reg/DOADO[15]
                         net (fo=2, estimated)        1.179    -0.425    registers/bram_dout[15]
    SLICE_X8Y82          LUT4 (Prop_lut4_I0_O)        0.124    -0.301 r  registers/FSM_onehot_state[5]_i_7/O
                         net (fo=1, estimated)        0.408     0.107    registers/FSM_onehot_state[5]_i_7_n_2
    SLICE_X9Y81          LUT5 (Prop_lut5_I4_O)        0.124     0.231 r  registers/FSM_onehot_state[5]_i_6/O
                         net (fo=1, estimated)        0.156     0.387    registers/FSM_onehot_state[5]_i_6_n_2
    SLICE_X9Y81          LUT6 (Prop_lut6_I5_O)        0.124     0.511 r  registers/FSM_onehot_state[5]_i_4/O
                         net (fo=1, estimated)        0.313     0.824    registers/FSM_onehot_state[5]_i_4_n_2
    SLICE_X8Y82          LUT6 (Prop_lut6_I5_O)        0.124     0.948 f  registers/FSM_onehot_state[5]_i_2/O
                         net (fo=2, estimated)        0.883     1.831    crw/sccb_c/FSM_onehot_state_reg[1]_0
    SLICE_X5Y82          LUT4 (Prop_lut4_I0_O)        0.153     1.984 r  crw/sccb_c/FSM_onehot_state[5]_i_1/O
                         net (fo=1, routed)           0.000     1.984    crw/state__0[5]
    SLICE_X5Y82          FDRE                                         r  crw/FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      5.000     5.000 r  
    N15                                               0.000     5.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     5.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         1.370     6.370 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        1.190     7.561    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -7.790    -0.229 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        1.577     1.348    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091     1.439 r  wizard_migcam/clkout3_buf/O
                         net (fo=227, estimated)      1.495     2.934    crw/clk_camera
    SLICE_X5Y82          FDRE                                         r  crw/FSM_onehot_state_reg[5]/C
                         clock pessimism             -0.434     2.499    
                         clock uncertainty           -0.067     2.433    
    SLICE_X5Y82          FDRE (Setup_fdre_C_D)        0.075     2.508    crw/FSM_onehot_state_reg[5]
  -------------------------------------------------------------------
                         required time                          2.508    
                         arrival time                          -1.984    
  -------------------------------------------------------------------
                         slack                                  0.524    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.152ns  (arrival time - required time)
  Source:                 nolabel_line107/pixel_data_out_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_camera_cw_fast rise@0.000ns - clk_camera_cw_fast rise@0.000ns)
  Data Path Delay:        0.454ns  (logic 0.141ns (31.073%)  route 0.313ns (68.927%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.290ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.051ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.209     0.209 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.528     0.737    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.564    -1.827 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.700    -1.127    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.026    -1.101 r  wizard_migcam/clkout3_buf/O
                         net (fo=227, estimated)      0.553    -0.548    nolabel_line107/clk_camera
    SLICE_X35Y21         FDRE                                         r  nolabel_line107/pixel_data_out_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.407 r  nolabel_line107/pixel_data_out_reg[10]/Q
                         net (fo=1, estimated)        0.313    -0.094    cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[10]
    RAMB36_X1Y4          RAMB36E1                                     r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/DIADI[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk_camera_cw_fast rise edge)
                                                      0.000     0.000 r  
    N15                                               0.000     0.000 r  clk_100mhz (IN)
                         net (fo=0)                   0.000     0.000    wizard_migcam/clk_100mhz
    N15                  IBUF (Prop_ibuf_I_O)         0.396     0.396 r  wizard_migcam/clkin1_ibufg/O
                         net (fo=1, estimated)        0.556     0.952    wizard_migcam/clk_in1_cw_fast
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT2)
                                                     -2.875    -1.923 r  wizard_migcam/plle2_adv_inst/CLKOUT2
                         net (fo=1, estimated)        0.737    -1.186    wizard_migcam/clk_camera_cw_fast
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    -1.157 r  wizard_migcam/clkout3_buf/O
                         net (fo=227, estimated)      0.867    -0.290    cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X1Y4          RAMB36E1                                     r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK
                         clock pessimism              0.051    -0.239    
    RAMB36_X1Y4          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[16])
                                                      0.296     0.057    cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram
  -------------------------------------------------------------------
                         required time                         -0.057    
                         arrival time                          -0.094    
  -------------------------------------------------------------------
                         slack                                 -0.152    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_camera_cw_fast
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT2 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.944         5.000       2.056      RAMB18_X0Y32    registers/BRAM_reg/CLKARDCLK
Max Period        n/a     PLLE2_ADV/CLKOUT2   n/a            160.000       5.000       155.000    PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKOUT2
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y25    cam_hsync_buf_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X15Y25    cam_hsync_buf_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_xc_cw_fast
  To Clock:  clk_xc_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_xc_cw_fast
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKOUT3 }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2   wizard_migcam/clkout4_buf/I
Max Period  n/a     PLLE2_ADV/CLKOUT3  n/a            160.000       40.000      120.000    PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKOUT3



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_cw_fast
  To Clock:  clkfbout_cw_fast

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_cw_fast
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { wizard_migcam/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         10.000      7.845      BUFGCTRL_X0Y5   wizard_migcam/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  wizard_migcam/plle2_adv_inst/CLKFBIN



---------------------------------------------------------------------------------------------------
From Clock:  clk_camera_cw_fast
  To Clock:  clk_pixel_cw_hdmi

Setup :            0  Failing Endpoints,  Worst Slack        3.912ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Path Group:             clk_pixel_cw_hdmi
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (MaxDelay Path 5.000ns)
  Data Path Delay:        0.872ns  (logic 0.419ns (48.050%)  route 0.453ns (51.950%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 5.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y20                                      0.000     0.000 r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/C
    SLICE_X15Y20         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/src_gray_ff_reg[1]/Q
                         net (fo=1, estimated)        0.453     0.872    cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/async_path[1]
    SLICE_X14Y17         FDRE                                         r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    5.000     5.000    
    SLICE_X14Y17         FDRE (Setup_fdre_C_D)       -0.216     4.784    cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][1]
  -------------------------------------------------------------------
                         required time                          4.784    
                         arrival time                          -0.872    
  -------------------------------------------------------------------
                         slack                                  3.912    





---------------------------------------------------------------------------------------------------
From Clock:  clk_pixel_cw_hdmi
  To Clock:  clk_camera_cw_fast

Setup :            0  Failing Endpoints,  Worst Slack       12.275ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.275ns  (required time - arrival time)
  Source:                 cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_pixel_cw_hdmi  {rise@0.000ns fall@6.734ns period=13.468ns})
  Destination:            cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_camera_cw_fast  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_camera_cw_fast
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.468ns  (MaxDelay Path 13.468ns)
  Data Path Delay:        0.921ns  (logic 0.478ns (51.900%)  route 0.443ns (48.100%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 13.468ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y19                                      0.000     0.000 r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/C
    SLICE_X14Y19         FDRE (Prop_fdre_C_Q)         0.478     0.478 r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/src_gray_ff_reg[3]/Q
                         net (fo=1, estimated)        0.443     0.921    cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/async_path[3]
    SLICE_X15Y20         FDRE                                         r  cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   13.468    13.468    
    SLICE_X15Y20         FDRE (Setup_fdre_C_D)       -0.272    13.196    cdc_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][3]
  -------------------------------------------------------------------
                         required time                         13.196    
                         arrival time                          -0.921    
  -------------------------------------------------------------------
                         slack                                 12.275    





