#! /c/iverilog/bin/vvp
:ivl_version "0.9.5 " "(v0_9_5)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0031BDD0 .scope module, "ultra" "ultra" 2 8;
 .timescale 0 0;
P_00972C2C .param/l "ADD" 2 53, C4<0110>;
P_00972C40 .param/l "AND" 2 57, C4<1010>;
P_00972C54 .param/l "DEC" 2 50, C4<0011>;
P_00972C68 .param/l "HALT" 2 62, C4<1111>;
P_00972C7C .param/l "INC" 2 49, C4<0010>;
P_00972C90 .param/l "JUMP" 2 59, C4<1100>;
P_00972CA4 .param/l "JUMPS" 2 60, C4<1101>;
P_00972CB8 .param/l "JUMPZ" 2 61, C4<1110>;
P_00972CCC .param/l "LOAD" 2 51, C4<0100>;
P_00972CE0 .param/l "NOP" 2 47, C4<0000>;
P_00972CF4 .param/l "NOT" 2 55, C4<1000>;
P_00972D08 .param/l "OR" 2 56, C4<1001>;
P_00972D1C .param/l "OUT" 2 48, C4<0001>;
P_00972D30 .param/l "STORE" 2 52, C4<0101>;
P_00972D44 .param/l "SUB" 2 54, C4<0111>;
P_00972D58 .param/l "XOR" 2 58, C4<1011>;
P_00972D6C .param/l "clock" 2 65, +C4<01>;
v0032BF18_0 .var "AC", 15 0;
v00978EE0_0 .var "IR", 15 0;
v00973EA8_0 .var "M3", 15 0;
v0031A610_0 .var "M4", 15 0;
v0031A668_0 .var "M5", 15 0;
v0031F268_0 .var "MA", 9 0;
v0031F2C0_0 .var "MD", 15 0;
v0031F318 .array "MEM", 1023 0, 7 0;
v00368FC0_0 .var "OP", 3 0;
v00369018_0 .var "OUTPUT", 15 0;
v00369070_0 .var "PC", 9 0;
S_0031BF68 .scope begin, "stop_at" "stop_at" 2 93, 2 93, S_0031BDD0;
 .timescale 0 0;
S_0031BEE0 .scope begin, "init" "init" 2 103, 2 103, S_0031BDD0;
 .timescale 0 0;
S_0031BE58 .scope begin, "instruction_cycle" "instruction_cycle" 2 171, 2 171, S_0031BDD0;
 .timescale 0 0;
    .scope S_0031BDD0;
T_0 ;
    %fork t_1, S_0031BF68;
    %jmp t_0;
    .scope S_0031BF68;
t_1 ;
    %delay 39, 0;
    %vpi_call 2 95 "$finish";
    %end;
    .scope S_0031BDD0;
t_0 %join;
    %end;
    .thread T_0;
    .scope S_0031BDD0;
T_1 ;
    %fork t_3, S_0031BEE0;
    %jmp t_2;
    .scope S_0031BEE0;
t_3 ;
    %movi 8, 192, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 0, 0;
   %set/av v0031F318, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 1, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 2, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 3, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 4, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 5, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 6, 0;
   %set/av v0031F318, 0, 8;
    %movi 8, 122, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 7, 0;
   %set/av v0031F318, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 8, 0;
   %set/av v0031F318, 0, 8;
    %movi 8, 75, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 9, 0;
   %set/av v0031F318, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 10, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 11, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 12, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 13, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 14, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 15, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 16, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 17, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 18, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 19, 0;
   %set/av v0031F318, 0, 8;
    %movi 8, 64, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 20, 0;
   %set/av v0031F318, 8, 8;
    %movi 8, 6, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 21, 0;
   %set/av v0031F318, 8, 8;
    %movi 8, 112, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 22, 0;
   %set/av v0031F318, 8, 8;
    %movi 8, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 23, 0;
   %set/av v0031F318, 8, 8;
    %movi 8, 208, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 24, 0;
   %set/av v0031F318, 8, 8;
    %movi 8, 34, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 25, 0;
   %set/av v0031F318, 8, 8;
    %movi 8, 64, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 26, 0;
   %set/av v0031F318, 8, 8;
    %movi 8, 6, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 27, 0;
   %set/av v0031F318, 8, 8;
    %movi 8, 80, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 28, 0;
   %set/av v0031F318, 8, 8;
    %movi 8, 10, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 29, 0;
   %set/av v0031F318, 8, 8;
    %movi 8, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 30, 0;
   %set/av v0031F318, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 31, 0;
   %set/av v0031F318, 0, 8;
    %movi 8, 240, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 32, 0;
   %set/av v0031F318, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 33, 0;
   %set/av v0031F318, 0, 8;
    %movi 8, 64, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 34, 0;
   %set/av v0031F318, 8, 8;
    %movi 8, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 35, 0;
   %set/av v0031F318, 8, 8;
    %movi 8, 80, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 36, 0;
   %set/av v0031F318, 8, 8;
    %movi 8, 10, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 37, 0;
   %set/av v0031F318, 8, 8;
    %movi 8, 16, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 38, 0;
   %set/av v0031F318, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 39, 0;
   %set/av v0031F318, 0, 8;
    %movi 8, 240, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 40, 0;
   %set/av v0031F318, 8, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 41, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 42, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 43, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 44, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 45, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 46, 0;
   %set/av v0031F318, 0, 8;
   %ix/load 1, 0, 0;
   %ix/load 3, 47, 0;
   %set/av v0031F318, 0, 8;
    %movi 8, 20, 10;
    %set/v v00369070_0, 8, 10;
    %vpi_call 2 160 "$display", "ULTRA Simple Computer Simulation - v1.0\012";
    %vpi_call 2 163 "$monitor", " time=%03d \011PC=%d \011IR=%h \011MA=%2d \011MD=%h \011AC=%2d  M3=%2d  M4=%2d  M5=%2d", $time, v00369070_0, v00978EE0_0, v0031F268_0, v0031F2C0_0, v0032BF18_0, v00973EA8_0, v0031A610_0, v0031A668_0;
    %end;
    .scope S_0031BDD0;
t_2 %join;
    %end;
    .thread T_1;
    .scope S_0031BDD0;
T_2 ;
    %fork t_5, S_0031BE58;
    %jmp t_4;
    .scope S_0031BE58;
t_5 ;
    %delay 1, 0;
    %load/v 8, v00369070_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v0031F268_0, 0, 8;
    %delay 1, 0;
    %ix/getv 3, v0031F268_0;
    %load/av 8, v0031F318, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0031F2C0_0, 0, 8;
    %ix/load 0, 1, 0;
    %load/vp0 16, v0031F268_0, 32;
    %ix/get 3, 16, 32;
    %load/av 8, v0031F318, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0031F2C0_0, 0, 8;
    %delay 1, 0;
    %load/v 8, v0031F2C0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v00978EE0_0, 0, 8;
    %load/v 8, v0031F2C0_0, 10; Only need 10 of 16 bits
; Save base=8 wid=10 in lookaside.
    %ix/load 0, 10, 0;
    %assign/v0 v0031F268_0, 0, 8;
    %delay 1, 0;
    %load/v 8, v00369070_0, 10;
    %mov 18, 0, 22;
    %addi 8, 2, 32;
    %ix/load 0, 10, 0;
    %assign/v0 v00369070_0, 0, 8;
    %ix/load 3, 6, 0;
    %mov 4, 0, 1;
    %load/av 8, v0031F318, 8;
    %mov 16, 0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v00973EA8_0, 0, 8;
    %ix/load 3, 8, 0;
    %mov 4, 0, 1;
    %load/av 8, v0031F318, 8;
    %mov 16, 0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0031A610_0, 0, 8;
    %ix/load 3, 10, 0;
    %mov 4, 0, 1;
    %load/av 8, v0031F318, 8;
    %mov 16, 0, 8;
    %ix/load 0, 16, 0;
    %assign/v0 v0031A668_0, 0, 8;
    %ix/load 1, 12, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.0, 4;
    %load/x1p 8, v00978EE0_0, 4;
    %jmp T_2.1;
T_2.0 ;
    %mov 8, 2, 4;
T_2.1 ;
; Save base=8 wid=4 in lookaside.
    %set/v v00368FC0_0, 8, 4;
    %vpi_call 2 187 "$display", " PC=%d OP=%4b\012", v00369070_0, v00368FC0_0;
    %load/v 8, v00368FC0_0, 4;
    %cmpi/u 8, 0, 4;
    %jmp/1 T_2.2, 6;
    %cmpi/u 8, 1, 4;
    %jmp/1 T_2.3, 6;
    %cmpi/u 8, 2, 4;
    %jmp/1 T_2.4, 6;
    %cmpi/u 8, 3, 4;
    %jmp/1 T_2.5, 6;
    %cmpi/u 8, 4, 4;
    %jmp/1 T_2.6, 6;
    %cmpi/u 8, 5, 4;
    %jmp/1 T_2.7, 6;
    %cmpi/u 8, 6, 4;
    %jmp/1 T_2.8, 6;
    %cmpi/u 8, 7, 4;
    %jmp/1 T_2.9, 6;
    %cmpi/u 8, 8, 4;
    %jmp/1 T_2.10, 6;
    %cmpi/u 8, 9, 4;
    %jmp/1 T_2.11, 6;
    %cmpi/u 8, 10, 4;
    %jmp/1 T_2.12, 6;
    %cmpi/u 8, 11, 4;
    %jmp/1 T_2.13, 6;
    %cmpi/u 8, 12, 4;
    %jmp/1 T_2.14, 6;
    %cmpi/u 8, 13, 4;
    %jmp/1 T_2.15, 6;
    %cmpi/u 8, 14, 4;
    %jmp/1 T_2.16, 6;
    %cmpi/u 8, 15, 4;
    %jmp/1 T_2.17, 6;
    %jmp T_2.18;
T_2.2 ;
    %delay 1, 0;
    %vpi_call 2 190 "$display", " PC=%d ->nop\012", v00369070_0;
    %jmp T_2.18;
T_2.3 ;
    %delay 1, 0;
    %load/v 8, v0032BF18_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v00369018_0, 0, 8;
    %vpi_call 2 194 "$display", " PC=%d -> out %d\012", v00369070_0, v00369018_0;
    %jmp T_2.18;
T_2.4 ;
    %delay 1, 0;
    %load/v 8, v0032BF18_0, 16;
    %mov 24, 0, 16;
    %addi 8, 1, 32;
    %ix/load 0, 16, 0;
    %assign/v0 v0032BF18_0, 0, 8;
    %vpi_call 2 198 "$display", " PC=%d -> inc %h\012", v00369070_0, v0032BF18_0;
    %jmp T_2.18;
T_2.5 ;
    %delay 1, 0;
    %load/v 8, v0032BF18_0, 16;
    %mov 24, 0, 16;
    %subi 8, 1, 32;
    %ix/load 0, 16, 0;
    %assign/v0 v0032BF18_0, 0, 8;
    %vpi_call 2 202 "$display", " PC=%d -> dec %h\012", v00369070_0, v0032BF18_0;
    %jmp T_2.18;
T_2.6 ;
    %delay 1, 0;
    %ix/getv 3, v0031F268_0;
    %load/av 8, v0031F318, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0031F2C0_0, 0, 8;
    %ix/load 0, 1, 0;
    %load/vp0 16, v0031F268_0, 32;
    %ix/get 3, 16, 32;
    %load/av 8, v0031F318, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0031F2C0_0, 0, 8;
    %delay 1, 0;
    %load/v 8, v0031F2C0_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0032BF18_0, 0, 8;
    %vpi_call 2 207 "$display", " PC=%d -> load [%h] = %h\012", v00369070_0, v0031F268_0, v0031F2C0_0;
    %jmp T_2.18;
T_2.7 ;
    %delay 1, 0;
    %load/v 8, v0032BF18_0, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0031F2C0_0, 0, 8;
    %delay 1, 0;
    %ix/load 1, 8, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.19, 4;
    %load/x1p 8, v0031F2C0_0, 8;
    %jmp T_2.20;
T_2.19 ;
    %mov 8, 2, 8;
T_2.20 ;
; Save base=8 wid=8 in lookaside.
    %ix/getv 3, v0031F268_0;
    %jmp/1 t_6, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0031F318, 0, 8;
t_6 ;
    %load/v 8, v0031F2C0_0, 8; Only need 8 of 16 bits
; Save base=8 wid=8 in lookaside.
    %ix/load 0, 1, 0;
    %load/vp0 16, v0031F268_0, 32;
    %ix/get 3, 16, 32;
    %jmp/1 t_7, 4;
    %ix/load 0, 8, 0; word width
    %ix/load 1, 0, 0; part off
    %assign/av v0031F318, 0, 8;
t_7 ;
    %vpi_call 2 212 "$display", " PC=%d -> store %h @ [%h]\012", v00369070_0, v0031F2C0_0, v0031F268_0;
    %jmp T_2.18;
T_2.8 ;
    %delay 1, 0;
    %ix/getv 3, v0031F268_0;
    %load/av 8, v0031F318, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0031F2C0_0, 0, 8;
    %ix/load 0, 1, 0;
    %load/vp0 16, v0031F268_0, 32;
    %ix/get 3, 16, 32;
    %load/av 8, v0031F318, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0031F2C0_0, 0, 8;
    %delay 1, 0;
    %load/v 8, v0032BF18_0, 16;
    %load/v 24, v0031F2C0_0, 16;
    %add 8, 24, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0032BF18_0, 0, 8;
    %vpi_call 2 217 "$display", " PC=%d -> add [%h] = %h\012", v00369070_0, v0031F268_0, v0031F2C0_0;
    %jmp T_2.18;
T_2.9 ;
    %delay 1, 0;
    %ix/getv 3, v0031F268_0;
    %load/av 8, v0031F318, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0031F2C0_0, 0, 8;
    %ix/load 0, 1, 0;
    %load/vp0 16, v0031F268_0, 32;
    %ix/get 3, 16, 32;
    %load/av 8, v0031F318, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0031F2C0_0, 0, 8;
    %delay 1, 0;
    %load/v 8, v0032BF18_0, 16;
    %load/v 24, v0031F2C0_0, 16;
    %sub 8, 24, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0032BF18_0, 0, 8;
    %vpi_call 2 222 "$display", " PC=%d -> sub [%h] = %h\012", v00369070_0, v0031F268_0, v0031F2C0_0;
    %jmp T_2.18;
T_2.10 ;
    %delay 1, 0;
    %load/v 8, v0032BF18_0, 16;
    %inv 8, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0032BF18_0, 0, 8;
    %vpi_call 2 226 "$display", " PC=%d -> AC = %h\012", v00369070_0, v0032BF18_0;
    %jmp T_2.18;
T_2.11 ;
    %delay 1, 0;
    %ix/getv 3, v0031F268_0;
    %load/av 8, v0031F318, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0031F2C0_0, 0, 8;
    %ix/load 0, 1, 0;
    %load/vp0 16, v0031F268_0, 32;
    %ix/get 3, 16, 32;
    %load/av 8, v0031F318, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0031F2C0_0, 0, 8;
    %delay 1, 0;
    %load/v 8, v0032BF18_0, 16;
    %load/v 24, v0031F2C0_0, 16;
    %or 8, 24, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0032BF18_0, 0, 8;
    %vpi_call 2 231 "$display", " PC=%d -> AC | [%h] = %h\012", v00369070_0, v0031F2C0_0, v0032BF18_0;
    %jmp T_2.18;
T_2.12 ;
    %delay 1, 0;
    %ix/getv 3, v0031F268_0;
    %load/av 8, v0031F318, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0031F2C0_0, 0, 8;
    %ix/load 0, 1, 0;
    %load/vp0 16, v0031F268_0, 32;
    %ix/get 3, 16, 32;
    %load/av 8, v0031F318, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0031F2C0_0, 0, 8;
    %delay 1, 0;
    %load/v 8, v0032BF18_0, 16;
    %load/v 24, v0031F2C0_0, 16;
    %and 8, 24, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0032BF18_0, 0, 8;
    %vpi_call 2 236 "$display", " PC=%d -> AC & [%h] = %h\012", v00369070_0, v0031F2C0_0, v0032BF18_0;
    %jmp T_2.18;
T_2.13 ;
    %delay 1, 0;
    %ix/getv 3, v0031F268_0;
    %load/av 8, v0031F318, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 8, 0;
    %assign/v0/x1 v0031F2C0_0, 0, 8;
    %ix/load 0, 1, 0;
    %load/vp0 16, v0031F268_0, 32;
    %ix/get 3, 16, 32;
    %load/av 8, v0031F318, 8;
    %ix/load 0, 8, 0;
    %ix/load 1, 0, 0;
    %assign/v0/x1 v0031F2C0_0, 0, 8;
    %delay 1, 0;
    %load/v 8, v0032BF18_0, 16;
    %load/v 24, v0031F2C0_0, 16;
    %xor 8, 24, 16;
    %ix/load 0, 16, 0;
    %assign/v0 v0032BF18_0, 0, 8;
    %vpi_call 2 241 "$display", " PC=%d -> AC ^ [%h] = %h\012", v00369070_0, v0031F2C0_0, v0032BF18_0;
    %jmp T_2.18;
T_2.14 ;
    %delay 1, 0;
    %vpi_call 2 245 "$display", " PC=%d -> jump %d\012", v00369070_0, v0031F268_0;
    %load/v 8, v0031F268_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v00369070_0, 0, 8;
    %jmp T_2.18;
T_2.15 ;
    %delay 1, 0;
    %vpi_call 2 250 "$display", " PC=%d -> jumpS (%h<0) %h\012", v00369070_0, v0032BF18_0, v0031F268_0;
    %ix/load 1, 15, 0;
    %mov 4, 0, 1;
    %jmp/1 T_2.21, 4;
    %load/x1p 8, v0032BF18_0, 1;
    %jmp T_2.22;
T_2.21 ;
    %mov 8, 2, 1;
T_2.22 ;
; Save base=8 wid=1 in lookaside.
    %cmpi/u 8, 1, 1;
    %inv 4, 1;
    %jmp/0xz  T_2.23, 4;
    %load/v 8, v0031F268_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v00369070_0, 0, 8;
T_2.23 ;
    %jmp T_2.18;
T_2.16 ;
    %delay 1, 0;
    %vpi_call 2 256 "$display", " PC=%d -> jumpZ (%h==0) %h\012", v00369070_0, v0032BF18_0, v0031F268_0;
    %load/v 8, v0032BF18_0, 16;
    %cmpi/u 8, 0, 16;
    %inv 4, 1;
    %jmp/0xz  T_2.25, 4;
    %load/v 8, v0031F268_0, 10;
    %ix/load 0, 10, 0;
    %assign/v0 v00369070_0, 0, 8;
T_2.25 ;
    %jmp T_2.18;
T_2.17 ;
    %delay 1, 0;
    %set/v v00369070_0, 0, 10;
    %vpi_call 2 262 "$display", " PC=%d -> halt\012", v00369070_0;
    %jmp T_2.18;
T_2.18 ;
    %end;
    .scope S_0031BDD0;
t_4 %join;
    %jmp T_2;
    .thread T_2;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "Exercicio07.v";
