# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../labs.srcs/sources_1/new" \
"../../../../labs.srcs/sources_1/new/instr_mem.v" \
"../../../../labs.srcs/sim_1/new/tb_instr_mem.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
