{
  "comments": [
    {
      "unresolved": true,
      "key": {
        "uuid": "e573a48d_e6f513de",
        "filename": "lib/extensions/trf/aarch32/trf.c",
        "patchSetId": 36
      },
      "lineNbr": 22,
      "author": {
        "id": 1000328
      },
      "writtenOn": "2023-06-25T19:44:58Z",
      "side": 1,
      "message": "Why should it be set to 0 when it is set to 0 during warm and reset [1]? This bit doesn\u0027t seem to be operated anywhere else, unless I\u0027m missing something.\n\n[1]: https://review.trustedfirmware.org/c/TF-A/trusted-firmware-a/+/19445/38/include/arch/aarch64/el3_common_macros.S#119",
      "range": {
        "startLine": 22,
        "startChar": 10,
        "endLine": 22,
        "endChar": 22
      },
      "revId": "ce1fbf893605ea10e82c7e6b9c1ba96e819bdd19",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    },
    {
      "unresolved": true,
      "key": {
        "uuid": "a52c7c98_423b4f71",
        "filename": "lib/extensions/trf/aarch32/trf.c",
        "patchSetId": 36
      },
      "lineNbr": 22,
      "author": {
        "id": 1000883
      },
      "writtenOn": "2023-06-26T09:34:51Z",
      "side": 1,
      "message": "Mostly because the STE bit relates directly to trf so this serves as a documentation. It was part of the drive to drop it from the reset handler but I\u0027ve since given up on that for aarch32. I think it\u0027s good to keep it here",
      "parentUuid": "e573a48d_e6f513de",
      "range": {
        "startLine": 22,
        "startChar": 10,
        "endLine": 22,
        "endChar": 22
      },
      "revId": "ce1fbf893605ea10e82c7e6b9c1ba96e819bdd19",
      "serverId": "8f6f209b-db1a-4cbf-aa44-c8bc30e9bfda"
    }
  ]
}