// Seed: 4111512190
module module_0 (
    input supply1 id_0,
    input supply0 id_1,
    input wor id_2,
    output supply0 id_3
);
endmodule
module module_1 (
    output wand id_0,
    input tri0 id_1,
    output logic id_2,
    output supply1 id_3
);
  id_5 :
  assert property (@(negedge id_1 or posedge id_1) id_5)
  else;
  reg  id_6;
  wor  id_7;
  tri0 id_8 = id_7;
  always begin : id_9
    id_2 <= id_6;
  end
  module_0(
      id_1, id_5, id_5, id_0
  ); id_10(
      .id_0(1'd0), .id_1(), .id_2(1), .id_3(id_1)
  );
  wire id_11;
  wire id_12;
  assign id_3 = id_5 || {("" <-> 1), 1'b0} || id_7;
endmodule
