Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.15 secs
 
--> Reading design: ControlModule.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ControlModule.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ControlModule"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ControlModule
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" into library work
Parsing module <clock>.
Analyzing Verilog file "E:\Usman\VLSI-CEP\clockGenerator.v" into library work
Parsing module <clockGenerator>.
Analyzing Verilog file "E:\Usman\VLSI-CEP\ControlModule.v" into library work
Parsing module <ControlModule>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <ControlModule>.

Elaborating module <clockGenerator>.

Elaborating module <clock>.

Elaborating module <IBUFG>.

Elaborating module <MMCME2_ADV(BANDWIDTH="OPTIMIZED",CLKOUT4_CASCADE="FALSE",COMPENSATION="ZHOLD",STARTUP_WAIT="FALSE",DIVCLK_DIVIDE=1,CLKFBOUT_MULT_F=10.0,CLKFBOUT_PHASE=0.0,CLKFBOUT_USE_FINE_PS="FALSE",CLKOUT0_DIVIDE_F=10.0,CLKOUT0_PHASE=0.0,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_USE_FINE_PS="FALSE",CLKOUT1_DIVIDE=10,CLKOUT1_PHASE=0.0,CLKOUT1_DUTY_CYCLE=0.25,CLKOUT1_USE_FINE_PS="FALSE",CLKOUT2_DIVIDE=10,CLKOUT2_PHASE=180.0,CLKOUT2_DUTY_CYCLE=0.25,CLKOUT2_USE_FINE_PS="FALSE",CLKIN1_PERIOD=10.0,REF_JITTER1=0.01)>.
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 136: Assignment to clkfboutb_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 138: Assignment to clkout0b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 140: Assignment to clkout1b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 142: Assignment to clkout2b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 143: Assignment to clkout3_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 144: Assignment to clkout3b_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 145: Assignment to clkout4_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 146: Assignment to clkout5_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 147: Assignment to clkout6_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 159: Assignment to do_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 160: Assignment to drdy_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 166: Assignment to psdone_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 169: Assignment to clkinstopped_unused ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "E:\Usman\VLSI-CEP\ipcore_dir\clock.v" Line 170: Assignment to clkfbstopped_unused ignored, since the identifier is never used

Elaborating module <BUFG>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ControlModule>.
    Related source file is "E:\Usman\VLSI-CEP\ControlModule.v".
    Register <enRd> equivalent to <enSm> has been removed
    Found 1-bit register for signal <resetWr>.
    Found 12-bit register for signal <counter_wr_rst>.
    Found 6-bit register for signal <counter_complete>.
    Found 1-bit register for signal <i>.
    Found 1-bit register for signal <j>.
    Found 1-bit register for signal <imageProcessed>.
    Found 1-bit register for signal <enSm>.
    Found 8-bit register for signal <counter_sel>.
    Found 1-bit register for signal <k>.
    Found 3-bit register for signal <sel>.
    Found 1-bit register for signal <resetRd>.
    Found 1-bit register for signal <r>.
    Found 1-bit register for signal <enWr>.
    Found 12-bit adder for signal <counter_wr_rst[11]_GND_1_o_add_3_OUT> created at line 76.
    Found 6-bit adder for signal <counter_complete[5]_GND_1_o_add_4_OUT> created at line 83.
    Found 8-bit adder for signal <counter_sel[7]_GND_1_o_add_21_OUT> created at line 112.
    Found 3-bit adder for signal <sel[2]_GND_1_o_add_22_OUT> created at line 117.
    Found 12-bit comparator greater for signal <counter_wr_rst[11]_PWR_1_o_LessThan_3_o> created at line 74
    Found 6-bit comparator greater for signal <GND_1_o_counter_complete[5]_LessThan_6_o> created at line 85
    Found 8-bit comparator greater for signal <counter_sel[7]_PWR_1_o_LessThan_21_o> created at line 110
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred  38 D-type flip-flop(s).
	inferred   3 Comparator(s).
Unit <ControlModule> synthesized.

Synthesizing Unit <clockGenerator>.
    Related source file is "E:\Usman\VLSI-CEP\clockGenerator.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <clockGenerator> synthesized.

Synthesizing Unit <clock>.
    Related source file is "E:\Usman\VLSI-CEP\ipcore_dir\clock.v".
    Summary:
	no macro.
Unit <clock> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 4
 12-bit adder                                          : 1
 3-bit adder                                           : 1
 6-bit adder                                           : 1
 8-bit adder                                           : 1
# Registers                                            : 13
 1-bit register                                        : 9
 12-bit register                                       : 1
 3-bit register                                        : 1
 6-bit register                                        : 1
 8-bit register                                        : 1
# Comparators                                          : 3
 12-bit comparator greater                             : 1
 6-bit comparator greater                              : 1
 8-bit comparator greater                              : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <ControlModule>.
The following registers are absorbed into counter <counter_complete>: 1 register on signal <counter_complete>.
The following registers are absorbed into counter <sel>: 1 register on signal <sel>.
The following registers are absorbed into counter <counter_wr_rst>: 1 register on signal <counter_wr_rst>.
The following registers are absorbed into counter <counter_sel>: 1 register on signal <counter_sel>.
Unit <ControlModule> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 6-bit adder                                           : 1
# Counters                                             : 4
 12-bit up counter                                     : 1
 3-bit up counter                                      : 1
 6-bit up counter                                      : 1
 8-bit up counter                                      : 1
# Registers                                            : 9
 Flip-Flops                                            : 9
# Comparators                                          : 3
 12-bit comparator greater                             : 1
 6-bit comparator greater                              : 1
 8-bit comparator greater                              : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ControlModule> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ControlModule, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 38
 Flip-Flops                                            : 38

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ControlModule.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 95
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 18
#      LUT2                        : 6
#      LUT3                        : 7
#      LUT4                        : 12
#      LUT5                        : 3
#      LUT6                        : 5
#      MUXCY                       : 18
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 38
#      FD                          : 15
#      FDRE                        : 21
#      FDS                         : 2
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 14
#      IBUF                        : 1
#      IBUFG                       : 1
#      OBUF                        : 12
# Others                           : 1
#      MMCME2_ADV                  : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              38  out of  126800     0%  
 Number of Slice LUTs:                   55  out of  63400     0%  
    Number used as Logic:                55  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     56
   Number with an unused Flip Flop:      18  out of     56    32%  
   Number with an unused LUT:             1  out of     56     1%  
   Number of fully used LUT-FF pairs:    37  out of     56    66%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                          14
 Number of bonded IOBs:                  14  out of    210     6%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     32    12%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+------------------------+-------+
Clock Signal                                | Clock buffer(FF name)  | Load  |
--------------------------------------------+------------------------+-------+
instance_name/myClock/clkout0               | BUFG                   | 36    |
readClk_OBUF(instance_name/Mmux_readClk11:O)| NONE(*)(r)             | 2     |
--------------------------------------------+------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.064ns (Maximum Frequency: 484.473MHz)
   Minimum input arrival time before clock: 1.365ns
   Maximum output required time after clock: 0.659ns
   Maximum combinational path delay: 0.316ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'instance_name/myClock/clkout0'
  Clock period: 2.064ns (frequency: 484.473MHz)
  Total number of paths / destination ports: 359 / 68
-------------------------------------------------------------------------
Delay:               2.064ns (Levels of Logic = 3)
  Source:            counter_sel_0 (FF)
  Destination:       counter_sel_5 (FF)
  Source Clock:      instance_name/myClock/clkout0 rising
  Destination Clock: instance_name/myClock/clkout0 rising

  Data Path: counter_sel_0 to counter_sel_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               4   0.361   0.697  counter_sel_0 (counter_sel_0)
     LUT5:I0->O            1   0.097   0.295  Mcount_counter_sel_val_SW0 (N9)
     LUT6:I5->O            8   0.097   0.412  Mcount_counter_sel_val (Mcount_counter_sel_val)
     LUT4:I2->O            1   0.097   0.000  counter_sel_5_rstpot (counter_sel_5_rstpot)
     FD:D                      0.008          counter_sel_5
    ----------------------------------------
    Total                      2.064ns (0.660ns logic, 1.404ns route)
                                       (32.0% logic, 68.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'readClk_OBUF'
  Clock period: 0.850ns (frequency: 1177.163MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.850ns (Levels of Logic = 1)
  Source:            r (FF)
  Destination:       r (FF)
  Source Clock:      readClk_OBUF rising
  Destination Clock: readClk_OBUF rising

  Data Path: r to r
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.361   0.383  r (r)
     LUT2:I0->O            1   0.097   0.000  r_rstpot (r_rstpot)
     FD:D                      0.008          r
    ----------------------------------------
    Total                      0.850ns (0.466ns logic, 0.383ns route)
                                       (54.9% logic, 45.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'instance_name/myClock/clkout0'
  Total number of paths / destination ports: 84 / 42
-------------------------------------------------------------------------
Offset:              1.365ns (Levels of Logic = 2)
  Source:            start (PAD)
  Destination:       counter_wr_rst_1 (FF)
  Destination Clock: instance_name/myClock/clkout0 rising

  Data Path: start to counter_wr_rst_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   0.001   0.589  start_IBUF (start_IBUF)
     LUT4:I0->O           12   0.097   0.330  Mcount_counter_wr_rst_val1 (Mcount_counter_wr_rst_val)
     FDRE:R                    0.349          counter_wr_rst_0
    ----------------------------------------
    Total                      1.365ns (0.447ns logic, 0.918ns route)
                                       (32.7% logic, 67.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'instance_name/myClock/clkout0'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              0.659ns (Levels of Logic = 1)
  Source:            imageProcessed (FF)
  Destination:       imageProcessed (PAD)
  Source Clock:      instance_name/myClock/clkout0 rising

  Data Path: imageProcessed to imageProcessed
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.361   0.298  imageProcessed (imageProcessed_OBUF)
     OBUF:I->O                 0.000          imageProcessed_OBUF (imageProcessed)
    ----------------------------------------
    Total                      0.659ns (0.361ns logic, 0.298ns route)
                                       (54.8% logic, 45.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'readClk_OBUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.640ns (Levels of Logic = 1)
  Source:            resetRd (FF)
  Destination:       resetRd (PAD)
  Source Clock:      readClk_OBUF rising

  Data Path: resetRd to resetRd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.361   0.279  resetRd (resetRd_OBUF)
     OBUF:I->O                 0.000          resetRd_OBUF (resetRd)
    ----------------------------------------
    Total                      0.640ns (0.361ns logic, 0.279ns route)
                                       (56.4% logic, 43.6% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               0.316ns (Levels of Logic = 1)
  Source:            instance_name/myClock/mmcm_adv_inst:LOCKED (PAD)
  Destination:       enable (PAD)

  Data Path: instance_name/myClock/mmcm_adv_inst:LOCKED to enable
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    MMCME2_ADV:LOCKED      9   0.000   0.316  instance_name/myClock/mmcm_adv_inst (enable_OBUF)
     OBUF:I->O                 0.000          enable_OBUF (enable)
    ----------------------------------------
    Total                      0.316ns (0.000ns logic, 0.316ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock instance_name/myClock/clkout0
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
instance_name/myClock/clkout0|    2.064|         |         |         |
-----------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock readClk_OBUF
-----------------------------+---------+---------+---------+---------+
                             | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                 |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------------+---------+---------+---------+---------+
instance_name/myClock/clkout0|    0.868|         |         |         |
readClk_OBUF                 |    0.850|         |         |         |
-----------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 13.00 secs
Total CPU time to Xst completion: 13.17 secs
 
--> 

Total memory usage is 428112 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   14 (   0 filtered)
Number of infos    :    1 (   0 filtered)

