// Seed: 4102826770
module module_0 (
    input  tri1  id_0,
    input  uwire id_1,
    input  wire  id_2,
    output tri1  id_3,
    output wand  id_4
);
  logic [-1 : -1] id_6;
  ;
  assign module_1.id_0 = 0;
endmodule
module module_1 #(
    parameter id_4 = 32'd88
) (
    output wor   id_0,
    output tri0  id_1,
    output wand  id_2,
    input  uwire id_3,
    output tri0  _id_4
);
  logic id_6[1 : id_4];
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_0,
      id_0
  );
endmodule
module module_2 #(
    parameter id_0 = 32'd33,
    parameter id_6 = 32'd63
) (
    input supply1 _id_0,
    input tri0 id_1,
    output tri0 id_2,
    output uwire id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wor _id_6,
    input wand id_7
);
  module_0 modCall_1 (
      id_4,
      id_1,
      id_1,
      id_2,
      id_3
  );
  wire [id_6 : id_0] id_9;
endmodule
