###############################################################
#  Generated by:      Cadence Innovus 21.10-p004_1
#  OS:                Linux x86_64(Host ID ieng6-ece-09.ucsd.edu)
#  Generated on:      Fri Feb 27 13:00:48 2026
#  Design:            ripple_carry_adder_4bit
#  Command:           report_timing > ${OUTPUT_DIR}/timing_report.txt
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   sum[3] (^) checked with  leading edge of 'vclk'
Beginpoint: a[0]   (v) triggered by  leading edge of 'vclk'
Path Groups: {vclk}
Analysis View: wc_view
Other End Arrival Time          0.000
- External Delay                2.000
+ Path Delay                    5.000
= Required Time                 3.000
- Arrival Time                  2.862
= Slack Time                    0.138
     Clock Rise Edge                      0.000
     + Input Delay                        2.000
     = Beginpoint Arrival Time            2.000
     +------------------------------------------------------------------------------+ 
     |      Instance       |     Arc      |    Cell    | Delay | Arrival | Required | 
     |                     |              |            |       |  Time   |   Time   | 
     |---------------------+--------------+------------+-------+---------+----------| 
     |                     | a[0] v       |            |       |   2.000 |    2.138 | 
     | fa_stage[0].u_fa/U5 | A2 v -> ZN ^ | OAI21D0HVT | 0.197 |   2.197 |    2.335 | 
     | fa_stage[0].u_fa/U4 | A1 ^ -> ZN v | CKND2D0HVT | 0.113 |   2.311 |    2.448 | 
     | fa_stage[1].u_fa/U1 | CI v -> CO v | FA1D2HVT   | 0.122 |   2.433 |    2.571 | 
     | fa_stage[2].u_fa/U4 | I v -> ZN ^  | INVD0HVT   | 0.050 |   2.483 |    2.621 | 
     | fa_stage[2].u_fa/U1 | A1 ^ -> ZN v | OAI21D0HVT | 0.069 |   2.552 |    2.690 | 
     | fa_stage[3].u_fa/U1 | CI v -> S ^  | FA1D2HVT   | 0.308 |   2.861 |    2.998 | 
     |                     | sum[3] ^     |            | 0.002 |   2.862 |    3.000 | 
     +------------------------------------------------------------------------------+ 

