
*** Running vivado
    with args -log design_1_microblaze_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source design_1_microblaze_0_0.tcl


****** Vivado v2017.3.1 (64-bit)
  **** SW Build 2035080 on Fri Oct 20 14:20:01 MDT 2017
  **** IP Build 2034413 on Fri Oct 20 15:56:25 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source design_1_microblaze_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 362.508 ; gain = 96.441
INFO: [Synth 8-638] synthesizing module 'design_1_microblaze_0_0' [c:/Users/Thomas/Documents/GitHub/Hello_World3/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:209]
INFO: [Synth 8-256] done synthesizing module 'design_1_microblaze_0_0' (67#1) [c:/Users/Thomas/Documents/GitHub/Hello_World3/Hello_World3.srcs/sources_1/bd/design_1/ip/design_1_microblaze_0_0/synth/design_1_microblaze_0_0.vhd:209]
Finished RTL Elaboration : Time (s): cpu = 00:01:20 ; elapsed = 00:01:26 . Memory (MB): peak = 692.926 ; gain = 426.859
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:26 ; elapsed = 00:01:35 . Memory (MB): peak = 692.926 ; gain = 426.859
INFO: [Device 21-403] Loading part xc7s50csga324-1
Constraint Validation Runtime : Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.697 . Memory (MB): peak = 897.078 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:03:08 ; elapsed = 00:03:23 . Memory (MB): peak = 897.078 ; gain = 631.012
Finished Loading Part and Timing Information : Time (s): cpu = 00:03:08 ; elapsed = 00:03:23 . Memory (MB): peak = 897.078 ; gain = 631.012
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:03:08 ; elapsed = 00:03:23 . Memory (MB): peak = 897.078 ; gain = 631.012
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:03:30 ; elapsed = 00:03:48 . Memory (MB): peak = 897.078 ; gain = 631.012
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:36 ; elapsed = 00:04:55 . Memory (MB): peak = 897.078 ; gain = 631.012
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:05:42 ; elapsed = 00:06:03 . Memory (MB): peak = 897.078 ; gain = 631.012
Finished Timing Optimization : Time (s): cpu = 00:05:58 ; elapsed = 00:06:20 . Memory (MB): peak = 898.398 ; gain = 632.332
Finished Technology Mapping : Time (s): cpu = 00:06:11 ; elapsed = 00:06:35 . Memory (MB): peak = 918.195 ; gain = 652.129
Finished IO Insertion : Time (s): cpu = 00:06:16 ; elapsed = 00:06:40 . Memory (MB): peak = 918.195 ; gain = 652.129
Finished Renaming Generated Instances : Time (s): cpu = 00:06:16 ; elapsed = 00:06:40 . Memory (MB): peak = 918.195 ; gain = 652.129
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:06:20 ; elapsed = 00:06:44 . Memory (MB): peak = 918.195 ; gain = 652.129
Finished Renaming Generated Ports : Time (s): cpu = 00:06:20 ; elapsed = 00:06:45 . Memory (MB): peak = 918.195 ; gain = 652.129
Finished Handling Custom Attributes : Time (s): cpu = 00:06:21 ; elapsed = 00:06:45 . Memory (MB): peak = 918.195 ; gain = 652.129
Finished Renaming Generated Nets : Time (s): cpu = 00:06:21 ; elapsed = 00:06:45 . Memory (MB): peak = 918.195 ; gain = 652.129

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |AND2B1L    |     2|
|2     |CARRY4     |    17|
|3     |DSP48E1    |     1|
|4     |DSP48E1_1  |     1|
|5     |DSP48E1_2  |     1|
|6     |LUT1       |    31|
|7     |LUT2       |   152|
|8     |LUT3       |   476|
|9     |LUT4       |   350|
|10    |LUT5       |   393|
|11    |LUT6       |   869|
|12    |LUT6_2     |    80|
|13    |MULT_AND   |     1|
|14    |MUXCY_L    |   247|
|15    |MUXF7      |   109|
|16    |RAM32M     |    16|
|17    |RAMB36E1   |     2|
|18    |RAMB36E1_1 |     4|
|19    |SRL16E     |   170|
|20    |SRLC16E    |    16|
|21    |SRLC32E    |     1|
|22    |XORCY      |   158|
|23    |FDCE       |   145|
|24    |FDE        |    32|
|25    |FDR        |   101|
|26    |FDRE       |  2342|
|27    |FDS        |     1|
|28    |FDSE       |   132|
+------+-----------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:06:21 ; elapsed = 00:06:45 . Memory (MB): peak = 918.195 ; gain = 652.129
synth_design: Time (s): cpu = 00:06:33 ; elapsed = 00:06:58 . Memory (MB): peak = 918.195 ; gain = 660.707
