

<!DOCTYPE html>
<html class="writer-html5" lang="en" data-content_root="../../../../">
<head>
  <meta charset="utf-8" /><meta name="viewport" content="width=device-width, initial-scale=1" />

  <meta name="viewport" content="width=device-width, initial-scale=1.0" />
  <title>FIFOX Multi &mdash; NDK-FPGA Docs  documentation</title>
      <link rel="stylesheet" type="text/css" href="../../../../_static/pygments.css?v=80d5e7a1" />
      <link rel="stylesheet" type="text/css" href="../../../../_static/css/theme_overrides.css?v=b530091d" />

  
      <script src="../../../../_static/jquery.js?v=5d32c60e"></script>
      <script src="../../../../_static/_sphinx_javascript_frameworks_compat.js?v=2cd50e6c"></script>
      <script src="../../../../_static/documentation_options.js?v=5929fcd5"></script>
      <script src="../../../../_static/doctools.js?v=9bcbadda"></script>
      <script src="../../../../_static/sphinx_highlight.js?v=dc90522c"></script>
    <script src="../../../../_static/js/theme.js"></script>
    <link rel="index" title="Index" href="../../../../genindex.html" />
    <link rel="search" title="Search" href="../../../../search.html" />
    <link rel="next" title="DSP components" href="../../../../dsp.html" />
    <link rel="prev" title="FIFOX" href="../fifox/readme.html" /> 
</head>

<body class="wy-body-for-nav"> 
  <div class="wy-grid-for-nav">
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >

          
          
          <a href="../../../../index.html" class="icon icon-home">
            NDK-FPGA Docs
          </a>
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="../../../../search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" aria-label="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>
        </div><div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="Navigation menu">
              <p class="caption" role="heading"><span class="caption-text">Application:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../app-minimal.html">Minimal NDK application</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Network Development Kit:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/how_to_start.html">How to start</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/terminology.html">NDK Terminology</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/readme.html">NDK Architecture</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/configuration.html">Configuration files and parameters</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/testing.html">NDK testing</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_build/readme.html">Build System</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/devtree.html">Device Tree</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_core/doc/faq.html">Frequently Asked Questions</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">Supported cards:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/reflexces/agi-fh400g/readme.html">ReflexCES XpressSX AGI-FH400G</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/intel/dk-dev-1sdx-p/readme.html">Intel Stratix 10 DX FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/intel/dk-dev-agi027res/readme.html">Intel Agilex I-Series FPGA DK</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/fb4cgg3/readme.html">Silicom fb4CGg3&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/fb2cghh/readme.html">Silicom fb2CGhh&#64;KU15P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/silicom/n6010/readme.html">Silicom N6010</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/bittware/ia-420f/readme.html">Bittware IA-420F</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/alveo-u200/readme.html">AMD Alveo U200</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/alveo-u55c/readme.html">AMD Alveo U55C</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/amd/vcu118/readme.html">AMD VCU118&#64;VU9P</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ndk_cards/prodesign/pd-falcon/readme.html">PRO DESIGN Falcon</a></li>
</ul>
<p class="caption" role="heading"><span class="caption-text">VHDL components:</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="reference internal" href="../../../../base.html">Basic Tools</a><ul class="current">
<li class="toctree-l2"><a class="reference internal" href="../../../../async.html">Asynchronous modules</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../memory.html">Memory modules</a></li>
<li class="toctree-l2 current"><a class="reference internal" href="../../../../fifo.html">FIFO components</a><ul class="current">
<li class="toctree-l3"><a class="reference internal" href="../../../../fifo.html#dual-clock-asynchronous-fifos">Dual clock (asynchronous) FIFOs</a></li>
<li class="toctree-l3 current"><a class="reference internal" href="../../../../fifo.html#single-clock-fifos">Single clock FIFOs</a><ul class="current">
<li class="toctree-l4"><a class="reference internal" href="../fifox/readme.html">FIFOX</a></li>
<li class="toctree-l4 current"><a class="current reference internal" href="#">FIFOX Multi</a></li>
</ul>
</li>
<li class="toctree-l3"><a class="reference internal" href="../../../../fifo.html#references">References</a></li>
</ul>
</li>
<li class="toctree-l2"><a class="reference internal" href="../../../../dsp.html">DSP components</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../shift.html">Shift registers</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../logic.html">Basic logic elements</a></li>
<li class="toctree-l2"><a class="reference internal" href="../../../../misc.html">Miscellaneous</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ctrls.html">Controllers &amp; TSU</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mi.html">MI Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mfb.html">MFB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../mvb.html">MVB Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../nic.html">Network Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../pcie.html">PCIe Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../debug.html">Debug Tools</a></li>
<li class="toctree-l1"><a class="reference internal" href="../../../../ver.html">UVM Verification</a></li>
</ul>

        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap"><nav class="wy-nav-top" aria-label="Mobile navigation menu" >
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="../../../../index.html">NDK-FPGA Docs</a>
      </nav>

      <div class="wy-nav-content">
        <div class="rst-content">
          <div role="navigation" aria-label="Page navigation">
  <ul class="wy-breadcrumbs">
      <li><a href="../../../../index.html" class="icon icon-home" aria-label="Home"></a></li>
          <li class="breadcrumb-item"><a href="../../../../base.html">Basic Tools</a></li>
          <li class="breadcrumb-item"><a href="../../../../fifo.html">FIFO components</a></li>
      <li class="breadcrumb-item active">FIFOX Multi</li>
      <li class="wy-breadcrumbs-aside">
            <a href="../../../../_sources/comp/base/fifo/fifox_multi/readme.rst.txt" rel="nofollow"> View page source</a>
      </li>
  </ul>
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
             
  <section id="fifox-multi">
<span id="id1"></span><h1>FIFOX Multi<a class="headerlink" href="#fifox-multi" title="Link to this heading"></a></h1>
<dl class="vhdl autoentity">
<dt class="sig sig-object vhdl" id="vhdl-entity-fifox_multi">
<span class="k"><span class="pre">ENTITY</span> </span><span class="sig-name descname"><span class="pre">FIFOX_MULTI</span></span><span class="k"> <span class="pre">IS</span></span><a class="headerlink" href="#vhdl-entity-fifox_multi" title="Link to this definition"></a></dt>
<dd><p>Synchronous FIFO queue, allowing for multiple write and read requests in
each cycle. With <code class="docutils literal notranslate"><span class="pre">N</span></code> write ports and <code class="docutils literal notranslate"><span class="pre">M</span></code> read ports it can perform 0 to
<code class="docutils literal notranslate"><span class="pre">N</span></code> writes and 0 to <code class="docutils literal notranslate"><span class="pre">M</span></code> reads simultaneously. Uses <a class="reference internal" href="../fifox/readme.html#fifox"><span class="std std-ref">FIFOX</span></a>
internally (multiple, when required).</p>
<span class="sig-name descname">Generics</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Generic</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Default</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-gengeneric-fifox_multi-data_width"><td><p>DATA_WIDTH</p></td>
<td><p>natural</p></td>
<td><p>512</p></td>
<td><p>Width of data word stored in FIFO, in bits.</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-fifox_multi-items"><td><p>ITEMS</p></td>
<td><p>natural</p></td>
<td><p>512</p></td>
<td><p>Number of data words to fit in the FIFO.</p>
<p>WARNING: The actual maximum amount may be a bit larger due to input
registers</p>
<p>Must be a power of two; will be automatically rounded up to the nearest
power of two if it is not.</p>
</td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-fifox_multi-write_ports"><td><p>WRITE_PORTS</p></td>
<td><p>natural</p></td>
<td><p>4</p></td>
<td><p>Number of write ports</p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-fifox_multi-read_ports"><td><p>READ_PORTS</p></td>
<td><p>natural</p></td>
<td><p>2</p></td>
<td><p>Number of read ports</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-fifox_multi-ram_type"><td><p>RAM_TYPE</p></td>
<td><p>string</p></td>
<td><p>“AUTO”</p></td>
<td><p>See <a class="reference internal" href="../fifox/readme.html#vhdl-enum-fifox_ram_type"><code class="xref vhdl vhdl-type docutils literal notranslate"><span class="pre">FIFOX_RAM_TYPE</span></code></a></p></td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-fifox_multi-device"><td><p>DEVICE</p></td>
<td><p>string</p></td>
<td><p>“ULTRASCALE”</p></td>
<td><p>See the documentation of the <code class="docutils literal notranslate"><span class="pre">DEVICE</span></code> generic on the <a class="reference internal" href="../fifox/readme.html#vhdl-entity-fifox"><code class="xref vhdl vhdl-entity docutils literal notranslate"><span class="pre">FIFOX</span></code></a> entity instead.</p></td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-fifox_multi-almost_full_offset"><td><p>ALMOST_FULL_OFFSET</p></td>
<td><p>natural</p></td>
<td><p>0</p></td>
<td><p>Determines how few data words must be left free for
<a class="reference internal" href="#vhdl-portsignal-fifox_multi-afull"><code class="xref vhdl vhdl-portsignal docutils literal notranslate"><span class="pre">AFULL</span></code></a> to be triggered.</p>
<p>(<code class="docutils literal notranslate"><span class="pre">currently_stored</span></code> &gt;= <code class="docutils literal notranslate"><span class="pre">(</span></code> <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">ITEMS</span></code> <code class="docutils literal notranslate"><span class="pre">-</span> <span class="pre">ALMOST_FULL_OFFSET)</span></code></p>
<p>For architecture SHAKEDOWN counts number of cycles spent reading, not ITEMS!</p>
</td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-fifox_multi-almost_empty_offset"><td><p>ALMOST_EMPTY_OFFSET</p></td>
<td><p>natural</p></td>
<td><p>0</p></td>
<td><p>Determines how few data words must be stored for
<a class="reference internal" href="#vhdl-portsignal-fifox_multi-aempty"><code class="xref vhdl vhdl-portsignal docutils literal notranslate"><span class="pre">AEMPTY</span></code></a> to be triggered.</p>
<p>( <code class="docutils literal notranslate"><span class="pre">currently_stored</span> <span class="pre">&lt;=</span> <span class="pre">ALMOST_EMPTY_OFFSET</span></code> )</p>
<p>For architecture SHAKEDOWN counts number of cycles spent writing, not ITEMS!</p>
</td>
</tr>
<tr class="row-even" id="vhdl-gengeneric-fifox_multi-allow_single_fifo"><td><p>ALLOW_SINGLE_FIFO</p></td>
<td><p>boolean</p></td>
<td><p>true</p></td>
<td><p>Allow instancing of a simple single FIFOX when <code class="docutils literal notranslate"><span class="pre">WRITE_PORTS==READ_PORTS==1</span></code></p>
<p>This will lead to the removal of some control logic,
but will also <strong>lower the component’s latency</strong>.</p>
</td>
</tr>
<tr class="row-odd" id="vhdl-gengeneric-fifox_multi-safe_read_mode"><td><p>SAFE_READ_MODE</p></td>
<td><p>boolean</p></td>
<td><p>true</p></td>
<td><p>In safe read mode it is safe to attempt reading (setting <code class="docutils literal notranslate"><span class="pre">RD</span></code> to <code class="docutils literal notranslate"><span class="pre">'1'</span></code>)
from ports, that are currently empty.</p>
<p>This mode leads to worse timing and is often not needed, so it can be disabled here.</p>
</td>
</tr>
</tbody>
</table>
<span class="sig-name descname">Ports</span><table class="docutils align-default">
<thead>
<tr class="row-odd"><th class="head"><p>Port</p></th>
<th class="head"><p>Type</p></th>
<th class="head"><p>Mode</p></th>
<th class="head"><p>Description</p></th>
</tr>
</thead>
<tbody>
<tr class="row-even" id="vhdl-portsignal-fifox_multi-clk"><td><p>CLK</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-fifox_multi-reset"><td><p>RESET</p></td>
<td><p>std_logic</p></td>
<td><p>in</p></td>
<td></td>
</tr>
<tr class="row-even"><td><p>=====</p></td>
<td><p>WRITE INTERFACE</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-fifox_multi-di"><td><p>DI</p></td>
<td><p>std_logic_vector(WRITE_PORTS*DATA_WIDTH-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Data input</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-fifox_multi-wr"><td><p>WR</p></td>
<td><p>std_logic_vector(WRITE_PORTS-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Write enable for each input item</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-fifox_multi-full"><td><p>FULL</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Full flag</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-fifox_multi-afull"><td><p>AFULL</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Almost full flag</p></td>
</tr>
<tr class="row-odd"><td><p>=====</p></td>
<td><p>READ INTERFACE</p></td>
<td><p>=====</p></td>
<td><p>=====</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-fifox_multi-do"><td><p>DO</p></td>
<td><p>std_logic_vector(READ_PORTS*DATA_WIDTH-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Data output</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-fifox_multi-rd"><td><p>RD</p></td>
<td><p>std_logic_vector(READ_PORTS-1 downto 0)</p></td>
<td><p>in</p></td>
<td><p>Read confirm for each item</p></td>
</tr>
<tr class="row-even" id="vhdl-portsignal-fifox_multi-empty"><td><p>EMPTY</p></td>
<td><p>std_logic_vector(READ_PORTS-1 downto 0)</p></td>
<td><p>out</p></td>
<td><p>Empty flags (“invalid” for each item)</p></td>
</tr>
<tr class="row-odd" id="vhdl-portsignal-fifox_multi-aempty"><td><p>AEMPTY</p></td>
<td><p>std_logic</p></td>
<td><p>out</p></td>
<td><p>Almost empty flag</p></td>
</tr>
</tbody>
</table>
</dd></dl>

<section id="block-diagram">
<h2>Block diagram<a class="headerlink" href="#block-diagram" title="Link to this heading"></a></h2>
<a class="reference internal image-reference" href="../../../../_images/fifox_multi.svg"><img alt="" src="../../../../_images/fifox_multi.svg" style="width: 100%;" />
</a>
</section>
<section id="write-interface-behavior">
<h2>Write interface behavior<a class="headerlink" href="#write-interface-behavior" title="Link to this heading"></a></h2>
<p>The write interface allows you to write <code class="docutils literal notranslate"><span class="pre">0</span></code> to <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">WRITE_PORTS</span></code> items in each clock cycle. Valid input items are marked by setting the corresponding bit of <a class="reference internal" href="#vhdl-portsignal-fifox_multi-wr"><code class="xref vhdl vhdl-portsignal docutils literal notranslate"><span class="pre">WR</span></code></a> to <code class="docutils literal notranslate"><span class="pre">'1'</span></code>.</p>
<p>The write requests are only performed when signal <a class="reference internal" href="#vhdl-portsignal-fifox_multi-full"><code class="xref vhdl vhdl-portsignal docutils literal notranslate"><span class="pre">FULL</span></code></a> has value <code class="docutils literal notranslate"><span class="pre">'0'</span></code>. When <code class="docutils literal notranslate"><span class="pre">FULL</span></code> is <code class="docutils literal notranslate"><span class="pre">'0'</span></code>, no items can be written.</p>
<p>In case of multiple simultaneous writes the item on port <code class="docutils literal notranslate"><span class="pre">0</span></code> will be placed as the first in the FIFO and the item on port <code class="docutils literal notranslate"><span class="pre">WRITE_PORTS-1</span></code> as the last.</p>
</section>
<section id="read-interface-behavior">
<h2>Read interface behavior<a class="headerlink" href="#read-interface-behavior" title="Link to this heading"></a></h2>
<p>The read interface allows you to read <code class="docutils literal notranslate"><span class="pre">0</span></code> to <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">READ_PORTS</span></code> items in each clock cycle.
<strong>Simultaneous read requests must be continuous from index 0 up. You cannot read items out-of-order.</strong></p>
<dl class="simple">
<dt>Example::</dt><dd><p>For <code class="docutils literal notranslate"><span class="pre">READ_PORTS</span> <span class="pre">==</span> <span class="pre">4</span></code>, <code class="docutils literal notranslate"><span class="pre">RD[4-1</span> <span class="pre">:</span> <span class="pre">0]</span></code> supports values <code class="docutils literal notranslate"><span class="pre">&quot;0000&quot;</span></code>, <code class="docutils literal notranslate"><span class="pre">&quot;0001&quot;</span></code>, <code class="docutils literal notranslate"><span class="pre">&quot;0011&quot;</span></code>, <code class="docutils literal notranslate"><span class="pre">&quot;0111&quot;</span></code> and <code class="docutils literal notranslate"><span class="pre">&quot;1111&quot;</span></code>.
All other permutations of <code class="docutils literal notranslate"><span class="pre">RD</span></code> are forbidden and can lead to undefined behavior of the component!</p>
</dd>
</dl>
<p>Port <a class="reference internal" href="#vhdl-portsignal-fifox_multi-empty"><code class="xref vhdl vhdl-portsignal docutils literal notranslate"><span class="pre">EMPTY</span></code></a> works as a “not valid” flag for each output Item.</p>
<p><strong>When generic</strong> <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">SAFE_READ_MODE</span></code> <strong>is set to</strong> <code class="docutils literal notranslate"><span class="pre">false</span></code> <strong>, the user can only read from read ports, where</strong> <code class="docutils literal notranslate"><span class="pre">EMPTY[i]</span> <span class="pre">==</span> <span class="pre">'0'</span></code> <strong>.</strong></p>
<p>When generic <code class="xref vhdl vhdl-genconstant docutils literal notranslate"><span class="pre">SAFE_READ_MODE</span></code> is set to <code class="docutils literal notranslate"><span class="pre">true</span></code>, reading from an empty port will have no effect.</p>
</section>
</section>


           </div>
          </div>
          <footer><div class="rst-footer-buttons" role="navigation" aria-label="Footer">
        <a href="../fifox/readme.html" class="btn btn-neutral float-left" title="FIFOX" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left" aria-hidden="true"></span> Previous</a>
        <a href="../../../../dsp.html" class="btn btn-neutral float-right" title="DSP components" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right" aria-hidden="true"></span></a>
    </div>

  <hr/>

  <div role="contentinfo">
    <p>&#169; Copyright 2024, CESNET z.s.p.o..</p>
  </div>

  Built with <a href="https://www.sphinx-doc.org/">Sphinx</a> using a
    <a href="https://github.com/readthedocs/sphinx_rtd_theme">theme</a>
    provided by <a href="https://readthedocs.org">Read the Docs</a>.
   

</footer>
        </div>
      </div>
    </section>
  </div>
  <script>
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script> 

</body>
</html>