{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1646202303482 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1646202303495 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 02 14:25:03 2022 " "Processing started: Wed Mar 02 14:25:03 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1646202303495 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202303495 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off costas -c costas " "Command: quartus_map --read_settings_files=on --write_settings_files=off costas -c costas" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202303495 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1646202304716 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1646202304717 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgafire/fpgaprojects/costasahaha/costas/rtl/key_filter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgafire/fpgaprojects/costasahaha/costas/rtl/key_filter.v" { { "Info" "ISGN_ENTITY_NAME" "1 key_filter " "Found entity 1: key_filter" {  } { { "../rtl/key_filter.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/key_filter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202314729 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202314729 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgafire/fpgaprojects/costasahaha/costas/rtl/add.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgafire/fpgaprojects/costasahaha/costas/rtl/add.v" { { "Info" "ISGN_ENTITY_NAME" "1 add " "Found entity 1: add" {  } { { "../rtl/add.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/add.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202314734 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202314734 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgafire/fpgaprojects/costasahaha/costas/sim/tb_bpsk.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgafire/fpgaprojects/costasahaha/costas/sim/tb_bpsk.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_bpsk " "Found entity 1: tb_bpsk" {  } { { "../sim/tb_bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/sim/tb_bpsk.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202314737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202314737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/nco.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/nco.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO " "Found entity 1: NCO" {  } { { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202314741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202314741 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/submodules/sid_2c_1p.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/submodules/sid_2c_1p.v" { { "Info" "ISGN_ENTITY_NAME" "1 sid_2c_1p " "Found entity 1: sid_2c_1p" {  } { { "ip_core/NCO/NCO/synthesis/submodules/sid_2c_1p.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/sid_2c_1p.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202314855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202314855 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/submodules/asj_nco_fxx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/submodules/asj_nco_fxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_fxx " "Found entity 1: asj_nco_fxx" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_fxx.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_fxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202314921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202314921 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/submodules/asj_gar.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/submodules/asj_gar.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_gar " "Found entity 1: asj_gar" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_gar.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_gar.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202314991 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202314991 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/submodules/asj_nco_apr_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/submodules/asj_nco_apr_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_apr_dxx " "Found entity 1: asj_nco_apr_dxx" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_apr_dxx.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_apr_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315058 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315058 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/submodules/asj_dxx_g.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/submodules/asj_dxx_g.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx_g " "Found entity 1: asj_dxx_g" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_dxx_g.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_dxx_g.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/submodules/asj_nco_as_m_cen.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/submodules/asj_nco_as_m_cen.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_as_m_cen " "Found entity 1: asj_nco_as_m_cen" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/submodules/asj_altqmcpipe.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/submodules/asj_altqmcpipe.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_altqmcpipe " "Found entity 1: asj_altqmcpipe" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_altqmcpipe.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315264 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315264 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/submodules/asj_nco_mob_rw.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/submodules/asj_nco_mob_rw.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_mob_rw " "Found entity 1: asj_nco_mob_rw" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_mob_rw.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_mob_rw.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315337 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/submodules/asj_nco_isdr.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/submodules/asj_nco_isdr.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_isdr " "Found entity 1: asj_nco_isdr" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_isdr.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/submodules/segment_arr_tdl.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/submodules/segment_arr_tdl.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_arr_tdl " "Found entity 1: segment_arr_tdl" {  } { { "ip_core/NCO/NCO/synthesis/submodules/segment_arr_tdl.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/segment_arr_tdl.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315470 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315470 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/submodules/asj_nco_pxx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/submodules/asj_nco_pxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_nco_pxx " "Found entity 1: asj_nco_pxx" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_pxx.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_pxx.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/submodules/segment_sel.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/submodules/segment_sel.v" { { "Info" "ISGN_ENTITY_NAME" "1 segment_sel " "Found entity 1: segment_sel" {  } { { "ip_core/NCO/NCO/synthesis/submodules/segment_sel.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/segment_sel.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315610 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315610 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/submodules/asj_dxx.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/submodules/asj_dxx.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_dxx " "Found entity 1: asj_dxx" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_dxx.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_dxx.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315676 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315676 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/submodules/asj_xnqg.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/submodules/asj_xnqg.v" { { "Info" "ISGN_ENTITY_NAME" "1 asj_xnqg " "Found entity 1: asj_xnqg" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_xnqg.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_xnqg.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315745 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/nco/nco/synthesis/submodules/nco_nco_ii_0.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/nco/nco/synthesis/submodules/nco_nco_ii_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 NCO_nco_ii_0 " "Found entity 1: NCO_nco_ii_0" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgafire/fpgaprojects/costasahaha/costas/rtl/phase_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgafire/fpgaprojects/costasahaha/costas/rtl/phase_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 phase_detect " "Found entity 1: phase_detect" {  } { { "../rtl/phase_detect.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/phase_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315753 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315753 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgafire/fpgaprojects/costasahaha/costas/sim/tb_loopfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgafire/fpgaprojects/costasahaha/costas/sim/tb_loopfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_LoopFilter " "Found entity 1: tb_LoopFilter" {  } { { "../sim/tb_LoopFilter.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/sim/tb_LoopFilter.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315757 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315757 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgafire/fpgaprojects/costasahaha/costas/rtl/random_seq.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgafire/fpgaprojects/costasahaha/costas/rtl/random_seq.v" { { "Info" "ISGN_ENTITY_NAME" "1 random_seq " "Found entity 1: random_seq" {  } { { "../rtl/random_seq.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/random_seq.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315761 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315761 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgafire/fpgaprojects/costasahaha/costas/rtl/bpsk.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgafire/fpgaprojects/costasahaha/costas/rtl/bpsk.v" { { "Info" "ISGN_ENTITY_NAME" "1 bpsk " "Found entity 1: bpsk" {  } { { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315766 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgafire/fpgaprojects/costasahaha/costas/sim/tb_costas.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgafire/fpgaprojects/costasahaha/costas/sim/tb_costas.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_costas " "Found entity 1: tb_costas" {  } { { "../sim/tb_costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/sim/tb_costas.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315770 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315770 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgafire/fpgaprojects/costasahaha/costas/rtl/loopfilter.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgafire/fpgaprojects/costasahaha/costas/rtl/loopfilter.v" { { "Info" "ISGN_ENTITY_NAME" "1 LoopFilter " "Found entity 1: LoopFilter" {  } { { "../rtl/LoopFilter.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/LoopFilter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315773 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/fpgafire/fpgaprojects/costasahaha/costas/rtl/costas.v 1 1 " "Found 1 design units, including 1 entities, in source file /fpgafire/fpgaprojects/costasahaha/costas/rtl/costas.v" { { "Info" "ISGN_ENTITY_NAME" "1 costas " "Found entity 1: costas" {  } { { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315777 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315777 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fir_lpf/fir_lpf.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fir_lpf/fir_lpf.v" { { "Info" "ISGN_ENTITY_NAME" "1 FIR_lpf " "Found entity 1: FIR_lpf" {  } { { "ip_core/FIR_lpf/FIR_lpf.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202315781 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202315781 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fir_lpf/fir_lpf/dspba_library_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/fir_lpf/fir_lpf/dspba_library_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_library_package (fir_lpf) " "Found design unit 1: dspba_library_package (fir_lpf)" {  } { { "ip_core/FIR_lpf/FIR_lpf/dspba_library_package.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/dspba_library_package.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202316201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fir_lpf/fir_lpf/dspba_library.vhd 4 2 " "Found 4 design units, including 2 entities, in source file ip_core/fir_lpf/fir_lpf/dspba_library.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dspba_delay-delay " "Found design unit 1: dspba_delay-delay" {  } { { "ip_core/FIR_lpf/FIR_lpf/dspba_library.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/dspba_library.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316205 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 dspba_sync_reg-sync_reg " "Found design unit 2: dspba_sync_reg-sync_reg" {  } { { "ip_core/FIR_lpf/FIR_lpf/dspba_library.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/dspba_library.vhd" 115 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316205 ""} { "Info" "ISGN_ENTITY_NAME" "1 dspba_delay " "Found entity 1: dspba_delay" {  } { { "ip_core/FIR_lpf/FIR_lpf/dspba_library.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/dspba_library.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316205 ""} { "Info" "ISGN_ENTITY_NAME" "2 dspba_sync_reg " "Found entity 2: dspba_sync_reg" {  } { { "ip_core/FIR_lpf/FIR_lpf/dspba_library.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/dspba_library.vhd" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316205 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202316205 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fir_lpf/fir_lpf/auk_dspip_math_pkg_hpfir.vhd 2 0 " "Found 2 design units, including 0 entities, in source file ip_core/fir_lpf/fir_lpf/auk_dspip_math_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_math_pkg_hpfir (fir_lpf) " "Found design unit 1: auk_dspip_math_pkg_hpfir (fir_lpf)" {  } { { "ip_core/FIR_lpf/FIR_lpf/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/auk_dspip_math_pkg_hpfir.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316209 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 auk_dspip_math_pkg_hpfir-body " "Found design unit 2: auk_dspip_math_pkg_hpfir-body" {  } { { "ip_core/FIR_lpf/FIR_lpf/auk_dspip_math_pkg_hpfir.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/auk_dspip_math_pkg_hpfir.vhd" 131 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316209 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202316209 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fir_lpf/fir_lpf/auk_dspip_lib_pkg_hpfir.vhd 1 0 " "Found 1 design units, including 0 entities, in source file ip_core/fir_lpf/fir_lpf/auk_dspip_lib_pkg_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_lib_pkg_hpfir (fir_lpf) " "Found design unit 1: auk_dspip_lib_pkg_hpfir (fir_lpf)" {  } { { "ip_core/FIR_lpf/FIR_lpf/auk_dspip_lib_pkg_hpfir.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/auk_dspip_lib_pkg_hpfir.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316214 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202316214 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fir_lpf/fir_lpf/auk_dspip_avalon_streaming_controller_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_core/fir_lpf/fir_lpf/auk_dspip_avalon_streaming_controller_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir-struct " "Found design unit 1: auk_dspip_avalon_streaming_controller_hpfir-struct" {  } { { "ip_core/FIR_lpf/FIR_lpf/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/auk_dspip_avalon_streaming_controller_hpfir.vhd" 64 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316218 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_controller_hpfir " "Found entity 1: auk_dspip_avalon_streaming_controller_hpfir" {  } { { "ip_core/FIR_lpf/FIR_lpf/auk_dspip_avalon_streaming_controller_hpfir.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/auk_dspip_avalon_streaming_controller_hpfir.vhd" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202316218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fir_lpf/fir_lpf/auk_dspip_avalon_streaming_sink_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_core/fir_lpf/fir_lpf/auk_dspip_avalon_streaming_sink_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_sink_hpfir-rtl" {  } { { "ip_core/FIR_lpf/FIR_lpf/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/auk_dspip_avalon_streaming_sink_hpfir.vhd" 106 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316223 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_sink_hpfir " "Found entity 1: auk_dspip_avalon_streaming_sink_hpfir" {  } { { "ip_core/FIR_lpf/FIR_lpf/auk_dspip_avalon_streaming_sink_hpfir.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/auk_dspip_avalon_streaming_sink_hpfir.vhd" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202316223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fir_lpf/fir_lpf/auk_dspip_avalon_streaming_source_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_core/fir_lpf/fir_lpf/auk_dspip_avalon_streaming_source_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_avalon_streaming_source_hpfir-rtl " "Found design unit 1: auk_dspip_avalon_streaming_source_hpfir-rtl" {  } { { "ip_core/FIR_lpf/FIR_lpf/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/auk_dspip_avalon_streaming_source_hpfir.vhd" 109 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316229 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_avalon_streaming_source_hpfir " "Found entity 1: auk_dspip_avalon_streaming_source_hpfir" {  } { { "ip_core/FIR_lpf/FIR_lpf/auk_dspip_avalon_streaming_source_hpfir.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/auk_dspip_avalon_streaming_source_hpfir.vhd" 70 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316229 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202316229 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fir_lpf/fir_lpf/auk_dspip_roundsat_hpfir.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_core/fir_lpf/fir_lpf/auk_dspip_roundsat_hpfir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 auk_dspip_roundsat_hpfir-beh " "Found design unit 1: auk_dspip_roundsat_hpfir-beh" {  } { { "ip_core/FIR_lpf/FIR_lpf/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/auk_dspip_roundsat_hpfir.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316233 ""} { "Info" "ISGN_ENTITY_NAME" "1 auk_dspip_roundsat_hpfir " "Found entity 1: auk_dspip_roundsat_hpfir" {  } { { "ip_core/FIR_lpf/FIR_lpf/auk_dspip_roundsat_hpfir.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/auk_dspip_roundsat_hpfir.vhd" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316233 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202316233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fir_lpf/fir_lpf/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/fir_lpf/fir_lpf/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "ip_core/FIR_lpf/FIR_lpf/altera_avalon_sc_fifo.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316238 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202316238 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fir_lpf/fir_lpf/fir_lpf_0002_rtl_core.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_core/fir_lpf/fir_lpf/fir_lpf_0002_rtl_core.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_lpf_0002_rtl_core-normal " "Found design unit 1: FIR_lpf_0002_rtl_core-normal" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" 49 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316246 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_lpf_0002_rtl_core " "Found entity 1: FIR_lpf_0002_rtl_core" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202316246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fir_lpf/fir_lpf/fir_lpf_0002_ast.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_core/fir_lpf/fir_lpf/fir_lpf_0002_ast.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_lpf_0002_ast-struct " "Found design unit 1: FIR_lpf_0002_ast-struct" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316250 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_lpf_0002_ast " "Found entity 1: FIR_lpf_0002_ast" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202316250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/fir_lpf/fir_lpf/fir_lpf_0002.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ip_core/fir_lpf/fir_lpf/fir_lpf_0002.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 FIR_lpf_0002-syn " "Found design unit 1: FIR_lpf_0002-syn" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316254 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIR_lpf_0002 " "Found entity 1: FIR_lpf_0002" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202316254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ip_core/mul/mul.v 1 1 " "Found 1 design units, including 1 entities, in source file ip_core/mul/mul.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul " "Found entity 1: mul" {  } { { "ip_core/mul/mul.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/mul/mul.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202316259 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "costas " "Elaborating entity \"costas\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1646202316430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bpsk bpsk:bpsk_inst " "Elaborating entity \"bpsk\" for hierarchy \"bpsk:bpsk_inst\"" {  } { { "../rtl/costas.v" "bpsk_inst" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202316446 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "fre_word bpsk.v(59) " "Verilog HDL Always Construct warning at bpsk.v(59): inferring latch(es) for variable \"fre_word\", which holds its previous value in one or more paths through the always construct" {  } { { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 59 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1646202316447 "|costas|bpsk:bpsk_inst"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "fre_word\[0\] bpsk.v(59) " "Inferred latch for \"fre_word\[0\]\" at bpsk.v(59)" {  } { { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 59 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202316449 "|costas|bpsk:bpsk_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "random_seq bpsk:bpsk_inst\|random_seq:random_seq_inst " "Elaborating entity \"random_seq\" for hierarchy \"bpsk:bpsk_inst\|random_seq:random_seq_inst\"" {  } { { "../rtl/bpsk.v" "random_seq_inst" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202316462 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 random_seq.v(30) " "Verilog HDL assignment warning at random_seq.v(30): truncated value with size 32 to match size of target (16)" {  } { { "../rtl/random_seq.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/random_seq.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1646202316462 "|costas|bpsk:bpsk_inst|random_seq:random_seq_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "key_filter bpsk:bpsk_inst\|key_filter:key_filter_inst1 " "Elaborating entity \"key_filter\" for hierarchy \"bpsk:bpsk_inst\|key_filter:key_filter_inst1\"" {  } { { "../rtl/bpsk.v" "key_filter_inst1" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202316473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO bpsk:bpsk_inst\|NCO:u0 " "Elaborating entity \"NCO\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\"" {  } { { "../rtl/bpsk.v" "u0" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202316485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NCO_nco_ii_0 bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0 " "Elaborating entity \"NCO_nco_ii_0\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\"" {  } { { "ip_core/NCO/NCO/synthesis/NCO.v" "nco_ii_0" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202316496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_xnqg bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_xnqg:u011 " "Elaborating entity \"asj_xnqg\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_xnqg:u011\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "u011" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 354 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202316548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_arr_tdl bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|segment_arr_tdl:tdl " "Elaborating entity \"segment_arr_tdl\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|segment_arr_tdl:tdl\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "tdl" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 363 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202316618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_fxx bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003 " "Elaborating entity \"asj_nco_fxx\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux003" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 377 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202316688 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_fxx.v" "acc" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202316802 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_fxx.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202316816 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc " "Instantiated megafunction \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202316817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202316817 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202316817 ""}  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_fxx.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_fxx.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646202316817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_q0h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_q0h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_q0h " "Found entity 1: add_sub_q0h" {  } { { "db/add_sub_q0h.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/add_sub_q0h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202316875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202316875 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_q0h bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_q0h:auto_generated " "Elaborating entity \"add_sub_q0h\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_fxx:ux003\|lpm_add_sub:acc\|add_sub_q0h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202316876 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_altqmcpipe bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000 " "Elaborating entity \"asj_altqmcpipe\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux000" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 387 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202316918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_altqmcpipe.v" "acc" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202316967 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202316979 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc " "Instantiated megafunction \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202316979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202316979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202316979 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202316979 ""}  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_altqmcpipe.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_altqmcpipe.v" 63 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646202316979 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_hth.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_hth.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_hth " "Found entity 1: add_sub_hth" {  } { { "db/add_sub_hth.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/add_sub_hth.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202317034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202317034 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_hth bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated " "Elaborating entity \"add_sub_hth\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_altqmcpipe:ux000\|lpm_add_sub:acc\|add_sub_hth:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317035 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx_g bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001 " "Elaborating entity \"asj_dxx_g\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_dxx_g:ux001\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux001" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 405 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_dxx bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002 " "Elaborating entity \"asj_dxx\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_dxx:ux002\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux002" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 414 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317148 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_apr_dxx bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219 " "Elaborating entity \"asj_nco_apr_dxx\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_apr_dxx:ux0219\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux0219" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 421 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317221 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_pxx bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004 " "Elaborating entity \"asj_nco_pxx\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux004" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Elaborating entity \"lpm_add_sub\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_pxx.v" "acc" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_pxx.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317341 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Elaborated megafunction instantiation \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_pxx.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_pxx.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317352 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc " "Instantiated megafunction \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_pipeline 1 " "Parameter \"lpm_pipeline\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317352 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317352 ""}  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_pxx.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_pxx.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646202317352 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_t0h.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_t0h.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_t0h " "Found entity 1: add_sub_t0h" {  } { { "db/add_sub_t0h.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/add_sub_t0h.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202317410 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202317410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_t0h bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\|add_sub_t0h:auto_generated " "Elaborating entity \"add_sub_t0h\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_pxx:ux004\|lpm_add_sub:acc\|add_sub_t0h:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "d:/altera/16.0/quartus/libraries/megafunctions/lpm_add_sub.tdf" 119 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_gar bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_gar:ux007 " "Elaborating entity \"asj_gar\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_gar:ux007\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux007" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 448 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sid_2c_1p bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|sid_2c_1p:sid2c " "Elaborating entity \"sid_2c_1p\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|sid_2c_1p:sid2c\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "sid2c" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 461 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317521 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux0120" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317735 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317750 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_nco_ii_0_sin.hex " "Parameter \"init_file\" = \"NCO_nco_ii_0_sin.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317750 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317750 ""}  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646202317750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mtf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mtf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mtf1 " "Found entity 1: altsyncram_mtf1" {  } { { "db/altsyncram_mtf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_mtf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202317815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202317815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mtf1 bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated " "Elaborating entity \"altsyncram_mtf1\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_as_m_cen bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121 " "Elaborating entity \"asj_nco_as_m_cen\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux0121" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 482 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317966 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborating entity \"altsyncram\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "altsyncram_component0" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317985 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Elaborated megafunction instantiation \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202317999 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0 " "Instantiated megafunction \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 9 " "Parameter \"width_a\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file NCO_nco_ii_0_cos.hex " "Parameter \"init_file\" = \"NCO_nco_ii_0_cos.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317999 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202317999 ""}  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646202317999 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_htf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_htf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_htf1 " "Found entity 1: altsyncram_htf1" {  } { { "db/altsyncram_htf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_htf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202318061 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202318061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_htf1 bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated " "Elaborating entity \"altsyncram_htf1\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202318061 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "segment_sel bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|segment_sel:rot " "Elaborating entity \"segment_sel\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|segment_sel:rot\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "rot" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202318206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_mob_rw bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122 " "Elaborating entity \"asj_nco_mob_rw\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_mob_rw:ux122\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux122" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 510 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202318279 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "asj_nco_isdr bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr " "Elaborating entity \"asj_nco_isdr\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "ux710isdr" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 521 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202318350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborating entity \"lpm_counter\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_isdr.v" "lpm_counter_component" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202318490 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Elaborated megafunction instantiation \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\"" {  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202318504 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component " "Instantiated megafunction \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 4 " "Parameter \"lpm_width\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202318504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202318504 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202318504 ""}  } { { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_isdr.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_isdr.v" 59 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646202318504 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ski.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ski.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ski " "Found entity 1: cntr_ski" {  } { { "db/cntr_ski.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/cntr_ski.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202318564 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202318564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_ski bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_ski:auto_generated " "Elaborating entity \"cntr_ski\" for hierarchy \"bpsk:bpsk_inst\|NCO:u0\|NCO_nco_ii_0:nco_ii_0\|asj_nco_isdr:ux710isdr\|lpm_counter:lpm_counter_component\|cntr_ski:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "d:/altera/16.0/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202318565 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul mul:mul_inst1 " "Elaborating entity \"mul\" for hierarchy \"mul:mul_inst1\"" {  } { { "../rtl/costas.v" "mul_inst1" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202320159 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mult mul:mul_inst1\|lpm_mult:lpm_mult_component " "Elaborating entity \"lpm_mult\" for hierarchy \"mul:mul_inst1\|lpm_mult:lpm_mult_component\"" {  } { { "ip_core/mul/mul.v" "lpm_mult_component" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/mul/mul.v" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202320227 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul:mul_inst1\|lpm_mult:lpm_mult_component " "Elaborated megafunction instantiation \"mul:mul_inst1\|lpm_mult:lpm_mult_component\"" {  } { { "ip_core/mul/mul.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/mul/mul.v" 60 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202320237 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul:mul_inst1\|lpm_mult:lpm_mult_component " "Instantiated megafunction \"mul:mul_inst1\|lpm_mult:lpm_mult_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5 " "Parameter \"lpm_hint\" = \"DEDICATED_MULTIPLIER_CIRCUITRY=YES,MAXIMIZE_SPEED=5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MULT " "Parameter \"lpm_type\" = \"LPM_MULT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widtha 8 " "Parameter \"lpm_widtha\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthb 10 " "Parameter \"lpm_widthb\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320237 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthp 18 " "Parameter \"lpm_widthp\" = \"18\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320237 ""}  } { { "ip_core/mul/mul.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/mul/mul.v" 60 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646202320237 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_2jq.v 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_2jq.v" { { "Info" "ISGN_ENTITY_NAME" "1 mult_2jq " "Found entity 1: mult_2jq" {  } { { "db/mult_2jq.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/mult_2jq.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202320297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202320297 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mult_2jq mul:mul_inst1\|lpm_mult:lpm_mult_component\|mult_2jq:auto_generated " "Elaborating entity \"mult_2jq\" for hierarchy \"mul:mul_inst1\|lpm_mult:lpm_mult_component\|mult_2jq:auto_generated\"" {  } { { "lpm_mult.tdf" "auto_generated" { Text "d:/altera/16.0/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202320298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_lpf FIR_lpf:FIR_lpf_inst1 " "Elaborating entity \"FIR_lpf\" for hierarchy \"FIR_lpf:FIR_lpf_inst1\"" {  } { { "../rtl/costas.v" "FIR_lpf_inst1" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202320325 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_lpf_0002 FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst " "Elaborating entity \"FIR_lpf_0002\" for hierarchy \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\"" {  } { { "ip_core/FIR_lpf/FIR_lpf.v" "fir_lpf_inst" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202320333 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coeff_in_read_sig FIR_lpf_0002.vhd(54) " "Verilog HDL or VHDL warning at FIR_lpf_0002.vhd(54): object \"coeff_in_read_sig\" assigned a value but never read" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002.vhd" 54 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1646202320334 "|costas|FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_lpf_0002_ast FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst " "Elaborating entity \"FIR_lpf_0002_ast\" for hierarchy \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\"" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002.vhd" "FIR_lpf_0002_ast_inst" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202320342 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "core_channel_out_core FIR_lpf_0002_ast.vhd(208) " "VHDL Signal Declaration warning at FIR_lpf_0002_ast.vhd(208): used implicit default value for signal \"core_channel_out_core\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" 208 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646202320345 "|costas|FIR_lpf:FIR_lpf_inst1|FIR_lpf_0002:fir_lpf_inst|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_sink_hpfir FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink " "Elaborating entity \"auk_dspip_avalon_streaming_sink_hpfir\" for hierarchy \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|auk_dspip_avalon_streaming_sink_hpfir:sink\"" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" "sink" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202320357 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_source_hpfir FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source " "Elaborating entity \"auk_dspip_avalon_streaming_source_hpfir\" for hierarchy \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|auk_dspip_avalon_streaming_source_hpfir:source\"" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" "source" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" 109 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202320367 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_avalon_streaming_controller_hpfir FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl " "Elaborating entity \"auk_dspip_avalon_streaming_controller_hpfir\" for hierarchy \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|auk_dspip_avalon_streaming_controller_hpfir:intf_ctrl\"" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" "intf_ctrl" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202320378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FIR_lpf_0002_rtl_core FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core " "Elaborating entity \"FIR_lpf_0002_rtl_core\" for hierarchy \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\"" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" "\\real_passthrough:hpfircore_core" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202320387 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem " "Elaborating entity \"altera_syncram\" for hierarchy \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem\"" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" "u0_m0_wo0_wi0_r0_delayr32_mem_dmem" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" 477 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202320980 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem " "Elaborated megafunction instantiation \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem\"" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" 477 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202320989 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem " "Instantiated megafunction \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 36 " "Parameter \"width_a\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_a 1 " "Parameter \"widthad2_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 31 " "Parameter \"numwords_a\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 36 " "Parameter \"width_b\" = \"36\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad2_b 1 " "Parameter \"widthad2_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 31 " "Parameter \"numwords_b\" = \"31\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK1 " "Parameter \"outdata_reg_b\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b CLEAR1 " "Parameter \"outdata_aclr_b\" = \"CLEAR1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byteena_reg_b CLOCK0 " "Parameter \"byteena_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_b NONE " "Parameter \"address_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a NORMAL " "Parameter \"clock_enable_input_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a NORMAL " "Parameter \"clock_enable_output_a\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b NORMAL " "Parameter \"clock_enable_input_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b NORMAL " "Parameter \"clock_enable_output_b\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_a USE_INPUT_CLKEN " "Parameter \"clock_enable_core_a\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_core_b USE_INPUT_CLKEN " "Parameter \"clock_enable_core_b\" = \"USE_INPUT_CLKEN\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc FALSE " "Parameter \"enable_ecc\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ecc_pipeline_stage_enabled FALSE " "Parameter \"ecc_pipeline_stage_enabled\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccstatus 2 " "Parameter \"width_eccstatus\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 0 " "Parameter \"byte_size\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "implement_in_les OFF " "Parameter \"implement_in_les\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sim_show_memory_data_in_port_b_layout OFF " "Parameter \"sim_show_memory_data_in_port_b_layout\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_a NONE " "Parameter \"outdata_sclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_sclr_b NONE " "Parameter \"outdata_sclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_ecc_encoder_bypass FALSE " "Parameter \"enable_ecc_encoder_bypass\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "enable_coherent_read FALSE " "Parameter \"enable_coherent_read\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_eccencparity 8 " "Parameter \"width_eccencparity\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file_layout UNUSED " "Parameter \"init_file_layout\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone V " "Parameter \"intended_device_family\" = \"Cyclone V\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint UNUSED " "Parameter \"lpm_hint\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altera_syncram " "Parameter \"lpm_type\" = \"altera_syncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1646202320989 ""}  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" 477 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1646202320989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altera_syncram_1mu3.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altera_syncram_1mu3.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altera_syncram_1mu3 " "Found entity 1: altera_syncram_1mu3" {  } { { "db/altera_syncram_1mu3.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altera_syncram_1mu3.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202321053 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202321053 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_syncram_1mu3 FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem\|altera_syncram_1mu3:auto_generated " "Elaborating entity \"altera_syncram_1mu3\" for hierarchy \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem\|altera_syncram_1mu3:auto_generated\"" {  } { { "altera_syncram.tdf" "auto_generated" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altera_syncram.tdf" 124 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202321054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4qb4.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4qb4.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4qb4 " "Found entity 1: altsyncram_4qb4" {  } { { "db/altsyncram_4qb4.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_4qb4.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202321132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202321132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_4qb4 FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem\|altera_syncram_1mu3:auto_generated\|altsyncram_4qb4:altsyncram1 " "Elaborating entity \"altsyncram_4qb4\" for hierarchy \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|altera_syncram:u0_m0_wo0_wi0_r0_delayr32_mem_dmem\|altera_syncram_1mu3:auto_generated\|altsyncram_4qb4:altsyncram1\"" {  } { { "db/altera_syncram_1mu3.tdf" "altsyncram1" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altera_syncram_1mu3.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202321133 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11 " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_wi0_r0_split32_c_11\"" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" "d_u0_m0_wo0_wi0_r0_split32_c_11" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" 522 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202321164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_12 " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:d_u0_m0_wo0_compute_q_12\"" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" "d_u0_m0_wo0_compute_q_12" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202321177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_cma2_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_cma2_delay\"" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" "u0_m0_wo0_cma2_delay" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" 564 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202321186 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dspba_delay FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_cma1_delay " "Elaborating entity \"dspba_delay\" for hierarchy \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|FIR_lpf_0002_rtl_core:\\real_passthrough:hpfircore_core\|dspba_delay:u0_m0_wo0_cma1_delay\"" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" "u0_m0_wo0_cma1_delay" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_rtl_core.vhd" 969 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202321195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "auk_dspip_roundsat_hpfir FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk " "Elaborating entity \"auk_dspip_roundsat_hpfir\" for hierarchy \"FIR_lpf:FIR_lpf_inst1\|FIR_lpf_0002:fir_lpf_inst\|FIR_lpf_0002_ast:FIR_lpf_0002_ast_inst\|auk_dspip_roundsat_hpfir:\\real_passthrough:gen_outp_blk:0:outp_blk\"" {  } { { "ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" "\\real_passthrough:gen_outp_blk:0:outp_blk" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/FIR_lpf/FIR_lpf/FIR_lpf_0002_ast.vhd" 244 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202321210 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "phase_detect phase_detect:phase_detect_inst " "Elaborating entity \"phase_detect\" for hierarchy \"phase_detect:phase_detect_inst\"" {  } { { "../rtl/costas.v" "phase_detect_inst" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202321267 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LoopFilter LoopFilter:LoopFilter_inst " "Elaborating entity \"LoopFilter\" for hierarchy \"LoopFilter:LoopFilter_inst\"" {  } { { "../rtl/costas.v" "LoopFilter_inst" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202321278 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add add:add_inst2 " "Elaborating entity \"add\" for hierarchy \"add:add_inst2\"" {  } { { "../rtl/costas.v" "add_inst2" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 138 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202321289 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8884.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8884.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8884 " "Found entity 1: altsyncram_8884" {  } { { "db/altsyncram_8884.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_8884.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202323771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202323771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_flc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_flc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_flc " "Found entity 1: mux_flc" {  } { { "db/mux_flc.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/mux_flc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202324056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202324056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_vnf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_vnf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_vnf " "Found entity 1: decode_vnf" {  } { { "db/decode_vnf.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/decode_vnf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202324187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202324187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_d9i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_d9i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_d9i " "Found entity 1: cntr_d9i" {  } { { "db/cntr_d9i.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/cntr_d9i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202324291 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202324291 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_f9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_f9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_f9c " "Found entity 1: cmpr_f9c" {  } { { "db/cmpr_f9c.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/cmpr_f9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202324355 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202324355 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_82j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_82j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_82j " "Found entity 1: cntr_82j" {  } { { "db/cntr_82j.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/cntr_82j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202324442 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202324442 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_29i.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_29i.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_29i " "Found entity 1: cntr_29i" {  } { { "db/cntr_29i.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/cntr_29i.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202324560 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202324560 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_d9c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_d9c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_d9c " "Found entity 1: cmpr_d9c" {  } { { "db/cmpr_d9c.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/cmpr_d9c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202324628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202324628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_kri.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_kri.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_kri " "Found entity 1: cntr_kri" {  } { { "db/cntr_kri.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/cntr_kri.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202324712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202324712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_99c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_99c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_99c " "Found entity 1: cmpr_99c" {  } { { "db/cmpr_99c.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/cmpr_99c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202324776 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202324776 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202325367 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "sld_hub " "Start IP generation for the debug fabric within sld_hub." {  } {  } 0 11170 "Start IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1646202325517 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.03.02.14:25:30 Progress: Loading slda60ed13f/alt_sld_fab_wrapper_hw.tcl " "2022.03.02.14:25:30 Progress: Loading slda60ed13f/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202330146 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202334170 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202334331 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202340084 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202340250 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202340418 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202340602 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202340610 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202340611 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "sld_hub " "Finished IP generation for the debug fabric within sld_hub." {  } {  } 0 11171 "Finished IP generation for the debug fabric within %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1646202341296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda60ed13f/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/slda60ed13f/alt_sld_fab.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/ip/slda60ed13f/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202341532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202341532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202341614 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202341614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202341618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202341618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202341682 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202341682 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 93 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202341771 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202341771 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202341771 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/ip/slda60ed13f/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1646202341836 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202341836 ""}
{ "Info" "ISGN_QIC_SYNTHESIS_TOP_ONE" "" "1 design partition requires Analysis and Synthesis" { { "Info" "ISGN_QIC_SYNTHESIS_REASON_FILE_CHANGE" "Top " "Partition \"Top\" requires synthesis because there were changes to its dependent source files" {  } {  } 0 12211 "Partition \"%1!s!\" requires synthesis because there were changes to its dependent source files" 0 0 "Design Software" 0 -1 1646202342642 ""}  } {  } 0 12205 "1 design partition requires Analysis and Synthesis" 0 0 "Analysis & Synthesis" 0 -1 1646202342642 ""}
{ "Info" "ISGN_QIC_NO_SYNTHESIS_TOP_SEVERAL" "2 " "2 design partitions do not require synthesis" { { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_signaltap:auto_signaltap_0 " "Partition \"sld_signaltap:auto_signaltap_0\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1646202342642 ""} { "Info" "ISGN_QIC_NO_SYNTHESIS_NO_CHANGE" "sld_hub:auto_hub " "Partition \"sld_hub:auto_hub\" does not require synthesis because there were no relevant design changes" {  } {  } 0 12229 "Partition \"%1!s!\" does not require synthesis because there were no relevant design changes" 0 0 "Design Software" 0 -1 1646202342642 ""}  } {  } 0 12208 "%1!d! design partitions do not require synthesis" 0 0 "Analysis & Synthesis" 0 -1 1646202342642 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[0\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_htf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_htf1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 482 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_htf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[1\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_htf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_htf1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 482 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_htf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[2\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_htf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_htf1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 482 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_htf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[3\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_htf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_htf1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 482 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_htf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[4\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_htf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_htf1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 482 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_htf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[5\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_htf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_htf1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 482 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_htf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[6\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_htf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_htf1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 482 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_htf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[7\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_htf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_htf1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 482 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_htf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[8\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0121\|altsyncram:altsyncram_component0\|altsyncram_htf1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_htf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_htf1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 482 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0121|altsyncram:altsyncram_component0|altsyncram_htf1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[0\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mtf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_mtf1.tdf" 36 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 469 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_mtf1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[1\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mtf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_mtf1.tdf" 58 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 469 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_mtf1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[2\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mtf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_mtf1.tdf" 80 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 469 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_mtf1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[3\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mtf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_mtf1.tdf" 102 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 469 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_mtf1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[4\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mtf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_mtf1.tdf" 124 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 469 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_mtf1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[5\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mtf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_mtf1.tdf" 146 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 469 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_mtf1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[6\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mtf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_mtf1.tdf" 168 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 469 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_mtf1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[7\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mtf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_mtf1.tdf" 190 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 469 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_mtf1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[8\] " "Synthesized away node \"bpsk:bpsk_inst\|NCO:u1\|NCO_nco_ii_0:nco_ii_0\|asj_nco_as_m_cen:ux0120\|altsyncram:altsyncram_component0\|altsyncram_mtf1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_mtf1.tdf" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/db/altsyncram_mtf1.tdf" 212 2 0 } } { "altsyncram.tdf" "" { Text "d:/altera/16.0/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/asj_nco_as_m_cen.v" 65 0 0 } } { "ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/submodules/NCO_nco_ii_0.v" 469 0 0 } } { "ip_core/NCO/NCO/synthesis/NCO.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/quartus_prj/ip_core/NCO/NCO/synthesis/NCO.v" 26 0 0 } } { "../rtl/bpsk.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/bpsk.v" 110 0 0 } } { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 46 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1646202345838 "|costas|bpsk:bpsk_inst|NCO:u1|NCO_nco_ii_0:nco_ii_0|asj_nco_as_m_cen:ux0120|altsyncram:altsyncram_component0|altsyncram_mtf1:auto_generated|ram_block1a8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1646202345838 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1646202345838 ""}
{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Analysis & Synthesis" 0 -1 1646202347130 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "dac_pd GND " "Pin \"dac_pd\" is stuck at GND" {  } { { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646202347912 "|costas|dac_pd"} { "Warning" "WMLS_MLS_STUCK_PIN" "demod_ob\[32\] GND " "Pin \"demod_ob\[32\]\" is stuck at GND" {  } { { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646202347912 "|costas|demod_ob[32]"} { "Warning" "WMLS_MLS_STUCK_PIN" "demod_ob\[33\] GND " "Pin \"demod_ob\[33\]\" is stuck at GND" {  } { { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646202347912 "|costas|demod_ob[33]"} { "Warning" "WMLS_MLS_STUCK_PIN" "demod_ob\[34\] GND " "Pin \"demod_ob\[34\]\" is stuck at GND" {  } { { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646202347912 "|costas|demod_ob[34]"} { "Warning" "WMLS_MLS_STUCK_PIN" "demod_ob\[35\] GND " "Pin \"demod_ob\[35\]\" is stuck at GND" {  } { { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646202347912 "|costas|demod_ob[35]"} { "Warning" "WMLS_MLS_STUCK_PIN" "demod_ob\[36\] GND " "Pin \"demod_ob\[36\]\" is stuck at GND" {  } { { "../rtl/costas.v" "" { Text "D:/FPGAFiRe/FPGAprojects/costasahaha/costas/rtl/costas.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1646202347912 "|costas|demod_ob[36]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1646202347912 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1646202348505 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4510 " "4510 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1646202350086 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4341 " "Implemented 4341 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1646202350144 ""} { "Info" "ICUT_CUT_TM_OPINS" "58 " "Implemented 58 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1646202350144 ""} { "Info" "ICUT_CUT_TM_LCELLS" "4084 " "Implemented 4084 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1646202350144 ""} { "Info" "ICUT_CUT_TM_RAMS" "126 " "Implemented 126 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1646202350144 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "68 " "Implemented 68 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1646202350144 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1646202350144 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 32 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5295 " "Peak virtual memory: 5295 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1646202352896 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 02 14:25:52 2022 " "Processing ended: Wed Mar 02 14:25:52 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1646202352896 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:49 " "Elapsed time: 00:00:49" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1646202352896 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1646202352896 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1646202352896 ""}
