vendor_name = ModelSim
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/WorkSpace/singlePort_ramSR/singlePort_ramSR.v
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/WorkSpace/singlePort_ramSR/Waveform.vwf
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/WorkSpace/singlePort_ramSR/db/singlePort_ramSR.cbx.xml
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/aglobal130.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, c:/altera/13.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, C:/Users/aaron/Desktop/git_verilogProjects/WorkSpace/singlePort_ramSR/db/altsyncram_6941.tdf
design_name = singlePort_ramSR
instance = comp, \we~I , we, singlePort_ramSR, 1
instance = comp, \clk~I , clk, singlePort_ramSR, 1
instance = comp, \din[0]~I , din[0], singlePort_ramSR, 1
instance = comp, \addr[0]~I , addr[0], singlePort_ramSR, 1
instance = comp, \addr[1]~I , addr[1], singlePort_ramSR, 1
instance = comp, \addr[2]~I , addr[2], singlePort_ramSR, 1
instance = comp, \addr[3]~I , addr[3], singlePort_ramSR, 1
instance = comp, \addr[4]~I , addr[4], singlePort_ramSR, 1
instance = comp, \addr[5]~I , addr[5], singlePort_ramSR, 1
instance = comp, \addr[6]~I , addr[6], singlePort_ramSR, 1
instance = comp, \addr[7]~I , addr[7], singlePort_ramSR, 1
instance = comp, \ram_rtl_0|auto_generated|ram_block1a0 , ram_rtl_0|auto_generated|ram_block1a0, singlePort_ramSR, 1
instance = comp, \dout[0]~I , dout[0], singlePort_ramSR, 1
