{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418198246835 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418198246838 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 15:57:26 2014 " "Processing started: Wed Dec 10 15:57:26 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418198246838 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418198246838 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off instructionSetOp -c instructionSetOp " "Command: quartus_map --read_settings_files=on --write_settings_files=off instructionSetOp -c instructionSetOp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418198246838 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418198247152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionsetop.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionsetop.v" { { "Info" "ISGN_ENTITY_NAME" "1 instructionSetOp " "Found entity 1: instructionSetOp" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418198247194 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418198247194 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "instructionSetOp " "Elaborating entity \"instructionSetOp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418198247219 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Aeq0 instructionSetOp.v(8) " "Output port \"Aeq0\" at instructionSetOp.v(8) has no driver" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1418198247220 "|instructionSetOp"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Apos instructionSetOp.v(7) " "Output port \"Apos\" at instructionSetOp.v(7) has no driver" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1418198247220 "|instructionSetOp"}
{ "Warning" "WSGN_SEARCH_FILE" "mux4to1_8bits.v 1 1 " "Using design file mux4to1_8bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mux4to1_8bits " "Found entity 1: Mux4to1_8bits" {  } { { "mux4to1_8bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/mux4to1_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418198247284 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418198247284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mux4to1_8bits Mux4to1_8bits:mux4to1 " "Elaborating entity \"Mux4to1_8bits\" for hierarchy \"Mux4to1_8bits:mux4to1\"" {  } { { "instructionSetOp.v" "mux4to1" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418198247286 ""}
{ "Warning" "WSGN_SEARCH_FILE" "register_8bits.v 1 1 " "Using design file register_8bits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Register_8bits " "Found entity 1: Register_8bits" {  } { { "register_8bits.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/register_8bits.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418198247336 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1418198247336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Register_8bits Register_8bits:IRRegister " "Elaborating entity \"Register_8bits\" for hierarchy \"Register_8bits:IRRegister\"" {  } { { "instructionSetOp.v" "IRRegister" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418198247337 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[0\] GND " "Pin \"outputOfRAM\[0\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|outputOfRAM[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[1\] GND " "Pin \"outputOfRAM\[1\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|outputOfRAM[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[2\] GND " "Pin \"outputOfRAM\[2\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|outputOfRAM[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[3\] GND " "Pin \"outputOfRAM\[3\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|outputOfRAM[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[4\] GND " "Pin \"outputOfRAM\[4\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|outputOfRAM[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[5\] GND " "Pin \"outputOfRAM\[5\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|outputOfRAM[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[6\] GND " "Pin \"outputOfRAM\[6\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|outputOfRAM[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "outputOfRAM\[7\] GND " "Pin \"outputOfRAM\[7\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|outputOfRAM[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[0\] GND " "Pin \"Aeq0\[0\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|Aeq0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[1\] GND " "Pin \"Aeq0\[1\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|Aeq0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[2\] GND " "Pin \"Aeq0\[2\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|Aeq0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[3\] GND " "Pin \"Aeq0\[3\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|Aeq0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[4\] GND " "Pin \"Aeq0\[4\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|Aeq0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[5\] GND " "Pin \"Aeq0\[5\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|Aeq0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[6\] GND " "Pin \"Aeq0\[6\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|Aeq0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Aeq0\[7\] GND " "Pin \"Aeq0\[7\]\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|Aeq0[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Apos GND " "Pin \"Apos\" is stuck at GND" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1418198247766 "|instructionSetOp|Apos"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1418198247766 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418198247993 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418198247993 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "6 " "Design contains 6 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "MemWr " "No output dependent on input pin \"MemWr\"" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418198248068 "|instructionSetOp|MemWr"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAMAddress\[0\] " "No output dependent on input pin \"RAMAddress\[0\]\"" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418198248068 "|instructionSetOp|RAMAddress[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAMAddress\[1\] " "No output dependent on input pin \"RAMAddress\[1\]\"" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418198248068 "|instructionSetOp|RAMAddress[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAMAddress\[2\] " "No output dependent on input pin \"RAMAddress\[2\]\"" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418198248068 "|instructionSetOp|RAMAddress[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAMAddress\[3\] " "No output dependent on input pin \"RAMAddress\[3\]\"" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418198248068 "|instructionSetOp|RAMAddress[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "RAMAddress\[4\] " "No output dependent on input pin \"RAMAddress\[4\]\"" {  } { { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418198248068 "|instructionSetOp|RAMAddress[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1418198248068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "64 " "Implemented 64 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418198248069 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418198248069 ""} { "Info" "ICUT_CUT_TM_LCELLS" "19 " "Implemented 19 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418198248069 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418198248069 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "453 " "Peak virtual memory: 453 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418198248105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 15:57:28 2014 " "Processing ended: Wed Dec 10 15:57:28 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418198248105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418198248105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418198248105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418198248105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418198249217 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418198249220 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 15:57:28 2014 " "Processing started: Wed Dec 10 15:57:28 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418198249220 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1418198249220 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off instructionSetOp -c instructionSetOp " "Command: quartus_fit --read_settings_files=off --write_settings_files=off instructionSetOp -c instructionSetOp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1418198249220 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1418198249331 ""}
{ "Info" "0" "" "Project  = instructionSetOp" {  } {  } 0 0 "Project  = instructionSetOp" 0 0 "Fitter" 0 0 1418198249332 ""}
{ "Info" "0" "" "Revision = instructionSetOp" {  } {  } 0 0 "Revision = instructionSetOp" 0 0 "Fitter" 0 0 1418198249332 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1418198249393 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "instructionSetOp EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design instructionSetOp" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1418198249461 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1418198249538 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1418198249549 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1418198249705 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1418198249705 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 98 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418198249706 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 99 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418198249706 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 100 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1418198249706 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1418198249706 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "45 45 " "No exact pin location assignment(s) for 45 pins of 45 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputOfRAM\[0\] " "Pin outputOfRAM\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outputOfRAM[0] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outputOfRAM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputOfRAM\[1\] " "Pin outputOfRAM\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outputOfRAM[1] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outputOfRAM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputOfRAM\[2\] " "Pin outputOfRAM\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outputOfRAM[2] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outputOfRAM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputOfRAM\[3\] " "Pin outputOfRAM\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outputOfRAM[3] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outputOfRAM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputOfRAM\[4\] " "Pin outputOfRAM\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outputOfRAM[4] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outputOfRAM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputOfRAM\[5\] " "Pin outputOfRAM\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outputOfRAM[5] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outputOfRAM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputOfRAM\[6\] " "Pin outputOfRAM\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outputOfRAM[6] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outputOfRAM[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outputOfRAM\[7\] " "Pin outputOfRAM\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outputOfRAM[7] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outputOfRAM[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[0\] " "Pin output_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_data[0] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[1\] " "Pin output_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_data[1] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[2\] " "Pin output_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_data[2] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[3\] " "Pin output_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_data[3] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[4\] " "Pin output_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_data[4] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[5\] " "Pin output_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_data[5] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 32 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[6\] " "Pin output_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_data[6] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 33 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "output_data\[7\] " "Pin output_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { output_data[7] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 6 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { output_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 34 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Aeq0\[0\] " "Pin Aeq0\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Aeq0[0] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Aeq0[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 37 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Aeq0\[1\] " "Pin Aeq0\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Aeq0[1] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Aeq0[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 38 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Aeq0\[2\] " "Pin Aeq0\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Aeq0[2] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Aeq0[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 39 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Aeq0\[3\] " "Pin Aeq0\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Aeq0[3] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Aeq0[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 40 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Aeq0\[4\] " "Pin Aeq0\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Aeq0[4] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Aeq0[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 41 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Aeq0\[5\] " "Pin Aeq0\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Aeq0[5] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Aeq0[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 42 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Aeq0\[6\] " "Pin Aeq0\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Aeq0[6] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Aeq0[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 43 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Aeq0\[7\] " "Pin Aeq0\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Aeq0[7] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 8 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Aeq0[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 44 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Apos " "Pin Apos not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Apos } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 7 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Apos } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 54 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MemWr " "Pin MemWr not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { MemWr } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MemWr } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 55 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMAddress\[0\] " "Pin RAMAddress\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAMAddress[0] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMAddress[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 45 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMAddress\[1\] " "Pin RAMAddress\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAMAddress[1] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMAddress[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 46 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMAddress\[2\] " "Pin RAMAddress\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAMAddress[2] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMAddress[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMAddress\[3\] " "Pin RAMAddress\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAMAddress[3] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMAddress[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RAMAddress\[4\] " "Pin RAMAddress\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { RAMAddress[4] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 9 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RAMAddress[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 49 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[0\] " "Pin input_data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_data[0] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Asel\[0\] " "Pin Asel\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Asel[0] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Asel[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 35 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Asel\[1\] " "Pin Asel\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Asel[1] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 4 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Asel[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 36 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Reset " "Pin Reset not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Reset } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Clock " "Pin Clock not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Aload " "Pin Aload not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Aload } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Aload } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 50 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "Sub " "Pin Sub not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Sub } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Sub } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 53 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[1\] " "Pin input_data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_data[1] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[2\] " "Pin input_data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_data[2] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[3\] " "Pin input_data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_data[3] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[4\] " "Pin input_data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_data[4] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[5\] " "Pin input_data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_data[5] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[6\] " "Pin input_data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_data[6] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "input_data\[7\] " "Pin input_data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { input_data[7] } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 5 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { input_data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1418198249730 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1418198249730 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "instructionSetOp.sdc " "Synopsys Design Constraints File file not found: 'instructionSetOp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1418198249872 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1418198249872 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1418198249873 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node Clock (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1418198249878 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { Clock } } } { "instructionSetOp.v" "" { Text "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/instructionSetOp.v" 3 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { Clock } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1418198249878 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1418198249915 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418198249915 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1418198249915 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418198249916 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1418198249916 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1418198249916 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1418198249916 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1418198249917 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1418198249917 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1418198249917 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1418198249917 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "44 unused 3.3V 19 25 0 " "Number of I/O pins in group: 44 (unused VREF, 3.3V VCCIO, 19 input, 25 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1418198249918 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1418198249918 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1418198249918 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 3 16 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 3 total pin(s) used --  16 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418198249919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418198249919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418198249919 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1418198249919 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1418198249919 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1418198249919 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418198249930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1418198250252 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418198250282 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1418198250289 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1418198250418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418198250418 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1418198250463 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X14_Y0 X28_Y14 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14" {  } { { "loc" "" { Generic "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X14_Y0 to location X28_Y14"} 14 0 15 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1418198250745 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1418198250745 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418198250783 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1418198250785 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1418198250785 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.14 " "Total time spent on timing analysis during the Fitter is 0.14 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1418198250788 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418198250790 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "25 " "Found 25 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputOfRAM\[0\] 0 " "Pin \"outputOfRAM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputOfRAM\[1\] 0 " "Pin \"outputOfRAM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputOfRAM\[2\] 0 " "Pin \"outputOfRAM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputOfRAM\[3\] 0 " "Pin \"outputOfRAM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputOfRAM\[4\] 0 " "Pin \"outputOfRAM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputOfRAM\[5\] 0 " "Pin \"outputOfRAM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputOfRAM\[6\] 0 " "Pin \"outputOfRAM\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "outputOfRAM\[7\] 0 " "Pin \"outputOfRAM\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[0\] 0 " "Pin \"output_data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[1\] 0 " "Pin \"output_data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[2\] 0 " "Pin \"output_data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[3\] 0 " "Pin \"output_data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[4\] 0 " "Pin \"output_data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[5\] 0 " "Pin \"output_data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[6\] 0 " "Pin \"output_data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "output_data\[7\] 0 " "Pin \"output_data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Aeq0\[0\] 0 " "Pin \"Aeq0\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Aeq0\[1\] 0 " "Pin \"Aeq0\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Aeq0\[2\] 0 " "Pin \"Aeq0\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Aeq0\[3\] 0 " "Pin \"Aeq0\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Aeq0\[4\] 0 " "Pin \"Aeq0\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Aeq0\[5\] 0 " "Pin \"Aeq0\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Aeq0\[6\] 0 " "Pin \"Aeq0\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Aeq0\[7\] 0 " "Pin \"Aeq0\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Apos 0 " "Pin \"Apos\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1418198250791 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1418198250791 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418198250823 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1418198250829 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1418198250860 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1418198250968 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1418198250993 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Yan Yin/ASICandFPGAProject/instructionSetOp/output_files/instructionSetOp.fit.smsg " "Generated suppressed messages file E:/Yan Yin/ASICandFPGAProject/instructionSetOp/output_files/instructionSetOp.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1418198251055 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "590 " "Peak virtual memory: 590 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418198251226 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 15:57:31 2014 " "Processing ended: Wed Dec 10 15:57:31 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418198251226 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418198251226 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418198251226 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1418198251226 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1418198252167 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418198252170 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 15:57:32 2014 " "Processing started: Wed Dec 10 15:57:32 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418198252170 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1418198252170 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off instructionSetOp -c instructionSetOp " "Command: quartus_asm --read_settings_files=off --write_settings_files=off instructionSetOp -c instructionSetOp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1418198252170 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1418198252587 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1418198252605 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "410 " "Peak virtual memory: 410 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418198252872 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 15:57:32 2014 " "Processing ended: Wed Dec 10 15:57:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418198252872 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418198252872 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418198252872 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1418198252872 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1418198253441 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1418198253899 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418198253901 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 10 15:57:33 2014 " "Processing started: Wed Dec 10 15:57:33 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418198253901 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418198253901 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta instructionSetOp -c instructionSetOp " "Command: quartus_sta instructionSetOp -c instructionSetOp" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418198253902 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1418198254017 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418198254135 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "instructionSetOp.sdc " "Synopsys Design Constraints File file not found: 'instructionSetOp.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1418198254256 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1418198254256 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name Clock Clock " "create_clock -period 1.000 -name Clock Clock" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254257 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254257 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1418198254258 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1418198254280 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1418198254291 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.465 " "Worst-case setup slack is -1.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.465        -8.431 Clock  " "   -1.465        -8.431 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418198254300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.067 " "Worst-case hold slack is 1.067" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254311 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.067         0.000 Clock  " "    1.067         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254311 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418198254311 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418198254320 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418198254330 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254341 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 Clock  " "   -1.380        -9.380 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254341 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418198254341 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1418198254392 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1418198254393 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1418198254401 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.107 " "Worst-case setup slack is -0.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254411 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.107        -0.163 Clock  " "   -0.107        -0.163 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254411 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418198254411 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.467 " "Worst-case hold slack is 0.467" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254422 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.467         0.000 Clock  " "    0.467         0.000 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254422 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418198254422 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418198254432 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1418198254443 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -1.380 " "Worst-case minimum pulse width slack is -1.380" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254455 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.380        -9.380 Clock  " "   -1.380        -9.380 Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1418198254455 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1418198254455 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1418198254502 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418198254540 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1418198254540 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "392 " "Peak virtual memory: 392 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418198254650 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 10 15:57:34 2014 " "Processing ended: Wed Dec 10 15:57:34 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418198254650 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418198254650 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418198254650 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418198254650 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 40 s " "Quartus II Full Compilation was successful. 0 errors, 40 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418198255289 ""}
