--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml MIPS_uC.twx MIPS_uC.ncd -o MIPS_uC.twr MIPS_uC.pcf

Design file:              MIPS_uC.ncd
Physical constraint file: MIPS_uC.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
port_io<0>  |    5.400(R)|      SLOW  |   -3.252(R)|      FAST  |sys_clk           |   0.000|
port_io<1>  |    6.186(R)|      SLOW  |   -3.848(R)|      FAST  |sys_clk           |   0.000|
port_io<2>  |    4.876(R)|      SLOW  |   -3.033(R)|      FAST  |sys_clk           |   0.000|
port_io<3>  |    4.000(R)|      SLOW  |   -2.550(R)|      FAST  |sys_clk           |   0.000|
port_io<4>  |    2.111(R)|      SLOW  |   -1.279(R)|      FAST  |sys_clk           |   0.000|
port_io<5>  |    2.874(R)|      SLOW  |   -1.820(R)|      FAST  |sys_clk           |   0.000|
port_io<6>  |    2.954(R)|      SLOW  |   -1.881(R)|      FAST  |sys_clk           |   0.000|
port_io<7>  |    2.773(R)|      SLOW  |   -1.690(R)|      FAST  |sys_clk           |   0.000|
port_io<8>  |    2.968(R)|      SLOW  |   -1.785(R)|      FAST  |sys_clk           |   0.000|
port_io<9>  |    3.052(R)|      SLOW  |   -1.916(R)|      FAST  |sys_clk           |   0.000|
port_io<10> |    4.057(R)|      SLOW  |   -2.579(R)|      FAST  |sys_clk           |   0.000|
port_io<11> |    3.084(R)|      SLOW  |   -1.946(R)|      FAST  |sys_clk           |   0.000|
port_io<12> |    3.612(R)|      SLOW  |   -2.309(R)|      FAST  |sys_clk           |   0.000|
port_io<13> |    2.572(R)|      SLOW  |   -1.601(R)|      FAST  |sys_clk           |   0.000|
port_io<14> |    2.047(R)|      SLOW  |   -1.252(R)|      FAST  |sys_clk           |   0.000|
port_io<15> |    3.451(R)|      SLOW  |   -2.136(R)|      FAST  |sys_clk           |   0.000|
port_io<16> |    3.648(R)|      SLOW  |   -2.288(R)|      FAST  |sys_clk           |   0.000|
port_io<17> |    2.988(R)|      SLOW  |   -1.893(R)|      FAST  |sys_clk           |   0.000|
port_io<18> |    3.110(R)|      SLOW  |   -1.954(R)|      FAST  |sys_clk           |   0.000|
port_io<19> |    3.169(R)|      SLOW  |   -1.960(R)|      FAST  |sys_clk           |   0.000|
port_io<20> |    2.938(R)|      SLOW  |   -1.842(R)|      FAST  |sys_clk           |   0.000|
port_io<21> |    3.679(R)|      SLOW  |   -2.227(R)|      FAST  |sys_clk           |   0.000|
port_io<22> |    3.089(R)|      SLOW  |   -1.929(R)|      FAST  |sys_clk           |   0.000|
port_io<23> |    3.338(R)|      SLOW  |   -2.055(R)|      FAST  |sys_clk           |   0.000|
port_io<24> |    2.970(R)|      SLOW  |   -1.749(R)|      FAST  |sys_clk           |   0.000|
port_io<25> |    2.956(R)|      SLOW  |   -1.734(R)|      FAST  |sys_clk           |   0.000|
port_io<26> |    2.647(R)|      SLOW  |   -1.552(R)|      FAST  |sys_clk           |   0.000|
port_io<27> |    2.293(R)|      SLOW  |   -1.332(R)|      FAST  |sys_clk           |   0.000|
port_io<28> |    1.580(R)|      SLOW  |   -0.882(R)|      FAST  |sys_clk           |   0.000|
port_io<29> |    3.242(R)|      SLOW  |   -1.917(R)|      FAST  |sys_clk           |   0.000|
port_io<30> |    2.926(R)|      SLOW  |   -1.748(R)|      FAST  |sys_clk           |   0.000|
port_io<31> |    2.194(R)|      SLOW  |   -1.284(R)|      FAST  |sys_clk           |   0.000|
rst         |    1.963(R)|      SLOW  |   -1.136(R)|      FAST  |sys_clk           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
port_io<0>  |         9.958(R)|      SLOW  |         5.197(R)|      FAST  |sys_clk           |   0.000|
port_io<1>  |         9.854(R)|      SLOW  |         5.586(R)|      FAST  |sys_clk           |   0.000|
port_io<2>  |         9.531(R)|      SLOW  |         5.071(R)|      FAST  |sys_clk           |   0.000|
port_io<3>  |         8.449(R)|      SLOW  |         4.658(R)|      FAST  |sys_clk           |   0.000|
port_io<4>  |         8.333(R)|      SLOW  |         3.611(R)|      FAST  |sys_clk           |   0.000|
port_io<5>  |         7.641(R)|      SLOW  |         3.769(R)|      FAST  |sys_clk           |   0.000|
port_io<6>  |         7.657(R)|      SLOW  |         3.996(R)|      FAST  |sys_clk           |   0.000|
port_io<7>  |         8.171(R)|      SLOW  |         3.642(R)|      FAST  |sys_clk           |   0.000|
port_io<8>  |         8.506(R)|      SLOW  |         4.028(R)|      FAST  |sys_clk           |   0.000|
port_io<9>  |         8.412(R)|      SLOW  |         3.913(R)|      FAST  |sys_clk           |   0.000|
port_io<10> |         8.164(R)|      SLOW  |         4.744(R)|      FAST  |sys_clk           |   0.000|
port_io<11> |         8.484(R)|      SLOW  |         3.977(R)|      FAST  |sys_clk           |   0.000|
port_io<12> |         7.302(R)|      SLOW  |         4.091(R)|      FAST  |sys_clk           |   0.000|
port_io<13> |         7.106(R)|      SLOW  |         3.935(R)|      FAST  |sys_clk           |   0.000|
port_io<14> |         7.368(R)|      SLOW  |         3.545(R)|      FAST  |sys_clk           |   0.000|
port_io<15> |         8.204(R)|      SLOW  |         4.522(R)|      FAST  |sys_clk           |   0.000|
port_io<16> |         7.844(R)|      SLOW  |         4.414(R)|      FAST  |sys_clk           |   0.000|
port_io<17> |         8.402(R)|      SLOW  |         4.175(R)|      FAST  |sys_clk           |   0.000|
port_io<18> |         8.112(R)|      SLOW  |         4.214(R)|      FAST  |sys_clk           |   0.000|
port_io<19> |         7.746(R)|      SLOW  |         4.194(R)|      FAST  |sys_clk           |   0.000|
port_io<20> |         8.515(R)|      SLOW  |         4.043(R)|      FAST  |sys_clk           |   0.000|
port_io<21> |         7.699(R)|      SLOW  |         4.203(R)|      FAST  |sys_clk           |   0.000|
port_io<22> |         7.562(R)|      SLOW  |         4.157(R)|      FAST  |sys_clk           |   0.000|
port_io<23> |         6.916(R)|      SLOW  |         3.802(R)|      FAST  |sys_clk           |   0.000|
port_io<24> |         7.749(R)|      SLOW  |         3.580(R)|      FAST  |sys_clk           |   0.000|
port_io<25> |         6.780(R)|      SLOW  |         3.599(R)|      FAST  |sys_clk           |   0.000|
port_io<26> |         6.774(R)|      SLOW  |         3.646(R)|      FAST  |sys_clk           |   0.000|
port_io<27> |         7.138(R)|      SLOW  |         3.441(R)|      FAST  |sys_clk           |   0.000|
port_io<28> |         7.233(R)|      SLOW  |         3.157(R)|      FAST  |sys_clk           |   0.000|
port_io<29> |         7.567(R)|      SLOW  |         3.843(R)|      FAST  |sys_clk           |   0.000|
port_io<30> |         7.588(R)|      SLOW  |         3.934(R)|      FAST  |sys_clk           |   0.000|
port_io<31> |         7.684(R)|      SLOW  |         3.404(R)|      FAST  |sys_clk           |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   32.503|   16.053|   24.516|   13.486|
---------------+---------+---------+---------+---------+


Analysis completed Tue May 20 09:28:51 2025 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 430 MB



