# riscv-rv32i-single-cycle-cpu
Single-cycle RISC-V RV32I CPU implemented in SystemVerilog with instruction fetch, decode, register file, and ALU.
