

================================================================
== Vitis HLS Report for 'fiat_25519_carry_square_Pipeline_ARRAY_1_READ'
================================================================
* Date:           Fri May 10 12:47:37 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        D3
* Solution:       comb_35 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu9eg-ffvb1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.300 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       12|       12|  0.120 us|  0.120 us|   12|   12|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name   |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ARRAY_1_READ  |       10|       10|         2|          1|          1|    10|       yes|
        +----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      71|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      81|    -|
|Register         |        -|     -|     343|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|     343|     152|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1824|  2520|  548160|  274080|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln17_1_fu_267_p2       |         +|   0|  0|  15|           8|           5|
    |add_ln17_2_fu_287_p2       |         +|   0|  0|  12|           4|           1|
    |add_ln17_fu_258_p2         |         +|   0|  0|  12|           4|           1|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln17_1_fu_293_p2      |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln17_fu_252_p2        |      icmp|   0|  0|  12|           4|           4|
    |select_ln17_fu_299_p3      |    select|   0|  0|   4|           1|           4|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0|  71|          27|          20|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1           |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_3              |   9|          2|    4|          8|
    |ap_sig_allocacmp_phi_mul21_load   |   9|          2|    8|         16|
    |ap_sig_allocacmp_phi_urem23_load  |   9|          2|    4|          8|
    |i_fu_96                           |   9|          2|    4|          8|
    |mem_blk_n_R                       |   9|          2|    1|          2|
    |phi_mul21_fu_92                   |   9|          2|    8|         16|
    |phi_urem23_fu_88                  |   9|          2|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  81|         18|   35|         70|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |arg1_r_0_10_fu_136       |  32|   0|   32|          0|
    |arg1_r_0_1_fu_100        |  32|   0|   32|          0|
    |arg1_r_0_2_fu_104        |  32|   0|   32|          0|
    |arg1_r_0_3_fu_108        |  32|   0|   32|          0|
    |arg1_r_0_4_fu_112        |  32|   0|   32|          0|
    |arg1_r_0_5_fu_116        |  32|   0|   32|          0|
    |arg1_r_0_6_fu_120        |  32|   0|   32|          0|
    |arg1_r_0_7_fu_124        |  32|   0|   32|          0|
    |arg1_r_0_8_fu_128        |  32|   0|   32|          0|
    |arg1_r_0_9_fu_132        |  32|   0|   32|          0|
    |i_fu_96                  |   4|   0|    4|          0|
    |phi_mul21_fu_92          |   8|   0|    8|          0|
    |phi_urem23_fu_88         |   4|   0|    4|          0|
    |trunc_ln17_reg_501       |   2|   0|    2|          0|
    |trunc_ln1_reg_505        |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    | 343|   0|  343|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |                 Source Object                 |    C Type    |
+----------------------------+-----+-----+------------+-----------------------------------------------+--------------+
|ap_clk                      |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_rst                      |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_start                    |   in|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_done                     |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_idle                     |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|ap_ready                    |  out|    1|  ap_ctrl_hs|  fiat_25519_carry_square_Pipeline_ARRAY_1_READ|  return value|
|m_axi_mem_AWVALID           |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWREADY           |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWADDR            |  out|   64|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWID              |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWLEN             |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWSIZE            |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWBURST           |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWLOCK            |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWCACHE           |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWPROT            |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWQOS             |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWREGION          |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_AWUSER            |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WVALID            |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WREADY            |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WDATA             |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_WSTRB             |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_WLAST             |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WID               |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_WUSER             |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARVALID           |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARREADY           |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARADDR            |  out|   64|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARID              |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARLEN             |  out|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARSIZE            |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARBURST           |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARLOCK            |  out|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARCACHE           |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARPROT            |  out|    3|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARQOS             |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARREGION          |  out|    4|       m_axi|                                            mem|       pointer|
|m_axi_mem_ARUSER            |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RVALID            |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RREADY            |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RDATA             |   in|   32|       m_axi|                                            mem|       pointer|
|m_axi_mem_RLAST             |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RID               |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RFIFONUM          |   in|    9|       m_axi|                                            mem|       pointer|
|m_axi_mem_RUSER             |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_RRESP             |   in|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_BVALID            |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BREADY            |  out|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BRESP             |   in|    2|       m_axi|                                            mem|       pointer|
|m_axi_mem_BID               |   in|    1|       m_axi|                                            mem|       pointer|
|m_axi_mem_BUSER             |   in|    1|       m_axi|                                            mem|       pointer|
|sext_ln17                   |   in|   62|     ap_none|                                      sext_ln17|        scalar|
|arg1_r_2_2_0252_out         |  out|   32|      ap_vld|                            arg1_r_2_2_0252_out|       pointer|
|arg1_r_2_2_0252_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_2_2_0252_out|       pointer|
|arg1_r_2_1_0251_out         |  out|   32|      ap_vld|                            arg1_r_2_1_0251_out|       pointer|
|arg1_r_2_1_0251_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_2_1_0251_out|       pointer|
|arg1_r_2_0_0250_out         |  out|   32|      ap_vld|                            arg1_r_2_0_0250_out|       pointer|
|arg1_r_2_0_0250_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_2_0_0250_out|       pointer|
|arg1_r_1_2_0249_out         |  out|   32|      ap_vld|                            arg1_r_1_2_0249_out|       pointer|
|arg1_r_1_2_0249_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_1_2_0249_out|       pointer|
|arg1_r_1_1_0248_out         |  out|   32|      ap_vld|                            arg1_r_1_1_0248_out|       pointer|
|arg1_r_1_1_0248_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_1_1_0248_out|       pointer|
|arg1_r_1_0_0247_out         |  out|   32|      ap_vld|                            arg1_r_1_0_0247_out|       pointer|
|arg1_r_1_0_0247_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_1_0_0247_out|       pointer|
|arg1_r_3_0246_out           |  out|   32|      ap_vld|                              arg1_r_3_0246_out|       pointer|
|arg1_r_3_0246_out_ap_vld    |  out|    1|      ap_vld|                              arg1_r_3_0246_out|       pointer|
|arg1_r_229_0245_out         |  out|   32|      ap_vld|                            arg1_r_229_0245_out|       pointer|
|arg1_r_229_0245_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_229_0245_out|       pointer|
|arg1_r_128_0244_out         |  out|   32|      ap_vld|                            arg1_r_128_0244_out|       pointer|
|arg1_r_128_0244_out_ap_vld  |  out|    1|      ap_vld|                            arg1_r_128_0244_out|       pointer|
|arg1_r_0_0243_out           |  out|   32|      ap_vld|                              arg1_r_0_0243_out|       pointer|
|arg1_r_0_0243_out_ap_vld    |  out|    1|      ap_vld|                              arg1_r_0_0243_out|       pointer|
+----------------------------+-----+-----+------------+-----------------------------------------------+--------------+

