# name must be valid verilog module name set in scan_wrapper.v
project_urls = [
            'https://github.com/mattvenn/wokwi-verilog-gds-test',
            'https://github.com/mattvenn/animation_tinytapeout_demo',
            'https://github.com/mattvenn/wokwi_inverters',
    ]
