<?xml version="1.0" encoding="UTF-8"?>
<patent-document ucid="EP-2683082-A2" country="EP" doc-number="2683082" kind="A2" date="20140108" family-id="47177858" file-reference-id="317508" date-produced="20180822" status="corrected" lang="EN"><bibliographic-data><publication-reference fvid="146585167" ucid="EP-2683082-A2"><document-id><country>EP</country><doc-number>2683082</doc-number><kind>A2</kind><date>20140108</date><lang>EN</lang></document-id></publication-reference><application-reference ucid="EP-12275150-A" is-representative="YES"><document-id mxw-id="PAPP154847359" load-source="docdb" format="epo"><country>EP</country><doc-number>12275150</doc-number><kind>A</kind><date>20120926</date><lang>EN</lang></document-id><document-id mxw-id="PAPP168045706" load-source="docdb" format="original"><country>EP</country><doc-number>12275150.6</doc-number><date>20120926</date></document-id></application-reference><priority-claims><priority-claim mxw-id="PPC140555101" ucid="KR-20120071844-A" load-source="docdb"><document-id format="epo"><country>KR</country><doc-number>20120071844</doc-number><kind>A</kind><date>20120702</date></document-id></priority-claim></priority-claims><technical-data><classifications-ipcr><classification-ipcr mxw-id="PCL2083079492" load-source="docdb">H03K  17/687       20060101AFI20140602BHEP        </classification-ipcr></classifications-ipcr><classifications-cpc><classification-cpc mxw-id="PCL-2068544633" load-source="docdb" scheme="CPC">H01L2924/00014     20130101 LA20150424BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2073180899" load-source="docdb" scheme="CPC">H03K2217/0063      20130101 LA20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2073184191" load-source="docdb" scheme="CPC">H01L2224/48091     20130101 LA20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2073184856" load-source="docdb" scheme="CPC">H01L2924/1305      20130101 LA20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2073185309" load-source="docdb" scheme="CPC">H01L2224/49175     20130101 LA20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2073186087" load-source="docdb" scheme="CPC">H03K2217/0081      20130101 LA20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2073187127" load-source="docdb" scheme="CPC">H03K  17/6871      20130101 FI20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2073187185" load-source="docdb" scheme="CPC">H01L2224/48137     20130101 LA20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2073187598" load-source="docdb" scheme="CPC">H01L2924/13055     20130101 LA20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2073189035" load-source="docdb" scheme="CPC">H03K2217/0072      20130101 LA20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2073189217" load-source="docdb" scheme="CPC">H01L2224/48247     20130101 LA20150416BHEP        </classification-cpc><classification-cpc mxw-id="PCL-2073189905" load-source="docdb" scheme="CPC">H01L2224/49171     20130101 LA20150416BHEP        </classification-cpc></classifications-cpc><invention-title mxw-id="PT132360134" lang="DE" load-source="patent-office">Gate-Treiberschaltung zur induktiven Belastung, Umrichtermodul und Umrichtervorrichtung damit</invention-title><invention-title mxw-id="PT132360135" lang="EN" load-source="patent-office">Gate driver circuit for inductive load, inverter module, and inverter apparatus having the same</invention-title><invention-title mxw-id="PT132360136" lang="FR" load-source="patent-office">Circuit de commande de grille pour charge inductive, module onduleur et appareil onduleur équipé de celui-ci</invention-title><citations><patent-citations><patcit mxw-id="PCIT242943171" load-source="docdb" ucid="KR-20050101725-A"><document-id format="epo"><country>KR</country><doc-number>20050101725</doc-number><kind>A</kind><date>20051025</date></document-id><sources><source name="APP" created-by-npl="N"/></sources></patcit></patent-citations></citations></technical-data><parties><applicants><applicant mxw-id="PPAR919536894" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>SAMSUNG ELECTRO MECH</last-name><address><country>KR</country></address></addressbook></applicant><applicant mxw-id="PPAR919520990" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>SAMSUNG ELECTRO-MECHANICS CO., LTD</last-name></addressbook></applicant><applicant mxw-id="PPAR919011023" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Samsung Electro-Mechanics Co., Ltd</last-name><iid>100826505</iid><address><street>314 Maetan3-Dong, Yeongtong-Gu</street><city>Suwon, Gyunggi-do</city><country>KR</country></address></addressbook></applicant></applicants><inventors><inventor mxw-id="PPAR919525726" load-source="docdb" sequence="1" format="epo"><addressbook><last-name>LEE JUN HO</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919530293" load-source="docdb" sequence="1" format="intermediate"><addressbook><last-name>LEE, JUN HO</last-name></addressbook></inventor><inventor mxw-id="PPAR919005605" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>LEE, JUN HO</last-name><address><street>Samsung Electro-Mechanics Co., Ltd. 314 Maetan 3-dong Yeongtong-gu Suwon</street><city>Gyunggi-Do</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919517339" load-source="docdb" sequence="2" format="epo"><addressbook><last-name>SUH BUM SEOK</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919531804" load-source="docdb" sequence="2" format="intermediate"><addressbook><last-name>SUH, BUM SEOK</last-name></addressbook></inventor><inventor mxw-id="PPAR919009716" load-source="patent-office" sequence="2" format="original"><addressbook><last-name>SUH, BUM SEOK</last-name><address><street>Samsung Electro-Mechanics Co., Ltd. 314 Maetan 3-dong Yeongtong-gu Suwon</street><city>Gyunggi-Do</city><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919510639" load-source="docdb" sequence="3" format="epo"><addressbook><last-name>UM KEE JU</last-name><address><country>KR</country></address></addressbook></inventor><inventor mxw-id="PPAR919538862" load-source="docdb" sequence="3" format="intermediate"><addressbook><last-name>UM, KEE JU</last-name></addressbook></inventor><inventor mxw-id="PPAR919017453" load-source="patent-office" sequence="3" format="original"><addressbook><last-name>UM, KEE JU</last-name><address><street>Samsung Electro-Mechanics Co., Ltd. 314 Maetan 3-dong Yeongtong-gu Suwon</street><city>Gyunggi-Do</city><country>KR</country></address></addressbook></inventor></inventors><agents><agent mxw-id="PPAR919007661" load-source="patent-office" sequence="1" format="original"><addressbook><last-name>Potter Clarkson LLP</last-name><iid>101340609</iid><address><street>The Belgrave Centre Talbot Street</street><city>Nottingham NG1 5GG</city><country>GB</country></address></addressbook></agent></agents></parties><international-convention-data><designated-states><ep-contracting-states><country mxw-id="DS549817239" load-source="docdb">AL</country><country mxw-id="DS549815406" load-source="docdb">AT</country><country mxw-id="DS549817241" load-source="docdb">BE</country><country mxw-id="DS549819391" load-source="docdb">BG</country><country mxw-id="DS549908798" load-source="docdb">CH</country><country mxw-id="DS549816790" load-source="docdb">CY</country><country mxw-id="DS549815407" load-source="docdb">CZ</country><country mxw-id="DS549817254" load-source="docdb">DE</country><country mxw-id="DS549816791" load-source="docdb">DK</country><country mxw-id="DS549816792" load-source="docdb">EE</country><country mxw-id="DS549743297" load-source="docdb">ES</country><country mxw-id="DS549819392" load-source="docdb">FI</country><country mxw-id="DS549745482" load-source="docdb">FR</country><country mxw-id="DS549817255" load-source="docdb">GB</country><country mxw-id="DS549816793" load-source="docdb">GR</country><country mxw-id="DS549817256" load-source="docdb">HR</country><country mxw-id="DS549815408" load-source="docdb">HU</country><country mxw-id="DS549908799" load-source="docdb">IE</country><country mxw-id="DS549816798" load-source="docdb">IS</country><country mxw-id="DS549745483" load-source="docdb">IT</country><country mxw-id="DS549816799" load-source="docdb">LI</country><country mxw-id="DS549819393" load-source="docdb">LT</country><country mxw-id="DS549745546" load-source="docdb">LU</country><country mxw-id="DS549819398" load-source="docdb">LV</country><country mxw-id="DS549819399" load-source="docdb">MC</country><country mxw-id="DS549745547" load-source="docdb">MK</country><country mxw-id="DS549745548" load-source="docdb">MT</country><country mxw-id="DS549743298" load-source="docdb">NL</country><country mxw-id="DS549745484" load-source="docdb">NO</country><country mxw-id="DS549745553" load-source="docdb">PL</country><country mxw-id="DS549908800" load-source="docdb">PT</country><country mxw-id="DS549743299" load-source="docdb">RO</country><country mxw-id="DS549908801" load-source="docdb">RS</country><country mxw-id="DS549745554" load-source="docdb">SE</country><country mxw-id="DS549817257" load-source="docdb">SI</country><country mxw-id="DS549745493" load-source="docdb">SK</country><country mxw-id="DS549745555" load-source="docdb">SM</country><country mxw-id="DS549816800" load-source="docdb">TR</country></ep-contracting-states><ep-extended-states><ep-extended-state-data><country>BA</country></ep-extended-state-data><ep-extended-state-data><country>ME</country></ep-extended-state-data></ep-extended-states></designated-states></international-convention-data></bibliographic-data><abstract mxw-id="PA128673339" lang="EN" load-source="patent-office"><p id="pa01" num="0001">A gate driver circuit (100) applicable to an inductive load, an inverter module, and an inverter apparatus are provided. The gate driver circuit (100) includes a high side driver (110) having a first output side (OTS1) and a first control side (CTS1) and generating a high side gate signal (SG1); and a low side driver (120) generating a low side gate signal (SG20), wherein the high side driver includes a first VS pad (VS1) formed on the first output side; a first output pad (HO1) formed on the first output side, a first VB pad (VB1) formed on the first control side; and a second VS pad (VS2) formed to be adjacent to the first VB pad on the first control side and electrically connected to the first VS pad; and a first circuit unit (INV10) connected to the plurality of pads to provide the high side gate signal (SG1) through the first output pad.
<img id="iaf01" file="imgaf001.tif" wi="80" he="95" img-content="drawing" img-format="tif"/></p></abstract><abstract mxw-id="PA128737490" lang="EN" source="EPO" load-source="docdb"><p>A gate driver circuit (100) applicable to an inductive load, an inverter module, and an inverter apparatus are provided. The gate driver circuit (100) includes a high side driver (110) having a first output side (OTS1) and a first control side (CTS1) and generating a high side gate signal (SG1); and a low side driver (120) generating a low side gate signal (SG20), wherein the high side driver includes a first VS pad (VS1) formed on the first output side; a first output pad (HO1) formed on the first output side, a first VB pad (VB1) formed on the first control side; and a second VS pad (VS2) formed to be adjacent to the first VB pad on the first control side and electrically connected to the first VS pad; and a first circuit unit (INV10) connected to the plurality of pads to provide the high side gate signal (SG1) through the first output pad.</p></abstract><description mxw-id="PDES63959327" lang="EN" load-source="patent-office"><!-- EPO <DP n="1"> --><heading id="h0001"><b>CROSS-REFERENCE TO RELATED APPLICATIONS</b></heading><p id="p0001" num="0001">This application claims the priority of Korean Patent Application No. <patcit id="pcit0001" dnum="KR1020120071844"><text>10-2012-0071844 filed on July 02, 2012</text></patcit>, in the Korean Intellectual Property Office, the disclosure of which is incorporated herein by reference.</p><heading id="h0002"><b>BACKGROUND OF THE INVENTION</b></heading><heading id="h0003"><b>Field of the Invention</b></heading><p id="p0002" num="0002">The present invention relates to a gate driver circuit applicable to an inductive load such as a motor, or the like, an inverter module, and an inverter apparatus.</p><heading id="h0004"><b>Description of the Related Art</b></heading><p id="p0003" num="0003">In general, in order to supply a driving signal to an inductive load used in an electric product such as an electric vehicle, or the like, an inverter converting a DC voltage into an AC voltage may be used, and in order to drive the inverter, a gate driver generating a gate signal is required. Here, the inductive load may include a motor, a heating coil, and the like.</p><p id="p0004" num="0004">In general, an inverter includes a high side switch and a low side switch to generate an AC voltage. The high<!-- EPO <DP n="2"> --> side switch and the low side switch are complementarily switched in each phase, and an insulated gate bipolar transistor (IGBT) element may be used as the high side switch and the low side switch.</p><p id="p0005" num="0005">The gate driver includes a high side driver IC (e.g., high voltage integrated circuit (HVIC)) for driving the high side switch and a low side driver IC (e.g., low voltage integrated circuit (LVIC)) for driving the low side switch.</p><p id="p0006" num="0006">The inverter and the gate driver may be configured as an IC, respectively, and manufactured as a single inverter module, and a pad of the gate driver and a pad of the inverter may be connected through a wire or a lead frame. Such an inverter module may be mounted on a printed circuit board (PCB) to form a PCB board assembly (PBA).</p><p id="p0007" num="0007">When a PBA is designed by using an inverter power module (hereinafter referred to as an "inverter module'), the following matters should be taken into consideration. First, in order to drive a high side IGBT operable at a high voltage, a potential difference greater than an emitter terminal by an amount equal to a turn-on voltage should be made between a gate terminal and the emitter terminal of the high side IGBT. Also, when a low voltage (e.g., 0V) is applied to the emitter terminal (connected to a VS terminal), a turn-on voltage may be applied to the<!-- EPO <DP n="3"> --> gate terminal (connected to an H0 terminal and a VB terminal), but when a high voltage (e.g., 300V) is applied to the emitter terminal, a voltage (e.g., 300V+ turn-on voltage) higher than the high voltage by an amount equal to the turn-on voltage should be applied. To this end, a bootstrap capacitor is required between the VB terminal and the VS terminal of the high side driver IC (i.e., HVIC).</p><p id="p0008" num="0008">Here, however, the VB terminal and the VS terminal are formed on the opposing sides, so in order to connect the bootstrap between the two terminals, a line connected to the VB terminal is required to be formed up to the VB terminal formed on the opposite side to connect the bootstrap capacitor, complicating a PCB design and increasing the size of the PCB.</p><p id="p0009" num="0009">Thus, a lead frame of the inverter module or a pattern on a substrate are lengthened and complicated, and since a space between the substrate and the board is increased, the design of the substrate is complicated, and due to the complicated lead frame and pattern, noise is highly likely to be introduced.</p><p id="p0010" num="0010">Patent document 1, the Prior art document below, relates to an inverter driving apparatus for controlling a behavior of a brushless DC (BLDC) motor applied to an electric vehicle using a 42V power system. However, this document does not disclose technical matters regarding an<!-- EPO <DP n="4"> --> addition of a VS pad in designing a high side driver (i.e., an HVIC) aimed at simply manufacturing a PCB or technical matters regarding positions in which an added VS pad and VB pad are formed.</p><heading id="h0005">[Prior art document]</heading><p id="p0011" num="0011">(Patent document 1) Korean Patent Laid Open Publication No. <patcit id="pcit0002" dnum="KR1020050101725"><text>10-2005-0101725</text></patcit></p><heading id="h0006"><b>SUMMARY OF THE INVENTION</b></heading><p id="p0012" num="0012">An aspect of the present invention provides a gate driver circuit including a high side driver (e.g., a high voltage integrated circuit (HVIC)) designed to add a VS pad such that the VS pad is adjacent to a VB pad, an inverter module in which a VS pin is additionally formed in a position adjacent to a VB pin, thereby facilitating and simplifying a design of a printed circuit board (PCB) on which the inverter module is mounted and reducing a size of the PCB, and an inverter apparatus including the same.</p><p id="p0013" num="0013">According to a first aspect of the present invention, there is provided a gate driver circuit including: a high side driver having a first output side including a certain amount of a plurality of pads formed therein and a first control side positioned on the side opposite to the first output side and including the remainder of the plurality of pads formed therein, and<!-- EPO <DP n="5"> --> generating a high side gate signal; and a low side driver generating a low side gate signal by interworking with the high side driver, wherein the high side driver includes a first VS pad formed on the first output side; a first output pad formed on the first output side; a first VB pad formed on the first control side; and a second VB pad formed to be adjacent to the first VB pad on the first control side and electrically connected to the first VS pad; and a first circuit unit connected to the plurality of pads including the first VB pad, the first output pad, the first VS pad, and the second VS pad, and providing the high side gate signal through the first output pad.</p><p id="p0014" num="0014">According to a second aspect of the present invention, there is provided an inverter module including: a gate driver circuit including a high side driver having a first output side including a certain amount of a plurality of pads formed therein and a first control side positioned on the side opposite to the first output side and including the remainder of the plurality of pads formed therein, and generating a high side gate signal, and a low side driver generating a low side gate signal by interworking with the high side driver; and an inverter including a high side switch circuit driven by the high side gate signal and a low side switch circuit driven by the low side gate signal, wherein the high side driver includes a first VS pad formed<!-- EPO <DP n="6"> --> on the first output side; a first output pad formed on the first output side, a first VB pad formed on the first control side; a second VB pad formed to be adjacent to the first VB pad on the first control side and electrically connected to the first VS pad; and a first circuit unit connected to the plurality of pads including the first VB pad, the first output pad, the first VS pad, and the second VS pad, and providing the high side gate signal through the first output pad.</p><p id="p0015" num="0015">According to a third aspect of the present invention, there is provided an inverter apparatus including: an inverter module generating a driving signal of an inductive load; and a printed circuit board on which the inverter module is mounted, wherein the inverter module includes: a gate driver circuit including a high side driver having a first output side including a certain amount of a plurality of pads formed therein and a first control side positioned on the side opposite to the first output side and including the remainder of the plurality of pads formed therein, and generating a high side gate signal, and a low side driver generating a low side gate signal by interworking with the high side driver; and an inverter including a high side switch circuit driven by the high side gate signal and a low side switch circuit driven by the low side gate signal, wherein the high side driver<!-- EPO <DP n="7"> --> includes a first VS pad formed on the first output side; a first output pad formed on the first output side; a first VB pad formed on the first control side; a second VB pad formed to be adjacent to the first VB pad on the first control side and electrically connected to the first VS pad; and a first circuit unit connected to the plurality of pads including the first VB pad, the first output pad, the first VS pad, and the second VS pad, and providing the high side gate signal through the first output pad.</p><p id="p0016" num="0016">In the first, second, and third aspects of the present invention, the low side driver may include: a second output side including a certain amount of a plurality of pads formed therein; a second control side positioned on the side opposite to the second output side and including the remainder of the plurality of pads formed therein; a second output pad formed on the second output side; and a second circuit unit connected to the plurality of pads including the second output pad and providing the low side gate signal through the second output pad.</p><p id="p0017" num="0017">The first VS pad may include three first VS pads having a U phase, a V phase, and a W phase corresponding to a U phase, a V phase, and a W phase of a 3-phase inductive load, respectively, the first output pad may include three first output pads having a U phase, a V phase, and a W phase, the first VB pad may include three first VB pads<!-- EPO <DP n="8"> --> having a U phase, a V phase, and a W phase, and the second VS pad may include three second VS pads formed to be adjacent to the three first VB pads having the U phase, the V phase, and the W phase and electrically connected thereto, respectively.</p><p id="p0018" num="0018">The circuit unit may include: a first circuit unit connected to the U-phase first VB pad, first output pad, first VS pad, and second VS pad and providing a high side first gate signal, among the high side gate signals, through the U-phase first output pad; a second circuit unit connected to the V-phase first VB pad, first output pad, first VS pad, and second VS pad and providing a high side second gate signal, among the high side gate signals, through the V-phase first output pad; and a third circuit unit connected to the W-phase first VB pad, first output pad, first VS pad, and second VS pad and providing a high side third gate signal, among the high side gate signals, through the W-phase first output pad.</p><p id="p0019" num="0019">The high side switch circuit may include: a high side first switch driven by the high side first gate signal; a high side second switch driven by the high side second gate signal; and a high side third switch driven by the high side third gate signal.</p><p id="p0020" num="0020">The first circuit unit may include a first switch element formed between the U-phase first VB pad and the U-phase<!-- EPO <DP n="9"> --> first output pad and a second switch element formed between the U-phase first output pad and the U-phase first VS pad, the second circuit unit may include a third switch element formed between the V-phase first VB pad and the V-phase first output pad and a fourth switch element formed between the V-phase first output pad and the V-phase first VS pad, and the third circuit unit may include a fifth switch element formed between the W-phase first VB pad and the W-phase first output pad and a sixth switch element formed between the W-phase first output pad and the W-phase first VS pad.</p><p id="p0021" num="0021">In the second and third aspects of the present invention, the inverter module may include: a plurality of lead frames electrically connected to the plurality of pads including the first VB pad, the first output pad, the first VS pad, and the second VS pad through conducting wires, respectively; and a plurality of pins directly electrically connected to the plurality of lead frames, respectively, and formed in an end portion of the inverter module.</p><p id="p0022" num="0022">The first and second lead frames connected to the U-phase first VB pad and second VB pad, respectively, among the plurality of lead frames, may be formed in adjacent positions, the third and fourth lead frames connected to the V-phase first VB pad and second VB pad, respectively, among the plurality of lead frames, may be formed in<!-- EPO <DP n="10"> --> adjacent positions, and the fifth and sixth lead frames connected to the W-phase first VB pad and second VB pad, respectively, among the plurality of lead frames, may be formed in adjacent positions.</p><p id="p0023" num="0023">First and second pins connected to the first and second lead frames, respectively, among the plurality of pins, may be formed in adjacent positions, third and fourth pins connected to the third and fourth lead frames, respectively, among the plurality of pins, may be formed in adjacent positions, and fifth and sixth pins connected to the fifth and sixth lead frames, respectively, among the plurality of pins, may be formed in adjacent positions.</p><p id="p0024" num="0024">In the third aspect of the present invention, the PCB may include: a plurality of pin holes into which the plurality of pins are inserted to be electrically connected; first to sixth conductor patterns electrically connected to first to sixth pin holes, respectively, among the plurality of pin holes; and first to sixth insertion holes electrically connected to the first to sixth conductor patterns.</p><p id="p0025" num="0025">The PCB may include: a first bootstrap capacitor inserted into the first and second insertion holes so as to be electrically connected to the first and second conductor patterns; a second bootstrap capacitor inserted into the third and fourth insertion holes so as to be electrically<!-- EPO <DP n="11"> --> connected to the third and fourth conductor patterns; and a third bootstrap capacitor inserted into the fifth and sixth insertion holes so as to be electrically connected to the fifth and sixth conductor patterns.</p><heading id="h0007"><b>BRIEF DESCRIPTION OF THE DRAWINGS</b></heading><p id="p0026" num="0026">The above and other aspects, features and other advantages of the present invention will be more clearly understood from the following detailed description taken in conjunction with the accompanying drawings, in which:
<ul><li><figref idrefs="f0001">FIG. 1</figref> is a block diagram of an inverter apparatus according to an embodiment of the present invention;</li><li><figref idrefs="f0002">FIG. 2</figref> is a detailed block diagram of the inverter apparatus according to an embodiment of the present invention;</li><li><figref idrefs="f0003">FIG. 3</figref> is an internal circuit diagram of a high side driver according to an embodiment of the present invention;</li><li><figref idrefs="f0004">FIG. 4</figref> is a layout view of an inverter module according to an embodiment of the present invention;</li><li><figref idrefs="f0005">FIG. 5</figref> is a view illustrating a connection structure of the inverter apparatus according to an embodiment of the present invention; and</li><li><figref idrefs="f0006">FIG. 6</figref> is a circuit block diagram of the inverter apparatus according to an embodiment of the present invention.</li></ul><!-- EPO <DP n="12"> --></p><heading id="h0008"><b>DETAILED DESCRIPTION OF THE PREFERRED EMBODIMENT</b></heading><p id="p0027" num="0027">Embodiments of the present invention will now be described in detail with reference to the accompanying drawings. The invention may, however, be embodied in many different forms and should not be construed as being limited to the embodiments set forth herein. Rather, these embodiments are provided so that this disclosure will be thorough and complete, and will fully convey the scope of the invention to those skilled in the art. In the drawings, the shapes and dimensions of elements may be exaggerated for clarity, and the same reference numerals will be used throughout to designate the same or like components.</p><p id="p0028" num="0028"><figref idrefs="f0001">FIG. 1</figref> is a block diagram of an inverter apparatus according to an embodiment of the present invention. Referring to <figref idrefs="f0001">FIG. 1</figref>, an inverter apparatus according to an embodiment of the present invention may include an inverter module 300 driving a driving signal of an inductive load, and a printed circuit board (PCB) 400 on which the inverter module 300 is mounted.</p><p id="p0029" num="0029">The inverter module 300 may include a gate driver circuit 100 generating high side and low side gate signals SBG10 and SG20 and an inverter 200 driven by the high side and low side gate signals SG10 and SG20 to generate a driving signal of an inductive load and providing the<!-- EPO <DP n="13"> --> generated driving signal to the inductive load. Also, the inverter module 300 may be mounted on the PCB 400.</p><p id="p0030" num="0030">The gate driver circuit 100 may include a high side driver 110 having a first output side OTS1 having a certain amount of a plurality of pads formed therein and a first control side CTS1 positioned on the side opposite to the first output side OTS1, having the remainder of the plurality of pads formed therein, and generating a high side gate signal SG10, and a low side driver 120 generating a low side gate signal SG20 by interworking with the high side driver 110.</p><p id="p0031" num="0031">The inverter 200 may include a high side switch circuit 210 driven by the high side gate signal SG10 and a low side switch circuit 220 driven by the low side gate signal SG20.</p><p id="p0032" num="0032">Here, the high side driver 110 may generate the high side gate signal SG10 and provide the generated high side gate signal SG10 to the high side switch circuit 210.</p><p id="p0033" num="0033">Also, the low side driver 120 may generate the low side gate signal SG20 by interworking with the high side driver 110, and provide the generated low side gate signal SG20 to the low side switch circuit 220.</p><p id="p0034" num="0034">The high side driver 110 may include a first VS pad VS1 formed on the first output side OTS1, a first output pad HO1 formed on the first output side OTS1, a first VB<!-- EPO <DP n="14"> --> pad VB1 formed on the first control side CTS1, a second VS pad VS2 formed to be adjacent to the first VB pad VB1 on the first control side CTS1 and electrically connected to the first VS pad VS1, and a first circuit unit INV10 connected to the plurality of pads including the first VB pad VB1, the first output pad HO, the first VS pad VS1, and the second VS pad VS2, and providing the high side gate signal SG10 through the first output pad HO1.</p><p id="p0035" num="0035">Namely, the second VS pad VS2 is electrically connected to the first VS pad VS1 formed on the first output side OTS1. Unlike the first VS pad VS1, the second VS pad VS2 is formed on the first control side CTS1, and in particular, the first VB pad VB1 and the second VS pad VS2 are formed to be adjacent to one another, but a bootstrap capacitor Cbs may easily be electrically connected between the first VB pad VB1 and the second VS pad VS2. This will be described in detail hereinafter.</p><p id="p0036" num="0036">For example, the high side switch circuit 210 may include an IGBT (HS), and a collector of the IGBT (HS) may be connected to a power source (P), a gate of the IGBT (HS) may be connected to a first output pad HO1 of the high side driver 110 through a conducting wire W1, and an emitter of the IGBT (HS) may be connected to the first VS pad VS1 of the high side driver 110. The emitter of the IGBT (HS) may be connected to an inductive load.<!-- EPO <DP n="15"> --></p><p id="p0037" num="0037">In this case, the first circuit unit INV10 may generate the high side gate signal SG10 and provide the generated high side gate signal SG10 to the high side switch circuit 210 through the first output pad HO1.</p><p id="p0038" num="0038">The low side driver 120 may include a second output side OTS2 including a certain amount of a plurality of pads formed therein, a second control side CTS2 positioned on the side opposite to the second output side OTS2 and including the remainder of the plurality of pads formed therein, a second output pad LO1 formed on the second output side OTS2, and a second circuit unit INV20 connected to the plurality of pads including the second output pad LO1 and providing the low side gate signal SG20 through the second output pad LO1.</p><p id="p0039" num="0039">For example, the low side switch circuit 220 may include an IGBT (LS), and a collector of the IGBT (LS) may be connected to the emitter of the IGBT (HS), a gate of the IGBT (LS) may be connected to the second output pad LO1 of the low side driver 120 through a conducting wire W3, and an emitter of the IGBT (LS) may be connected to the inductive load. Here, the inductive load may be a motor or a heating coil.</p><p id="p0040" num="0040">In this case, the second circuit unit INV20 may generate the low side gate signal SG20 and provide the generated low side gate signal SG20 to the low side switch<!-- EPO <DP n="16"> --> circuit 220 through the second output pad LO1.</p><p id="p0041" num="0041">Also, the plurality of pads of the high side driver 110 may include a VCC pad and a VG pad, and the plurality of pads of the low side driver 120 may also include a VCC pad and a VG pad. The VCC pad of the high side driver 110 may be electrically connected to the VCC pad of the low side driver 120, and the VG pad of the high side driver 110 may be electrically connected to the VG pad of the low side driver 120.</p><p id="p0042" num="0042"><figref idrefs="f0002">FIG. 2</figref> is a detailed block diagram of the inverter apparatus according to an embodiment of the present invention.</p><p id="p0043" num="0043">Referring to <figref idrefs="f0002">FIG. 2</figref>, the first VS pad VS1 includes three first VS pads VS1(U), VS1(V), and VS1(W) having a U phase, a V phase, and a W phase corresponding to a U phase, a V phase, and a W phase of a 3-phase inductive load. The first output pad HO1 three first output pads HO1(U), HO1(V), and HO1(W) having a U phase, a V phase, and a W phase. The first VB pad VB1 includes three first VB pads VB1(U), VB1(V), and VB1(W) having a U phase, a V phase, and a W phase. The second VS pad VS2 may include three second VS pads VS2(U), VS2(V), and VS2(W) having a U phase, a V phase, and a W phase. The three second VS pads VS2(U), VS2(V), and VS2(W) of the second VS pad VS2 are formed to be adjacent to the three first VB pads VB1(U), VB1(V), and<!-- EPO <DP n="17"> --> VB1(W) having the U phase, the V phase, and the W phase and electrically connected to the three first VS pads VS1(U), VS1(V), and VS1(W) having the U phase, the V phase, and the W phase, respectively. Here, the three-phase inductive load may be a motor.</p><p id="p0044" num="0044">Namely, the second VS pads VS2(U), VS2(V), and VS2(W) having the U phase, the V phase, and the W phase are electrically connected to the first VS pads VS1(U), VS1(V), and VS1(W) having the U phase, the V phase, and the W phase formed on the first output side OTS1, respectively. Here, unlike the first VS pads VS1(U), VS1(V), and VS1(W) having the U phase, the V phase, and the W phase, the second VS pads VS2(U), VS2(V), and VS2(W) having the U phase, the V phase, and the W phase are formed on the first control side CTS1.</p><p id="p0045" num="0045">In particular, since the first VB pads VB1(U), VB1(V), VB1(W) having the U phase, the V phase, and the W phase and the second VS pads VS2(U), VS2(V), and VS2(W) having the U phase, the V phase, and the W phase are formed to be adjacent, respectively, a first bootstrap capacitor Cbs1 may easily be electrically connected between the U-phase first VB pad VB1(U) and the U-phase second VS pad VS2(U), a second bootstrap capacitor Cbs2 may easily be electrically connected between the V-phase first VB pad VB1(V) and the V-phase second VS pad VS2(V), and a third<!-- EPO <DP n="18"> --> bootstrap capacitor Cbs3 may easily be electrically connected between the W-phase first VB pad VB1(W) and the W-phase second VS pad VS2(W). This will be described in detail hereinafter.</p><p id="p0046" num="0046">The circuit unit INV may include three circuit units, i.e., a first circuit unit IINV11, a second circuit unit INV12, and a third circuit unit INV13 having a U phase, a V phase, and a W phase, respectively.</p><p id="p0047" num="0047">The first circuit unit INV11 may be connected to the U-phase first VB pad VB1(U), the first output pad HO1(U), the first VS pad VS1(U), and the second VS pad VS2(U), and provide a high side first gate signal SG11, among the high signal gate signals SG10, through the U-phase first output pad HO1(U).</p><p id="p0048" num="0048">The second circuit unit INV12 may be connected to the V-phase first VB pad VB1(V), the first output pad HO1(V), the first VS pad VS1(V), and the second VS pad VS2(V), and provide a high side second gate signal SG12, among the high signal gate signals SG10, through the V-phase first output pad H01(V).</p><p id="p0049" num="0049">The third circuit unit INV13 may be connected to the W-phase first VB pad VB1(W), the first output pad HO1(W), the first VS pad VS1(W), and the second VS pad VS2(W), and provide a high side third gate signal SG13, among the high signal gate signals SG10, through the W-phase<!-- EPO <DP n="19"> --> first output pad HO1(W).</p><p id="p0050" num="0050">The high side switch circuit 210 may include a high side first switch HS(U) driven by the high side first gate signal SG11, a high side second switch HS(V) driven by the second gate signal SG12, and a high side third switch HS(W) driven by the high side third gate signal SG13.</p><p id="p0051" num="0051">For example, the high side first, second, and third switches HS(U), HS(V), and HS(W) may be configured as high side first, second, and third IGBTs HS(U), HS(V), and HS(W), respectively. Collectors of the high side first, second, and third IGBTs HS(U), HS(V), and HS(W) may be connected to the power source P, respectively. Gates of the high side first, second, and third IGBTs HS(U), HS(V), and HS(W) may be connected to the first output pads HO1(U), HO1(V), and HO1(W) having the U phase, the V phase, and the W phase of the high side driver 110 through the conducting wires W11, W12, and W13, respectively. Emitters of the high side first, second, and third IGBTs HS(U), HS(V), and HS(W) may be connected to the first VS pads VS1(U), S1(V), and VS1(W) having the U phase, the V phase, and the W phase of the high side driver 110 through the conducting wires W12, W22, and W32, respectively. Also, the emitters of the high side first, second, and third IGBTs HS(U), HS(V), and HS(W) may be connected to the inductive load, respectively.</p><p id="p0052" num="0052">In this case, the first circuit unit INV11 may<!-- EPO <DP n="20"> --> provide the first gate signal SG11 to the high side first switch HS(U) through the U-phase first output pad HO1(U).</p><p id="p0053" num="0053">The second circuit unit INV12 may provide the second gate signal SG12 to the high side second switch HS(V) through the V-phase first output pad HO1(V).</p><p id="p0054" num="0054">The third circuit unit INV13 may provide the third gate signal SG13 to the high side second switch HS(W) through the W-phase first output pad HO1(W).</p><p id="p0055" num="0055">The low side switch circuit 220 may include a low side first switch LS(U) driven by a low side first gate signal SG21, a low side second switch LS(V) driven by a low side second gate signal SG22, and a low side third switch LS(W) driven by a low side third gate signal SG23.</p><p id="p0056" num="0056">For example, the low side first, second, and third switches LS(U), LS(V), and LS(W) may be configured as first, second, and third IGBTs LS(U), LS(V), and LS(W). Collectors of the low side first, second, and third IGBTs LS(U), LS(V), and LS(W) may be connected to the emitters of the first, second, and third IGBTs HS(U), HS(V), and HS(W), respectively, gates of the low side first, second, and third IGBTs LS(U), LS(V), and LS(W) may be connected to the second output pads LO1(U), LO1(V), and LO1(W) having the U phase, the V phase, and the W phase of the low side driver 120 through conducting wires W4, W5, and W6, respectively, and emitters of the low side first, second, and third IGBTs<!-- EPO <DP n="21"> --> LS(U), LS(V), and LS(W) may be connected to a power ground, respectively.</p><p id="p0057" num="0057">Also, the plurality of pads of the high side driver 110 may include a VCC pad and a VG pad, and the plurality of pads of the low side driver 120 may also include a VCC pad and a VG pad. The VCC pad of the high side driver 110 may be electrically connected to the VCC pad of the low side driver 120, and the VG pad of the high side driver 110 may be electrically connected to the VG pad of the low side driver 120.</p><p id="p0058" num="0058"><figref idrefs="f0003">FIG. 3</figref> is an internal circuit diagram of the high side driver according to an embodiment of the present invention.</p><p id="p0059" num="0059">Referring to <figref idrefs="f0002">FIGS. 2</figref> and <figref idrefs="f0003">3</figref>, the first circuit unit INV11 may include a first switch element SW11 formed between the U-phase first VB pad VB1(U) and the U-phase first output pad H01(U), and a second switch element SW12 formed between the U-phase first output pad HO1(U) and the U-phase first VS pad VS1(U). Here, the first and second switch elements SW11 and SW12 may be configured as FET transistors complementarily operating according to a signal through the first gate terminal G11.</p><p id="p0060" num="0060">In this case, when the first switch SW11 is turned on and the second switch element SW12 is turned off, the U-phase first VB pad VB1(U) is electrically connected to the<!-- EPO <DP n="22"> --> first output pad HO1(U), and when the first switch element SW11 is turned off and the second switch element SW12 is turned on, the U-phase first and second VS pads VS1(U) and VS2(U) are electrically connected to the U-phase first output pad HO1(U).</p><p id="p0061" num="0061">Also, referring to <figref idrefs="f0003">FIG. 3</figref>, the second circuit unit INV12 may include a third switch element SW21 formed between the V-phase first VB pad VB1(V) and the V-phase first output pad HO1(V), and a fourth switch element SW22 formed between the V-phase first output pad HO1(V) and the V-phase first VS pad VS1(V). Here, the third and fourth switch elements SW21 and SW22 may be configured as FET transistors complementarily operating according to a signal through the second gate terminal G12.</p><p id="p0062" num="0062">In this case, when the third switch SW21 is turned on and the fourth switch element SW22 is turned off, the V-phase first VB pad VB1(V) is electrically connected to the first output pad HO1(V), and when the third switch element SW21 is turned off and the fourth switch element SW22 is turned on, the V-phase first and second VS pads VS1(V) and VS2(V) are electrically connected to the V-phase first output pad H01(V).</p><p id="p0063" num="0063">Also, referring to <figref idrefs="f0003">FIG.3</figref>, the third circuit unit INV13 may include a fifth switch element SW31 formed between the W-phase first VB pad VB1(W) and the W-phase<!-- EPO <DP n="23"> --> first output pad HO1(W), and a sixth switch element SW32 formed between the W-phase first output pad HO1(W) and the W-phase first VS pad VS1(W). Here, the fifth and sixth switch elements SW31 and SW32 may be configured as FET transistors complementarily operating according to a signal through the third gate terminal G13.</p><p id="p0064" num="0064">In this case, when the fifth switch SW31 is turned on and the sixth switch element SW32 is turned off, the W-phase first VB pad VB1(W) is electrically connected to the first output pad HO1(W), and when the fifth switch element SW31 is turned off and the sixth switch element SW32 is turned on, the W-phase first and second VS pads VS1(W) and VS2(W) are electrically connected to the W-phase first output pad HO1(W).</p><p id="p0065" num="0065">As described above, the U-phase first output pad HO1(U) and the U-phase second VS pad VS2(U) may be formed in mutually adjacent positions, the V-phase first output pad HO1(V) and the V-phase second VS pad VS2(V) may be formed in mutually adjacent positions, and the W-phase first output pad HO1(W) and the W-phase second VS pad VS2(W) may be formed in mutually adjacent positions.</p><p id="p0066" num="0066">Accordingly, as described hereinafter, associated pins among a plurality of pins of the inverter 300 may be formed in mutually adjacent positions.</p><p id="p0067" num="0067"><figref idrefs="f0004">FIG. 4</figref> is a layout view of the inverter module<!-- EPO <DP n="24"> --> according to an embodiment of the present invention.</p><p id="p0068" num="0068">Referring to <figref idrefs="f0002 f0003 f0004">FIGS. 2 through 4</figref>, the inverter module 300 may include a plurality of lead frames L11, L12, L21, L22, L31, and L32 electrically connected to the plurality of pads including the first VB pad VB1, the first output pad HO1, the first VS pad VS1, and the second VS pad V32 through conducting wires, respectively, and a plurality of pins P11, P12, P21, P22, P31, and P32 directly electrically connected to the plurality of lead frames, respectively, and formed on end portions of the inverter module 300.</p><p id="p0069" num="0069">In particular, referring to <figref idrefs="f0004">FIG. 4</figref>, in the inverter module 300, the first and second lead frames L11 and L12 connected to the U-phase first VB pad VB1(U) and the second VS pad VS2(U), among the plurality of lead frames, may be formed in adjacent positions.</p><p id="p0070" num="0070">Also, the third and fourth lead frames L21 and L22 connected to the V-phase first VB pad VB1(V) and the second VS pad VS2(V), among the plurality of lead frames, may be formed in adjacent positions.</p><p id="p0071" num="0071">Also, the fifth and sixth lead frames L31 and L32 connected to the W-phase first VB pad VB1(W) and the second VS pad VS2(W), among the plurality of lead frames, may be formed in adjacent positions.</p><p id="p0072" num="0072">Also, referring to <figref idrefs="f0004">FIG. 4</figref>, in the inverter module 300, the first and second pins P11 and P12 connected to the<!-- EPO <DP n="25"> --> first and second lead frames L11 and L12, among the plurality of pins, may be formed in adjacent positions.</p><p id="p0073" num="0073">Also, the third and fourth pins P21 and P22 connected to the third and fourth lead frames L21 and L22, among the plurality of pins, may be formed in adjacent positions.</p><p id="p0074" num="0074">Also, the fifth and sixth pins P31 and P32 connected to the fifth and sixth lead frames L31 and L32, among the plurality of pins, may be formed in adjacent positions.</p><p id="p0075" num="0075"><figref idrefs="f0005">FIG. 5</figref> is a view illustrating a connection structure of the inverter apparatus according to an embodiment of the present invention.</p><p id="p0076" num="0076">Referring to <figref idrefs="f0002 f0003 f0004 f0005">FIGS. 2 through 5</figref>, the PCB 400 may include a plurality of pin holes in which a plurality of pins are inserted so as to be electrically connected, first to sixth conductor patterns PT11, PT12, PT21, PT22, PT31, and PT32 being electrically connected to first to sixth pin holes H11, H12, H21, H22, H31, and H32, respectively, among the plurality of pin holes, and first to sixth insertion holes IH11, IH12, IH21, IH22, IH31, and IH32 being electrically connected to the first to sixth conductor patterns PT11, PT12, PT21, PT22, PT31, and PT32, respectively.</p><p id="p0077" num="0077">Here, among the first to sixth pin holes H11, H12,<!-- EPO <DP n="26"> --> H21, H22, H31, and H32, the first and second pin holes H11 and H12 may be formed in adjacent positions, the third and fourth pin holes H21 and H22 may be formed in adjacent positions, and the fifth and sixth pin holes H31 and H32 may be formed in adjacent positions, but the present invention is not limited thereto.</p><p id="p0078" num="0078">Among the first to sixth conductor patterns PT11, PT12, PT21, PT22, PT31, and PT32, the first and second conductor patterns PT11 and PT12 may be formed in adjacent positions, the third and fourth conductor patterns PT21 and PT22 may be formed in adjacent positions, and the fifth and sixth conductor patterns PT31 and PT32 may be formed in adjacent positions, but the present invention is not limited thereto.</p><p id="p0079" num="0079">Among the first to sixth insertion holes IH11, IH12, IH21, IH22, IH31, and IH32, the first and second insertion holes IH11 and IH12 may be formed in adjacent positions, the third and fourth insertion holes IH21 and IH22 may be formed in adjacent positions, and the fifth and sixth insertion holes IH31 and IH32 may be formed in adjacent positions.</p><p id="p0080" num="0080">The PCB 400 may include a first bootstrap capacitor Cbs1 inserted into the first and second insertion holes IH11 and IH12 so as to be electrically connected to the first and second conductor patterns PT11 and PT12, a second<!-- EPO <DP n="27"> --> bootstrap capacitor Cbs2 inserted into the third and fourth insertion holes IH13 and IH14 so as to be electrically connected to the third and fourth conductor patterns PT13 and PT14, and a third bootstrap capacitor Cbs3 inserted into the fifth and sixth insertion holes IH15 and IH16 so as to be electrically connected to the first and second conductor patterns PT15 and PT16.</p><p id="p0081" num="0081"><figref idrefs="f0006">FIG. 6</figref> is a circuit block diagram of the inverter apparatus according to an embodiment of the present invention.</p><p id="p0082" num="0082">Referring to <figref idrefs="f0002 f0003 f0004 f0005 f0006">FIGS. 2 through 6</figref>, the inverter apparatus according to an embodiment of the present invention may include the inverter module 300, and the inverter module 300 may include the gate driver circuit 100 and the inverter 200.</p><p id="p0083" num="0083">The gate driver circuit 100 may include a high side driver 110 having a first output side OTS1 including a certain amount of a plurality of pads formed therein and a first control side CTS1 positioned on the side opposite to the first output side OTS1, including the remainder of the plurality of pads formed therein, and generating a high side gate signal SG10, and a low side driver 120 generating a low side gate signal SG20 by interworking with the high side driver 110.</p><p id="p0084" num="0084">The inverter 200 may include a high side switch<!-- EPO <DP n="28"> --> circuit 210 driven by the high side gate signal and a low side switch circuit 220 driven by the low side gate signal.</p><p id="p0085" num="0085">The high side driver 110 may include a first VS pad VS1 formed on the first output side OTS1, a first output pad HO1 formed on the first output side OTS1, a first VB pad VB1 formed on the first control side CTS1, and a second VS pad VS2 formed to be adjacent to the first VB pad VB1 on the first control side CTS1 and electrically connected to the first VS pad VS1.</p><p id="p0086" num="0086">The low side driver 120 may include a second output side OTS2 including a certain amount of a plurality of pads formed therein, a second control side CTS2 positioned on the side opposite to the second output side and including the remainder of the plurality of pads formed therein, and a second output pad LO1 formed on the second output side OTS2.</p><p id="p0087" num="0087">The first VS pad VS1 includes three first VS pads VS1(U), VS1(V), and VS1(W) having a U phase, a V phase, and a W phase corresponding to a U phase, a V phase, and a W phase of a 3-phase inductive load. The first output pad HO1 three first output pads HO1(U), HO1(V), and HO1(W) having a U phase, a V phase, and a W phase. The first VB pad VB1 includes three first VB pads VB1(U), VB1(V), and VB1(W) having a U phase, a V phase, and a W phase. The second VS pad VS2 may include three second VS pads VS2(U),<!-- EPO <DP n="29"> --> VS2(V), and VS2(W) having a U phase, a V phase, and a W phase. The three second VS pads VS2(U), VS2(V), and VS2(W) of the second VS pad VS2 are formed to be adjacent to the three first VB pads VB1(U), VB1(V), and VB1(W) having the U phase, the V phase, and the W phase and electrically connected to the three first VS pads VS1(U), VS1(V), and VS1(W) having the U phase, the V phase, and the W phase, respectively.</p><p id="p0088" num="0088">The high side switch circuit 210 may include a high side first switch HS(U) driven by the high side first gate signal SG11, a high side second switch HS(V) driven by the second gate signal SG12, and a high side third switch HS(W) driven by the high side third gate signal SG13.</p><p id="p0089" num="0089">The low side switch circuit 220 may include a low side first switch LS(U) driven by a low side first gate signal SG21, a low side second switch LS(V) driven by a low side second gate signal SG22, and a low side third switch LS(W) driven by a low side third gate signal SG23.</p><p id="p0090" num="0090">The PCB may include the first bootstrap capacitor Cbs1, the second bootstrap capacitor Cbs2, and the third bootstrap capacitor Cbs3.</p><p id="p0091" num="0091">The first bootstrap capacitor Cbs1 is connected between the U-phase first VB pad VB1(U) and the U-phase second VS pad VS2(U) of the high side driver 110. The second bootstrap capacitor Cbs2 is connected between the V-phase<!-- EPO <DP n="30"> --> first VB pad VB1(V) and the V-phase second VS pad VS2(V) of the high side driver 110. The third bootstrap capacitor Cbs3 is connected between the W-phase first VB pad VB1(W) and the W-phase second VS pad VS2(W) of the high side driver 110.</p><p id="p0092" num="0092">Meanwhile, since the first bootstrap capacitor Cbs1 is connected between the U-phase first VB pad VB1(U) and the U-phase second VS pad VS2(U), when a high voltage (e.g., 300V) is applied to the emitter terminal of the high side first switch HS(U), a voltage (e.g., 300V+ turn-on voltage) higher by the turn-on voltage than the high voltage may be applied to the gate terminal.</p><p id="p0093" num="0093">Since the second bootstrap capacitor Cbs2 is connected between the V-phase first VB pad VB1(V) and the V-phase second VS pad VS2(V), when a high voltage (e.g., 300V) is applied to the emitter terminal of the high side second switch HS(V), a voltage (e.g., 300V+ turn-on voltage) higher by the turn-on voltage than the high voltage may be applied to the gate terminal.</p><p id="p0094" num="0094">Also, since the third bootstrap capacitor Cbs3 is connected between the W-phase first VB pad VB1(W) and the W-phase second VS pad VS2(W), when a high voltage (e.g., 300V) is applied to the emitter terminal of the high side third switch HS(W), a voltage (e.g., 300V+ turn-on voltage) higher by the turn-on voltage than the high voltage may be<!-- EPO <DP n="31"> --> applied to the gate terminal.</p><p id="p0095" num="0095">As set forth above, according to embodiments of the invention, in designing the high side driver (or HVIC), the VS pad is added to be adjacent to the VB pad and the VS pin is additionally formed in a position that neighbors to the VB pin of the inverter module, whereby the design of the PCB in which the inverter module is mounted can become easy and simplified, and the size of the PCB can be reduced.</p><p id="p0096" num="0096">While the present invention has been shown and described in connection with the embodiments, it will be apparent to those skilled in the art that modifications and variations can be made without departing from the spirit and scope of the invention as defined by the appended claims.</p></description><claims mxw-id="PCLM56982361" lang="EN" load-source="patent-office"><!-- EPO <DP n="32"> --><claim id="c-en-0001" num="0001"><claim-text>A gate driver circuit comprising:
<claim-text>a high side driver having a first output side including a certain amount of a plurality of pads formed therein and a first control side positioned on the side opposite to the first output side and including the remainder of the plurality of pads formed therein, and generating a high side gate signal; and</claim-text>
<claim-text>a low side driver generating a low side gate signal by interworking with the high side driver,</claim-text>
<claim-text>wherein the high side driver comprises:
<claim-text>a first VS pad formed on the first output side;</claim-text>
<claim-text>a first output pad formed on the first output side;</claim-text>
<claim-text>a first VB pad formed on the first control side;</claim-text>
<claim-text>a second VB pad formed to be adjacent to the first VB pad on the first control side and electrically connected to the first VS pad; and</claim-text>
<claim-text>a first circuit unit connected to the plurality of pads including the first VB pad, the first output pad, the first VS pad, and the second VS pad, and providing the high side gate signal through the first output pad.</claim-text></claim-text></claim-text></claim><claim id="c-en-0002" num="0002"><claim-text>The gate driver circuit of claim 1, wherein the low side driver comprises:<!-- EPO <DP n="33"> -->
<claim-text>a second output side including a certain amount of a plurality of pads formed therein;</claim-text>
<claim-text>a second control side positioned on the side opposite to the second output side and including the remainder of the plurality of pads formed therein;</claim-text>
<claim-text>a second output pad formed on the second output side; and</claim-text>
<claim-text>a second circuit unit connected to the plurality of pads including the second output pad and providing the low side gate signal through the second output pad.</claim-text></claim-text></claim><claim id="c-en-0003" num="0003"><claim-text>The gate driver circuit of claim 1, wherein the first VS pad includes three first VS pads having a U phase, a V phase, and a W phase corresponding to a U phase, a V phase, and a W phase of a 3-phase inductive load, respectively,<br/>
the first output pad includes three first output pads having a U phase, a V phase, and a W phase,<br/>
the first VB pad includes three first VB pads having a U phase, a V phase, and a W phase, and<br/>
the second VS pad includes three second VS pads formed to be adjacent to the three first VB pads having the U phase, the V phase, and the W phase and electrically connected thereto, respectively.<!-- EPO <DP n="34"> --></claim-text></claim><claim id="c-en-0004" num="0004"><claim-text>The gate driver circuit of claim 3, wherein the circuit unit comprises:
<claim-text>a first circuit unit connected to the U-phase first VB pad, first output pad, first VS pad, and second VS pad and providing a high side first gate signal, among the high side gate signals, through the U-phase first output pad;</claim-text>
<claim-text>a second circuit unit connected to the V-phase first VB pad, first output pad, first VS pad, and second VS pad and providing a high side second gate signal, among the high side gate signals, through the V-phase first output pad; and</claim-text>
<claim-text>a third circuit unit connected to the W-phase first VB pad, first output pad, first VS pad, and second VS pad and providing a high side third gate signal, among the high side gate signals, through the W-phase first output pad.</claim-text></claim-text></claim><claim id="c-en-0005" num="0005"><claim-text>The gate driver circuit of claim 4, wherein the first circuit unit includes a first switch element formed between the U-phase first VB pad and the U-phase first output pad and a second switch element formed between the U-phase first output pad and the U-phase first VS pad,<br/>
the second circuit unit includes a third switch element formed between the V-phase first VB pad and the V-phase first output pad and a fourth switch element formed between the V-phase first output pad and the V-phase first<!-- EPO <DP n="35"> --> VS pad, and<br/>
the third circuit unit includes a fifth switch element formed between the W-phase first VB pad and the W-phase first output pad and a sixth switch element formed between the W-phase first output pad and the W-phase first VS pad.</claim-text></claim><claim id="c-en-0006" num="0006"><claim-text>An inverter module comprising:
<claim-text>a gate driver circuit including a high side driver having a first output side including a certain amount of a plurality of pads formed therein and a first control side positioned on the side opposite to the first output side and including the remainder of the plurality of pads formed therein, and generating a high side gate signal, and a low side driver generating a low side gate signal by interworking with the high side driver; and</claim-text>
<claim-text>an inverter including a high side switch circuit driven by the high side gate signal and a low side switch circuit driven by the low side gate signal,</claim-text>
<claim-text>wherein the high side driver comprises:
<claim-text>a first VS pad formed on the first output side;</claim-text>
<claim-text>a first output pad formed on the first output side;</claim-text>
<claim-text>a first VB pad formed on the first control side;</claim-text>
<claim-text>a second VB pad formed to be adjacent to the first VB pad on the first control side and electrically connected to<!-- EPO <DP n="36"> --> the first VS pad; and</claim-text>
<claim-text>a first circuit unit connected to the plurality of pads including the first VB pad, the first output pad, the first VS pad, and the second VS pad, and providing the high side gate signal through the first output pad.</claim-text></claim-text></claim-text></claim><claim id="c-en-0007" num="0007"><claim-text>The inverter module of claim 6, wherein the first VS pad includes three first VS pads having a U phase, a V phase, and a W phase corresponding to a U phase, a V phase, and a W phase of a 3-phase inductive load, respectively,<br/>
the first output pad includes three first output pads having a U phase, a V phase, and a W phase,<br/>
the first VB pad includes three first VB pads having a U phase, a V phase, and a W phase, and<br/>
the second VS pad includes three second VS pads formed to be adjacent to the three first VB pads having the U phase, the V phase, and the W phase and electrically connected thereto, respectively.</claim-text></claim><claim id="c-en-0008" num="0008"><claim-text>The inverter module of claim 7, wherein the circuit unit comprises:
<claim-text>a first circuit unit connected to the U-phase first VB pad, first output pad, first VS pad, and second VS pad and providing a high side first gate signal, among the high side gate signals, through the U-phase first output pad;<!-- EPO <DP n="37"> --></claim-text>
<claim-text>a second circuit unit connected to the V-phase first VB pad, first output pad, first VS pad, and second VS pad and providing a high side second gate signal, among the high side gate signals, through the V-phase first output pad; and</claim-text>
<claim-text>a third circuit unit connected to the W-phase first VB pad, first output pad, first VS pad, and second VS pad and providing a high side third gate signal, among the high side gate signals, through the W-phase first output pad.</claim-text></claim-text></claim><claim id="c-en-0009" num="0009"><claim-text>The inverter module of claim 8, wherein the inverter module comprises:
<claim-text>a plurality of lead frames electrically connected to the plurality of pads including the first VB pad, the first output pad, the first VS pad, and the second VS pad through conducting wires, respectively; and</claim-text>
<claim-text>a plurality of pins directly electrically connected to the plurality of lead frames, respectively, and formed in an end portion of the inverter module.</claim-text></claim-text></claim><claim id="c-en-0010" num="0010"><claim-text>The inverter module of claim 9, wherein the first and second lead frames connected to the U-phase first VB pad and second VB pad, respectively, among the plurality of lead frames, are formed in adjacent positions,<br/>
the third and fourth lead frames connected to the V-phase<!-- EPO <DP n="38"> --> first VB pad and second VB pad, respectively, among the plurality of lead frames, are formed in adjacent positions, and<br/>
the fifth and sixth lead frames connected to the W-phase first VB pad and second VB pad, respectively, among the plurality of lead frames, are formed in adjacent positions.</claim-text></claim><claim id="c-en-0011" num="0011"><claim-text>An inverter apparatus comprising:
<claim-text>an inverter module generating a driving signal of an inductive load; and</claim-text>
<claim-text>a printed circuit board on which the inverter module is mounted,</claim-text>
<claim-text>wherein the inverter module comprises:
<claim-text>a gate driver circuit including a high side driver having a first output side including a certain amount of a plurality of pads formed therein and a first control side positioned on the side opposite to the first output side and including the remainder of the plurality of pads formed therein, and generating a high side gate signal, and a low side driver generating a low side gate signal by interworking with the high side driver; and</claim-text>
<claim-text>an inverter including a high side switch circuit driven by the high side gate signal and a low side switch circuit driven by the low side gate signal,</claim-text><!-- EPO <DP n="39"> --></claim-text>
<claim-text>wherein the high side driver comprises:
<claim-text>a first VS pad formed on the first output side;</claim-text>
<claim-text>a first output pad formed on the first output side;</claim-text>
<claim-text>a first VB pad formed on the first control side;</claim-text>
<claim-text>a second VB pad formed to be adjacent to the first VB pad on the first control side and electrically connected to the first VS pad; and</claim-text>
<claim-text>a first circuit unit connected to the plurality of pads including the first VB pad, the first output pad, the first VS pad, and the second VS pad, and providing the high side gate signal through the first output pad.</claim-text></claim-text></claim-text></claim><claim id="c-en-0012" num="0012"><claim-text>The inverter apparatus of claim 11, wherein the first VS pad includes three first VS pads having a U phase, a V phase, and a W phase corresponding to a U phase, a V phase, and a W phase of a 3-phase inductive load, respectively,<br/>
the first output pad includes three first output pads having a U phase, a V phase, and a W phase,<br/>
the first VB pad includes three first VB pads having a U phase, a V phase, and a W phase, and<br/>
the second VS pad includes three second VS pads formed to be adjacent to the three first VB pads having the U phase, the V phase, and the W phase and electrically connected thereto, respectively.<!-- EPO <DP n="40"> --></claim-text></claim><claim id="c-en-0013" num="0013"><claim-text>The inverter apparatus of claim 12, wherein the circuit unit comprises:
<claim-text>a first circuit unit connected to the U-phase first VB pad, first output pad, first VS pad, and second VS pad and providing a high side first gate signal, among the high side gate signals, through the U-phase first output pad;</claim-text>
<claim-text>a second circuit unit connected to the V-phase first VB pad, first output pad, first VS pad, and second VS pad and providing a high side second gate signal, among the high side gate signals, through the V-phase first output pad; and</claim-text>
<claim-text>a third circuit unit connected to the W-phase first VB pad, first output pad, first VS pad, and second VS pad and providing a high side third gate signal, among the high side gate signals, through the W-phase first output pad.</claim-text></claim-text></claim><claim id="c-en-0014" num="0014"><claim-text>The inverter apparatus of claim 13, wherein the inverter module comprises:
<claim-text>a plurality of lead frames electrically connected to the plurality of pads including the first VB pad, the first output pad, the first VS pad, and the second VS pad through conducting wires, respectively; and</claim-text>
<claim-text>a plurality of pins directly electrically connected to the plurality of lead frames, respectively, and formed<!-- EPO <DP n="41"> --> in an end portion of the inverter module.</claim-text></claim-text></claim><claim id="c-en-0015" num="0015"><claim-text>The inverter apparatus of claim 14, wherein the first and second lead frames connected to the U-phase first VB pad and second VB pad, respectively, among the plurality of lead frames, are formed in adjacent positions,<br/>
the third and fourth lead frames connected to the V-phase first VB pad and second VB pad, respectively, among the plurality of lead frames, are formed in adjacent positions, and<br/>
the fifth and sixth lead frames connected to the W-phase first VB pad and second VB pad, respectively, among the plurality of lead frames, are formed in adjacent positions.</claim-text></claim></claims><drawings mxw-id="PDW16670741" load-source="patent-office"><!-- EPO <DP n="42"> --><figure id="f0001" num="1"><img id="if0001" file="imgf0001.tif" wi="165" he="202" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="43"> --><figure id="f0002" num="2"><img id="if0002" file="imgf0002.tif" wi="165" he="233" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="44"> --><figure id="f0003" num="3"><img id="if0003" file="imgf0003.tif" wi="94" he="230" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="45"> --><figure id="f0004" num="4"><img id="if0004" file="imgf0004.tif" wi="161" he="213" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="46"> --><figure id="f0005" num="5"><img id="if0005" file="imgf0005.tif" wi="164" he="216" img-content="drawing" img-format="tif"/></figure><!-- EPO <DP n="47"> --><figure id="f0006" num="6"><img id="if0006" file="imgf0006.tif" wi="162" he="219" img-content="drawing" img-format="tif"/></figure></drawings><copyright>User acknowledges that Fairview Research LLC and its third party providers retain all right, title and interest in and to this xml under applicable copyright laws.  User acquires no ownership rights to this xml including but not limited to its format.  User hereby accepts the terms and conditions of the Licence Agreement</copyright></patent-document>
