<stg><name>TopAdder</name>


<trans_list>

<trans id="131" from="1" to="2">
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="2" to="39">
<condition id="66">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="2" to="3">
<condition id="103">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="171" from="3" to="4">
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="172" from="4" to="5">
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="173" from="5" to="6">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="174" from="6" to="7">
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="175" from="7" to="8">
<condition id="71">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="176" from="8" to="9">
<condition id="72">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="177" from="9" to="10">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="178" from="10" to="11">
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="179" from="11" to="12">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="180" from="12" to="13">
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="181" from="13" to="14">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="182" from="14" to="15">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="183" from="15" to="16">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="184" from="16" to="17">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="17" to="18">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="18" to="19">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="19" to="20">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="20" to="21">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="21" to="22">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="22" to="23">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="23" to="24">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="24" to="25">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="25" to="26">
<condition id="89">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="26" to="27">
<condition id="90">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="27" to="28">
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="28" to="29">
<condition id="92">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="29" to="30">
<condition id="93">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="30" to="31">
<condition id="94">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="31" to="32">
<condition id="95">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="32" to="33">
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="33" to="34">
<condition id="97">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="34" to="35">
<condition id="98">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="35" to="36">
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="36" to="37">
<condition id="100">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="37" to="38">
<condition id="101">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="38" to="2">
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:0  call void (...)* @_ssdm_op_SpecBitsMap([3 x float]* %output_M_real), !map !7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecBitsMap([3 x float]* %output_M_imag), !map !13

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:2  call void (...)* @_ssdm_op_SpecBitsMap([15 x float]* %input1_M_real), !map !17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecBitsMap([15 x float]* %input1_M_imag), !map !23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([3 x float]* %input2_M_real), !map !27

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([3 x float]* %input2_M_imag), !map !31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !35

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:7  call void (...)* @_ssdm_op_SpecTopModule([9 x i8]* @TopAdder_str) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
:8  call void (...)* @_ssdm_op_SpecInterface([3 x float]* %output_M_real, [3 x float]* %output_M_imag, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
:9  call void (...)* @_ssdm_op_SpecInterface([3 x float]* %input2_M_real, [3 x float]* %input2_M_imag, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:10  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([15 x float]* %input1_M_real, [1 x i8]* @p_str6, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str6, i32 -1, [1 x i8]* @p_str6, [1 x i8]* @p_str6, [1 x i8]* @p_str6)

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:11  %empty_8 = call i32 (...)* @_ssdm_op_SpecMemCore([15 x float]* %input1_M_imag, [1 x i8]* @p_str7, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str7, i32 -1, [1 x i8]* @p_str7, [1 x i8]* @p_str7, [1 x i8]* @p_str7)

]]></node>
<StgValue><ssdm name="empty_8"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
:12  call void (...)* @_ssdm_op_SpecInterface([15 x float]* %input1_M_real, [15 x float]* %input1_M_imag, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="8" op_8_bw="8" op_9_bw="8" op_10_bw="8">
<![CDATA[
:13  call void (...)* @_ssdm_op_SpecInterface(i32 0, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:14  %empty_9 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x float]* %output_M_real, [1 x i8]* @p_str4, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str4, i32 -1, [1 x i8]* @p_str4, [1 x i8]* @p_str4, [1 x i8]* @p_str4)

]]></node>
<StgValue><ssdm name="empty_9"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:15  %empty_10 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x float]* %output_M_imag, [1 x i8]* @p_str5, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str5, i32 -1, [1 x i8]* @p_str5, [1 x i8]* @p_str5, [1 x i8]* @p_str5)

]]></node>
<StgValue><ssdm name="empty_10"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
:16  call void (...)* @_ssdm_op_SpecInterface([3 x float]* %output_M_real, [3 x float]* %output_M_imag, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
:17  call void (...)* @_ssdm_op_SpecInterface([15 x float]* %input1_M_real, [15 x float]* %input1_M_imag, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:18  %empty_11 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x float]* %input2_M_real, [1 x i8]* @p_str8, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str8, i32 -1, [1 x i8]* @p_str8, [1 x i8]* @p_str8, [1 x i8]* @p_str8)

]]></node>
<StgValue><ssdm name="empty_11"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="8" op_3_bw="8" op_4_bw="8" op_5_bw="32" op_6_bw="8" op_7_bw="8" op_8_bw="8">
<![CDATA[
:19  %empty_12 = call i32 (...)* @_ssdm_op_SpecMemCore([3 x float]* %input2_M_imag, [1 x i8]* @p_str9, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str9, i32 -1, [1 x i8]* @p_str9, [1 x i8]* @p_str9, [1 x i8]* @p_str9)

]]></node>
<StgValue><ssdm name="empty_12"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="8" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="8" op_9_bw="8" op_10_bw="8" op_11_bw="8">
<![CDATA[
:20  call void (...)* @_ssdm_op_SpecInterface([3 x float]* %input2_M_real, [3 x float]* %input2_M_imag, [10 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="0" op_0_bw="0">
<![CDATA[
:21  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
:0  %index = phi i2 [ 0, %0 ], [ %index_1, %2 ]

]]></node>
<StgValue><ssdm name="index"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:1  %exitcond1 = icmp eq i2 %index, -1

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2  %index_1 = add i2 %index, 1

]]></node>
<StgValue><ssdm name="index_1"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:3  br i1 %exitcond1, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="66" st_id="3" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:7  %tmp_s = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 0, [15 x float]* %input1_M_imag, i2 %index, i4 0, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="67" st_id="4" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:7  %tmp_s = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 0, [15 x float]* %input1_M_imag, i2 %index, i4 0, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="68" st_id="5" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:7  %tmp_s = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 0, [15 x float]* %input1_M_imag, i2 %index, i4 0, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="69" st_id="6" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:7  %tmp_s = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 0, [15 x float]* %input1_M_imag, i2 %index, i4 0, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="70" st_id="7" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:7  %tmp_s = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 0, [15 x float]* %input1_M_imag, i2 %index, i4 0, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="71" st_id="8" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:7  %tmp_s = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 0, [15 x float]* %input1_M_imag, i2 %index, i4 0, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="72" st_id="9" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:7  %tmp_s = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 0, [15 x float]* %input1_M_imag, i2 %index, i4 0, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="64">
<![CDATA[
:8  %p_0 = extractvalue { float, float } %tmp_s, 0

]]></node>
<StgValue><ssdm name="p_0"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="32" op_0_bw="64">
<![CDATA[
:9  %p_1 = extractvalue { float, float } %tmp_s, 1

]]></node>
<StgValue><ssdm name="p_1"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="75" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="64" op_0_bw="2">
<![CDATA[
:4  %tmp = zext i2 %index to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="76" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %output_M_real_addr = getelementptr [3 x float]* %output_M_real, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="output_M_real_addr"/></StgValue>
</operation>

<operation id="77" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="2" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %output_M_imag_addr = getelementptr [3 x float]* %output_M_imag, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="output_M_imag_addr"/></StgValue>
</operation>

<operation id="78" st_id="10" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:10  store float %p_0, float* %output_M_real_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="10" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:11  store float %p_1, float* %output_M_imag_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="80" st_id="10" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:12  %tmp_2 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 1, [15 x float]* %input1_M_imag, i2 %index, i4 1, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="81" st_id="11" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:12  %tmp_2 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 1, [15 x float]* %input1_M_imag, i2 %index, i4 1, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="82" st_id="12" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:12  %tmp_2 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 1, [15 x float]* %input1_M_imag, i2 %index, i4 1, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="83" st_id="13" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:12  %tmp_2 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 1, [15 x float]* %input1_M_imag, i2 %index, i4 1, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="84" st_id="14" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:12  %tmp_2 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 1, [15 x float]* %input1_M_imag, i2 %index, i4 1, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="85" st_id="15" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:12  %tmp_2 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 1, [15 x float]* %input1_M_imag, i2 %index, i4 1, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="86" st_id="16" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:12  %tmp_2 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 1, [15 x float]* %input1_M_imag, i2 %index, i4 1, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="64">
<![CDATA[
:13  %p_0_0_1 = extractvalue { float, float } %tmp_2, 0

]]></node>
<StgValue><ssdm name="p_0_0_1"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="32" op_0_bw="64">
<![CDATA[
:14  %p_1_0_1 = extractvalue { float, float } %tmp_2, 1

]]></node>
<StgValue><ssdm name="p_1_0_1"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="89" st_id="17" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:15  store float %p_0_0_1, float* %output_M_real_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="90" st_id="17" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:16  store float %p_1_0_1, float* %output_M_imag_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="91" st_id="17" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:17  %tmp_3 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 2, [15 x float]* %input1_M_imag, i2 %index, i4 2, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="92" st_id="18" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:17  %tmp_3 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 2, [15 x float]* %input1_M_imag, i2 %index, i4 2, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="93" st_id="19" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:17  %tmp_3 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 2, [15 x float]* %input1_M_imag, i2 %index, i4 2, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="94" st_id="20" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:17  %tmp_3 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 2, [15 x float]* %input1_M_imag, i2 %index, i4 2, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="95" st_id="21" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:17  %tmp_3 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 2, [15 x float]* %input1_M_imag, i2 %index, i4 2, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="96" st_id="22" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:17  %tmp_3 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 2, [15 x float]* %input1_M_imag, i2 %index, i4 2, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="97" st_id="23" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:17  %tmp_3 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 2, [15 x float]* %input1_M_imag, i2 %index, i4 2, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="98" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="64">
<![CDATA[
:18  %p_0_0_2 = extractvalue { float, float } %tmp_3, 0

]]></node>
<StgValue><ssdm name="p_0_0_2"/></StgValue>
</operation>

<operation id="99" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="32" op_0_bw="64">
<![CDATA[
:19  %p_1_0_2 = extractvalue { float, float } %tmp_3, 1

]]></node>
<StgValue><ssdm name="p_1_0_2"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="100" st_id="24" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:20  store float %p_0_0_2, float* %output_M_real_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="101" st_id="24" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="56" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:21  store float %p_1_0_2, float* %output_M_imag_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="102" st_id="24" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:22  %tmp_5 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 3, [15 x float]* %input1_M_imag, i2 %index, i4 3, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="103" st_id="25" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:22  %tmp_5 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 3, [15 x float]* %input1_M_imag, i2 %index, i4 3, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="104" st_id="26" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:22  %tmp_5 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 3, [15 x float]* %input1_M_imag, i2 %index, i4 3, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="105" st_id="27" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:22  %tmp_5 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 3, [15 x float]* %input1_M_imag, i2 %index, i4 3, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="106" st_id="28" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:22  %tmp_5 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 3, [15 x float]* %input1_M_imag, i2 %index, i4 3, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="107" st_id="29" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:22  %tmp_5 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 3, [15 x float]* %input1_M_imag, i2 %index, i4 3, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="108" st_id="30" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:22  %tmp_5 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 3, [15 x float]* %input1_M_imag, i2 %index, i4 3, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="109" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="64">
<![CDATA[
:23  %p_0_0_3 = extractvalue { float, float } %tmp_5, 0

]]></node>
<StgValue><ssdm name="p_0_0_3"/></StgValue>
</operation>

<operation id="110" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="64">
<![CDATA[
:24  %p_1_0_3 = extractvalue { float, float } %tmp_5, 1

]]></node>
<StgValue><ssdm name="p_1_0_3"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="111" st_id="31" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="60" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:25  store float %p_0_0_3, float* %output_M_real_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="112" st_id="31" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:26  store float %p_1_0_3, float* %output_M_imag_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="113" st_id="31" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:27  %tmp_4 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 4, [15 x float]* %input1_M_imag, i2 %index, i4 4, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="114" st_id="32" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:27  %tmp_4 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 4, [15 x float]* %input1_M_imag, i2 %index, i4 4, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="115" st_id="33" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:27  %tmp_4 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 4, [15 x float]* %input1_M_imag, i2 %index, i4 4, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="116" st_id="34" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:27  %tmp_4 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 4, [15 x float]* %input1_M_imag, i2 %index, i4 4, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="117" st_id="35" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:27  %tmp_4 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 4, [15 x float]* %input1_M_imag, i2 %index, i4 4, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="118" st_id="36" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:27  %tmp_4 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 4, [15 x float]* %input1_M_imag, i2 %index, i4 4, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="119" st_id="37" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="62" bw="64" op_0_bw="64" op_1_bw="32" op_2_bw="2" op_3_bw="4" op_4_bw="32" op_5_bw="2" op_6_bw="4" op_7_bw="32" op_8_bw="2" op_9_bw="32" op_10_bw="2">
<![CDATA[
:27  %tmp_4 = call fastcc { float, float } @"TopAdder_operator+<float>"([15 x float]* %input1_M_real, i2 %index, i4 4, [15 x float]* %input1_M_imag, i2 %index, i4 4, [3 x float]* %input2_M_real, i2 %index, [3 x float]* %input2_M_imag, i2 %index)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="120" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="32" op_0_bw="64">
<![CDATA[
:28  %p_0_0_4 = extractvalue { float, float } %tmp_4, 0

]]></node>
<StgValue><ssdm name="p_0_0_4"/></StgValue>
</operation>

<operation id="121" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="32" op_0_bw="64">
<![CDATA[
:29  %p_1_0_4 = extractvalue { float, float } %tmp_4, 1

]]></node>
<StgValue><ssdm name="p_1_0_4"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="122" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:0  %empty_13 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name="empty_13"/></StgValue>
</operation>

<operation id="123" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:1  call void (...)* @_ssdm_op_SpecLoopName([10 x i8]* @p_str3) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="37" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
:2  %tmp_1 = call i32 (...)* @_ssdm_op_SpecRegionBegin([10 x i8]* @p_str3)

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>

<operation id="125" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
:3  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="126" st_id="38" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:30  store float %p_0_0_4, float* %output_M_real_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="127" st_id="38" stage="1" lat="1">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="0" op_0_bw="32" op_1_bw="2">
<![CDATA[
:31  store float %p_1_0_4, float* %output_M_imag_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="128" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
:32  %empty_14 = call i32 (...)* @_ssdm_op_SpecRegionEnd([10 x i8]* @p_str3, i32 %tmp_1)

]]></node>
<StgValue><ssdm name="empty_14"/></StgValue>
</operation>

<operation id="129" st_id="38" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="0" op_0_bw="0">
<![CDATA[
:33  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="130" st_id="39" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="0" op_0_bw="32">
<![CDATA[
:0  ret i32 0

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
