Command: vcs -full64 -assert svaext -sverilog +error+500 +incdir+/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib \
+incdir+/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include +incdir+snapshots/default \
+libext+.v snapshots/default/common_defines.vh /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/swerv_types.sv \
-f /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/flist /home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv \
/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/ahb_sif.sv -l vcs_compile.log \
+vcs+initreg+random -LDFLAGS -Wl,--no-as-needed -top tb_top -timescale=1ns/1ns
                         Chronologic VCS (TM)
       Version O-2018.09-SP2_Full64 -- Fri Mar 18 02:29:33 2022
               Copyright (c) 1991-2018 by Synopsys Inc.
                         ALL RIGHTS RESERVED

This program is proprietary and confidential information of Synopsys Inc.
and may be used and disclosed only as authorized in a license agreement
controlling such use and disclosure.

Parsing design file 'snapshots/default/common_defines.vh'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/swerv_types.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/swerv_wrapper.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/build.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/swerv_wrapper.sv'.
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/swerv_wrapper.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/mem.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/mem.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/pic_ctrl.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/pic_ctrl.sv'.
Parsing included file 'snapshots/default/pic_map_auto.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/pic_ctrl.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/swerv.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/swerv.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dma_ctrl.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dma_ctrl.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_aln_ctl.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_aln_ctl.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_compress_ctl.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_ifc_ctl.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_bp_ctl.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_ic_mem.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_ic_mem.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_mem_ctl.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_mem_ctl.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_iccm_mem.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu_iccm_mem.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/ifu/ifu.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_decode_ctl.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_gpr_ctl.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_fgpr_ctl.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_ib_ctl.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_ib_ctl.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_tlu_ctl.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec_trigger.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dec/dec.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu_alu_ctl.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu_mul_ctl.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu_div_ctl.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu_2bit_div_srt.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu_4bit_div_srt.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/exu/exu.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/HardFloat_primitives.v'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/addRecFN.v'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_consts.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/addRecFN.v'.
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_specialize.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/addRecFN.v'.
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_localFuncs.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/addRecFN.v'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/iNFromException.v'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/HardFloat_rawFN.v'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_consts.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/HardFloat_rawFN.v'.
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_specialize.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/HardFloat_rawFN.v'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/fNToRecFN.v'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_localFuncs.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/fNToRecFN.v'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/recFNToFN.v'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_localFuncs.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/recFNToFN.v'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/recFNToRecFN.v'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_consts.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/recFNToRecFN.v'.
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_specialize.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/recFNToRecFN.v'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/isSigNaNRecFN.v'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/recFNToIN.v'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_consts.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/recFNToIN.v'.
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_specialize.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/recFNToIN.v'.
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_localFuncs.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/recFNToIN.v'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/compareRecFN.v'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/iNToRecFN.v'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_consts.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/iNToRecFN.v'.
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_specialize.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/iNToRecFN.v'.
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_localFuncs.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/iNToRecFN.v'.
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_localFuncs.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/iNToRecFN.v'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/mulAddRecFN.v'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_consts.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/mulAddRecFN.v'.
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_specialize.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/mulAddRecFN.v'.
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_localFuncs.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/mulAddRecFN.v'.
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_localFuncs.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/mulAddRecFN.v'.
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_localFuncs.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/hardfloat/mulAddRecFN.v'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/f_class.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FPtoINT.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/INTtoFP.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_consts.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/INTtoFP.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FPtoFP.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FMA.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/HardFloat_consts.vi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FMA.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FP32_DivSqrtRawFN_srt4.v'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/FP64_DivSqrtRawFN_srt4.v'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/DivSqrtRawFN_srt4.v'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/f_div_sqrt.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/fpu/fpu.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_clkdomain.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_addrcheck.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_addrcheck.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_lsc_ctl.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_lsc_ctl.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_stbuf.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_stbuf.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_bus_buffer.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_bus_buffer.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_bus_intf.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_bus_intf.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_ecc.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_ecc.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_dccm_mem.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_dccm_mem.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_dccm_ctl.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_dccm_ctl.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lsu/lsu_trigger.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dbg/dbg.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/include/global.h'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dbg/dbg.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dmi/dmi_wrapper.v'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dmi/dmi_jtag_to_core_sync.v'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/dmi/rvjtag_tap.sv'
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv'
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/dasm.svi'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv'.
Parsing included file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/axi_lsu_dma_bridge.sv'.
Back to file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/tb_top.sv'.
Parsing design file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/testbench/ahb_sif.sv'
Parsing library file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/beh_lib.sv'
Parsing library file '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/design/lib/mem_lib.sv'
Top Level Modules:
       tb_top
TimeScale is 1 ns / 1 ns
Starting vcs inline pass...
44 modules and 0 UDP read.
recompiling package swerv_types
recompiling module mem
recompiling module pic_ctrl
recompiling module cmp_and_mux
recompiling module configurable_gw
recompiling module dma_ctrl
recompiling module ifu_compress_ctl
recompiling module ifu_bp_ctl
recompiling module dec_dec_ctl
recompiling module dec_tlu_ctl
recompiling module dec
recompiling module exu_alu_ctl
recompiling module exu
recompiling module reverse
recompiling module lowMaskLoHi
recompiling module recFNToRawFN
recompiling module roundRawFNToRecFN
recompiling module fNToRecFN
recompiling module recFNToFN
recompiling module iNToRawFN
recompiling module FP64_SrtTable
recompiling module f_div_sqrt
recompiling module fpu
recompiling module lsu
recompiling module dmi_wrapper
recompiling module tb_top
recompiling module axi_lsu_dma_bridge
recompiling module axi_slv
recompiling module rvdff
recompiling module rvdffs
recompiling module rvdffsc
recompiling module rvdff_fpga
recompiling module rvdffs_fpga
recompiling module rvdffsc_fpga
recompiling module rvoclkhdr
recompiling module rvdffe
recompiling module rvbradder
recompiling module rvmaskandmatch
recompiling module rvecc_decode
recompiling module rvecc_decode_64
recompiling module ram_16384x39
recompiling module ram_1024x72
recompiling module ram_256x34
recompiling module ram_64x53
All of 44 modules done
make[1]: Entering directory '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/csrc' \

rm -f _csrc*.so pre_vcsobj_*.so share_vcsobj_*.so
if [ -x ../simv ]; then chmod -x ../simv; fi
g++  -o ../simv -no-pie    -Wl,-rpath-link=./ -Wl,-rpath='$ORIGIN'/simv.daidir/ -Wl,-rpath=./simv.daidir/ \
-Wl,-rpath='$ORIGIN'/simv.daidir//scsim.db.dir  -Wl,--no-as-needed -rdynamic  -Wl,-rpath=/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib \
-L/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib   objs/amcQw_d.o \
_273060_archive_1.so  SIM_l.o       rmapats_mop.o rmapats.o rmar.o rmar_nd.o  rmar_llvm_0_1.o \
rmar_llvm_0_0.o          -lnuma -lzerosoft_rt_stubs -lvirsim -lerrorinf -lsnpsmalloc \
-lvfs    -lvcsnew -lsimprofile -luclinative /home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/vcs_tls.o \
-Wl,-whole-archive -lvcsucli -Wl,-no-whole-archive       ./../simv.daidir/vc_hdrs.o \
/home/riscv/tools/synopsys/vcs_2018.09/vcs/O-2018.09-SP2/linux64/lib/vcs_save_restore_new.o \
-ldl  -lc -lm -lpthread -ldl 
../simv up to date
make[1]: Leaving directory '/home/riscv/work/swerv/Cores-SweRV-RV64IMFDCBV/csrc' \

CPU time: 8.942 seconds to compile + .363 seconds to elab + .271 seconds to link
