// Seed: 2933933460
module module_0 (
    output reg id_0,
    input tri1 id_1,
    input id_2,
    input id_3,
    input logic id_4
);
  logic id_5;
  always @(1 or id_2) id_0 <= 1 ^ id_3;
  assign id_0 = id_1[1];
  logic id_6;
endmodule
