// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.3
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        StrmMPix_V_val_0_V_dout,
        StrmMPix_V_val_0_V_empty_n,
        StrmMPix_V_val_0_V_read,
        StrmMPix_V_val_1_V_dout,
        StrmMPix_V_val_1_V_empty_n,
        StrmMPix_V_val_1_V_read,
        StrmMPix_V_val_2_V_dout,
        StrmMPix_V_val_2_V_empty_n,
        StrmMPix_V_val_2_V_read,
        StrmMPix_V_val_3_V_dout,
        StrmMPix_V_val_3_V_empty_n,
        StrmMPix_V_val_3_V_read,
        StrmMPix_V_val_4_V_dout,
        StrmMPix_V_val_4_V_empty_n,
        StrmMPix_V_val_4_V_read,
        StrmMPix_V_val_5_V_dout,
        StrmMPix_V_val_5_V_empty_n,
        StrmMPix_V_val_5_V_read,
        bytes_plane0_V_V_din,
        bytes_plane0_V_V_full_n,
        bytes_plane0_V_V_write,
        HwReg_height_cast5_loc_dout,
        HwReg_height_cast5_loc_empty_n,
        HwReg_height_cast5_loc_read,
        tmp_8_loc_dout,
        tmp_8_loc_empty_n,
        tmp_8_loc_read,
        VideoFormat,
        HwReg_height_cast5_loc_out_din,
        HwReg_height_cast5_loc_out_full_n,
        HwReg_height_cast5_loc_out_write,
        tmp_8_loc_out_din,
        tmp_8_loc_out_full_n,
        tmp_8_loc_out_write
);

parameter    ap_ST_fsm_state1 = 24'd1;
parameter    ap_ST_fsm_state2 = 24'd2;
parameter    ap_ST_fsm_state3 = 24'd4;
parameter    ap_ST_fsm_pp0_stage0 = 24'd8;
parameter    ap_ST_fsm_pp0_stage1 = 24'd16;
parameter    ap_ST_fsm_pp0_stage2 = 24'd32;
parameter    ap_ST_fsm_pp0_stage3 = 24'd64;
parameter    ap_ST_fsm_pp0_stage4 = 24'd128;
parameter    ap_ST_fsm_pp0_stage5 = 24'd256;
parameter    ap_ST_fsm_pp0_stage6 = 24'd512;
parameter    ap_ST_fsm_pp0_stage7 = 24'd1024;
parameter    ap_ST_fsm_state14 = 24'd2048;
parameter    ap_ST_fsm_state15 = 24'd4096;
parameter    ap_ST_fsm_pp1_stage0 = 24'd8192;
parameter    ap_ST_fsm_pp1_stage1 = 24'd16384;
parameter    ap_ST_fsm_pp1_stage2 = 24'd32768;
parameter    ap_ST_fsm_pp1_stage3 = 24'd65536;
parameter    ap_ST_fsm_state22 = 24'd131072;
parameter    ap_ST_fsm_state23 = 24'd262144;
parameter    ap_ST_fsm_pp2_stage0 = 24'd524288;
parameter    ap_ST_fsm_pp2_stage1 = 24'd1048576;
parameter    ap_ST_fsm_pp2_stage2 = 24'd2097152;
parameter    ap_ST_fsm_pp2_stage3 = 24'd4194304;
parameter    ap_ST_fsm_state30 = 24'd8388608;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [7:0] StrmMPix_V_val_0_V_dout;
input   StrmMPix_V_val_0_V_empty_n;
output   StrmMPix_V_val_0_V_read;
input  [7:0] StrmMPix_V_val_1_V_dout;
input   StrmMPix_V_val_1_V_empty_n;
output   StrmMPix_V_val_1_V_read;
input  [7:0] StrmMPix_V_val_2_V_dout;
input   StrmMPix_V_val_2_V_empty_n;
output   StrmMPix_V_val_2_V_read;
input  [7:0] StrmMPix_V_val_3_V_dout;
input   StrmMPix_V_val_3_V_empty_n;
output   StrmMPix_V_val_3_V_read;
input  [7:0] StrmMPix_V_val_4_V_dout;
input   StrmMPix_V_val_4_V_empty_n;
output   StrmMPix_V_val_4_V_read;
input  [7:0] StrmMPix_V_val_5_V_dout;
input   StrmMPix_V_val_5_V_empty_n;
output   StrmMPix_V_val_5_V_read;
output  [127:0] bytes_plane0_V_V_din;
input   bytes_plane0_V_V_full_n;
output   bytes_plane0_V_V_write;
input  [11:0] HwReg_height_cast5_loc_dout;
input   HwReg_height_cast5_loc_empty_n;
output   HwReg_height_cast5_loc_read;
input  [15:0] tmp_8_loc_dout;
input   tmp_8_loc_empty_n;
output   tmp_8_loc_read;
input  [7:0] VideoFormat;
output  [11:0] HwReg_height_cast5_loc_out_din;
input   HwReg_height_cast5_loc_out_full_n;
output   HwReg_height_cast5_loc_out_write;
output  [15:0] tmp_8_loc_out_din;
input   tmp_8_loc_out_full_n;
output   tmp_8_loc_out_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg[127:0] bytes_plane0_V_V_din;
reg bytes_plane0_V_V_write;
reg HwReg_height_cast5_loc_read;
reg tmp_8_loc_read;
reg HwReg_height_cast5_loc_out_write;
reg tmp_8_loc_out_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [23:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    StrmMPix_V_val_0_V_blk_n;
wire    ap_CS_fsm_pp2_stage1;
reg    ap_enable_reg_pp2_iter0;
wire    ap_block_pp2_stage1;
reg   [0:0] exitcond2_reg_2292;
reg   [0:0] or_cond_i_i_reg_2308;
wire    ap_CS_fsm_pp2_stage2;
wire    ap_block_pp2_stage2;
reg   [0:0] or_cond_1_i_i_reg_2332;
wire    ap_CS_fsm_pp2_stage3;
wire    ap_block_pp2_stage3;
reg   [0:0] or_cond_2_i_i_reg_2376;
wire    ap_CS_fsm_pp2_stage0;
reg    ap_enable_reg_pp2_iter1;
wire    ap_block_pp2_stage0;
reg   [0:0] or_cond_3_i_i_reg_2380;
wire    ap_CS_fsm_pp1_stage1;
reg    ap_enable_reg_pp1_iter0;
wire    ap_block_pp1_stage1;
reg   [0:0] exitcond1_reg_2101;
reg   [0:0] or_cond1_i_i_reg_2117;
wire    ap_CS_fsm_pp1_stage2;
wire    ap_block_pp1_stage2;
reg   [0:0] or_cond1_1_i_i_reg_2141;
wire    ap_CS_fsm_pp1_stage3;
wire    ap_block_pp1_stage3;
reg   [0:0] or_cond1_2_i_i_reg_2185;
wire    ap_CS_fsm_pp1_stage0;
reg    ap_enable_reg_pp1_iter1;
wire    ap_block_pp1_stage0;
reg   [0:0] or_cond1_3_i_i_reg_2189;
wire    ap_CS_fsm_pp0_stage1;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_pp0_stage1;
reg   [0:0] exitcond_reg_1900;
reg   [0:0] or_cond2_i_i_reg_1920;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2;
reg   [0:0] or_cond2_1_i_i_reg_1934;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
reg   [0:0] or_cond2_2_i_i_reg_1958;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4;
reg   [0:0] or_cond2_3_i_i_reg_1972;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5;
reg   [0:0] or_cond2_4_i_i_reg_1986;
wire    ap_CS_fsm_pp0_stage6;
wire    ap_block_pp0_stage6;
reg   [0:0] or_cond2_5_i_i_reg_2000;
wire    ap_CS_fsm_pp0_stage7;
wire    ap_block_pp0_stage7;
reg   [0:0] or_cond2_6_i_i_reg_2004;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter1;
wire    ap_block_pp0_stage0;
reg   [0:0] or_cond2_7_i_i_reg_2008;
reg    StrmMPix_V_val_1_V_blk_n;
reg    StrmMPix_V_val_2_V_blk_n;
reg    StrmMPix_V_val_3_V_blk_n;
reg    StrmMPix_V_val_4_V_blk_n;
reg    StrmMPix_V_val_5_V_blk_n;
reg    bytes_plane0_V_V_blk_n;
reg   [0:0] ap_reg_pp2_iter1_exitcond2_reg_2292;
reg   [0:0] ap_reg_pp1_iter1_exitcond1_reg_2101;
reg   [0:0] ap_reg_pp0_iter1_exitcond_reg_1900;
reg    HwReg_height_cast5_loc_blk_n;
reg    tmp_8_loc_blk_n;
reg    HwReg_height_cast5_loc_out_blk_n;
reg    tmp_8_loc_out_blk_n;
reg   [12:0] x3_i_i_reg_426;
reg   [7:0] pix_val_V_3_13_i_i_reg_437;
reg   [7:0] pix_val_V_0_13_i_i_reg_447;
reg   [7:0] pix_val_V_3_14_i_i_reg_457;
reg   [7:0] pix_val_V_0_14_i_i_reg_468;
reg   [7:0] pix_val_V_3_15_i_i_reg_479;
reg   [7:0] pix_val_V_0_15_i_i_reg_490;
reg   [7:0] pix_val_V_3_16_i_i_reg_501;
reg   [7:0] pix_val_V_0_16_i_i_reg_512;
reg   [7:0] pix_val_V_3_17_i_i_reg_523;
reg   [7:0] pix_val_V_0_17_i_i_reg_534;
reg   [7:0] pix_val_V_3_18_i_i_reg_545;
reg   [7:0] pix_val_V_0_18_i_i_reg_556;
reg   [12:0] x7_i_i_reg_607;
reg   [7:0] pix_val_V_4_8_i_i_reg_618;
reg   [7:0] pix_val_V_3_8_i_i_reg_628;
reg   [7:0] pix_val_V_1_8_i_i_reg_638;
reg   [7:0] pix_val_V_0_8_i_i_reg_648;
reg   [7:0] pix_val_V_4_9_i_i_reg_658;
reg   [7:0] pix_val_V_3_9_i_i_reg_669;
reg   [7:0] pix_val_V_1_9_i_i_reg_680;
reg   [7:0] pix_val_V_0_9_i_i_reg_691;
reg   [12:0] x_i_i_reg_782;
reg   [7:0] pix_val_V_4_2_i_i_reg_793;
reg   [7:0] pix_val_V_3_2_i_i_reg_803;
reg   [7:0] pix_val_V_1_2_i_i_reg_813;
reg   [7:0] pix_val_V_0_2_i_i_reg_823;
reg   [7:0] pix_val_V_4_3_i_i_reg_833;
reg   [7:0] pix_val_V_3_3_i_i_reg_844;
reg   [7:0] pix_val_V_1_3_i_i_reg_855;
reg   [7:0] pix_val_V_0_3_i_i_reg_866;
reg   [11:0] HwReg_height_cast5_l_reg_1753;
reg    ap_block_state1;
reg   [15:0] tmp_8_loc_read_reg_1760;
wire   [0:0] icmp_fu_1013_p2;
reg   [0:0] icmp_reg_1770;
wire   [0:0] tmp_i_i_fu_1019_p2;
reg   [0:0] tmp_i_i_reg_1774;
wire   [0:0] icmp1_fu_1041_p2;
reg   [0:0] icmp1_reg_1778;
wire   [0:0] tmp_i_i_122_fu_1047_p2;
reg   [0:0] tmp_i_i_122_reg_1782;
wire   [0:0] tmp_7_i_i_fu_1053_p2;
reg   [0:0] tmp_7_i_i_reg_1786;
wire   [0:0] icmp4_fu_1075_p2;
reg   [0:0] icmp4_reg_1790;
wire   [0:0] icmp5_fu_1097_p2;
reg   [0:0] icmp5_reg_1794;
wire   [0:0] icmp6_fu_1119_p2;
reg   [0:0] icmp6_reg_1798;
wire   [0:0] tmp_17_i_i_fu_1125_p2;
reg   [0:0] tmp_17_i_i_reg_1802;
wire   [12:0] loopWidth_2_cast36_i_fu_1143_p4;
reg   [12:0] loopWidth_2_cast36_i_reg_1818;
wire    ap_CS_fsm_state2;
wire   [0:0] tmp_20_i_i_fu_1153_p2;
reg   [0:0] tmp_20_i_i_reg_1823;
wire   [16:0] tmp_22_cast_i_i_fu_1171_p1;
reg   [16:0] tmp_22_cast_i_i_reg_1828;
wire  signed [13:0] tmp_23_cast_i_i_fu_1180_p1;
reg  signed [13:0] tmp_23_cast_i_i_reg_1833;
wire   [0:0] tmp_301_i_i_fu_1184_p2;
reg   [0:0] tmp_301_i_i_reg_1838;
wire   [0:0] icmp7_fu_1200_p2;
reg   [0:0] icmp7_reg_1843;
wire   [0:0] tmp_30_2_i_i_fu_1206_p2;
reg   [0:0] tmp_30_2_i_i_reg_1848;
wire   [0:0] icmp8_fu_1222_p2;
reg   [0:0] icmp8_reg_1853;
wire   [0:0] tmp_30_4_i_i_fu_1228_p2;
reg   [0:0] tmp_30_4_i_i_reg_1858;
wire   [0:0] tmp_30_5_i_i_fu_1234_p2;
reg   [0:0] tmp_30_5_i_i_reg_1863;
wire   [0:0] tmp_30_6_i_i_fu_1240_p2;
reg   [0:0] tmp_30_6_i_i_reg_1868;
wire   [0:0] exitcond5_i_i_fu_1250_p2;
wire    ap_CS_fsm_state3;
wire   [15:0] y_2_fu_1255_p2;
reg   [15:0] y_2_reg_1877;
wire   [0:0] exitcond2_i_i_fu_1265_p2;
wire   [15:0] y_1_fu_1270_p2;
reg   [15:0] y_1_reg_1886;
wire   [0:0] exitcond1_i_i_fu_1280_p2;
wire   [15:0] y_fu_1285_p2;
reg   [15:0] y_reg_1895;
wire   [0:0] exitcond_fu_1291_p2;
wire    ap_block_state4_pp0_stage0_iter0;
wire    StrmMPix_V_val_0_V0_status;
reg    ap_predicate_op204_read_state12;
reg    ap_block_state12_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_11001;
wire   [12:0] x_2_fu_1296_p2;
reg   [12:0] x_2_reg_1904;
wire   [0:0] tmp_29_i_i_fu_1306_p2;
reg   [0:0] tmp_29_i_i_reg_1909;
wire   [0:0] or_cond2_i_i_fu_1311_p2;
reg    ap_predicate_op145_read_state5;
reg    ap_block_state5_pp0_stage1_iter0;
reg    ap_block_state13_pp0_stage1_iter1;
reg    ap_block_pp0_stage1_11001;
wire   [0:0] or_cond2_1_i_i_fu_1316_p2;
reg    ap_predicate_op156_read_state6;
reg    ap_block_state6_pp0_stage2_iter0;
reg    ap_block_pp0_stage2_11001;
wire   [0:0] or_cond2_2_i_i_fu_1326_p2;
reg    ap_predicate_op164_read_state7;
reg    ap_block_state7_pp0_stage3_iter0;
reg    ap_block_pp0_stage3_11001;
wire   [0:0] or_cond2_3_i_i_fu_1330_p2;
reg    ap_predicate_op172_read_state8;
reg    ap_block_state8_pp0_stage4_iter0;
reg    ap_block_pp0_stage4_11001;
wire   [0:0] or_cond2_4_i_i_fu_1334_p2;
reg    ap_predicate_op180_read_state9;
reg    ap_block_state9_pp0_stage5_iter0;
reg    ap_block_pp0_stage5_11001;
wire   [0:0] or_cond2_5_i_i_fu_1338_p2;
wire   [0:0] or_cond2_6_i_i_fu_1342_p2;
wire   [0:0] or_cond2_7_i_i_fu_1346_p2;
reg    ap_predicate_op190_read_state10;
reg    ap_block_state10_pp0_stage6_iter0;
reg    ap_block_pp0_stage6_11001;
reg    ap_predicate_op197_read_state11;
reg    ap_block_state11_pp0_stage7_iter0;
reg    ap_block_pp0_stage7_11001;
wire   [12:0] loopWidth_1_cast38_i_fu_1406_p4;
reg   [12:0] loopWidth_1_cast38_i_reg_2066;
wire    ap_CS_fsm_state15;
wire   [0:0] grp_fu_974_p2;
reg   [0:0] tmp_10_i_i_reg_2071;
wire   [16:0] tmp_12_cast_i_i_fu_1428_p1;
reg   [16:0] tmp_12_cast_i_i_reg_2076;
wire  signed [13:0] tmp_13_cast_i_i_fu_1437_p1;
reg  signed [13:0] tmp_13_cast_i_i_reg_2081;
wire   [0:0] tmp_251_i_i_fu_1441_p2;
reg   [0:0] tmp_251_i_i_reg_2086;
wire   [0:0] icmp3_fu_1457_p2;
reg   [0:0] icmp3_reg_2091;
wire   [0:0] tmp_25_2_i_i_fu_1463_p2;
reg   [0:0] tmp_25_2_i_i_reg_2096;
wire   [0:0] exitcond1_fu_1469_p2;
wire    ap_block_state16_pp1_stage0_iter0;
reg    ap_predicate_op287_read_state20;
reg    ap_block_state20_pp1_stage0_iter1;
reg    ap_block_pp1_stage0_11001;
wire   [12:0] x_1_fu_1474_p2;
reg   [12:0] x_1_reg_2105;
wire   [0:0] tmp_18_i_i_fu_1484_p2;
reg   [0:0] tmp_18_i_i_reg_2110;
wire   [0:0] or_cond1_i_i_fu_1489_p2;
reg    ap_predicate_op248_read_state17;
reg    ap_block_state17_pp1_stage1_iter0;
reg    ap_block_state21_pp1_stage1_iter1;
reg    ap_block_pp1_stage1_11001;
wire   [0:0] or_cond1_1_i_i_fu_1494_p2;
reg    ap_predicate_op263_read_state18;
reg    ap_block_state18_pp1_stage2_iter0;
reg    ap_block_pp1_stage2_11001;
wire   [0:0] or_cond1_2_i_i_fu_1510_p2;
wire   [0:0] or_cond1_3_i_i_fu_1514_p2;
reg    ap_predicate_op276_read_state19;
reg    ap_block_state19_pp1_stage3_iter0;
reg    ap_block_pp1_stage3_11001;
wire   [12:0] loopWidth_cast40_i_i_fu_1584_p4;
reg   [12:0] loopWidth_cast40_i_i_reg_2257;
wire    ap_CS_fsm_state23;
reg   [0:0] tmp_3_i_i_reg_2262;
wire   [16:0] tmp_5_cast_i_i_fu_1606_p1;
reg   [16:0] tmp_5_cast_i_i_reg_2267;
wire  signed [13:0] tmp_6_cast_i_i_fu_1615_p1;
reg  signed [13:0] tmp_6_cast_i_i_reg_2272;
wire   [0:0] tmp_241_i_i_fu_1619_p2;
reg   [0:0] tmp_241_i_i_reg_2277;
wire   [0:0] icmp2_fu_1635_p2;
reg   [0:0] icmp2_reg_2282;
wire   [0:0] tmp_24_2_i_i_fu_1641_p2;
reg   [0:0] tmp_24_2_i_i_reg_2287;
wire   [0:0] exitcond2_fu_1647_p2;
wire    ap_block_state24_pp2_stage0_iter0;
reg    ap_predicate_op378_read_state28;
reg    ap_block_state28_pp2_stage0_iter1;
reg    ap_block_pp2_stage0_11001;
wire   [12:0] x_fu_1652_p2;
reg   [12:0] x_reg_2296;
wire   [0:0] tmp_15_i_i_fu_1662_p2;
reg   [0:0] tmp_15_i_i_reg_2301;
wire   [0:0] or_cond_i_i_fu_1667_p2;
reg    ap_predicate_op339_read_state25;
reg    ap_block_state25_pp2_stage1_iter0;
reg    ap_block_state29_pp2_stage1_iter1;
reg    ap_block_pp2_stage1_11001;
wire   [0:0] or_cond_1_i_i_fu_1672_p2;
reg    ap_predicate_op354_read_state26;
reg    ap_block_state26_pp2_stage2_iter0;
reg    ap_block_pp2_stage2_11001;
wire   [0:0] or_cond_2_i_i_fu_1688_p2;
wire   [0:0] or_cond_3_i_i_fu_1692_p2;
reg    ap_predicate_op367_read_state27;
reg    ap_block_state27_pp2_stage3_iter0;
reg    ap_block_pp2_stage3_11001;
reg    ap_block_pp0_stage2_subdone;
reg    ap_condition_pp0_exit_iter0_state6;
reg    ap_block_pp0_stage7_subdone;
reg    ap_block_pp1_stage2_subdone;
reg    ap_condition_pp1_exit_iter0_state18;
reg    ap_block_pp1_stage3_subdone;
reg    ap_block_pp2_stage2_subdone;
reg    ap_condition_pp2_exit_iter0_state26;
reg    ap_block_pp2_stage3_subdone;
reg   [15:0] y3_i_i_reg_393;
wire    ap_CS_fsm_state14;
reg   [15:0] y6_i_i_reg_404;
wire    ap_CS_fsm_state22;
reg   [15:0] y_i_i_reg_415;
wire    ap_CS_fsm_state30;
reg   [12:0] ap_phi_mux_x3_i_i_phi_fu_430_p4;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_13_i_i_reg_437;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_13_i_i_reg_447;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_14_i_i_reg_457;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_14_i_i_reg_468;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_15_i_i_reg_479;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_15_i_i_reg_490;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_16_i_i_reg_501;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_16_i_i_reg_512;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_17_i_i_reg_523;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_17_i_i_reg_534;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_18_i_i_reg_545;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_3_18_i_i_reg_545;
reg   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_18_i_i_reg_556;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_0_18_i_i_reg_556;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_19_i_i_reg_567;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_3_19_i_i_reg_567;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_19_i_i_reg_577;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_0_19_i_i_reg_577;
reg   [7:0] ap_phi_mux_pix_val_V_3_20_i_i_phi_fu_590_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_3_20_i_i_reg_587;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_3_20_i_i_reg_587;
reg   [7:0] ap_phi_mux_pix_val_V_0_20_i_i_phi_fu_600_p4;
wire   [7:0] ap_phi_reg_pp0_iter0_pix_val_V_0_20_i_i_reg_597;
reg   [7:0] ap_phi_reg_pp0_iter1_pix_val_V_0_20_i_i_reg_597;
reg   [12:0] ap_phi_mux_x7_i_i_phi_fu_611_p4;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_8_i_i_reg_618;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_8_i_i_reg_628;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_8_i_i_reg_638;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_8_i_i_reg_648;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_9_i_i_reg_658;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_4_9_i_i_reg_658;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_9_i_i_reg_669;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_3_9_i_i_reg_669;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_9_i_i_reg_680;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_1_9_i_i_reg_680;
reg   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_9_i_i_reg_691;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_0_9_i_i_reg_691;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_i_i_reg_702;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_4_i_i_reg_702;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_10_i_i_reg_712;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_3_10_i_i_reg_712;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_i_i_reg_722;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_1_i_i_reg_722;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_10_i_i_reg_732;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_0_10_i_i_reg_732;
reg   [7:0] ap_phi_mux_pix_val_V_4_10_i_i_phi_fu_745_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_4_10_i_i_reg_742;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_4_10_i_i_reg_742;
reg   [7:0] ap_phi_mux_pix_val_V_3_11_i_i_phi_fu_755_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_3_11_i_i_reg_752;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_3_11_i_i_reg_752;
reg   [7:0] ap_phi_mux_pix_val_V_1_10_i_i_phi_fu_765_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_1_10_i_i_reg_762;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_1_10_i_i_reg_762;
reg   [7:0] ap_phi_mux_pix_val_V_0_11_i_i_phi_fu_775_p4;
wire   [7:0] ap_phi_reg_pp1_iter0_pix_val_V_0_11_i_i_reg_772;
reg   [7:0] ap_phi_reg_pp1_iter1_pix_val_V_0_11_i_i_reg_772;
reg   [12:0] ap_phi_mux_x_i_i_phi_fu_786_p4;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_4_2_i_i_reg_793;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_3_2_i_i_reg_803;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_2_i_i_reg_813;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_2_i_i_reg_823;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_4_3_i_i_reg_833;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_4_3_i_i_reg_833;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_3_3_i_i_reg_844;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_3_3_i_i_reg_844;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_3_i_i_reg_855;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_1_3_i_i_reg_855;
reg   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_3_i_i_reg_866;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_0_3_i_i_reg_866;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_4_4_i_i_reg_877;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_4_4_i_i_reg_877;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_3_4_i_i_reg_887;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_3_4_i_i_reg_887;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_4_i_i_reg_897;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_1_4_i_i_reg_897;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_4_i_i_reg_907;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_0_4_i_i_reg_907;
reg   [7:0] ap_phi_mux_pix_val_V_4_5_i_i_phi_fu_920_p4;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_4_5_i_i_reg_917;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_4_5_i_i_reg_917;
reg   [7:0] ap_phi_mux_pix_val_V_3_5_i_i_phi_fu_930_p4;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_3_5_i_i_reg_927;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_3_5_i_i_reg_927;
reg   [7:0] ap_phi_mux_pix_val_V_1_5_i_i_phi_fu_940_p4;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_1_5_i_i_reg_937;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_1_5_i_i_reg_937;
reg   [7:0] ap_phi_mux_pix_val_V_0_5_i_i_phi_fu_950_p4;
wire   [7:0] ap_phi_reg_pp2_iter0_pix_val_V_0_5_i_i_reg_947;
reg   [7:0] ap_phi_reg_pp2_iter1_pix_val_V_0_5_i_i_reg_947;
reg    StrmMPix_V_val_0_V0_update;
wire   [127:0] tmp_V_2_fu_1350_p17;
reg    ap_block_pp0_stage1_01001;
wire   [127:0] tmp_V_1_fu_1518_p17;
reg    ap_block_pp1_stage1_01001;
wire   [127:0] tmp_V_fu_1696_p17;
reg    ap_block_pp2_stage1_01001;
reg   [7:0] pix_val_0_V_3_fu_296;
reg   [7:0] pix_val_3_V_3_fu_300;
reg   [7:0] pix_val_0_V_1_fu_304;
reg   [7:0] pix_val_1_V_1_fu_308;
reg   [7:0] pix_val_3_V_1_fu_312;
reg   [7:0] pix_val_4_V_1_fu_316;
reg   [7:0] pix_val_0_V_fu_320;
reg   [7:0] pix_val_1_V_fu_324;
reg   [7:0] pix_val_3_V_fu_328;
reg   [7:0] pix_val_4_V_fu_332;
wire   [2:0] grp_fu_957_p4;
wire   [7:0] VideoFormat_off_i_i_fu_997_p2;
wire   [6:0] tmp_3_fu_1003_p4;
wire   [7:0] VideoFormat_off1_i_i_fu_1025_p2;
wire   [6:0] tmp_4_fu_1031_p4;
wire   [7:0] VideoFormat_off2_i_i_fu_1059_p2;
wire   [6:0] tmp_7_fu_1065_p4;
wire   [7:0] VideoFormat_off3_i_i_fu_1081_p2;
wire   [6:0] tmp_8_fu_1087_p4;
wire   [7:0] VideoFormat_off4_i_i_fu_1103_p2;
wire   [6:0] tmp_9_fu_1109_p4;
wire   [16:0] widthInPix_2_cast37_s_fu_1131_p1;
wire   [16:0] tmp_19_i_i_fu_1137_p2;
wire   [3:0] remainPix_4_fu_1134_p1;
wire   [3:0] tmp_fu_1159_p1;
wire   [12:0] tmp_23_i_i_fu_1174_p2;
wire   [3:0] remainPix_5_fu_1163_p3;
wire   [2:0] tmp_11_fu_1190_p4;
wire   [1:0] tmp_12_fu_1212_p4;
wire   [16:0] y3_cast_i_i_fu_1246_p1;
wire   [16:0] y6_cast_i_i_fu_1261_p1;
wire   [16:0] y_cast_i_i_fu_1276_p1;
wire   [13:0] x3_cast_i_i_fu_1302_p1;
wire   [16:0] tmp_8_cast39_i_i_fu_1397_p1;
wire   [16:0] tmp_9_i_i_fu_1400_p2;
wire   [1:0] grp_fu_980_p4;
wire   [2:0] tmp_11_i_i_fu_1416_p1;
wire   [12:0] tmp_13_i_i_fu_1431_p2;
wire   [2:0] remainPix_3_fu_1420_p3;
wire   [1:0] tmp_6_fu_1447_p4;
wire   [13:0] x7_cast_i_i_fu_1480_p1;
wire   [16:0] tmp_1_cast41_i_i_fu_1575_p1;
wire   [16:0] tmp_2_i_i_fu_1578_p2;
wire   [2:0] tmp_4_i_i_fu_1594_p1;
wire   [12:0] tmp_6_i_i_fu_1609_p2;
wire   [2:0] remainPix_1_fu_1598_p3;
wire   [1:0] tmp_5_fu_1625_p4;
wire   [13:0] x_cast_i_i_fu_1658_p1;
reg   [23:0] ap_NS_fsm;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage1_subdone;
reg    ap_block_pp0_stage3_subdone;
reg    ap_block_pp0_stage4_subdone;
reg    ap_block_pp0_stage5_subdone;
reg    ap_block_pp0_stage6_subdone;
reg    ap_block_pp1_stage0_subdone;
reg    ap_block_pp1_stage1_subdone;
reg    ap_block_pp2_stage0_subdone;
reg    ap_block_pp2_stage1_subdone;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_idle_pp1;
wire    ap_enable_pp1;
reg    ap_idle_pp2;
wire    ap_enable_pp2;
reg    ap_condition_2001;
reg    ap_condition_2004;
reg    ap_condition_2008;
reg    ap_condition_2011;
reg    ap_condition_2015;
reg    ap_condition_2018;
reg    ap_condition_2022;
reg    ap_condition_2025;
reg    ap_condition_2029;
reg    ap_condition_2033;
reg    ap_condition_743;
reg    ap_condition_2040;
reg    ap_condition_2043;
reg    ap_condition_850;
reg    ap_condition_2050;
reg    ap_condition_2053;
reg    ap_condition_958;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 24'd1;
#0 ap_enable_reg_pp2_iter0 = 1'b0;
#0 ap_enable_reg_pp2_iter1 = 1'b0;
#0 ap_enable_reg_pp1_iter0 = 1'b0;
#0 ap_enable_reg_pp1_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_continue)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & ((1'd1 == icmp1_reg_1778) | (1'd1 == tmp_i_i_reg_1774) | (1'd1 == icmp_reg_1770) | ((1'd1 == exitcond1_i_i_fu_1280_p2) & (1'd1 == tmp_i_i_122_reg_1782)) | ((1'd1 == exitcond2_i_i_fu_1265_p2) & (1'd1 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == exitcond5_i_i_fu_1250_p2) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd0 == tmp_17_i_i_reg_1802) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == icmp6_reg_1798) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == icmp5_reg_1794) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == icmp4_reg_1790) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782))))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((ap_block_pp0_stage2_subdone == 1'b0) & (1'b1 == ap_condition_pp0_exit_iter0_state6) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_17_i_i_reg_1802) & (1'd0 == exitcond5_i_i_fu_1250_p2) & (1'd0 == icmp6_reg_1798) & (1'd0 == icmp5_reg_1794) & (1'd0 == icmp4_reg_1790) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782) & (1'd0 == icmp1_reg_1778) & (1'd0 == tmp_i_i_reg_1774) & (1'd0 == icmp_reg_1770))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp0_exit_iter0_state6) & (((ap_block_pp0_stage7_subdone == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_block_pp0_stage2_subdone == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2))))) begin
            ap_enable_reg_pp0_iter1 <= (ap_condition_pp0_exit_iter0_state6 ^ 1'b1);
        end else if ((((ap_block_pp0_stage7_subdone == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7)) | ((ap_block_pp0_stage2_subdone == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2)))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_17_i_i_reg_1802) & (1'd0 == exitcond5_i_i_fu_1250_p2) & (1'd0 == icmp6_reg_1798) & (1'd0 == icmp5_reg_1794) & (1'd0 == icmp4_reg_1790) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782) & (1'd0 == icmp1_reg_1778) & (1'd0 == tmp_i_i_reg_1774) & (1'd0 == icmp_reg_1770))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter0 <= 1'b0;
    end else begin
        if (((ap_block_pp1_stage2_subdone == 1'b0) & (1'b1 == ap_condition_pp1_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp1_stage2))) begin
            ap_enable_reg_pp1_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_7_i_i_reg_1786) & (1'd0 == exitcond2_i_i_fu_1265_p2) & (1'd0 == tmp_i_i_122_reg_1782) & (1'd0 == icmp1_reg_1778) & (1'd0 == tmp_i_i_reg_1774) & (1'd0 == icmp_reg_1770))) begin
            ap_enable_reg_pp1_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp1_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp1_exit_iter0_state18) & (((ap_block_pp1_stage3_subdone == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((ap_block_pp1_stage2_subdone == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage2))))) begin
            ap_enable_reg_pp1_iter1 <= (ap_condition_pp1_exit_iter0_state18 ^ 1'b1);
        end else if ((((ap_block_pp1_stage3_subdone == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3)) | ((ap_block_pp1_stage2_subdone == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage2)))) begin
            ap_enable_reg_pp1_iter1 <= ap_enable_reg_pp1_iter0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_7_i_i_reg_1786) & (1'd0 == exitcond2_i_i_fu_1265_p2) & (1'd0 == tmp_i_i_122_reg_1782) & (1'd0 == icmp1_reg_1778) & (1'd0 == tmp_i_i_reg_1774) & (1'd0 == icmp_reg_1770))) begin
            ap_enable_reg_pp1_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_pp2_stage2) & (1'b1 == ap_condition_pp2_exit_iter0_state26) & (ap_block_pp2_stage2_subdone == 1'b0))) begin
            ap_enable_reg_pp2_iter0 <= 1'b0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_i_i_122_reg_1782) & (1'd0 == exitcond1_i_i_fu_1280_p2) & (1'd0 == icmp1_reg_1778) & (1'd0 == tmp_i_i_reg_1774) & (1'd0 == icmp_reg_1770))) begin
            ap_enable_reg_pp2_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp2_iter1 <= 1'b0;
    end else begin
        if (((1'b1 == ap_condition_pp2_exit_iter0_state26) & (((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_block_pp2_stage3_subdone == 1'b0)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_block_pp2_stage2_subdone == 1'b0))))) begin
            ap_enable_reg_pp2_iter1 <= (ap_condition_pp2_exit_iter0_state26 ^ 1'b1);
        end else if ((((1'b1 == ap_CS_fsm_pp2_stage3) & (ap_block_pp2_stage3_subdone == 1'b0)) | ((1'b1 == ap_CS_fsm_pp2_stage2) & (ap_block_pp2_stage2_subdone == 1'b0)))) begin
            ap_enable_reg_pp2_iter1 <= ap_enable_reg_pp2_iter0;
        end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_i_i_122_reg_1782) & (1'd0 == exitcond1_i_i_fu_1280_p2) & (1'd0 == icmp1_reg_1778) & (1'd0 == tmp_i_i_reg_1774) & (1'd0 == icmp_reg_1770))) begin
            ap_enable_reg_pp2_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_reg_1900))) begin
        if ((ap_condition_2004 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_13_i_i_reg_447 <= pix_val_0_V_3_fu_296;
        end else if ((ap_condition_2001 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_13_i_i_reg_447 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_reg_1900))) begin
        if ((ap_condition_2011 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_14_i_i_reg_468 <= ap_phi_reg_pp0_iter0_pix_val_V_0_13_i_i_reg_447;
        end else if ((ap_condition_2008 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_14_i_i_reg_468 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_reg_1900))) begin
        if ((ap_condition_2018 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_15_i_i_reg_490 <= ap_phi_reg_pp0_iter0_pix_val_V_0_14_i_i_reg_468;
        end else if ((ap_condition_2015 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_15_i_i_reg_490 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_reg_1900))) begin
        if ((ap_condition_2025 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_16_i_i_reg_512 <= ap_phi_reg_pp0_iter0_pix_val_V_0_15_i_i_reg_490;
        end else if ((ap_condition_2022 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_16_i_i_reg_512 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_reg_1900))) begin
        if ((ap_condition_2033 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_17_i_i_reg_534 <= ap_phi_reg_pp0_iter0_pix_val_V_0_16_i_i_reg_512;
        end else if ((ap_condition_2029 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_0_17_i_i_reg_534 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_reg_1900))) begin
        if ((ap_condition_2004 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_13_i_i_reg_437 <= pix_val_3_V_3_fu_300;
        end else if ((ap_condition_2001 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_13_i_i_reg_437 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_reg_1900))) begin
        if ((ap_condition_2011 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_14_i_i_reg_457 <= ap_phi_reg_pp0_iter0_pix_val_V_3_13_i_i_reg_437;
        end else if ((ap_condition_2008 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_14_i_i_reg_457 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_reg_1900))) begin
        if ((ap_condition_2018 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_15_i_i_reg_479 <= ap_phi_reg_pp0_iter0_pix_val_V_3_14_i_i_reg_457;
        end else if ((ap_condition_2015 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_15_i_i_reg_479 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_reg_1900))) begin
        if ((ap_condition_2025 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_16_i_i_reg_501 <= ap_phi_reg_pp0_iter0_pix_val_V_3_15_i_i_reg_479;
        end else if ((ap_condition_2022 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_16_i_i_reg_501 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == exitcond_reg_1900))) begin
        if ((ap_condition_2033 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_17_i_i_reg_523 <= ap_phi_reg_pp0_iter0_pix_val_V_3_16_i_i_reg_501;
        end else if ((ap_condition_2029 == 1'b1)) begin
            ap_phi_reg_pp0_iter0_pix_val_V_3_17_i_i_reg_523 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_743 == 1'b1)) begin
        if (((1'd0 == or_cond2_5_i_i_reg_2000) & (1'd0 == exitcond_reg_1900))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_0_18_i_i_reg_556 <= ap_phi_reg_pp0_iter0_pix_val_V_0_17_i_i_reg_534;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_0_18_i_i_reg_556 <= ap_phi_reg_pp0_iter0_pix_val_V_0_18_i_i_reg_556;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == or_cond2_6_i_i_reg_2004) & (1'd0 == exitcond_reg_1900))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_19_i_i_reg_577 <= ap_phi_reg_pp0_iter1_pix_val_V_0_18_i_i_reg_556;
    end else if (((ap_block_pp0_stage7_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_6_i_i_reg_2004) & (1'd0 == exitcond_reg_1900))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_19_i_i_reg_577 <= StrmMPix_V_val_0_V_dout;
    end else if (((ap_block_pp0_stage7_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_19_i_i_reg_577 <= ap_phi_reg_pp0_iter0_pix_val_V_0_19_i_i_reg_577;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == or_cond2_7_i_i_reg_2008) & (1'd0 == exitcond_reg_1900))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_20_i_i_reg_597 <= StrmMPix_V_val_0_V_dout;
    end else if (((ap_block_pp0_stage7_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_0_20_i_i_reg_597 <= ap_phi_reg_pp0_iter0_pix_val_V_0_20_i_i_reg_597;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_743 == 1'b1)) begin
        if (((1'd0 == or_cond2_5_i_i_reg_2000) & (1'd0 == exitcond_reg_1900))) begin
            ap_phi_reg_pp0_iter1_pix_val_V_3_18_i_i_reg_545 <= ap_phi_reg_pp0_iter0_pix_val_V_3_17_i_i_reg_523;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp0_iter1_pix_val_V_3_18_i_i_reg_545 <= ap_phi_reg_pp0_iter0_pix_val_V_3_18_i_i_reg_545;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == or_cond2_6_i_i_reg_2004) & (1'd0 == exitcond_reg_1900))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_19_i_i_reg_567 <= ap_phi_reg_pp0_iter1_pix_val_V_3_18_i_i_reg_545;
    end else if (((ap_block_pp0_stage7_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_6_i_i_reg_2004) & (1'd0 == exitcond_reg_1900))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_19_i_i_reg_567 <= StrmMPix_V_val_3_V_dout;
    end else if (((ap_block_pp0_stage7_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_19_i_i_reg_567 <= ap_phi_reg_pp0_iter0_pix_val_V_3_19_i_i_reg_567;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == or_cond2_7_i_i_reg_2008) & (1'd0 == exitcond_reg_1900))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_20_i_i_reg_587 <= StrmMPix_V_val_3_V_dout;
    end else if (((ap_block_pp0_stage7_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        ap_phi_reg_pp0_iter1_pix_val_V_3_20_i_i_reg_587 <= ap_phi_reg_pp0_iter0_pix_val_V_3_20_i_i_reg_587;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp1_iter0) & (1'd0 == exitcond1_reg_2101))) begin
        if ((ap_condition_2043 == 1'b1)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_8_i_i_reg_648 <= pix_val_0_V_1_fu_304;
        end else if ((ap_condition_2040 == 1'b1)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_0_8_i_i_reg_648 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp1_iter0) & (1'd0 == exitcond1_reg_2101))) begin
        if ((ap_condition_2043 == 1'b1)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_8_i_i_reg_638 <= pix_val_1_V_1_fu_308;
        end else if ((ap_condition_2040 == 1'b1)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_1_8_i_i_reg_638 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp1_iter0) & (1'd0 == exitcond1_reg_2101))) begin
        if ((ap_condition_2043 == 1'b1)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_8_i_i_reg_628 <= pix_val_3_V_1_fu_312;
        end else if ((ap_condition_2040 == 1'b1)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_3_8_i_i_reg_628 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp1_iter0) & (1'd0 == exitcond1_reg_2101))) begin
        if ((ap_condition_2043 == 1'b1)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_8_i_i_reg_618 <= pix_val_4_V_1_fu_316;
        end else if ((ap_condition_2040 == 1'b1)) begin
            ap_phi_reg_pp1_iter0_pix_val_V_4_8_i_i_reg_618 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd0 == or_cond1_2_i_i_reg_2185) & (1'd0 == exitcond1_reg_2101))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_10_i_i_reg_732 <= ap_phi_reg_pp1_iter1_pix_val_V_0_9_i_i_reg_691;
    end else if (((ap_block_pp1_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd1 == or_cond1_2_i_i_reg_2185) & (1'd0 == exitcond1_reg_2101))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_10_i_i_reg_732 <= StrmMPix_V_val_0_V_dout;
    end else if (((ap_block_pp1_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_10_i_i_reg_732 <= ap_phi_reg_pp1_iter0_pix_val_V_0_10_i_i_reg_732;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd1 == or_cond1_3_i_i_reg_2189) & (1'd0 == exitcond1_reg_2101))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_11_i_i_reg_772 <= StrmMPix_V_val_0_V_dout;
    end else if (((ap_block_pp1_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_0_11_i_i_reg_772 <= ap_phi_reg_pp1_iter0_pix_val_V_0_11_i_i_reg_772;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_850 == 1'b1)) begin
        if (((1'd0 == or_cond1_1_i_i_reg_2141) & (1'd0 == exitcond1_reg_2101))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_0_9_i_i_reg_691 <= ap_phi_reg_pp1_iter0_pix_val_V_0_8_i_i_reg_648;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_0_9_i_i_reg_691 <= ap_phi_reg_pp1_iter0_pix_val_V_0_9_i_i_reg_691;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd1 == or_cond1_3_i_i_reg_2189) & (1'd0 == exitcond1_reg_2101))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_10_i_i_reg_762 <= StrmMPix_V_val_1_V_dout;
    end else if (((ap_block_pp1_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_10_i_i_reg_762 <= ap_phi_reg_pp1_iter0_pix_val_V_1_10_i_i_reg_762;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_850 == 1'b1)) begin
        if (((1'd0 == or_cond1_1_i_i_reg_2141) & (1'd0 == exitcond1_reg_2101))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_1_9_i_i_reg_680 <= ap_phi_reg_pp1_iter0_pix_val_V_1_8_i_i_reg_638;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_1_9_i_i_reg_680 <= ap_phi_reg_pp1_iter0_pix_val_V_1_9_i_i_reg_680;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd0 == or_cond1_2_i_i_reg_2185) & (1'd0 == exitcond1_reg_2101))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_i_i_reg_722 <= ap_phi_reg_pp1_iter1_pix_val_V_1_9_i_i_reg_680;
    end else if (((ap_block_pp1_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd1 == or_cond1_2_i_i_reg_2185) & (1'd0 == exitcond1_reg_2101))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_i_i_reg_722 <= StrmMPix_V_val_1_V_dout;
    end else if (((ap_block_pp1_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_1_i_i_reg_722 <= ap_phi_reg_pp1_iter0_pix_val_V_1_i_i_reg_722;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd0 == or_cond1_2_i_i_reg_2185) & (1'd0 == exitcond1_reg_2101))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_10_i_i_reg_712 <= ap_phi_reg_pp1_iter1_pix_val_V_3_9_i_i_reg_669;
    end else if (((ap_block_pp1_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd1 == or_cond1_2_i_i_reg_2185) & (1'd0 == exitcond1_reg_2101))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_10_i_i_reg_712 <= StrmMPix_V_val_3_V_dout;
    end else if (((ap_block_pp1_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_10_i_i_reg_712 <= ap_phi_reg_pp1_iter0_pix_val_V_3_10_i_i_reg_712;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd1 == or_cond1_3_i_i_reg_2189) & (1'd0 == exitcond1_reg_2101))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_11_i_i_reg_752 <= StrmMPix_V_val_3_V_dout;
    end else if (((ap_block_pp1_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_3_11_i_i_reg_752 <= ap_phi_reg_pp1_iter0_pix_val_V_3_11_i_i_reg_752;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_850 == 1'b1)) begin
        if (((1'd0 == or_cond1_1_i_i_reg_2141) & (1'd0 == exitcond1_reg_2101))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_3_9_i_i_reg_669 <= ap_phi_reg_pp1_iter0_pix_val_V_3_8_i_i_reg_628;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_3_9_i_i_reg_669 <= ap_phi_reg_pp1_iter0_pix_val_V_3_9_i_i_reg_669;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd1 == or_cond1_3_i_i_reg_2189) & (1'd0 == exitcond1_reg_2101))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_4_10_i_i_reg_742 <= StrmMPix_V_val_4_V_dout;
    end else if (((ap_block_pp1_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_4_10_i_i_reg_742 <= ap_phi_reg_pp1_iter0_pix_val_V_4_10_i_i_reg_742;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_850 == 1'b1)) begin
        if (((1'd0 == or_cond1_1_i_i_reg_2141) & (1'd0 == exitcond1_reg_2101))) begin
            ap_phi_reg_pp1_iter1_pix_val_V_4_9_i_i_reg_658 <= ap_phi_reg_pp1_iter0_pix_val_V_4_8_i_i_reg_618;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp1_iter1_pix_val_V_4_9_i_i_reg_658 <= ap_phi_reg_pp1_iter0_pix_val_V_4_9_i_i_reg_658;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd0 == or_cond1_2_i_i_reg_2185) & (1'd0 == exitcond1_reg_2101))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_4_i_i_reg_702 <= ap_phi_reg_pp1_iter1_pix_val_V_4_9_i_i_reg_658;
    end else if (((ap_block_pp1_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd1 == or_cond1_2_i_i_reg_2185) & (1'd0 == exitcond1_reg_2101))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_4_i_i_reg_702 <= StrmMPix_V_val_4_V_dout;
    end else if (((ap_block_pp1_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        ap_phi_reg_pp1_iter1_pix_val_V_4_i_i_reg_702 <= ap_phi_reg_pp1_iter0_pix_val_V_4_i_i_reg_702;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp2_iter0) & (exitcond2_reg_2292 == 1'd0))) begin
        if ((ap_condition_2053 == 1'b1)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_2_i_i_reg_823 <= pix_val_0_V_fu_320;
        end else if ((ap_condition_2050 == 1'b1)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_0_2_i_i_reg_823 <= StrmMPix_V_val_0_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp2_iter0) & (exitcond2_reg_2292 == 1'd0))) begin
        if ((ap_condition_2053 == 1'b1)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_2_i_i_reg_813 <= pix_val_1_V_fu_324;
        end else if ((ap_condition_2050 == 1'b1)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_1_2_i_i_reg_813 <= StrmMPix_V_val_1_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp2_iter0) & (exitcond2_reg_2292 == 1'd0))) begin
        if ((ap_condition_2053 == 1'b1)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_2_i_i_reg_803 <= pix_val_3_V_fu_328;
        end else if ((ap_condition_2050 == 1'b1)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_3_2_i_i_reg_803 <= StrmMPix_V_val_3_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_enable_reg_pp2_iter0) & (exitcond2_reg_2292 == 1'd0))) begin
        if ((ap_condition_2053 == 1'b1)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_2_i_i_reg_793 <= pix_val_4_V_fu_332;
        end else if ((ap_condition_2050 == 1'b1)) begin
            ap_phi_reg_pp2_iter0_pix_val_V_4_2_i_i_reg_793 <= StrmMPix_V_val_4_V_dout;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_958 == 1'b1)) begin
        if (((1'd0 == or_cond_1_i_i_reg_2332) & (exitcond2_reg_2292 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_0_3_i_i_reg_866 <= ap_phi_reg_pp2_iter0_pix_val_V_0_2_i_i_reg_823;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_0_3_i_i_reg_866 <= ap_phi_reg_pp2_iter0_pix_val_V_0_3_i_i_reg_866;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd0 == or_cond_2_i_i_reg_2376) & (exitcond2_reg_2292 == 1'd0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_4_i_i_reg_907 <= ap_phi_reg_pp2_iter1_pix_val_V_0_3_i_i_reg_866;
    end else if (((ap_block_pp2_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3) & (1'd1 == or_cond_2_i_i_reg_2376) & (exitcond2_reg_2292 == 1'd0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_4_i_i_reg_907 <= StrmMPix_V_val_0_V_dout;
    end else if (((ap_block_pp2_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_4_i_i_reg_907 <= ap_phi_reg_pp2_iter0_pix_val_V_0_4_i_i_reg_907;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd1 == or_cond_3_i_i_reg_2380) & (exitcond2_reg_2292 == 1'd0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_5_i_i_reg_947 <= StrmMPix_V_val_0_V_dout;
    end else if (((ap_block_pp2_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_0_5_i_i_reg_947 <= ap_phi_reg_pp2_iter0_pix_val_V_0_5_i_i_reg_947;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_958 == 1'b1)) begin
        if (((1'd0 == or_cond_1_i_i_reg_2332) & (exitcond2_reg_2292 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_1_3_i_i_reg_855 <= ap_phi_reg_pp2_iter0_pix_val_V_1_2_i_i_reg_813;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_1_3_i_i_reg_855 <= ap_phi_reg_pp2_iter0_pix_val_V_1_3_i_i_reg_855;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd0 == or_cond_2_i_i_reg_2376) & (exitcond2_reg_2292 == 1'd0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_4_i_i_reg_897 <= ap_phi_reg_pp2_iter1_pix_val_V_1_3_i_i_reg_855;
    end else if (((ap_block_pp2_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3) & (1'd1 == or_cond_2_i_i_reg_2376) & (exitcond2_reg_2292 == 1'd0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_4_i_i_reg_897 <= StrmMPix_V_val_1_V_dout;
    end else if (((ap_block_pp2_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_4_i_i_reg_897 <= ap_phi_reg_pp2_iter0_pix_val_V_1_4_i_i_reg_897;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd1 == or_cond_3_i_i_reg_2380) & (exitcond2_reg_2292 == 1'd0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_5_i_i_reg_937 <= StrmMPix_V_val_1_V_dout;
    end else if (((ap_block_pp2_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_1_5_i_i_reg_937 <= ap_phi_reg_pp2_iter0_pix_val_V_1_5_i_i_reg_937;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_958 == 1'b1)) begin
        if (((1'd0 == or_cond_1_i_i_reg_2332) & (exitcond2_reg_2292 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_3_3_i_i_reg_844 <= ap_phi_reg_pp2_iter0_pix_val_V_3_2_i_i_reg_803;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_3_3_i_i_reg_844 <= ap_phi_reg_pp2_iter0_pix_val_V_3_3_i_i_reg_844;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd0 == or_cond_2_i_i_reg_2376) & (exitcond2_reg_2292 == 1'd0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_4_i_i_reg_887 <= ap_phi_reg_pp2_iter1_pix_val_V_3_3_i_i_reg_844;
    end else if (((ap_block_pp2_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3) & (1'd1 == or_cond_2_i_i_reg_2376) & (exitcond2_reg_2292 == 1'd0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_4_i_i_reg_887 <= StrmMPix_V_val_3_V_dout;
    end else if (((ap_block_pp2_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_4_i_i_reg_887 <= ap_phi_reg_pp2_iter0_pix_val_V_3_4_i_i_reg_887;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd1 == or_cond_3_i_i_reg_2380) & (exitcond2_reg_2292 == 1'd0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_5_i_i_reg_927 <= StrmMPix_V_val_3_V_dout;
    end else if (((ap_block_pp2_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_3_5_i_i_reg_927 <= ap_phi_reg_pp2_iter0_pix_val_V_3_5_i_i_reg_927;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_958 == 1'b1)) begin
        if (((1'd0 == or_cond_1_i_i_reg_2332) & (exitcond2_reg_2292 == 1'd0))) begin
            ap_phi_reg_pp2_iter1_pix_val_V_4_3_i_i_reg_833 <= ap_phi_reg_pp2_iter0_pix_val_V_4_2_i_i_reg_793;
        end else if ((1'b1 == 1'b1)) begin
            ap_phi_reg_pp2_iter1_pix_val_V_4_3_i_i_reg_833 <= ap_phi_reg_pp2_iter0_pix_val_V_4_3_i_i_reg_833;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd0 == or_cond_2_i_i_reg_2376) & (exitcond2_reg_2292 == 1'd0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_4_i_i_reg_877 <= ap_phi_reg_pp2_iter1_pix_val_V_4_3_i_i_reg_833;
    end else if (((ap_block_pp2_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3) & (1'd1 == or_cond_2_i_i_reg_2376) & (exitcond2_reg_2292 == 1'd0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_4_i_i_reg_877 <= StrmMPix_V_val_4_V_dout;
    end else if (((ap_block_pp2_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_4_i_i_reg_877 <= ap_phi_reg_pp2_iter0_pix_val_V_4_4_i_i_reg_877;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd1 == or_cond_3_i_i_reg_2380) & (exitcond2_reg_2292 == 1'd0))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_5_i_i_reg_917 <= StrmMPix_V_val_4_V_dout;
    end else if (((ap_block_pp2_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        ap_phi_reg_pp2_iter1_pix_val_V_4_5_i_i_reg_917 <= ap_phi_reg_pp2_iter0_pix_val_V_4_5_i_i_reg_917;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == exitcond_reg_1900))) begin
        x3_i_i_reg_426 <= x_2_reg_1904;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_17_i_i_reg_1802) & (1'd0 == exitcond5_i_i_fu_1250_p2) & (1'd0 == icmp6_reg_1798) & (1'd0 == icmp5_reg_1794) & (1'd0 == icmp4_reg_1790) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782) & (1'd0 == icmp1_reg_1778) & (1'd0 == tmp_i_i_reg_1774) & (1'd0 == icmp_reg_1770))) begin
        x3_i_i_reg_426 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd0 == exitcond1_reg_2101))) begin
        x7_i_i_reg_607 <= x_1_reg_2105;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_7_i_i_reg_1786) & (1'd0 == exitcond2_i_i_fu_1265_p2) & (1'd0 == tmp_i_i_122_reg_1782) & (1'd0 == icmp1_reg_1778) & (1'd0 == tmp_i_i_reg_1774) & (1'd0 == icmp_reg_1770))) begin
        x7_i_i_reg_607 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (exitcond2_reg_2292 == 1'd0))) begin
        x_i_i_reg_782 <= x_reg_2296;
    end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_i_i_122_reg_1782) & (1'd0 == exitcond1_i_i_fu_1280_p2) & (1'd0 == icmp1_reg_1778) & (1'd0 == tmp_i_i_reg_1774) & (1'd0 == icmp_reg_1770))) begin
        x_i_i_reg_782 <= 13'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        y3_i_i_reg_393 <= y_2_reg_1877;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        y3_i_i_reg_393 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        y6_i_i_reg_404 <= y_1_reg_1886;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        y6_i_i_reg_404 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state30)) begin
        y_i_i_reg_415 <= y_reg_1895;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        y_i_i_reg_415 <= 16'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_cast5_l_reg_1753 <= HwReg_height_cast5_loc_dout;
        icmp_reg_1770 <= icmp_fu_1013_p2;
        tmp_8_loc_read_reg_1760 <= tmp_8_loc_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage6_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_5_i_i_reg_2000) & (1'd0 == exitcond_reg_1900))) begin
        ap_phi_reg_pp0_iter0_pix_val_V_0_18_i_i_reg_556 <= StrmMPix_V_val_0_V_dout;
        ap_phi_reg_pp0_iter0_pix_val_V_3_18_i_i_reg_545 <= StrmMPix_V_val_3_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage2_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd1 == or_cond1_1_i_i_reg_2141) & (1'd0 == exitcond1_reg_2101))) begin
        ap_phi_reg_pp1_iter0_pix_val_V_0_9_i_i_reg_691 <= StrmMPix_V_val_0_V_dout;
        ap_phi_reg_pp1_iter0_pix_val_V_1_9_i_i_reg_680 <= StrmMPix_V_val_1_V_dout;
        ap_phi_reg_pp1_iter0_pix_val_V_3_9_i_i_reg_669 <= StrmMPix_V_val_3_V_dout;
        ap_phi_reg_pp1_iter0_pix_val_V_4_9_i_i_reg_658 <= StrmMPix_V_val_4_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage2_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'd1 == or_cond_1_i_i_reg_2332) & (exitcond2_reg_2292 == 1'd0))) begin
        ap_phi_reg_pp2_iter0_pix_val_V_0_3_i_i_reg_866 <= StrmMPix_V_val_0_V_dout;
        ap_phi_reg_pp2_iter0_pix_val_V_1_3_i_i_reg_855 <= StrmMPix_V_val_1_V_dout;
        ap_phi_reg_pp2_iter0_pix_val_V_3_3_i_i_reg_844 <= StrmMPix_V_val_3_V_dout;
        ap_phi_reg_pp2_iter0_pix_val_V_4_3_i_i_reg_833 <= StrmMPix_V_val_4_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_reg_pp0_iter1_exitcond_reg_1900 <= exitcond_reg_1900;
        exitcond_reg_1900 <= exitcond_fu_1291_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        ap_reg_pp1_iter1_exitcond1_reg_2101 <= exitcond1_reg_2101;
        exitcond1_reg_2101 <= exitcond1_fu_1469_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        ap_reg_pp2_iter1_exitcond2_reg_2292 <= exitcond2_reg_2292;
        exitcond2_reg_2292 <= exitcond2_fu_1647_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1) & (1'd0 == tmp_i_i_fu_1019_p2) & (1'd0 == icmp_fu_1013_p2))) begin
        icmp1_reg_1778 <= icmp1_fu_1041_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        icmp2_reg_2282 <= icmp2_fu_1635_p2;
        loopWidth_cast40_i_i_reg_2257 <= {{tmp_2_i_i_fu_1578_p2[16:4]}};
        tmp_241_i_i_reg_2277 <= tmp_241_i_i_fu_1619_p2;
        tmp_24_2_i_i_reg_2287 <= tmp_24_2_i_i_fu_1641_p2;
        tmp_3_i_i_reg_2262 <= grp_fu_974_p2;
        tmp_5_cast_i_i_reg_2267[11 : 0] <= tmp_5_cast_i_i_fu_1606_p1[11 : 0];
        tmp_6_cast_i_i_reg_2272 <= tmp_6_cast_i_i_fu_1615_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        icmp3_reg_2091 <= icmp3_fu_1457_p2;
        loopWidth_1_cast38_i_reg_2066 <= {{tmp_9_i_i_fu_1400_p2[16:4]}};
        tmp_10_i_i_reg_2071 <= grp_fu_974_p2;
        tmp_12_cast_i_i_reg_2076[11 : 0] <= tmp_12_cast_i_i_fu_1428_p1[11 : 0];
        tmp_13_cast_i_i_reg_2081 <= tmp_13_cast_i_i_fu_1437_p1;
        tmp_251_i_i_reg_2086 <= tmp_251_i_i_fu_1441_p2;
        tmp_25_2_i_i_reg_2096 <= tmp_25_2_i_i_fu_1463_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1) & (1'd0 == tmp_7_i_i_fu_1053_p2) & (1'd0 == tmp_i_i_122_fu_1047_p2) & (1'd0 == icmp1_fu_1041_p2) & (1'd0 == tmp_i_i_fu_1019_p2) & (1'd0 == icmp_fu_1013_p2))) begin
        icmp4_reg_1790 <= icmp4_fu_1075_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1) & (1'd0 == icmp4_fu_1075_p2) & (1'd0 == tmp_7_i_i_fu_1053_p2) & (1'd0 == tmp_i_i_122_fu_1047_p2) & (1'd0 == icmp1_fu_1041_p2) & (1'd0 == tmp_i_i_fu_1019_p2) & (1'd0 == icmp_fu_1013_p2))) begin
        icmp5_reg_1794 <= icmp5_fu_1097_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1) & (1'd0 == icmp5_fu_1097_p2) & (1'd0 == icmp4_fu_1075_p2) & (1'd0 == tmp_7_i_i_fu_1053_p2) & (1'd0 == tmp_i_i_122_fu_1047_p2) & (1'd0 == icmp1_fu_1041_p2) & (1'd0 == tmp_i_i_fu_1019_p2) & (1'd0 == icmp_fu_1013_p2))) begin
        icmp6_reg_1798 <= icmp6_fu_1119_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        icmp7_reg_1843 <= icmp7_fu_1200_p2;
        icmp8_reg_1853 <= icmp8_fu_1222_p2;
        loopWidth_2_cast36_i_reg_1818 <= {{tmp_19_i_i_fu_1137_p2[16:4]}};
        tmp_20_i_i_reg_1823 <= tmp_20_i_i_fu_1153_p2;
        tmp_22_cast_i_i_reg_1828[11 : 0] <= tmp_22_cast_i_i_fu_1171_p1[11 : 0];
        tmp_23_cast_i_i_reg_1833 <= tmp_23_cast_i_i_fu_1180_p1;
        tmp_301_i_i_reg_1838 <= tmp_301_i_i_fu_1184_p2;
        tmp_30_2_i_i_reg_1848 <= tmp_30_2_i_i_fu_1206_p2;
        tmp_30_4_i_i_reg_1858 <= tmp_30_4_i_i_fu_1228_p2;
        tmp_30_5_i_i_reg_1863 <= tmp_30_5_i_i_fu_1234_p2;
        tmp_30_6_i_i_reg_1868 <= tmp_30_6_i_i_fu_1240_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage1_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'd0 == exitcond1_reg_2101))) begin
        or_cond1_1_i_i_reg_2141 <= or_cond1_1_i_i_fu_1494_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage2_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'd0 == exitcond1_reg_2101))) begin
        or_cond1_2_i_i_reg_2185 <= or_cond1_2_i_i_fu_1510_p2;
        or_cond1_3_i_i_reg_2189 <= or_cond1_3_i_i_fu_1514_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd0 == exitcond1_fu_1469_p2))) begin
        or_cond1_i_i_reg_2117 <= or_cond1_i_i_fu_1489_p2;
        tmp_18_i_i_reg_2110 <= tmp_18_i_i_fu_1484_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage1_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == exitcond_reg_1900))) begin
        or_cond2_1_i_i_reg_1934 <= or_cond2_1_i_i_fu_1316_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage2_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == exitcond_reg_1900))) begin
        or_cond2_2_i_i_reg_1958 <= or_cond2_2_i_i_fu_1326_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd0 == exitcond_reg_1900))) begin
        or_cond2_3_i_i_reg_1972 <= or_cond2_3_i_i_fu_1330_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage4_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd0 == exitcond_reg_1900))) begin
        or_cond2_4_i_i_reg_1986 <= or_cond2_4_i_i_fu_1334_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage5_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'd0 == exitcond_reg_1900))) begin
        or_cond2_5_i_i_reg_2000 <= or_cond2_5_i_i_fu_1338_p2;
        or_cond2_6_i_i_reg_2004 <= or_cond2_6_i_i_fu_1342_p2;
        or_cond2_7_i_i_reg_2008 <= or_cond2_7_i_i_fu_1346_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == exitcond_fu_1291_p2))) begin
        or_cond2_i_i_reg_1920 <= or_cond2_i_i_fu_1311_p2;
        tmp_29_i_i_reg_1909 <= tmp_29_i_i_fu_1306_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage1_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (exitcond2_reg_2292 == 1'd0))) begin
        or_cond_1_i_i_reg_2332 <= or_cond_1_i_i_fu_1672_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage2_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (exitcond2_reg_2292 == 1'd0))) begin
        or_cond_2_i_i_reg_2376 <= or_cond_2_i_i_fu_1688_p2;
        or_cond_3_i_i_reg_2380 <= or_cond_3_i_i_fu_1692_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp2_stage0) & (1'd0 == exitcond2_fu_1647_p2))) begin
        or_cond_i_i_reg_2308 <= or_cond_i_i_fu_1667_p2;
        tmp_15_i_i_reg_2301 <= tmp_15_i_i_fu_1662_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage1_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'd0 == ap_reg_pp1_iter1_exitcond1_reg_2101))) begin
        pix_val_0_V_1_fu_304 <= ap_phi_mux_pix_val_V_0_11_i_i_phi_fu_775_p4;
        pix_val_1_V_1_fu_308 <= ap_phi_mux_pix_val_V_1_10_i_i_phi_fu_765_p4;
        pix_val_3_V_1_fu_312 <= ap_phi_mux_pix_val_V_3_11_i_i_phi_fu_755_p4;
        pix_val_4_V_1_fu_316 <= ap_phi_mux_pix_val_V_4_10_i_i_phi_fu_745_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage1_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_1900))) begin
        pix_val_0_V_3_fu_296 <= ap_phi_mux_pix_val_V_0_20_i_i_phi_fu_600_p4;
        pix_val_3_V_3_fu_300 <= ap_phi_mux_pix_val_V_3_20_i_i_phi_fu_590_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage1_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'd0 == ap_reg_pp2_iter1_exitcond2_reg_2292))) begin
        pix_val_0_V_fu_320 <= ap_phi_mux_pix_val_V_0_5_i_i_phi_fu_950_p4;
        pix_val_1_V_fu_324 <= ap_phi_mux_pix_val_V_1_5_i_i_phi_fu_940_p4;
        pix_val_3_V_fu_328 <= ap_phi_mux_pix_val_V_3_5_i_i_phi_fu_930_p4;
        pix_val_4_V_fu_332 <= ap_phi_mux_pix_val_V_4_5_i_i_phi_fu_920_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        pix_val_V_0_13_i_i_reg_447 <= ap_phi_reg_pp0_iter0_pix_val_V_0_13_i_i_reg_447;
        pix_val_V_3_13_i_i_reg_437 <= ap_phi_reg_pp0_iter0_pix_val_V_3_13_i_i_reg_437;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage4_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        pix_val_V_0_14_i_i_reg_468 <= ap_phi_reg_pp0_iter0_pix_val_V_0_14_i_i_reg_468;
        pix_val_V_3_14_i_i_reg_457 <= ap_phi_reg_pp0_iter0_pix_val_V_3_14_i_i_reg_457;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage5_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        pix_val_V_0_15_i_i_reg_490 <= ap_phi_reg_pp0_iter0_pix_val_V_0_15_i_i_reg_490;
        pix_val_V_3_15_i_i_reg_479 <= ap_phi_reg_pp0_iter0_pix_val_V_3_15_i_i_reg_479;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage6_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        pix_val_V_0_16_i_i_reg_512 <= ap_phi_reg_pp0_iter0_pix_val_V_0_16_i_i_reg_512;
        pix_val_V_3_16_i_i_reg_501 <= ap_phi_reg_pp0_iter0_pix_val_V_3_16_i_i_reg_501;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage7_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        pix_val_V_0_17_i_i_reg_534 <= ap_phi_reg_pp0_iter0_pix_val_V_0_17_i_i_reg_534;
        pix_val_V_3_17_i_i_reg_523 <= ap_phi_reg_pp0_iter0_pix_val_V_3_17_i_i_reg_523;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        pix_val_V_0_18_i_i_reg_556 <= ap_phi_reg_pp0_iter1_pix_val_V_0_18_i_i_reg_556;
        pix_val_V_3_18_i_i_reg_545 <= ap_phi_reg_pp0_iter1_pix_val_V_3_18_i_i_reg_545;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3))) begin
        pix_val_V_0_2_i_i_reg_823 <= ap_phi_reg_pp2_iter0_pix_val_V_0_2_i_i_reg_823;
        pix_val_V_1_2_i_i_reg_813 <= ap_phi_reg_pp2_iter0_pix_val_V_1_2_i_i_reg_813;
        pix_val_V_3_2_i_i_reg_803 <= ap_phi_reg_pp2_iter0_pix_val_V_3_2_i_i_reg_803;
        pix_val_V_4_2_i_i_reg_793 <= ap_phi_reg_pp2_iter0_pix_val_V_4_2_i_i_reg_793;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        pix_val_V_0_3_i_i_reg_866 <= ap_phi_reg_pp2_iter1_pix_val_V_0_3_i_i_reg_866;
        pix_val_V_1_3_i_i_reg_855 <= ap_phi_reg_pp2_iter1_pix_val_V_1_3_i_i_reg_855;
        pix_val_V_3_3_i_i_reg_844 <= ap_phi_reg_pp2_iter1_pix_val_V_3_3_i_i_reg_844;
        pix_val_V_4_3_i_i_reg_833 <= ap_phi_reg_pp2_iter1_pix_val_V_4_3_i_i_reg_833;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        pix_val_V_0_8_i_i_reg_648 <= ap_phi_reg_pp1_iter0_pix_val_V_0_8_i_i_reg_648;
        pix_val_V_1_8_i_i_reg_638 <= ap_phi_reg_pp1_iter0_pix_val_V_1_8_i_i_reg_638;
        pix_val_V_3_8_i_i_reg_628 <= ap_phi_reg_pp1_iter0_pix_val_V_3_8_i_i_reg_628;
        pix_val_V_4_8_i_i_reg_618 <= ap_phi_reg_pp1_iter0_pix_val_V_4_8_i_i_reg_618;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0))) begin
        pix_val_V_0_9_i_i_reg_691 <= ap_phi_reg_pp1_iter1_pix_val_V_0_9_i_i_reg_691;
        pix_val_V_1_9_i_i_reg_680 <= ap_phi_reg_pp1_iter1_pix_val_V_1_9_i_i_reg_680;
        pix_val_V_3_9_i_i_reg_669 <= ap_phi_reg_pp1_iter1_pix_val_V_3_9_i_i_reg_669;
        pix_val_V_4_9_i_i_reg_658 <= ap_phi_reg_pp1_iter1_pix_val_V_4_9_i_i_reg_658;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1) & (1'd0 == icmp6_fu_1119_p2) & (1'd0 == icmp5_fu_1097_p2) & (1'd0 == icmp4_fu_1075_p2) & (1'd0 == tmp_7_i_i_fu_1053_p2) & (1'd0 == tmp_i_i_122_fu_1047_p2) & (1'd0 == icmp1_fu_1041_p2) & (1'd0 == tmp_i_i_fu_1019_p2) & (1'd0 == icmp_fu_1013_p2))) begin
        tmp_17_i_i_reg_1802 <= tmp_17_i_i_fu_1125_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1) & (1'd0 == tmp_i_i_122_fu_1047_p2) & (1'd0 == icmp1_fu_1041_p2) & (1'd0 == tmp_i_i_fu_1019_p2) & (1'd0 == icmp_fu_1013_p2))) begin
        tmp_7_i_i_reg_1786 <= tmp_7_i_i_fu_1053_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1) & (1'd0 == icmp1_fu_1041_p2) & (1'd0 == tmp_i_i_fu_1019_p2) & (1'd0 == icmp_fu_1013_p2))) begin
        tmp_i_i_122_reg_1782 <= tmp_i_i_122_fu_1047_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1) & (1'd0 == icmp_fu_1013_p2))) begin
        tmp_i_i_reg_1774 <= tmp_i_i_fu_1019_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'b1 == ap_enable_reg_pp1_iter0))) begin
        x_1_reg_2105 <= x_1_fu_1474_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        x_2_reg_1904 <= x_2_fu_1296_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage0))) begin
        x_reg_2296 <= x_fu_1652_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782) & (1'd0 == icmp1_reg_1778) & (1'd0 == tmp_i_i_reg_1774) & (1'd0 == icmp_reg_1770))) begin
        y_1_reg_1886 <= y_1_fu_1270_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_17_i_i_reg_1802) & (1'd0 == icmp6_reg_1798) & (1'd0 == icmp5_reg_1794) & (1'd0 == icmp4_reg_1790) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782) & (1'd0 == icmp1_reg_1778) & (1'd0 == tmp_i_i_reg_1774) & (1'd0 == icmp_reg_1770))) begin
        y_2_reg_1877 <= y_2_fu_1255_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_i_i_122_reg_1782) & (1'd0 == icmp1_reg_1778) & (1'd0 == tmp_i_i_reg_1774) & (1'd0 == icmp_reg_1770))) begin
        y_reg_1895 <= y_fu_1285_p2;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_cast5_loc_blk_n = HwReg_height_cast5_loc_empty_n;
    end else begin
        HwReg_height_cast5_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_cast5_loc_out_blk_n = HwReg_height_cast5_loc_out_full_n;
    end else begin
        HwReg_height_cast5_loc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_cast5_loc_out_write = 1'b1;
    end else begin
        HwReg_height_cast5_loc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1))) begin
        HwReg_height_cast5_loc_read = 1'b1;
    end else begin
        HwReg_height_cast5_loc_read = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_block_pp2_stage3_11001 == 1'b0) & (1'b1 == ap_predicate_op367_read_state27) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3)) | ((ap_block_pp2_stage2_11001 == 1'b0) & (1'b1 == ap_predicate_op354_read_state26) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage2)) | ((ap_block_pp2_stage1_11001 == 1'b0) & (1'b1 == ap_predicate_op339_read_state25) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage1)) | ((ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_predicate_op204_read_state12) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_block_pp0_stage7_11001 == 1'b0) & (1'b1 == ap_predicate_op197_read_state11) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((ap_block_pp0_stage6_11001 == 1'b0) & (1'b1 == ap_predicate_op190_read_state10) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((ap_block_pp0_stage5_11001 == 1'b0) & (1'b1 == ap_predicate_op180_read_state9) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((ap_block_pp0_stage4_11001 == 1'b0) & (1'b1 == ap_predicate_op172_read_state8) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((ap_block_pp0_stage3_11001 == 1'b0) & (1'b1 == ap_predicate_op164_read_state7) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((ap_block_pp0_stage2_11001 == 1'b0) & (1'b1 == ap_predicate_op156_read_state6) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0)) | ((ap_block_pp0_stage1_11001 == 1'b0) & (1'b1 == ap_predicate_op145_read_state5) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((ap_block_pp1_stage0_11001 == 1'b0) & (1'b1 == ap_predicate_op287_read_state20) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0)) | ((ap_block_pp1_stage3_11001 == 1'b0) & (1'b1 == ap_predicate_op276_read_state19) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((ap_block_pp1_stage2_11001 == 1'b0) & (1'b1 == ap_predicate_op263_read_state18) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'b1 == ap_enable_reg_pp1_iter0)) | ((ap_block_pp1_stage1_11001 == 1'b0) & (1'b1 == ap_predicate_op248_read_state17) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'b1 == ap_CS_fsm_pp1_stage1)) | ((ap_block_pp2_stage0_11001 == 1'b0) & (1'b1 == ap_predicate_op378_read_state28) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0)))) begin
        StrmMPix_V_val_0_V0_update = 1'b1;
    end else begin
        StrmMPix_V_val_0_V0_update = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_block_pp2_stage3 == 1'b0) & (1'd1 == or_cond_2_i_i_reg_2376) & (exitcond2_reg_2292 == 1'd0)) | ((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_block_pp2_stage2 == 1'b0) & (1'd1 == or_cond_1_i_i_reg_2332) & (exitcond2_reg_2292 == 1'd0)) | ((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond_i_i_reg_2308 == 1'd1) & (exitcond2_reg_2292 == 1'd0) & (ap_block_pp2_stage1 == 1'b0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == or_cond2_7_i_i_reg_2008) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage7 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_6_i_i_reg_2004) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage6 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_5_i_i_reg_2000) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage5 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_4_i_i_reg_1986) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_3_i_i_reg_1972) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_2_i_i_reg_1958) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_1_i_i_reg_1934) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == or_cond2_i_i_reg_1920) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp1_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd1 == or_cond1_3_i_i_reg_2189) & (1'd0 == exitcond1_reg_2101)) | ((ap_block_pp1_stage3 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd1 == or_cond1_2_i_i_reg_2185) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage2 == 1'b0) & (1'd1 == or_cond1_1_i_i_reg_2141) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_enable_reg_pp1_iter0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_block_pp1_stage1 == 1'b0) & (1'd1 == or_cond1_i_i_reg_2117) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0 == 1'b0) & (1'd1 == or_cond_3_i_i_reg_2380) & (exitcond2_reg_2292 == 1'd0)))) begin
        StrmMPix_V_val_0_V_blk_n = StrmMPix_V_val_0_V_empty_n;
    end else begin
        StrmMPix_V_val_0_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_block_pp2_stage3 == 1'b0) & (1'd1 == or_cond_2_i_i_reg_2376) & (exitcond2_reg_2292 == 1'd0)) | ((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_block_pp2_stage2 == 1'b0) & (1'd1 == or_cond_1_i_i_reg_2332) & (exitcond2_reg_2292 == 1'd0)) | ((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond_i_i_reg_2308 == 1'd1) & (exitcond2_reg_2292 == 1'd0) & (ap_block_pp2_stage1 == 1'b0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == or_cond2_7_i_i_reg_2008) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage7 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_6_i_i_reg_2004) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage6 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_5_i_i_reg_2000) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage5 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_4_i_i_reg_1986) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_3_i_i_reg_1972) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_2_i_i_reg_1958) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_1_i_i_reg_1934) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == or_cond2_i_i_reg_1920) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp1_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd1 == or_cond1_3_i_i_reg_2189) & (1'd0 == exitcond1_reg_2101)) | ((ap_block_pp1_stage3 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd1 == or_cond1_2_i_i_reg_2185) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage2 == 1'b0) & (1'd1 == or_cond1_1_i_i_reg_2141) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_enable_reg_pp1_iter0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_block_pp1_stage1 == 1'b0) & (1'd1 == or_cond1_i_i_reg_2117) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0 == 1'b0) & (1'd1 == or_cond_3_i_i_reg_2380) & (exitcond2_reg_2292 == 1'd0)))) begin
        StrmMPix_V_val_1_V_blk_n = StrmMPix_V_val_1_V_empty_n;
    end else begin
        StrmMPix_V_val_1_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_block_pp2_stage3 == 1'b0) & (1'd1 == or_cond_2_i_i_reg_2376) & (exitcond2_reg_2292 == 1'd0)) | ((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_block_pp2_stage2 == 1'b0) & (1'd1 == or_cond_1_i_i_reg_2332) & (exitcond2_reg_2292 == 1'd0)) | ((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond_i_i_reg_2308 == 1'd1) & (exitcond2_reg_2292 == 1'd0) & (ap_block_pp2_stage1 == 1'b0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == or_cond2_7_i_i_reg_2008) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage7 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_6_i_i_reg_2004) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage6 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_5_i_i_reg_2000) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage5 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_4_i_i_reg_1986) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_3_i_i_reg_1972) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_2_i_i_reg_1958) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_1_i_i_reg_1934) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == or_cond2_i_i_reg_1920) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp1_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd1 == or_cond1_3_i_i_reg_2189) & (1'd0 == exitcond1_reg_2101)) | ((ap_block_pp1_stage3 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd1 == or_cond1_2_i_i_reg_2185) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage2 == 1'b0) & (1'd1 == or_cond1_1_i_i_reg_2141) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_enable_reg_pp1_iter0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_block_pp1_stage1 == 1'b0) & (1'd1 == or_cond1_i_i_reg_2117) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0 == 1'b0) & (1'd1 == or_cond_3_i_i_reg_2380) & (exitcond2_reg_2292 == 1'd0)))) begin
        StrmMPix_V_val_2_V_blk_n = StrmMPix_V_val_2_V_empty_n;
    end else begin
        StrmMPix_V_val_2_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_block_pp2_stage3 == 1'b0) & (1'd1 == or_cond_2_i_i_reg_2376) & (exitcond2_reg_2292 == 1'd0)) | ((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_block_pp2_stage2 == 1'b0) & (1'd1 == or_cond_1_i_i_reg_2332) & (exitcond2_reg_2292 == 1'd0)) | ((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond_i_i_reg_2308 == 1'd1) & (exitcond2_reg_2292 == 1'd0) & (ap_block_pp2_stage1 == 1'b0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == or_cond2_7_i_i_reg_2008) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage7 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_6_i_i_reg_2004) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage6 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_5_i_i_reg_2000) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage5 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_4_i_i_reg_1986) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_3_i_i_reg_1972) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_2_i_i_reg_1958) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_1_i_i_reg_1934) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == or_cond2_i_i_reg_1920) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp1_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd1 == or_cond1_3_i_i_reg_2189) & (1'd0 == exitcond1_reg_2101)) | ((ap_block_pp1_stage3 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd1 == or_cond1_2_i_i_reg_2185) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage2 == 1'b0) & (1'd1 == or_cond1_1_i_i_reg_2141) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_enable_reg_pp1_iter0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_block_pp1_stage1 == 1'b0) & (1'd1 == or_cond1_i_i_reg_2117) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0 == 1'b0) & (1'd1 == or_cond_3_i_i_reg_2380) & (exitcond2_reg_2292 == 1'd0)))) begin
        StrmMPix_V_val_3_V_blk_n = StrmMPix_V_val_3_V_empty_n;
    end else begin
        StrmMPix_V_val_3_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_block_pp2_stage3 == 1'b0) & (1'd1 == or_cond_2_i_i_reg_2376) & (exitcond2_reg_2292 == 1'd0)) | ((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_block_pp2_stage2 == 1'b0) & (1'd1 == or_cond_1_i_i_reg_2332) & (exitcond2_reg_2292 == 1'd0)) | ((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond_i_i_reg_2308 == 1'd1) & (exitcond2_reg_2292 == 1'd0) & (ap_block_pp2_stage1 == 1'b0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == or_cond2_7_i_i_reg_2008) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage7 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_6_i_i_reg_2004) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage6 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_5_i_i_reg_2000) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage5 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_4_i_i_reg_1986) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_3_i_i_reg_1972) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_2_i_i_reg_1958) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_1_i_i_reg_1934) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == or_cond2_i_i_reg_1920) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp1_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd1 == or_cond1_3_i_i_reg_2189) & (1'd0 == exitcond1_reg_2101)) | ((ap_block_pp1_stage3 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd1 == or_cond1_2_i_i_reg_2185) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage2 == 1'b0) & (1'd1 == or_cond1_1_i_i_reg_2141) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_enable_reg_pp1_iter0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_block_pp1_stage1 == 1'b0) & (1'd1 == or_cond1_i_i_reg_2117) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0 == 1'b0) & (1'd1 == or_cond_3_i_i_reg_2380) & (exitcond2_reg_2292 == 1'd0)))) begin
        StrmMPix_V_val_4_V_blk_n = StrmMPix_V_val_4_V_empty_n;
    end else begin
        StrmMPix_V_val_4_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3) & (ap_block_pp2_stage3 == 1'b0) & (1'd1 == or_cond_2_i_i_reg_2376) & (exitcond2_reg_2292 == 1'd0)) | ((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (ap_block_pp2_stage2 == 1'b0) & (1'd1 == or_cond_1_i_i_reg_2332) & (exitcond2_reg_2292 == 1'd0)) | ((1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond_i_i_reg_2308 == 1'd1) & (exitcond2_reg_2292 == 1'd0) & (ap_block_pp2_stage1 == 1'b0)) | ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd1 == or_cond2_7_i_i_reg_2008) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage7 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_6_i_i_reg_2004) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage6 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_5_i_i_reg_2000) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage5 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_4_i_i_reg_1986) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage4 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_3_i_i_reg_1972) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage3 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_2_i_i_reg_1958) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage2 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == or_cond2_1_i_i_reg_1934) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == or_cond2_i_i_reg_1920) & (1'd0 == exitcond_reg_1900)) | ((ap_block_pp1_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd1 == or_cond1_3_i_i_reg_2189) & (1'd0 == exitcond1_reg_2101)) | ((ap_block_pp1_stage3 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd1 == or_cond1_2_i_i_reg_2185) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_CS_fsm_pp1_stage2) & (1'b1 == ap_enable_reg_pp1_iter0) & (ap_block_pp1_stage2 == 1'b0) & (1'd1 == or_cond1_1_i_i_reg_2141) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_enable_reg_pp1_iter0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_block_pp1_stage1 == 1'b0) & (1'd1 == or_cond1_i_i_reg_2117) & (1'd0 == exitcond1_reg_2101)) | ((1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0 == 1'b0) & (1'd1 == or_cond_3_i_i_reg_2380) & (exitcond2_reg_2292 == 1'd0)))) begin
        StrmMPix_V_val_5_V_blk_n = StrmMPix_V_val_5_V_empty_n;
    end else begin
        StrmMPix_V_val_5_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'd1 == exitcond_reg_1900)) begin
        ap_condition_pp0_exit_iter0_state6 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state6 = 1'b0;
    end
end

always @ (*) begin
    if ((1'd1 == exitcond1_reg_2101)) begin
        ap_condition_pp1_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp1_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((exitcond2_reg_2292 == 1'd1)) begin
        ap_condition_pp2_exit_iter0_state26 = 1'b1;
    end else begin
        ap_condition_pp2_exit_iter0_state26 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((1'd1 == icmp1_reg_1778) | (1'd1 == tmp_i_i_reg_1774) | (1'd1 == icmp_reg_1770) | ((1'd1 == exitcond1_i_i_fu_1280_p2) & (1'd1 == tmp_i_i_122_reg_1782)) | ((1'd1 == exitcond2_i_i_fu_1265_p2) & (1'd1 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == exitcond5_i_i_fu_1250_p2) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd0 == tmp_17_i_i_reg_1802) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == icmp6_reg_1798) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == icmp5_reg_1794) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == icmp4_reg_1790) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp1_iter1) & (1'b0 == ap_enable_reg_pp1_iter0))) begin
        ap_idle_pp1 = 1'b1;
    end else begin
        ap_idle_pp1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp2_iter0) & (1'b0 == ap_enable_reg_pp2_iter1))) begin
        ap_idle_pp2 = 1'b1;
    end else begin
        ap_idle_pp2 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_block_pp1_stage1 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond1_reg_2101) & (1'd0 == or_cond1_3_i_i_reg_2189))) begin
        ap_phi_mux_pix_val_V_0_11_i_i_phi_fu_775_p4 = ap_phi_reg_pp1_iter1_pix_val_V_0_10_i_i_reg_732;
    end else begin
        ap_phi_mux_pix_val_V_0_11_i_i_phi_fu_775_p4 = ap_phi_reg_pp1_iter1_pix_val_V_0_11_i_i_reg_772;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_1900) & (1'd0 == or_cond2_7_i_i_reg_2008))) begin
        ap_phi_mux_pix_val_V_0_20_i_i_phi_fu_600_p4 = ap_phi_reg_pp0_iter1_pix_val_V_0_19_i_i_reg_577;
    end else begin
        ap_phi_mux_pix_val_V_0_20_i_i_phi_fu_600_p4 = ap_phi_reg_pp0_iter1_pix_val_V_0_20_i_i_reg_597;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'd0 == ap_reg_pp2_iter1_exitcond2_reg_2292) & (1'd0 == or_cond_3_i_i_reg_2380) & (ap_block_pp2_stage1 == 1'b0))) begin
        ap_phi_mux_pix_val_V_0_5_i_i_phi_fu_950_p4 = ap_phi_reg_pp2_iter1_pix_val_V_0_4_i_i_reg_907;
    end else begin
        ap_phi_mux_pix_val_V_0_5_i_i_phi_fu_950_p4 = ap_phi_reg_pp2_iter1_pix_val_V_0_5_i_i_reg_947;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_block_pp1_stage1 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond1_reg_2101) & (1'd0 == or_cond1_3_i_i_reg_2189))) begin
        ap_phi_mux_pix_val_V_1_10_i_i_phi_fu_765_p4 = ap_phi_reg_pp1_iter1_pix_val_V_1_i_i_reg_722;
    end else begin
        ap_phi_mux_pix_val_V_1_10_i_i_phi_fu_765_p4 = ap_phi_reg_pp1_iter1_pix_val_V_1_10_i_i_reg_762;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'd0 == ap_reg_pp2_iter1_exitcond2_reg_2292) & (1'd0 == or_cond_3_i_i_reg_2380) & (ap_block_pp2_stage1 == 1'b0))) begin
        ap_phi_mux_pix_val_V_1_5_i_i_phi_fu_940_p4 = ap_phi_reg_pp2_iter1_pix_val_V_1_4_i_i_reg_897;
    end else begin
        ap_phi_mux_pix_val_V_1_5_i_i_phi_fu_940_p4 = ap_phi_reg_pp2_iter1_pix_val_V_1_5_i_i_reg_937;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_block_pp1_stage1 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond1_reg_2101) & (1'd0 == or_cond1_3_i_i_reg_2189))) begin
        ap_phi_mux_pix_val_V_3_11_i_i_phi_fu_755_p4 = ap_phi_reg_pp1_iter1_pix_val_V_3_10_i_i_reg_712;
    end else begin
        ap_phi_mux_pix_val_V_3_11_i_i_phi_fu_755_p4 = ap_phi_reg_pp1_iter1_pix_val_V_3_11_i_i_reg_752;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_1900) & (1'd0 == or_cond2_7_i_i_reg_2008))) begin
        ap_phi_mux_pix_val_V_3_20_i_i_phi_fu_590_p4 = ap_phi_reg_pp0_iter1_pix_val_V_3_19_i_i_reg_567;
    end else begin
        ap_phi_mux_pix_val_V_3_20_i_i_phi_fu_590_p4 = ap_phi_reg_pp0_iter1_pix_val_V_3_20_i_i_reg_587;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'd0 == ap_reg_pp2_iter1_exitcond2_reg_2292) & (1'd0 == or_cond_3_i_i_reg_2380) & (ap_block_pp2_stage1 == 1'b0))) begin
        ap_phi_mux_pix_val_V_3_5_i_i_phi_fu_930_p4 = ap_phi_reg_pp2_iter1_pix_val_V_3_4_i_i_reg_887;
    end else begin
        ap_phi_mux_pix_val_V_3_5_i_i_phi_fu_930_p4 = ap_phi_reg_pp2_iter1_pix_val_V_3_5_i_i_reg_927;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_block_pp1_stage1 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond1_reg_2101) & (1'd0 == or_cond1_3_i_i_reg_2189))) begin
        ap_phi_mux_pix_val_V_4_10_i_i_phi_fu_745_p4 = ap_phi_reg_pp1_iter1_pix_val_V_4_i_i_reg_702;
    end else begin
        ap_phi_mux_pix_val_V_4_10_i_i_phi_fu_745_p4 = ap_phi_reg_pp1_iter1_pix_val_V_4_10_i_i_reg_742;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'd0 == ap_reg_pp2_iter1_exitcond2_reg_2292) & (1'd0 == or_cond_3_i_i_reg_2380) & (ap_block_pp2_stage1 == 1'b0))) begin
        ap_phi_mux_pix_val_V_4_5_i_i_phi_fu_920_p4 = ap_phi_reg_pp2_iter1_pix_val_V_4_4_i_i_reg_877;
    end else begin
        ap_phi_mux_pix_val_V_4_5_i_i_phi_fu_920_p4 = ap_phi_reg_pp2_iter1_pix_val_V_4_5_i_i_reg_917;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'd0 == exitcond_reg_1900))) begin
        ap_phi_mux_x3_i_i_phi_fu_430_p4 = x_2_reg_1904;
    end else begin
        ap_phi_mux_x3_i_i_phi_fu_430_p4 = x3_i_i_reg_426;
    end
end

always @ (*) begin
    if (((ap_block_pp1_stage0 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage0) & (1'd0 == exitcond1_reg_2101))) begin
        ap_phi_mux_x7_i_i_phi_fu_611_p4 = x_1_reg_2105;
    end else begin
        ap_phi_mux_x7_i_i_phi_fu_611_p4 = x7_i_i_reg_607;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp2_iter1) & (1'b1 == ap_CS_fsm_pp2_stage0) & (ap_block_pp2_stage0 == 1'b0) & (exitcond2_reg_2292 == 1'd0))) begin
        ap_phi_mux_x_i_i_phi_fu_786_p4 = x_reg_2296;
    end else begin
        ap_phi_mux_x_i_i_phi_fu_786_p4 = x_i_i_reg_782;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state3) & ((1'd1 == icmp1_reg_1778) | (1'd1 == tmp_i_i_reg_1774) | (1'd1 == icmp_reg_1770) | ((1'd1 == exitcond1_i_i_fu_1280_p2) & (1'd1 == tmp_i_i_122_reg_1782)) | ((1'd1 == exitcond2_i_i_fu_1265_p2) & (1'd1 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == exitcond5_i_i_fu_1250_p2) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd0 == tmp_17_i_i_reg_1802) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == icmp6_reg_1798) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == icmp5_reg_1794) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == icmp4_reg_1790) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782))))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'd0 == ap_reg_pp2_iter1_exitcond2_reg_2292) & (ap_block_pp2_stage1 == 1'b0)) | ((ap_block_pp0_stage1 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_1900)) | ((1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_block_pp1_stage1 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond1_reg_2101)))) begin
        bytes_plane0_V_V_blk_n = bytes_plane0_V_V_full_n;
    end else begin
        bytes_plane0_V_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp2_stage1) & (1'b1 == ap_enable_reg_pp2_iter1) & (ap_block_pp2_stage1_01001 == 1'b0) & (1'd0 == ap_reg_pp2_iter1_exitcond2_reg_2292))) begin
        bytes_plane0_V_V_din = tmp_V_fu_1696_p17;
    end else if (((1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (ap_block_pp1_stage1_01001 == 1'b0) & (1'd0 == ap_reg_pp1_iter1_exitcond1_reg_2101))) begin
        bytes_plane0_V_V_din = tmp_V_1_fu_1518_p17;
    end else if (((1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (ap_block_pp0_stage1_01001 == 1'b0) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_1900))) begin
        bytes_plane0_V_V_din = tmp_V_2_fu_1350_p17;
    end else begin
        bytes_plane0_V_V_din = 'bx;
    end
end

always @ (*) begin
    if ((((ap_block_pp2_stage1_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'd0 == ap_reg_pp2_iter1_exitcond2_reg_2292)) | ((ap_block_pp0_stage1_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_1900)) | ((ap_block_pp1_stage1_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'd0 == ap_reg_pp1_iter1_exitcond1_reg_2101)))) begin
        bytes_plane0_V_V_write = 1'b1;
    end else begin
        bytes_plane0_V_V_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_8_loc_blk_n = tmp_8_loc_empty_n;
    end else begin
        tmp_8_loc_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_8_loc_out_blk_n = tmp_8_loc_out_full_n;
    end else begin
        tmp_8_loc_out_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_8_loc_out_write = 1'b1;
    end else begin
        tmp_8_loc_out_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1))) begin
        tmp_8_loc_read = 1'b1;
    end else begin
        tmp_8_loc_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1) & (1'd1 == tmp_17_i_i_fu_1125_p2) & (1'd0 == icmp6_fu_1119_p2) & (1'd0 == icmp5_fu_1097_p2) & (1'd0 == icmp4_fu_1075_p2) & (1'd0 == tmp_7_i_i_fu_1053_p2) & (1'd0 == tmp_i_i_122_fu_1047_p2) & (1'd0 == icmp1_fu_1041_p2) & (1'd0 == tmp_i_i_fu_1019_p2) & (1'd0 == icmp_fu_1013_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1) & (1'd1 == tmp_7_i_i_fu_1053_p2) & (1'd0 == tmp_i_i_122_fu_1047_p2) & (1'd0 == icmp1_fu_1041_p2) & (1'd0 == tmp_i_i_fu_1019_p2) & (1'd0 == icmp_fu_1013_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1) & (1'd1 == tmp_i_i_122_fu_1047_p2) & (1'd0 == icmp1_fu_1041_p2) & (1'd0 == tmp_i_i_fu_1019_p2) & (1'd0 == icmp_fu_1013_p2))) begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end else if ((~((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start)) & (1'b1 == ap_CS_fsm_state1) & ((1'd1 == icmp1_fu_1041_p2) | (1'd1 == tmp_i_i_fu_1019_p2) | (1'd1 == icmp_fu_1013_p2) | ((1'd0 == tmp_17_i_i_fu_1125_p2) & (1'd0 == tmp_7_i_i_fu_1053_p2) & (1'd0 == tmp_i_i_122_fu_1047_p2)) | ((1'd1 == icmp6_fu_1119_p2) & (1'd0 == tmp_7_i_i_fu_1053_p2) & (1'd0 == tmp_i_i_122_fu_1047_p2)) | ((1'd1 == icmp5_fu_1097_p2) & (1'd0 == tmp_7_i_i_fu_1053_p2) & (1'd0 == tmp_i_i_122_fu_1047_p2)) | ((1'd1 == icmp4_fu_1075_p2) & (1'd0 == tmp_7_i_i_fu_1053_p2) & (1'd0 == tmp_i_i_122_fu_1047_p2))))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & ((1'd1 == icmp1_reg_1778) | (1'd1 == tmp_i_i_reg_1774) | (1'd1 == icmp_reg_1770) | ((1'd1 == exitcond1_i_i_fu_1280_p2) & (1'd1 == tmp_i_i_122_reg_1782)) | ((1'd1 == exitcond2_i_i_fu_1265_p2) & (1'd1 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == exitcond5_i_i_fu_1250_p2) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd0 == tmp_17_i_i_reg_1802) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == icmp6_reg_1798) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == icmp5_reg_1794) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782)) | ((1'd1 == icmp4_reg_1790) & (1'd0 == tmp_7_i_i_reg_1786) & (1'd0 == tmp_i_i_122_reg_1782))))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_i_i_122_reg_1782) & (1'd0 == exitcond1_i_i_fu_1280_p2) & (1'd0 == icmp1_reg_1778) & (1'd0 == tmp_i_i_reg_1774) & (1'd0 == icmp_reg_1770))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else if (((1'b1 == ap_CS_fsm_state3) & (1'd1 == tmp_7_i_i_reg_1786) & (1'd0 == exitcond2_i_i_fu_1265_p2) & (1'd0 == tmp_i_i_122_reg_1782) & (1'd0 == icmp1_reg_1778) & (1'd0 == tmp_i_i_reg_1774) & (1'd0 == icmp_reg_1770))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((ap_block_pp0_stage1_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((~((ap_block_pp0_stage2_subdone == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == exitcond_reg_1900)) & (ap_block_pp0_stage2_subdone == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else if (((ap_block_pp0_stage2_subdone == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == exitcond_reg_1900))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((ap_block_pp0_stage3_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((ap_block_pp0_stage4_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((ap_block_pp0_stage5_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((ap_block_pp0_stage6_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((ap_block_pp0_stage7_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_pp1_stage0 : begin
            if ((ap_block_pp1_stage0_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end
        end
        ap_ST_fsm_pp1_stage1 : begin
            if ((ap_block_pp1_stage1_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage1;
            end
        end
        ap_ST_fsm_pp1_stage2 : begin
            if ((~((ap_block_pp1_stage2_subdone == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd1 == exitcond1_reg_2101)) & (ap_block_pp1_stage2_subdone == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end else if (((ap_block_pp1_stage2_subdone == 1'b0) & (1'b1 == ap_enable_reg_pp1_iter0) & (1'd1 == exitcond1_reg_2101))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage2;
            end
        end
        ap_ST_fsm_pp1_stage3 : begin
            if ((ap_block_pp1_stage3_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp1_stage3;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_pp2_stage0 : begin
            if ((ap_block_pp2_stage0_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end
        end
        ap_ST_fsm_pp2_stage1 : begin
            if ((ap_block_pp2_stage1_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage1;
            end
        end
        ap_ST_fsm_pp2_stage2 : begin
            if ((~((1'b1 == ap_enable_reg_pp2_iter0) & (exitcond2_reg_2292 == 1'd1) & (ap_block_pp2_stage2_subdone == 1'b0)) & (ap_block_pp2_stage2_subdone == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end else if (((1'b1 == ap_enable_reg_pp2_iter0) & (exitcond2_reg_2292 == 1'd1) & (ap_block_pp2_stage2_subdone == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage2;
            end
        end
        ap_ST_fsm_pp2_stage3 : begin
            if ((ap_block_pp2_stage3_subdone == 1'b0)) begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp2_stage3;
            end
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign HwReg_height_cast5_loc_out_din = HwReg_height_cast5_loc_dout;

assign StrmMPix_V_val_0_V0_status = (StrmMPix_V_val_5_V_empty_n & StrmMPix_V_val_4_V_empty_n & StrmMPix_V_val_3_V_empty_n & StrmMPix_V_val_2_V_empty_n & StrmMPix_V_val_1_V_empty_n & StrmMPix_V_val_0_V_empty_n);

assign StrmMPix_V_val_0_V_read = StrmMPix_V_val_0_V0_update;

assign StrmMPix_V_val_1_V_read = StrmMPix_V_val_0_V0_update;

assign StrmMPix_V_val_2_V_read = StrmMPix_V_val_0_V0_update;

assign StrmMPix_V_val_3_V_read = StrmMPix_V_val_0_V0_update;

assign StrmMPix_V_val_4_V_read = StrmMPix_V_val_0_V0_update;

assign StrmMPix_V_val_5_V_read = StrmMPix_V_val_0_V0_update;

assign VideoFormat_off1_i_i_fu_1025_p2 = ($signed(VideoFormat) + $signed(8'd241));

assign VideoFormat_off2_i_i_fu_1059_p2 = ($signed(VideoFormat) + $signed(8'd238));

assign VideoFormat_off3_i_i_fu_1081_p2 = ($signed(VideoFormat) + $signed(8'd234));

assign VideoFormat_off4_i_i_fu_1103_p2 = ($signed(VideoFormat) + $signed(8'd236));

assign VideoFormat_off_i_i_fu_997_p2 = ($signed(VideoFormat) + $signed(8'd246));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd8];

assign ap_CS_fsm_pp0_stage6 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_pp0_stage7 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_pp1_stage0 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_pp1_stage1 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_pp1_stage2 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_pp1_stage3 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_pp2_stage0 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_pp2_stage1 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_pp2_stage2 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_pp2_stage3 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd23];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_predicate_op204_read_state12) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter1));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_predicate_op204_read_state12) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter1));
end

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage1_01001 = (((1'b0 == bytes_plane0_V_V_full_n) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_1900)) | ((1'b1 == ap_predicate_op145_read_state5) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage1_11001 = (((1'b0 == bytes_plane0_V_V_full_n) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_1900)) | ((1'b1 == ap_predicate_op145_read_state5) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter0)));
end

always @ (*) begin
    ap_block_pp0_stage1_subdone = (((1'b0 == bytes_plane0_V_V_full_n) & (1'b1 == ap_enable_reg_pp0_iter1) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_1900)) | ((1'b1 == ap_predicate_op145_read_state5) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter0)));
end

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage2_11001 = ((1'b1 == ap_predicate_op156_read_state6) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage2_subdone = ((1'b1 == ap_predicate_op156_read_state6) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter0));
end

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage3_11001 = ((1'b1 == ap_predicate_op164_read_state7) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage3_subdone = ((1'b1 == ap_predicate_op164_read_state7) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter0));
end

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage4_11001 = ((1'b1 == ap_predicate_op172_read_state8) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage4_subdone = ((1'b1 == ap_predicate_op172_read_state8) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter0));
end

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage5_11001 = ((1'b1 == ap_predicate_op180_read_state9) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage5_subdone = ((1'b1 == ap_predicate_op180_read_state9) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter0));
end

assign ap_block_pp0_stage6 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage6_11001 = ((1'b1 == ap_predicate_op190_read_state10) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage6_subdone = ((1'b1 == ap_predicate_op190_read_state10) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter0));
end

assign ap_block_pp0_stage7 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage7_11001 = ((1'b1 == ap_predicate_op197_read_state11) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_block_pp0_stage7_subdone = ((1'b1 == ap_predicate_op197_read_state11) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp0_iter0));
end

assign ap_block_pp1_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage0_11001 = ((1'b1 == ap_predicate_op287_read_state20) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp1_iter1));
end

always @ (*) begin
    ap_block_pp1_stage0_subdone = ((1'b1 == ap_predicate_op287_read_state20) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp1_iter1));
end

assign ap_block_pp1_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage1_01001 = (((1'b0 == bytes_plane0_V_V_full_n) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == ap_reg_pp1_iter1_exitcond1_reg_2101)) | ((1'b1 == ap_predicate_op248_read_state17) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp1_iter0)));
end

always @ (*) begin
    ap_block_pp1_stage1_11001 = (((1'b0 == bytes_plane0_V_V_full_n) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == ap_reg_pp1_iter1_exitcond1_reg_2101)) | ((1'b1 == ap_predicate_op248_read_state17) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp1_iter0)));
end

always @ (*) begin
    ap_block_pp1_stage1_subdone = (((1'b0 == bytes_plane0_V_V_full_n) & (1'b1 == ap_enable_reg_pp1_iter1) & (1'd0 == ap_reg_pp1_iter1_exitcond1_reg_2101)) | ((1'b1 == ap_predicate_op248_read_state17) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp1_iter0)));
end

assign ap_block_pp1_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage2_11001 = ((1'b1 == ap_predicate_op263_read_state18) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp1_iter0));
end

always @ (*) begin
    ap_block_pp1_stage2_subdone = ((1'b1 == ap_predicate_op263_read_state18) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp1_iter0));
end

assign ap_block_pp1_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp1_stage3_11001 = ((1'b1 == ap_predicate_op276_read_state19) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp1_iter0));
end

always @ (*) begin
    ap_block_pp1_stage3_subdone = ((1'b1 == ap_predicate_op276_read_state19) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp1_iter0));
end

assign ap_block_pp2_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage0_11001 = ((1'b1 == ap_predicate_op378_read_state28) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp2_iter1));
end

always @ (*) begin
    ap_block_pp2_stage0_subdone = ((1'b1 == ap_predicate_op378_read_state28) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp2_iter1));
end

assign ap_block_pp2_stage1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage1_01001 = (((1'b1 == ap_predicate_op339_read_state25) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((1'b0 == bytes_plane0_V_V_full_n) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'd0 == ap_reg_pp2_iter1_exitcond2_reg_2292)));
end

always @ (*) begin
    ap_block_pp2_stage1_11001 = (((1'b1 == ap_predicate_op339_read_state25) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((1'b0 == bytes_plane0_V_V_full_n) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'd0 == ap_reg_pp2_iter1_exitcond2_reg_2292)));
end

always @ (*) begin
    ap_block_pp2_stage1_subdone = (((1'b1 == ap_predicate_op339_read_state25) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp2_iter0)) | ((1'b0 == bytes_plane0_V_V_full_n) & (1'b1 == ap_enable_reg_pp2_iter1) & (1'd0 == ap_reg_pp2_iter1_exitcond2_reg_2292)));
end

assign ap_block_pp2_stage2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage2_11001 = ((1'b1 == ap_predicate_op354_read_state26) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp2_iter0));
end

always @ (*) begin
    ap_block_pp2_stage2_subdone = ((1'b1 == ap_predicate_op354_read_state26) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp2_iter0));
end

assign ap_block_pp2_stage3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp2_stage3_11001 = ((1'b1 == ap_predicate_op367_read_state27) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp2_iter0));
end

always @ (*) begin
    ap_block_pp2_stage3_subdone = ((1'b1 == ap_predicate_op367_read_state27) & (1'b0 == StrmMPix_V_val_0_V0_status) & (1'b1 == ap_enable_reg_pp2_iter0));
end

always @ (*) begin
    ap_block_state1 = ((ap_done_reg == 1'b1) | (1'b0 == tmp_8_loc_out_full_n) | (1'b0 == HwReg_height_cast5_loc_out_full_n) | (1'b0 == tmp_8_loc_empty_n) | (1'b0 == HwReg_height_cast5_loc_empty_n) | (1'b0 == ap_start));
end

always @ (*) begin
    ap_block_state10_pp0_stage6_iter0 = ((1'b1 == ap_predicate_op190_read_state10) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state11_pp0_stage7_iter0 = ((1'b1 == ap_predicate_op197_read_state11) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state12_pp0_stage0_iter1 = ((1'b1 == ap_predicate_op204_read_state12) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state13_pp0_stage1_iter1 = ((1'b0 == bytes_plane0_V_V_full_n) & (1'd0 == ap_reg_pp0_iter1_exitcond_reg_1900));
end

assign ap_block_state16_pp1_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state17_pp1_stage1_iter0 = ((1'b1 == ap_predicate_op248_read_state17) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state18_pp1_stage2_iter0 = ((1'b1 == ap_predicate_op263_read_state18) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state19_pp1_stage3_iter0 = ((1'b1 == ap_predicate_op276_read_state19) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state20_pp1_stage0_iter1 = ((1'b1 == ap_predicate_op287_read_state20) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state21_pp1_stage1_iter1 = ((1'b0 == bytes_plane0_V_V_full_n) & (1'd0 == ap_reg_pp1_iter1_exitcond1_reg_2101));
end

assign ap_block_state24_pp2_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state25_pp2_stage1_iter0 = ((1'b1 == ap_predicate_op339_read_state25) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state26_pp2_stage2_iter0 = ((1'b1 == ap_predicate_op354_read_state26) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state27_pp2_stage3_iter0 = ((1'b1 == ap_predicate_op367_read_state27) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state28_pp2_stage0_iter1 = ((1'b1 == ap_predicate_op378_read_state28) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state29_pp2_stage1_iter1 = ((1'b0 == bytes_plane0_V_V_full_n) & (1'd0 == ap_reg_pp2_iter1_exitcond2_reg_2292));
end

assign ap_block_state4_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state5_pp0_stage1_iter0 = ((1'b1 == ap_predicate_op145_read_state5) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state6_pp0_stage2_iter0 = ((1'b1 == ap_predicate_op156_read_state6) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state7_pp0_stage3_iter0 = ((1'b1 == ap_predicate_op164_read_state7) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state8_pp0_stage4_iter0 = ((1'b1 == ap_predicate_op172_read_state8) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_block_state9_pp0_stage5_iter0 = ((1'b1 == ap_predicate_op180_read_state9) & (1'b0 == StrmMPix_V_val_0_V0_status));
end

always @ (*) begin
    ap_condition_2001 = ((ap_block_pp0_stage1_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage1) & (1'd1 == or_cond2_i_i_reg_1920));
end

always @ (*) begin
    ap_condition_2004 = ((ap_block_pp0_stage2_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd0 == or_cond2_i_i_reg_1920));
end

always @ (*) begin
    ap_condition_2008 = ((ap_block_pp0_stage2_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage2) & (1'd1 == or_cond2_1_i_i_reg_1934));
end

always @ (*) begin
    ap_condition_2011 = ((ap_block_pp0_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd0 == or_cond2_1_i_i_reg_1934));
end

always @ (*) begin
    ap_condition_2015 = ((ap_block_pp0_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage3) & (1'd1 == or_cond2_2_i_i_reg_1958));
end

always @ (*) begin
    ap_condition_2018 = ((ap_block_pp0_stage4_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd0 == or_cond2_2_i_i_reg_1958));
end

always @ (*) begin
    ap_condition_2022 = ((ap_block_pp0_stage4_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage4) & (1'd1 == or_cond2_3_i_i_reg_1972));
end

always @ (*) begin
    ap_condition_2025 = ((ap_block_pp0_stage5_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'd0 == or_cond2_3_i_i_reg_1972));
end

always @ (*) begin
    ap_condition_2029 = ((ap_block_pp0_stage5_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage5) & (1'd1 == or_cond2_4_i_i_reg_1986));
end

always @ (*) begin
    ap_condition_2033 = ((ap_block_pp0_stage6_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage6) & (1'd0 == or_cond2_4_i_i_reg_1986));
end

always @ (*) begin
    ap_condition_2040 = ((ap_block_pp1_stage1_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage1) & (1'd1 == or_cond1_i_i_reg_2117));
end

always @ (*) begin
    ap_condition_2043 = ((ap_block_pp1_stage2_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage2) & (1'd0 == or_cond1_i_i_reg_2117));
end

always @ (*) begin
    ap_condition_2050 = ((ap_block_pp2_stage1_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp2_stage1) & (or_cond_i_i_reg_2308 == 1'd1));
end

always @ (*) begin
    ap_condition_2053 = ((ap_block_pp2_stage2_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp2_stage2) & (1'd0 == or_cond_i_i_reg_2308));
end

always @ (*) begin
    ap_condition_743 = ((ap_block_pp0_stage7_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage7) & (1'b1 == ap_enable_reg_pp0_iter0));
end

always @ (*) begin
    ap_condition_850 = ((ap_block_pp1_stage3_11001 == 1'b0) & (1'b1 == ap_CS_fsm_pp1_stage3) & (1'b1 == ap_enable_reg_pp1_iter0));
end

always @ (*) begin
    ap_condition_958 = ((ap_block_pp2_stage3_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp2_iter0) & (1'b1 == ap_CS_fsm_pp2_stage3));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_pp1 = (ap_idle_pp1 ^ 1'b1);

assign ap_enable_pp2 = (ap_idle_pp2 ^ 1'b1);

assign ap_phi_reg_pp0_iter0_pix_val_V_0_19_i_i_reg_577 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_0_20_i_i_reg_597 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_3_19_i_i_reg_567 = 'bx;

assign ap_phi_reg_pp0_iter0_pix_val_V_3_20_i_i_reg_587 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_0_10_i_i_reg_732 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_0_11_i_i_reg_772 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_1_10_i_i_reg_762 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_1_i_i_reg_722 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_3_10_i_i_reg_712 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_3_11_i_i_reg_752 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_4_10_i_i_reg_742 = 'bx;

assign ap_phi_reg_pp1_iter0_pix_val_V_4_i_i_reg_702 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_0_4_i_i_reg_907 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_0_5_i_i_reg_947 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_1_4_i_i_reg_897 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_1_5_i_i_reg_937 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_3_4_i_i_reg_887 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_3_5_i_i_reg_927 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_4_4_i_i_reg_877 = 'bx;

assign ap_phi_reg_pp2_iter0_pix_val_V_4_5_i_i_reg_917 = 'bx;

always @ (*) begin
    ap_predicate_op145_read_state5 = ((1'd1 == or_cond2_i_i_reg_1920) & (1'd0 == exitcond_reg_1900));
end

always @ (*) begin
    ap_predicate_op156_read_state6 = ((1'd1 == or_cond2_1_i_i_reg_1934) & (1'd0 == exitcond_reg_1900));
end

always @ (*) begin
    ap_predicate_op164_read_state7 = ((1'd1 == or_cond2_2_i_i_reg_1958) & (1'd0 == exitcond_reg_1900));
end

always @ (*) begin
    ap_predicate_op172_read_state8 = ((1'd1 == or_cond2_3_i_i_reg_1972) & (1'd0 == exitcond_reg_1900));
end

always @ (*) begin
    ap_predicate_op180_read_state9 = ((1'd1 == or_cond2_4_i_i_reg_1986) & (1'd0 == exitcond_reg_1900));
end

always @ (*) begin
    ap_predicate_op190_read_state10 = ((1'd1 == or_cond2_5_i_i_reg_2000) & (1'd0 == exitcond_reg_1900));
end

always @ (*) begin
    ap_predicate_op197_read_state11 = ((1'd1 == or_cond2_6_i_i_reg_2004) & (1'd0 == exitcond_reg_1900));
end

always @ (*) begin
    ap_predicate_op204_read_state12 = ((1'd1 == or_cond2_7_i_i_reg_2008) & (1'd0 == exitcond_reg_1900));
end

always @ (*) begin
    ap_predicate_op248_read_state17 = ((1'd1 == or_cond1_i_i_reg_2117) & (1'd0 == exitcond1_reg_2101));
end

always @ (*) begin
    ap_predicate_op263_read_state18 = ((1'd1 == or_cond1_1_i_i_reg_2141) & (1'd0 == exitcond1_reg_2101));
end

always @ (*) begin
    ap_predicate_op276_read_state19 = ((1'd1 == or_cond1_2_i_i_reg_2185) & (1'd0 == exitcond1_reg_2101));
end

always @ (*) begin
    ap_predicate_op287_read_state20 = ((1'd1 == or_cond1_3_i_i_reg_2189) & (1'd0 == exitcond1_reg_2101));
end

always @ (*) begin
    ap_predicate_op339_read_state25 = ((or_cond_i_i_reg_2308 == 1'd1) & (exitcond2_reg_2292 == 1'd0));
end

always @ (*) begin
    ap_predicate_op354_read_state26 = ((1'd1 == or_cond_1_i_i_reg_2332) & (exitcond2_reg_2292 == 1'd0));
end

always @ (*) begin
    ap_predicate_op367_read_state27 = ((1'd1 == or_cond_2_i_i_reg_2376) & (exitcond2_reg_2292 == 1'd0));
end

always @ (*) begin
    ap_predicate_op378_read_state28 = ((1'd1 == or_cond_3_i_i_reg_2380) & (exitcond2_reg_2292 == 1'd0));
end

assign exitcond1_fu_1469_p2 = ((ap_phi_mux_x7_i_i_phi_fu_611_p4 == loopWidth_1_cast38_i_reg_2066) ? 1'b1 : 1'b0);

assign exitcond1_i_i_fu_1280_p2 = ((y_cast_i_i_fu_1276_p1 == tmp_5_cast_i_i_reg_2267) ? 1'b1 : 1'b0);

assign exitcond2_fu_1647_p2 = ((ap_phi_mux_x_i_i_phi_fu_786_p4 == loopWidth_cast40_i_i_reg_2257) ? 1'b1 : 1'b0);

assign exitcond2_i_i_fu_1265_p2 = ((y6_cast_i_i_fu_1261_p1 == tmp_12_cast_i_i_reg_2076) ? 1'b1 : 1'b0);

assign exitcond5_i_i_fu_1250_p2 = ((y3_cast_i_i_fu_1246_p1 == tmp_22_cast_i_i_reg_1828) ? 1'b1 : 1'b0);

assign exitcond_fu_1291_p2 = ((ap_phi_mux_x3_i_i_phi_fu_430_p4 == loopWidth_2_cast36_i_reg_1818) ? 1'b1 : 1'b0);

assign grp_fu_957_p4 = {{tmp_8_loc_read_reg_1760[3:1]}};

assign grp_fu_974_p2 = ((grp_fu_957_p4 == 3'd0) ? 1'b1 : 1'b0);

assign grp_fu_980_p4 = {{tmp_8_loc_read_reg_1760[3:2]}};

assign icmp1_fu_1041_p2 = ((tmp_4_fu_1031_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp2_fu_1635_p2 = ((tmp_5_fu_1625_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp3_fu_1457_p2 = ((tmp_6_fu_1447_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp4_fu_1075_p2 = ((tmp_7_fu_1065_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp5_fu_1097_p2 = ((tmp_8_fu_1087_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp6_fu_1119_p2 = ((tmp_9_fu_1109_p4 == 7'd0) ? 1'b1 : 1'b0);

assign icmp7_fu_1200_p2 = ((tmp_11_fu_1190_p4 != 3'd0) ? 1'b1 : 1'b0);

assign icmp8_fu_1222_p2 = ((tmp_12_fu_1212_p4 != 2'd0) ? 1'b1 : 1'b0);

assign icmp_fu_1013_p2 = ((tmp_3_fu_1003_p4 == 7'd0) ? 1'b1 : 1'b0);

assign loopWidth_1_cast38_i_fu_1406_p4 = {{tmp_9_i_i_fu_1400_p2[16:4]}};

assign loopWidth_2_cast36_i_fu_1143_p4 = {{tmp_19_i_i_fu_1137_p2[16:4]}};

assign loopWidth_cast40_i_i_fu_1584_p4 = {{tmp_2_i_i_fu_1578_p2[16:4]}};

assign or_cond1_1_i_i_fu_1494_p2 = (tmp_18_i_i_reg_2110 | icmp3_reg_2091);

assign or_cond1_2_i_i_fu_1510_p2 = (tmp_25_2_i_i_reg_2096 | tmp_18_i_i_reg_2110);

assign or_cond1_3_i_i_fu_1514_p2 = (tmp_18_i_i_reg_2110 | tmp_10_i_i_reg_2071);

assign or_cond1_i_i_fu_1489_p2 = (tmp_251_i_i_reg_2086 | tmp_18_i_i_fu_1484_p2);

assign or_cond2_1_i_i_fu_1316_p2 = (tmp_29_i_i_reg_1909 | icmp7_reg_1843);

assign or_cond2_2_i_i_fu_1326_p2 = (tmp_30_2_i_i_reg_1848 | tmp_29_i_i_reg_1909);

assign or_cond2_3_i_i_fu_1330_p2 = (tmp_29_i_i_reg_1909 | icmp8_reg_1853);

assign or_cond2_4_i_i_fu_1334_p2 = (tmp_30_4_i_i_reg_1858 | tmp_29_i_i_reg_1909);

assign or_cond2_5_i_i_fu_1338_p2 = (tmp_30_5_i_i_reg_1863 | tmp_29_i_i_reg_1909);

assign or_cond2_6_i_i_fu_1342_p2 = (tmp_30_6_i_i_reg_1868 | tmp_29_i_i_reg_1909);

assign or_cond2_7_i_i_fu_1346_p2 = (tmp_29_i_i_reg_1909 | tmp_20_i_i_reg_1823);

assign or_cond2_i_i_fu_1311_p2 = (tmp_301_i_i_reg_1838 | tmp_29_i_i_fu_1306_p2);

assign or_cond_1_i_i_fu_1672_p2 = (tmp_15_i_i_reg_2301 | icmp2_reg_2282);

assign or_cond_2_i_i_fu_1688_p2 = (tmp_24_2_i_i_reg_2287 | tmp_15_i_i_reg_2301);

assign or_cond_3_i_i_fu_1692_p2 = (tmp_3_i_i_reg_2262 | tmp_15_i_i_reg_2301);

assign or_cond_i_i_fu_1667_p2 = (tmp_241_i_i_reg_2277 | tmp_15_i_i_fu_1662_p2);

assign remainPix_1_fu_1598_p3 = ((grp_fu_974_p2[0:0] === 1'b1) ? 3'd4 : tmp_4_i_i_fu_1594_p1);

assign remainPix_3_fu_1420_p3 = ((grp_fu_974_p2[0:0] === 1'b1) ? 3'd4 : tmp_11_i_i_fu_1416_p1);

assign remainPix_4_fu_1134_p1 = tmp_8_loc_read_reg_1760[3:0];

assign remainPix_5_fu_1163_p3 = ((tmp_20_i_i_fu_1153_p2[0:0] === 1'b1) ? 4'd8 : tmp_fu_1159_p1);

assign tmp_11_fu_1190_p4 = {{remainPix_5_fu_1163_p3[3:1]}};

assign tmp_11_i_i_fu_1416_p1 = grp_fu_980_p4;

assign tmp_12_cast_i_i_fu_1428_p1 = HwReg_height_cast5_l_reg_1753;

assign tmp_12_fu_1212_p4 = {{remainPix_5_fu_1163_p3[3:2]}};

assign tmp_13_cast_i_i_fu_1437_p1 = $signed(tmp_13_i_i_fu_1431_p2);

assign tmp_13_i_i_fu_1431_p2 = ($signed(loopWidth_1_cast38_i_fu_1406_p4) + $signed(13'd8191));

assign tmp_15_i_i_fu_1662_p2 = (($signed(x_cast_i_i_fu_1658_p1) < $signed(tmp_6_cast_i_i_reg_2272)) ? 1'b1 : 1'b0);

assign tmp_17_i_i_fu_1125_p2 = ((VideoFormat == 8'd24) ? 1'b1 : 1'b0);

assign tmp_18_i_i_fu_1484_p2 = (($signed(x7_cast_i_i_fu_1480_p1) < $signed(tmp_13_cast_i_i_reg_2081)) ? 1'b1 : 1'b0);

assign tmp_19_i_i_fu_1137_p2 = (17'd15 + widthInPix_2_cast37_s_fu_1131_p1);

assign tmp_1_cast41_i_i_fu_1575_p1 = tmp_8_loc_read_reg_1760;

assign tmp_20_i_i_fu_1153_p2 = ((remainPix_4_fu_1134_p1 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_22_cast_i_i_fu_1171_p1 = HwReg_height_cast5_l_reg_1753;

assign tmp_23_cast_i_i_fu_1180_p1 = $signed(tmp_23_i_i_fu_1174_p2);

assign tmp_23_i_i_fu_1174_p2 = ($signed(13'd8191) + $signed(loopWidth_2_cast36_i_fu_1143_p4));

assign tmp_241_i_i_fu_1619_p2 = ((remainPix_1_fu_1598_p3 != 3'd0) ? 1'b1 : 1'b0);

assign tmp_24_2_i_i_fu_1641_p2 = ((remainPix_1_fu_1598_p3 > 3'd2) ? 1'b1 : 1'b0);

assign tmp_251_i_i_fu_1441_p2 = ((remainPix_3_fu_1420_p3 != 3'd0) ? 1'b1 : 1'b0);

assign tmp_25_2_i_i_fu_1463_p2 = ((remainPix_3_fu_1420_p3 > 3'd2) ? 1'b1 : 1'b0);

assign tmp_29_i_i_fu_1306_p2 = (($signed(x3_cast_i_i_fu_1302_p1) < $signed(tmp_23_cast_i_i_reg_1833)) ? 1'b1 : 1'b0);

assign tmp_2_i_i_fu_1578_p2 = (tmp_1_cast41_i_i_fu_1575_p1 + 17'd15);

assign tmp_301_i_i_fu_1184_p2 = ((remainPix_5_fu_1163_p3 != 4'd0) ? 1'b1 : 1'b0);

assign tmp_30_2_i_i_fu_1206_p2 = ((remainPix_5_fu_1163_p3 > 4'd2) ? 1'b1 : 1'b0);

assign tmp_30_4_i_i_fu_1228_p2 = ((remainPix_5_fu_1163_p3 > 4'd4) ? 1'b1 : 1'b0);

assign tmp_30_5_i_i_fu_1234_p2 = ((remainPix_5_fu_1163_p3 > 4'd5) ? 1'b1 : 1'b0);

assign tmp_30_6_i_i_fu_1240_p2 = ((remainPix_5_fu_1163_p3 > 4'd6) ? 1'b1 : 1'b0);

assign tmp_3_fu_1003_p4 = {{VideoFormat_off_i_i_fu_997_p2[7:1]}};

assign tmp_4_fu_1031_p4 = {{VideoFormat_off1_i_i_fu_1025_p2[7:1]}};

assign tmp_4_i_i_fu_1594_p1 = grp_fu_980_p4;

assign tmp_5_cast_i_i_fu_1606_p1 = HwReg_height_cast5_l_reg_1753;

assign tmp_5_fu_1625_p4 = {{remainPix_1_fu_1598_p3[2:1]}};

assign tmp_6_cast_i_i_fu_1615_p1 = $signed(tmp_6_i_i_fu_1609_p2);

assign tmp_6_fu_1447_p4 = {{remainPix_3_fu_1420_p3[2:1]}};

assign tmp_6_i_i_fu_1609_p2 = ($signed(loopWidth_cast40_i_i_fu_1584_p4) + $signed(13'd8191));

assign tmp_7_fu_1065_p4 = {{VideoFormat_off2_i_i_fu_1059_p2[7:1]}};

assign tmp_7_i_i_fu_1053_p2 = ((VideoFormat == 8'd28) ? 1'b1 : 1'b0);

assign tmp_8_cast39_i_i_fu_1397_p1 = tmp_8_loc_read_reg_1760;

assign tmp_8_fu_1087_p4 = {{VideoFormat_off3_i_i_fu_1081_p2[7:1]}};

assign tmp_8_loc_out_din = tmp_8_loc_dout;

assign tmp_9_fu_1109_p4 = {{VideoFormat_off4_i_i_fu_1103_p2[7:1]}};

assign tmp_9_i_i_fu_1400_p2 = (tmp_8_cast39_i_i_fu_1397_p1 + 17'd15);

assign tmp_V_1_fu_1518_p17 = {{{{{{{{{{{{{{{{ap_phi_mux_pix_val_V_3_11_i_i_phi_fu_755_p4}, {ap_phi_mux_pix_val_V_4_10_i_i_phi_fu_745_p4}}, {ap_phi_mux_pix_val_V_0_11_i_i_phi_fu_775_p4}}, {ap_phi_mux_pix_val_V_1_10_i_i_phi_fu_765_p4}}, {ap_phi_reg_pp1_iter1_pix_val_V_3_10_i_i_reg_712}}, {ap_phi_reg_pp1_iter1_pix_val_V_4_i_i_reg_702}}, {ap_phi_reg_pp1_iter1_pix_val_V_0_10_i_i_reg_732}}, {ap_phi_reg_pp1_iter1_pix_val_V_1_i_i_reg_722}}, {pix_val_V_3_9_i_i_reg_669}}, {pix_val_V_4_9_i_i_reg_658}}, {pix_val_V_0_9_i_i_reg_691}}, {pix_val_V_1_9_i_i_reg_680}}, {pix_val_V_3_8_i_i_reg_628}}, {pix_val_V_4_8_i_i_reg_618}}, {pix_val_V_0_8_i_i_reg_648}}, {pix_val_V_1_8_i_i_reg_638}};

assign tmp_V_2_fu_1350_p17 = {{{{{{{{{{{{{{{{ap_phi_mux_pix_val_V_3_20_i_i_phi_fu_590_p4}, {ap_phi_mux_pix_val_V_0_20_i_i_phi_fu_600_p4}}, {ap_phi_reg_pp0_iter1_pix_val_V_3_19_i_i_reg_567}}, {ap_phi_reg_pp0_iter1_pix_val_V_0_19_i_i_reg_577}}, {pix_val_V_3_18_i_i_reg_545}}, {pix_val_V_0_18_i_i_reg_556}}, {pix_val_V_3_17_i_i_reg_523}}, {pix_val_V_0_17_i_i_reg_534}}, {pix_val_V_3_16_i_i_reg_501}}, {pix_val_V_0_16_i_i_reg_512}}, {pix_val_V_3_15_i_i_reg_479}}, {pix_val_V_0_15_i_i_reg_490}}, {pix_val_V_3_14_i_i_reg_457}}, {pix_val_V_0_14_i_i_reg_468}}, {pix_val_V_3_13_i_i_reg_437}}, {pix_val_V_0_13_i_i_reg_447}};

assign tmp_V_fu_1696_p17 = {{{{{{{{{{{{{{{{ap_phi_mux_pix_val_V_4_5_i_i_phi_fu_920_p4}, {ap_phi_mux_pix_val_V_3_5_i_i_phi_fu_930_p4}}, {ap_phi_mux_pix_val_V_1_5_i_i_phi_fu_940_p4}}, {ap_phi_mux_pix_val_V_0_5_i_i_phi_fu_950_p4}}, {ap_phi_reg_pp2_iter1_pix_val_V_4_4_i_i_reg_877}}, {ap_phi_reg_pp2_iter1_pix_val_V_3_4_i_i_reg_887}}, {ap_phi_reg_pp2_iter1_pix_val_V_1_4_i_i_reg_897}}, {ap_phi_reg_pp2_iter1_pix_val_V_0_4_i_i_reg_907}}, {pix_val_V_4_3_i_i_reg_833}}, {pix_val_V_3_3_i_i_reg_844}}, {pix_val_V_1_3_i_i_reg_855}}, {pix_val_V_0_3_i_i_reg_866}}, {pix_val_V_4_2_i_i_reg_793}}, {pix_val_V_3_2_i_i_reg_803}}, {pix_val_V_1_2_i_i_reg_813}}, {pix_val_V_0_2_i_i_reg_823}};

assign tmp_fu_1159_p1 = grp_fu_957_p4;

assign tmp_i_i_122_fu_1047_p2 = ((VideoFormat == 8'd12) ? 1'b1 : 1'b0);

assign tmp_i_i_fu_1019_p2 = ((VideoFormat == 8'd27) ? 1'b1 : 1'b0);

assign widthInPix_2_cast37_s_fu_1131_p1 = tmp_8_loc_read_reg_1760;

assign x3_cast_i_i_fu_1302_p1 = ap_phi_mux_x3_i_i_phi_fu_430_p4;

assign x7_cast_i_i_fu_1480_p1 = ap_phi_mux_x7_i_i_phi_fu_611_p4;

assign x_1_fu_1474_p2 = (ap_phi_mux_x7_i_i_phi_fu_611_p4 + 13'd1);

assign x_2_fu_1296_p2 = (ap_phi_mux_x3_i_i_phi_fu_430_p4 + 13'd1);

assign x_cast_i_i_fu_1658_p1 = ap_phi_mux_x_i_i_phi_fu_786_p4;

assign x_fu_1652_p2 = (ap_phi_mux_x_i_i_phi_fu_786_p4 + 13'd1);

assign y3_cast_i_i_fu_1246_p1 = y3_i_i_reg_393;

assign y6_cast_i_i_fu_1261_p1 = y6_i_i_reg_404;

assign y_1_fu_1270_p2 = (y6_i_i_reg_404 + 16'd1);

assign y_2_fu_1255_p2 = (y3_i_i_reg_393 + 16'd1);

assign y_cast_i_i_fu_1276_p1 = y_i_i_reg_415;

assign y_fu_1285_p2 = (y_i_i_reg_415 + 16'd1);

always @ (posedge ap_clk) begin
    tmp_22_cast_i_i_reg_1828[16:12] <= 5'b00000;
    tmp_12_cast_i_i_reg_2076[16:12] <= 5'b00000;
    tmp_5_cast_i_i_reg_2267[16:12] <= 5'b00000;
end

endmodule //design_1_v_frmbuf_wr_0_1_MultiPixStream2Bytes
