--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

D:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 111779 paths analyzed, 2019 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.348ns.
--------------------------------------------------------------------------------
Slack:                  9.652ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.262ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.636 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.BQ      Tcko                  0.525   gamestates/register/M_addr_q[2]
                                                       gamestates/register/M_addr_q_1
    SLICE_X16Y10.D2      net (fanout=37)       1.742   gamestates/register/M_addr_q[1]
    SLICE_X16Y10.D       Tilo                  0.254   gamestates/M_set_q_0_1
                                                       gamestates/register/map/Mmux_next_row24
    SLICE_X12Y10.B6      net (fanout=1)        0.551   gamestates/register/map/Mmux_next_row23
    SLICE_X12Y10.B       Tilo                  0.254   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X12Y10.D1      net (fanout=1)        0.598   gamestates/register/map/N200
    SLICE_X12Y10.CMUX    Topdc                 0.456   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_F
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X14Y10.B3      net (fanout=2)        0.639   gamestates/register/M_register_out[1]
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.AX       net (fanout=3)        0.932   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     10.262ns (2.356ns logic, 7.906ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack:                  9.716ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_0_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.199ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.636 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_0_1 to gamestates/M_gamestates_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.AQ      Tcko                  0.430   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/M_addr_q_0_1
    SLICE_X16Y10.C4      net (fanout=5)        1.407   gamestates/register/M_addr_q_0_1
    SLICE_X16Y10.C       Tilo                  0.255   gamestates/M_set_q_0_1
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X12Y10.B2      net (fanout=1)        0.917   gamestates/register/map/Mmux_next_row22
    SLICE_X12Y10.B       Tilo                  0.254   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X12Y10.D1      net (fanout=1)        0.598   gamestates/register/map/N200
    SLICE_X12Y10.CMUX    Topdc                 0.456   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_F
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X14Y10.B3      net (fanout=2)        0.639   gamestates/register/M_register_out[1]
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.AX       net (fanout=3)        0.932   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     10.199ns (2.262ns logic, 7.937ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack:                  9.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_levelReg_q_0_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.183ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.636 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_levelReg_q_0_1 to gamestates/M_gamestates_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AQ      Tcko                  0.476   gamestates/register/M_levelReg_q_0_3
                                                       gamestates/register/M_levelReg_q_0_1
    SLICE_X12Y11.B2      net (fanout=2)        0.769   gamestates/register/M_levelReg_q_0_1
    SLICE_X12Y11.B       Tilo                  0.254   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row741
    SLICE_X12Y11.C1      net (fanout=13)       1.775   gamestates/register/map/Mmux_next_row74
    SLICE_X12Y11.C       Tilo                  0.255   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row63
    SLICE_X15Y12.A4      net (fanout=1)        0.533   gamestates/register/map/Mmux_next_row61
    SLICE_X15Y12.A       Tilo                  0.259   gamestates/register/N159
                                                       gamestates/register/map/Mmux_next_row64_SW0
    SLICE_X15Y13.B3      net (fanout=4)        0.604   gamestates/register/N138
    SLICE_X15Y13.B       Tilo                  0.259   M_lane3_q_2
                                                       gamestates/register/map/Mmux_next_row68
    SLICE_X13Y13.C2      net (fanout=6)        0.967   gamestates/register/M_register_out[5]
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.AX       net (fanout=3)        0.932   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     10.183ns (2.135ns logic, 8.048ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  9.786ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_3_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.131ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.636 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_3_1 to gamestates/M_gamestates_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y12.DQ      Tcko                  0.525   gamestates/register/M_addr_q_3_1
                                                       gamestates/register/M_addr_q_3_1
    SLICE_X16Y10.C1      net (fanout=8)        1.244   gamestates/register/M_addr_q_3_1
    SLICE_X16Y10.C       Tilo                  0.255   gamestates/M_set_q_0_1
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X12Y10.B2      net (fanout=1)        0.917   gamestates/register/map/Mmux_next_row22
    SLICE_X12Y10.B       Tilo                  0.254   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X12Y10.D1      net (fanout=1)        0.598   gamestates/register/map/N200
    SLICE_X12Y10.CMUX    Topdc                 0.456   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_F
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X14Y10.B3      net (fanout=2)        0.639   gamestates/register/M_register_out[1]
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.AX       net (fanout=3)        0.932   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     10.131ns (2.357ns logic, 7.774ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack:                  9.841ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_2_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.073ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.636 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_2_1 to gamestates/M_gamestates_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.AMUX    Tshcko                0.576   gamestates/register/M_addr_q[2]
                                                       gamestates/register/M_addr_q_2_1
    SLICE_X12Y11.D5      net (fanout=2)        1.271   gamestates/register/M_addr_q_2_1
    SLICE_X12Y11.D       Tilo                  0.254   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row6111
    SLICE_X15Y11.B3      net (fanout=2)        0.785   gamestates/register/map/Mmux_next_row611
    SLICE_X15Y11.B       Tilo                  0.259   gamestates/register/map/Mmux_next_row7
                                                       gamestates/register/map/Mmux_next_row72
    SLICE_X15Y11.A2      net (fanout=1)        0.931   gamestates/register/map/Mmux_next_row72
    SLICE_X15Y11.A       Tilo                  0.259   gamestates/register/map/Mmux_next_row7
                                                       gamestates/register/map/Mmux_next_row73
    SLICE_X14Y10.B4      net (fanout=2)        0.495   gamestates/register/Mmux_next_row73
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.AX       net (fanout=3)        0.932   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     10.073ns (2.215ns logic, 7.858ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack:                  9.853ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.061ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.636 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.BQ      Tcko                  0.525   gamestates/register/M_addr_q[2]
                                                       gamestates/register/M_addr_q_1
    SLICE_X16Y10.D2      net (fanout=37)       1.742   gamestates/register/M_addr_q[1]
    SLICE_X16Y10.D       Tilo                  0.254   gamestates/M_set_q_0_1
                                                       gamestates/register/map/Mmux_next_row24
    SLICE_X12Y10.B6      net (fanout=1)        0.551   gamestates/register/map/Mmux_next_row23
    SLICE_X12Y10.B       Tilo                  0.254   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X12Y10.D1      net (fanout=1)        0.598   gamestates/register/map/N200
    SLICE_X12Y10.CMUX    Topdc                 0.456   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_F
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X14Y10.B3      net (fanout=2)        0.639   gamestates/register/M_register_out[1]
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.CX       net (fanout=3)        0.731   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                     10.061ns (2.356ns logic, 7.705ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  9.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.058ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.636 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.BQ      Tcko                  0.525   gamestates/register/M_addr_q[2]
                                                       gamestates/register/M_addr_q_1
    SLICE_X16Y10.D2      net (fanout=37)       1.742   gamestates/register/M_addr_q[1]
    SLICE_X16Y10.D       Tilo                  0.254   gamestates/M_set_q_0_1
                                                       gamestates/register/map/Mmux_next_row24
    SLICE_X12Y10.B6      net (fanout=1)        0.551   gamestates/register/map/Mmux_next_row23
    SLICE_X12Y10.B       Tilo                  0.254   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X12Y10.D1      net (fanout=1)        0.598   gamestates/register/map/N200
    SLICE_X12Y10.CMUX    Topdc                 0.456   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_F
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X14Y10.B3      net (fanout=2)        0.639   gamestates/register/M_register_out[1]
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.BX       net (fanout=3)        0.728   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                     10.058ns (2.356ns logic, 7.702ns route)
                                                       (23.4% logic, 76.6% route)

--------------------------------------------------------------------------------
Slack:                  9.866ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_levelReg_q_2_2 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.053ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.636 - 0.682)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_levelReg_q_2_2 to gamestates/M_gamestates_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.BQ      Tcko                  0.430   gamestates/register/M_levelReg_q_2_2
                                                       gamestates/register/M_levelReg_q_2_2
    SLICE_X14Y9.B2       net (fanout=3)        1.310   gamestates/register/M_levelReg_q_2_2
    SLICE_X14Y9.B        Tilo                  0.235   gamestates/register/map/Mmux_next_row52
                                                       gamestates/register/map/Mmux_next_row751
    SLICE_X15Y11.B2      net (fanout=3)        0.891   gamestates/register/map/Mmux_next_row75
    SLICE_X15Y11.B       Tilo                  0.259   gamestates/register/map/Mmux_next_row7
                                                       gamestates/register/map/Mmux_next_row72
    SLICE_X15Y11.A2      net (fanout=1)        0.931   gamestates/register/map/Mmux_next_row72
    SLICE_X15Y11.A       Tilo                  0.259   gamestates/register/map/Mmux_next_row7
                                                       gamestates/register/map/Mmux_next_row73
    SLICE_X14Y10.B4      net (fanout=2)        0.495   gamestates/register/Mmux_next_row73
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.AX       net (fanout=3)        0.932   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     10.053ns (2.050ns logic, 8.003ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  9.872ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_levelReg_q_1_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      10.047ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.636 - 0.682)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_levelReg_q_1_1 to gamestates/M_gamestates_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y11.AQ      Tcko                  0.476   gamestates/register/M_levelReg_q_1_3
                                                       gamestates/register/M_levelReg_q_1_1
    SLICE_X12Y11.B3      net (fanout=2)        0.633   gamestates/register/M_levelReg_q_1_1
    SLICE_X12Y11.B       Tilo                  0.254   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row741
    SLICE_X12Y11.C1      net (fanout=13)       1.775   gamestates/register/map/Mmux_next_row74
    SLICE_X12Y11.C       Tilo                  0.255   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row63
    SLICE_X15Y12.A4      net (fanout=1)        0.533   gamestates/register/map/Mmux_next_row61
    SLICE_X15Y12.A       Tilo                  0.259   gamestates/register/N159
                                                       gamestates/register/map/Mmux_next_row64_SW0
    SLICE_X15Y13.B3      net (fanout=4)        0.604   gamestates/register/N138
    SLICE_X15Y13.B       Tilo                  0.259   M_lane3_q_2
                                                       gamestates/register/map/Mmux_next_row68
    SLICE_X13Y13.C2      net (fanout=6)        0.967   gamestates/register/M_register_out[5]
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.AX       net (fanout=3)        0.932   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     10.047ns (2.135ns logic, 7.912ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  9.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_0_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.998ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.636 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_0_1 to gamestates/M_gamestates_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.AQ      Tcko                  0.430   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/M_addr_q_0_1
    SLICE_X16Y10.C4      net (fanout=5)        1.407   gamestates/register/M_addr_q_0_1
    SLICE_X16Y10.C       Tilo                  0.255   gamestates/M_set_q_0_1
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X12Y10.B2      net (fanout=1)        0.917   gamestates/register/map/Mmux_next_row22
    SLICE_X12Y10.B       Tilo                  0.254   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X12Y10.D1      net (fanout=1)        0.598   gamestates/register/map/N200
    SLICE_X12Y10.CMUX    Topdc                 0.456   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_F
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X14Y10.B3      net (fanout=2)        0.639   gamestates/register/M_register_out[1]
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.CX       net (fanout=3)        0.731   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                      9.998ns (2.262ns logic, 7.736ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  9.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.994ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.636 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.BQ      Tcko                  0.525   gamestates/register/M_addr_q[2]
                                                       gamestates/register/M_addr_q_1
    SLICE_X16Y10.C6      net (fanout=37)       1.107   gamestates/register/M_addr_q[1]
    SLICE_X16Y10.C       Tilo                  0.255   gamestates/M_set_q_0_1
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X12Y10.B2      net (fanout=1)        0.917   gamestates/register/map/Mmux_next_row22
    SLICE_X12Y10.B       Tilo                  0.254   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X12Y10.D1      net (fanout=1)        0.598   gamestates/register/map/N200
    SLICE_X12Y10.CMUX    Topdc                 0.456   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_F
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X14Y10.B3      net (fanout=2)        0.639   gamestates/register/M_register_out[1]
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.AX       net (fanout=3)        0.932   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      9.994ns (2.357ns logic, 7.637ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack:                  9.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_0_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.995ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.636 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_0_1 to gamestates/M_gamestates_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.AQ      Tcko                  0.430   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/M_addr_q_0_1
    SLICE_X16Y10.C4      net (fanout=5)        1.407   gamestates/register/M_addr_q_0_1
    SLICE_X16Y10.C       Tilo                  0.255   gamestates/M_set_q_0_1
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X12Y10.B2      net (fanout=1)        0.917   gamestates/register/map/Mmux_next_row22
    SLICE_X12Y10.B       Tilo                  0.254   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X12Y10.D1      net (fanout=1)        0.598   gamestates/register/map/N200
    SLICE_X12Y10.CMUX    Topdc                 0.456   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_F
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X14Y10.B3      net (fanout=2)        0.639   gamestates/register/M_register_out[1]
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.BX       net (fanout=3)        0.728   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                      9.995ns (2.262ns logic, 7.733ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack:                  9.935ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_levelReg_q_0_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.982ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.636 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_levelReg_q_0_1 to gamestates/M_gamestates_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AQ      Tcko                  0.476   gamestates/register/M_levelReg_q_0_3
                                                       gamestates/register/M_levelReg_q_0_1
    SLICE_X12Y11.B2      net (fanout=2)        0.769   gamestates/register/M_levelReg_q_0_1
    SLICE_X12Y11.B       Tilo                  0.254   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row741
    SLICE_X12Y11.C1      net (fanout=13)       1.775   gamestates/register/map/Mmux_next_row74
    SLICE_X12Y11.C       Tilo                  0.255   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row63
    SLICE_X15Y12.A4      net (fanout=1)        0.533   gamestates/register/map/Mmux_next_row61
    SLICE_X15Y12.A       Tilo                  0.259   gamestates/register/N159
                                                       gamestates/register/map/Mmux_next_row64_SW0
    SLICE_X15Y13.B3      net (fanout=4)        0.604   gamestates/register/N138
    SLICE_X15Y13.B       Tilo                  0.259   M_lane3_q_2
                                                       gamestates/register/map/Mmux_next_row68
    SLICE_X13Y13.C2      net (fanout=6)        0.967   gamestates/register/M_register_out[5]
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.CX       net (fanout=3)        0.731   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                      9.982ns (2.135ns logic, 7.847ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  9.938ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_levelReg_q_0_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.979ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.636 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_levelReg_q_0_1 to gamestates/M_gamestates_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y12.AQ      Tcko                  0.476   gamestates/register/M_levelReg_q_0_3
                                                       gamestates/register/M_levelReg_q_0_1
    SLICE_X12Y11.B2      net (fanout=2)        0.769   gamestates/register/M_levelReg_q_0_1
    SLICE_X12Y11.B       Tilo                  0.254   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row741
    SLICE_X12Y11.C1      net (fanout=13)       1.775   gamestates/register/map/Mmux_next_row74
    SLICE_X12Y11.C       Tilo                  0.255   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row63
    SLICE_X15Y12.A4      net (fanout=1)        0.533   gamestates/register/map/Mmux_next_row61
    SLICE_X15Y12.A       Tilo                  0.259   gamestates/register/N159
                                                       gamestates/register/map/Mmux_next_row64_SW0
    SLICE_X15Y13.B3      net (fanout=4)        0.604   gamestates/register/N138
    SLICE_X15Y13.B       Tilo                  0.259   M_lane3_q_2
                                                       gamestates/register/map/Mmux_next_row68
    SLICE_X13Y13.C2      net (fanout=6)        0.967   gamestates/register/M_register_out[5]
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.BX       net (fanout=3)        0.728   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                      9.979ns (2.135ns logic, 7.844ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  9.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_2_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.935ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.636 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_2_1 to gamestates/M_gamestates_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.AMUX    Tshcko                0.576   gamestates/register/M_addr_q[2]
                                                       gamestates/register/M_addr_q_2_1
    SLICE_X14Y11.A1      net (fanout=2)        1.593   gamestates/register/M_addr_q_2_1
    SLICE_X14Y11.A       Tilo                  0.235   gamestates/register/M_levelReg_q_1_3
                                                       gamestates/register/map/Mmux_next_row61
    SLICE_X12Y11.C5      net (fanout=1)        0.622   gamestates/register/map/Mmux_next_row6
    SLICE_X12Y11.C       Tilo                  0.255   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row63
    SLICE_X15Y12.A4      net (fanout=1)        0.533   gamestates/register/map/Mmux_next_row61
    SLICE_X15Y12.A       Tilo                  0.259   gamestates/register/N159
                                                       gamestates/register/map/Mmux_next_row64_SW0
    SLICE_X15Y13.B3      net (fanout=4)        0.604   gamestates/register/N138
    SLICE_X15Y13.B       Tilo                  0.259   M_lane3_q_2
                                                       gamestates/register/map/Mmux_next_row68
    SLICE_X13Y13.C2      net (fanout=6)        0.967   gamestates/register/M_register_out[5]
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.AX       net (fanout=3)        0.932   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      9.935ns (2.216ns logic, 7.719ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack:                  9.987ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_3_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.930ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.636 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_3_1 to gamestates/M_gamestates_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y12.DQ      Tcko                  0.525   gamestates/register/M_addr_q_3_1
                                                       gamestates/register/M_addr_q_3_1
    SLICE_X16Y10.C1      net (fanout=8)        1.244   gamestates/register/M_addr_q_3_1
    SLICE_X16Y10.C       Tilo                  0.255   gamestates/M_set_q_0_1
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X12Y10.B2      net (fanout=1)        0.917   gamestates/register/map/Mmux_next_row22
    SLICE_X12Y10.B       Tilo                  0.254   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X12Y10.D1      net (fanout=1)        0.598   gamestates/register/map/N200
    SLICE_X12Y10.CMUX    Topdc                 0.456   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_F
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X14Y10.B3      net (fanout=2)        0.639   gamestates/register/M_register_out[1]
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.CX       net (fanout=3)        0.731   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                      9.930ns (2.357ns logic, 7.573ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  9.990ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_3_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.927ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.636 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_3_1 to gamestates/M_gamestates_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y12.DQ      Tcko                  0.525   gamestates/register/M_addr_q_3_1
                                                       gamestates/register/M_addr_q_3_1
    SLICE_X16Y10.C1      net (fanout=8)        1.244   gamestates/register/M_addr_q_3_1
    SLICE_X16Y10.C       Tilo                  0.255   gamestates/M_set_q_0_1
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X12Y10.B2      net (fanout=1)        0.917   gamestates/register/map/Mmux_next_row22
    SLICE_X12Y10.B       Tilo                  0.254   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X12Y10.D1      net (fanout=1)        0.598   gamestates/register/map/N200
    SLICE_X12Y10.CMUX    Topdc                 0.456   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_F
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X14Y10.B3      net (fanout=2)        0.639   gamestates/register/M_register_out[1]
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.BX       net (fanout=3)        0.728   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                      9.927ns (2.357ns logic, 7.570ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack:                  10.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_2 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.902ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.636 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_2 to gamestates/M_gamestates_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.CQ      Tcko                  0.525   gamestates/register/M_addr_q[2]
                                                       gamestates/register/M_addr_q_2
    SLICE_X16Y10.C5      net (fanout=38)       1.015   gamestates/register/M_addr_q[2]
    SLICE_X16Y10.C       Tilo                  0.255   gamestates/M_set_q_0_1
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X12Y10.B2      net (fanout=1)        0.917   gamestates/register/map/Mmux_next_row22
    SLICE_X12Y10.B       Tilo                  0.254   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X12Y10.D1      net (fanout=1)        0.598   gamestates/register/map/N200
    SLICE_X12Y10.CMUX    Topdc                 0.456   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_F
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X14Y10.B3      net (fanout=2)        0.639   gamestates/register/M_register_out[1]
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.AX       net (fanout=3)        0.932   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      9.902ns (2.357ns logic, 7.545ns route)
                                                       (23.8% logic, 76.2% route)

--------------------------------------------------------------------------------
Slack:                  10.019ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_5 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.898ns (Levels of Logic = 6)
  Clock Path Skew:      -0.048ns (0.636 - 0.684)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_5 to gamestates/M_gamestates_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y12.CQ      Tcko                  0.430   gamestates/register/M_addr_q[5]
                                                       gamestates/register/M_addr_q_5
    SLICE_X12Y11.B4      net (fanout=7)        0.530   gamestates/register/M_addr_q[5]
    SLICE_X12Y11.B       Tilo                  0.254   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row741
    SLICE_X12Y11.C1      net (fanout=13)       1.775   gamestates/register/map/Mmux_next_row74
    SLICE_X12Y11.C       Tilo                  0.255   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row63
    SLICE_X15Y12.A4      net (fanout=1)        0.533   gamestates/register/map/Mmux_next_row61
    SLICE_X15Y12.A       Tilo                  0.259   gamestates/register/N159
                                                       gamestates/register/map/Mmux_next_row64_SW0
    SLICE_X15Y13.B3      net (fanout=4)        0.604   gamestates/register/N138
    SLICE_X15Y13.B       Tilo                  0.259   M_lane3_q_2
                                                       gamestates/register/map/Mmux_next_row68
    SLICE_X13Y13.C2      net (fanout=6)        0.967   gamestates/register/M_register_out[5]
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.AX       net (fanout=3)        0.932   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      9.898ns (2.089ns logic, 7.809ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack:                  10.026ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_2 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.888ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.636 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_2 to gamestates/M_gamestates_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.CQ      Tcko                  0.525   gamestates/register/M_addr_q[2]
                                                       gamestates/register/M_addr_q_2
    SLICE_X14Y9.B6       net (fanout=38)       1.050   gamestates/register/M_addr_q[2]
    SLICE_X14Y9.B        Tilo                  0.235   gamestates/register/map/Mmux_next_row52
                                                       gamestates/register/map/Mmux_next_row751
    SLICE_X15Y11.B2      net (fanout=3)        0.891   gamestates/register/map/Mmux_next_row75
    SLICE_X15Y11.B       Tilo                  0.259   gamestates/register/map/Mmux_next_row7
                                                       gamestates/register/map/Mmux_next_row72
    SLICE_X15Y11.A2      net (fanout=1)        0.931   gamestates/register/map/Mmux_next_row72
    SLICE_X15Y11.A       Tilo                  0.259   gamestates/register/map/Mmux_next_row7
                                                       gamestates/register/map/Mmux_next_row73
    SLICE_X14Y10.B4      net (fanout=2)        0.495   gamestates/register/Mmux_next_row73
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.AX       net (fanout=3)        0.932   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      9.888ns (2.145ns logic, 7.743ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  10.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_2_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.872ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.636 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_2_1 to gamestates/M_gamestates_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.AMUX    Tshcko                0.576   gamestates/register/M_addr_q[2]
                                                       gamestates/register/M_addr_q_2_1
    SLICE_X12Y11.D5      net (fanout=2)        1.271   gamestates/register/M_addr_q_2_1
    SLICE_X12Y11.D       Tilo                  0.254   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row6111
    SLICE_X15Y11.B3      net (fanout=2)        0.785   gamestates/register/map/Mmux_next_row611
    SLICE_X15Y11.B       Tilo                  0.259   gamestates/register/map/Mmux_next_row7
                                                       gamestates/register/map/Mmux_next_row72
    SLICE_X15Y11.A2      net (fanout=1)        0.931   gamestates/register/map/Mmux_next_row72
    SLICE_X15Y11.A       Tilo                  0.259   gamestates/register/map/Mmux_next_row7
                                                       gamestates/register/map/Mmux_next_row73
    SLICE_X14Y10.B4      net (fanout=2)        0.495   gamestates/register/Mmux_next_row73
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.CX       net (fanout=3)        0.731   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                      9.872ns (2.215ns logic, 7.657ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  10.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_2_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.869ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.636 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_2_1 to gamestates/M_gamestates_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.AMUX    Tshcko                0.576   gamestates/register/M_addr_q[2]
                                                       gamestates/register/M_addr_q_2_1
    SLICE_X12Y11.D5      net (fanout=2)        1.271   gamestates/register/M_addr_q_2_1
    SLICE_X12Y11.D       Tilo                  0.254   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row6111
    SLICE_X15Y11.B3      net (fanout=2)        0.785   gamestates/register/map/Mmux_next_row611
    SLICE_X15Y11.B       Tilo                  0.259   gamestates/register/map/Mmux_next_row7
                                                       gamestates/register/map/Mmux_next_row72
    SLICE_X15Y11.A2      net (fanout=1)        0.931   gamestates/register/map/Mmux_next_row72
    SLICE_X15Y11.A       Tilo                  0.259   gamestates/register/map/Mmux_next_row7
                                                       gamestates/register/map/Mmux_next_row73
    SLICE_X14Y10.B4      net (fanout=2)        0.495   gamestates/register/Mmux_next_row73
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.BX       net (fanout=3)        0.728   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                      9.869ns (2.215ns logic, 7.654ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack:                  10.067ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_levelReg_q_2_2 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.852ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.636 - 0.682)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_levelReg_q_2_2 to gamestates/M_gamestates_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.BQ      Tcko                  0.430   gamestates/register/M_levelReg_q_2_2
                                                       gamestates/register/M_levelReg_q_2_2
    SLICE_X14Y9.B2       net (fanout=3)        1.310   gamestates/register/M_levelReg_q_2_2
    SLICE_X14Y9.B        Tilo                  0.235   gamestates/register/map/Mmux_next_row52
                                                       gamestates/register/map/Mmux_next_row751
    SLICE_X15Y11.B2      net (fanout=3)        0.891   gamestates/register/map/Mmux_next_row75
    SLICE_X15Y11.B       Tilo                  0.259   gamestates/register/map/Mmux_next_row7
                                                       gamestates/register/map/Mmux_next_row72
    SLICE_X15Y11.A2      net (fanout=1)        0.931   gamestates/register/map/Mmux_next_row72
    SLICE_X15Y11.A       Tilo                  0.259   gamestates/register/map/Mmux_next_row7
                                                       gamestates/register/map/Mmux_next_row73
    SLICE_X14Y10.B4      net (fanout=2)        0.495   gamestates/register/Mmux_next_row73
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.CX       net (fanout=3)        0.731   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                      9.852ns (2.050ns logic, 7.802ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  10.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_levelReg_q_2_2 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.849ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.636 - 0.682)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_levelReg_q_2_2 to gamestates/M_gamestates_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y11.BQ      Tcko                  0.430   gamestates/register/M_levelReg_q_2_2
                                                       gamestates/register/M_levelReg_q_2_2
    SLICE_X14Y9.B2       net (fanout=3)        1.310   gamestates/register/M_levelReg_q_2_2
    SLICE_X14Y9.B        Tilo                  0.235   gamestates/register/map/Mmux_next_row52
                                                       gamestates/register/map/Mmux_next_row751
    SLICE_X15Y11.B2      net (fanout=3)        0.891   gamestates/register/map/Mmux_next_row75
    SLICE_X15Y11.B       Tilo                  0.259   gamestates/register/map/Mmux_next_row7
                                                       gamestates/register/map/Mmux_next_row72
    SLICE_X15Y11.A2      net (fanout=1)        0.931   gamestates/register/map/Mmux_next_row72
    SLICE_X15Y11.A       Tilo                  0.259   gamestates/register/map/Mmux_next_row7
                                                       gamestates/register/map/Mmux_next_row73
    SLICE_X14Y10.B4      net (fanout=2)        0.495   gamestates/register/Mmux_next_row73
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.BX       net (fanout=3)        0.728   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                      9.849ns (2.050ns logic, 7.799ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  10.073ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_levelReg_q_1_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.846ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.636 - 0.682)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_levelReg_q_1_1 to gamestates/M_gamestates_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y11.AQ      Tcko                  0.476   gamestates/register/M_levelReg_q_1_3
                                                       gamestates/register/M_levelReg_q_1_1
    SLICE_X12Y11.B3      net (fanout=2)        0.633   gamestates/register/M_levelReg_q_1_1
    SLICE_X12Y11.B       Tilo                  0.254   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row741
    SLICE_X12Y11.C1      net (fanout=13)       1.775   gamestates/register/map/Mmux_next_row74
    SLICE_X12Y11.C       Tilo                  0.255   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row63
    SLICE_X15Y12.A4      net (fanout=1)        0.533   gamestates/register/map/Mmux_next_row61
    SLICE_X15Y12.A       Tilo                  0.259   gamestates/register/N159
                                                       gamestates/register/map/Mmux_next_row64_SW0
    SLICE_X15Y13.B3      net (fanout=4)        0.604   gamestates/register/N138
    SLICE_X15Y13.B       Tilo                  0.259   M_lane3_q_2
                                                       gamestates/register/map/Mmux_next_row68
    SLICE_X13Y13.C2      net (fanout=6)        0.967   gamestates/register/M_register_out[5]
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.CX       net (fanout=3)        0.731   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                      9.846ns (2.135ns logic, 7.711ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  10.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_levelReg_q_1_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.843ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.636 - 0.682)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_levelReg_q_1_1 to gamestates/M_gamestates_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y11.AQ      Tcko                  0.476   gamestates/register/M_levelReg_q_1_3
                                                       gamestates/register/M_levelReg_q_1_1
    SLICE_X12Y11.B3      net (fanout=2)        0.633   gamestates/register/M_levelReg_q_1_1
    SLICE_X12Y11.B       Tilo                  0.254   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row741
    SLICE_X12Y11.C1      net (fanout=13)       1.775   gamestates/register/map/Mmux_next_row74
    SLICE_X12Y11.C       Tilo                  0.255   gamestates/register/map/Mmux_next_row611
                                                       gamestates/register/map/Mmux_next_row63
    SLICE_X15Y12.A4      net (fanout=1)        0.533   gamestates/register/map/Mmux_next_row61
    SLICE_X15Y12.A       Tilo                  0.259   gamestates/register/N159
                                                       gamestates/register/map/Mmux_next_row64_SW0
    SLICE_X15Y13.B3      net (fanout=4)        0.604   gamestates/register/N138
    SLICE_X15Y13.B       Tilo                  0.259   M_lane3_q_2
                                                       gamestates/register/map/Mmux_next_row68
    SLICE_X13Y13.C2      net (fanout=6)        0.967   gamestates/register/M_register_out[5]
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.BX       net (fanout=3)        0.728   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                      9.843ns (2.135ns logic, 7.708ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  10.090ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_levelReg_q_1_2 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.829ns (Levels of Logic = 6)
  Clock Path Skew:      -0.046ns (0.636 - 0.682)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_levelReg_q_1_2 to gamestates/M_gamestates_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y11.BQ      Tcko                  0.476   gamestates/register/M_levelReg_q_1_3
                                                       gamestates/register/M_levelReg_q_1_2
    SLICE_X16Y10.C2      net (fanout=9)        0.991   gamestates/register/M_levelReg_q_1_2
    SLICE_X16Y10.C       Tilo                  0.255   gamestates/M_set_q_0_1
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X12Y10.B2      net (fanout=1)        0.917   gamestates/register/map/Mmux_next_row22
    SLICE_X12Y10.B       Tilo                  0.254   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X12Y10.D1      net (fanout=1)        0.598   gamestates/register/map/N200
    SLICE_X12Y10.CMUX    Topdc                 0.456   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_F
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X14Y10.B3      net (fanout=2)        0.639   gamestates/register/M_register_out[1]
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.AX       net (fanout=3)        0.932   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      9.829ns (2.308ns logic, 7.521ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack:                  10.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_0_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.816ns (Levels of Logic = 6)
  Clock Path Skew:      -0.050ns (0.636 - 0.686)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_0_1 to gamestates/M_gamestates_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y13.AQ      Tcko                  0.430   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/M_addr_q_0_1
    SLICE_X15Y10.B2      net (fanout=5)        1.410   gamestates/register/M_addr_q_0_1
    SLICE_X15Y10.B       Tilo                  0.259   gamestates/register/map/Mmux_next_row64
                                                       gamestates/register/map/Mmux_next_row641
    SLICE_X12Y10.B4      net (fanout=4)        0.527   gamestates/register/map/Mmux_next_row64
    SLICE_X12Y10.B       Tilo                  0.254   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X12Y10.D1      net (fanout=1)        0.598   gamestates/register/map/N200
    SLICE_X12Y10.CMUX    Topdc                 0.456   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_F
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X14Y10.B3      net (fanout=2)        0.639   gamestates/register/M_register_out[1]
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.AX       net (fanout=3)        0.932   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      9.816ns (2.266ns logic, 7.550ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack:                  10.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_3 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.793ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.636 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd5_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.BQ      Tcko                  0.525   gamestates/register/M_addr_q[2]
                                                       gamestates/register/M_addr_q_1
    SLICE_X16Y10.C6      net (fanout=37)       1.107   gamestates/register/M_addr_q[1]
    SLICE_X16Y10.C       Tilo                  0.255   gamestates/M_set_q_0_1
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X12Y10.B2      net (fanout=1)        0.917   gamestates/register/map/Mmux_next_row22
    SLICE_X12Y10.B       Tilo                  0.254   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X12Y10.D1      net (fanout=1)        0.598   gamestates/register/map/N200
    SLICE_X12Y10.CMUX    Topdc                 0.456   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_F
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X14Y10.B3      net (fanout=2)        0.639   gamestates/register/M_register_out[1]
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.CX       net (fanout=3)        0.731   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_3
    -------------------------------------------------  ---------------------------
    Total                                      9.793ns (2.357ns logic, 7.436ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------
Slack:                  10.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               gamestates/register/M_addr_q_1 (FF)
  Destination:          gamestates/M_gamestates_q_FSM_FFd5_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.790ns (Levels of Logic = 6)
  Clock Path Skew:      -0.051ns (0.636 - 0.687)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: gamestates/register/M_addr_q_1 to gamestates/M_gamestates_q_FSM_FFd5_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y14.BQ      Tcko                  0.525   gamestates/register/M_addr_q[2]
                                                       gamestates/register/M_addr_q_1
    SLICE_X16Y10.C6      net (fanout=37)       1.107   gamestates/register/M_addr_q[1]
    SLICE_X16Y10.C       Tilo                  0.255   gamestates/M_set_q_0_1
                                                       gamestates/register/map/Mmux_next_row23
    SLICE_X12Y10.B2      net (fanout=1)        0.917   gamestates/register/map/Mmux_next_row22
    SLICE_X12Y10.B       Tilo                  0.254   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_SW0
    SLICE_X12Y10.D1      net (fanout=1)        0.598   gamestates/register/map/N200
    SLICE_X12Y10.CMUX    Topdc                 0.456   gamestates/register/map/N200
                                                       gamestates/register/map/Mmux_next_row29_F
                                                       gamestates/register/map/Mmux_next_row29
    SLICE_X14Y10.B3      net (fanout=2)        0.639   gamestates/register/M_register_out[1]
    SLICE_X14Y10.B       Tilo                  0.235   gamestates/register/map/N170
                                                       gamestates/register/levelUp<7>_SW0_SW0
    SLICE_X13Y13.C5      net (fanout=7)        0.976   gamestates/register/N117
    SLICE_X13Y13.C       Tilo                  0.259   gamestates/register/M_addr_q_4_1
                                                       gamestates/register/levelUp<7>
    SLICE_X9Y29.A4       net (fanout=8)        2.468   gamestates/M_register_levelUp
    SLICE_X9Y29.A        Tilo                  0.259   M_gamestates_q_FSM_FFd5
                                                       gamestates/M_gamestates_q_FSM_FFd5-In8
    SLICE_X7Y29.BX       net (fanout=3)        0.728   gamestates/M_gamestates_q_FSM_FFd5-In
    SLICE_X7Y29.CLK      Tdick                 0.114   gamestates/M_gamestates_q_FSM_FFd5_3
                                                       gamestates/M_gamestates_q_FSM_FFd5_2
    -------------------------------------------------  ---------------------------
    Total                                      9.790ns (2.357ns logic, 7.433ns route)
                                                       (24.1% logic, 75.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: player2right_cond/M_sync_out/CLK
  Logical resource: bigbtn_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: player2right_cond/M_sync_out/CLK
  Logical resource: player2left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: player2right_cond/M_sync_out/CLK
  Logical resource: player1left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: player2right_cond/M_sync_out/CLK
  Logical resource: player1right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: player2right_cond/M_sync_out/CLK
  Logical resource: player2right_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X8Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[3]/CLK
  Logical resource: player2left_cond/M_ctr_q_0/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[3]/CLK
  Logical resource: player2left_cond/M_ctr_q_1/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[3]/CLK
  Logical resource: player2left_cond/M_ctr_q_2/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[3]/CLK
  Logical resource: player2left_cond/M_ctr_q_3/CK
  Location pin: SLICE_X0Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[7]/CLK
  Logical resource: player2left_cond/M_ctr_q_4/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[7]/CLK
  Logical resource: player2left_cond/M_ctr_q_5/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[7]/CLK
  Logical resource: player2left_cond/M_ctr_q_6/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[7]/CLK
  Logical resource: player2left_cond/M_ctr_q_7/CK
  Location pin: SLICE_X0Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[11]/CLK
  Logical resource: player2left_cond/M_ctr_q_8/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[11]/CLK
  Logical resource: player2left_cond/M_ctr_q_9/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[11]/CLK
  Logical resource: player2left_cond/M_ctr_q_10/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[11]/CLK
  Logical resource: player2left_cond/M_ctr_q_11/CK
  Location pin: SLICE_X0Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[15]/CLK
  Logical resource: player2left_cond/M_ctr_q_12/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[15]/CLK
  Logical resource: player2left_cond/M_ctr_q_13/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[15]/CLK
  Logical resource: player2left_cond/M_ctr_q_14/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[15]/CLK
  Logical resource: player2left_cond/M_ctr_q_15/CK
  Location pin: SLICE_X0Y39.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[19]/CLK
  Logical resource: player2left_cond/M_ctr_q_16/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[19]/CLK
  Logical resource: player2left_cond/M_ctr_q_17/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[19]/CLK
  Logical resource: player2left_cond/M_ctr_q_18/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player2left_cond/M_ctr_q[19]/CLK
  Logical resource: player2left_cond/M_ctr_q_19/CK
  Location pin: SLICE_X0Y40.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[3]/CLK
  Logical resource: player1left_cond/M_ctr_q_0/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[3]/CLK
  Logical resource: player1left_cond/M_ctr_q_1/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[3]/CLK
  Logical resource: player1left_cond/M_ctr_q_2/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: player1left_cond/M_ctr_q[3]/CLK
  Logical resource: player1left_cond/M_ctr_q_3/CK
  Location pin: SLICE_X8Y44.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.348|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 111779 paths, 0 nets, and 2664 connections

Design statistics:
   Minimum period:  10.348ns{1}   (Maximum frequency:  96.637MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Dec 06 05:42:00 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4563 MB



