# Reading C:/intelFPGA_lite/17.0/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:58 on Feb 11,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:35:58 on Feb 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:58 on Feb 11,2018
# vlog -reportprogress 300 ./register.sv 
# -- Compiling module register
# -- Compiling module register_testbench
# 
# Top level modules:
# 	register_testbench
# End time: 21:35:58 on Feb 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:58 on Feb 11,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:35:58 on Feb 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:58 on Feb 11,2018
# vlog -reportprogress 300 ./decoder_2to4.sv 
# -- Compiling module decoder_2to4
# -- Compiling module decoder_2to4_testbench
# 
# Top level modules:
# 	decoder_2to4_testbench
# End time: 21:35:58 on Feb 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:58 on Feb 11,2018
# vlog -reportprogress 300 ./decoder_3to8.sv 
# -- Compiling module decoder_3to8
# -- Compiling module decoder_3to8_testbench
# 
# Top level modules:
# 	decoder_3to8_testbench
# End time: 21:35:58 on Feb 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:58 on Feb 11,2018
# vlog -reportprogress 300 ./decoder_5to32.sv 
# -- Compiling module decoder_5to32
# -- Compiling module decoder_5to32_testbench
# 
# Top level modules:
# 	decoder_5to32_testbench
# End time: 21:35:58 on Feb 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:58 on Feb 11,2018
# vlog -reportprogress 300 ./mux_64x32to1.sv 
# -- Compiling module mux_64x32to1
# -- Compiling module mux_64x32to1_testbench
# 
# Top level modules:
# 	mux_64x32to1_testbench
# End time: 21:35:58 on Feb 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:58 on Feb 11,2018
# vlog -reportprogress 300 ./mux_2to1.sv 
# -- Compiling module mux_2to1
# -- Compiling module mux_2to1_testbench
# 
# Top level modules:
# 	mux_2to1_testbench
# End time: 21:35:59 on Feb 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:59 on Feb 11,2018
# vlog -reportprogress 300 ./mux_4to1.sv 
# -- Compiling module mux_4to1
# -- Compiling module mux_4to1_testbench
# 
# Top level modules:
# 	mux_4to1_testbench
# End time: 21:35:59 on Feb 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:59 on Feb 11,2018
# vlog -reportprogress 300 ./mux_8to1.sv 
# -- Compiling module mux_8to1
# -- Compiling module mux_8to1_testbench
# 
# Top level modules:
# 	mux_8to1_testbench
# End time: 21:35:59 on Feb 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:59 on Feb 11,2018
# vlog -reportprogress 300 ./mux_16to1.sv 
# -- Compiling module mux_16to1
# -- Compiling module mux_16to1_testbench
# 
# Top level modules:
# 	mux_16to1_testbench
# End time: 21:35:59 on Feb 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:35:59 on Feb 11,2018
# vlog -reportprogress 300 ./mux_32to1.sv 
# -- Compiling module mux_32to1
# -- Compiling module mux_32to1_testbench
# 
# Top level modules:
# 	mux_32to1_testbench
# End time: 21:35:59 on Feb 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:35:59 on Feb 11,2018
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder_5to32
# Loading work.decoder_2to4
# Loading work.decoder_3to8
# Loading work.mux_64x32to1
# Loading work.mux_32to1
# Loading work.mux_16to1
# Loading work.mux_8to1
# Loading work.mux_4to1
# Loading work.mux_2to1
# Loading work.register
# Loading work.D_FF
# ** Warning: Design size of 9897 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regfile.sv(126)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regfile.sv line 126
# End time: 21:36:52 on Feb 11,2018, Elapsed time: 0:00:53
# Errors: 0, Warnings: 1
