module test_bench;
  reg a, b, bin;
  wire d, b_out;
  
  full_subtractor dut ( a, b, bin, d, b_out);
  
  initial 
    begin
      { a, b, bin } = 0;
    end
  
   initial begin
    $dumpfile("wave.vcd");  
     $dumpvars(0, test_bench);    
   end

  initial
    begin
       a = 1'b0; b = 1'b0; bin = 1'b0; #10;
       a = 1'b0; b = 1'b0; bin = 1'b1; #10;
       a = 1'b0; b = 1'b1; bin = 1'b0; #10;
       a = 1'b0; b = 1'b1; bin = 1'b1; #10;
       a = 1'b1; b = 1'b0; bin = 1'b0; #10;
       a = 1'b1; b = 1'b0; bin = 1'b1; #10;
       a = 1'b1; b = 1'b1; bin = 1'b0; #10;
       a = 1'b1; b = 1'b1; bin = 1'b1; #10;
    end
endmodule

