library ieee;
use ieee.std_logic_1164.all;

entity SignExtend is
	port (dataIn : in std_logic_vector(15 downto 0);
			dataOut : out std_logic_vector(31 downto 0));
end SingExtend;

architecture Behavioral of SingExtend is
begin
	dataOut(31 downto 16) <= (others => dataInt(15));
	dataOut (15 downto 0) <= dataIn;
end Behavioral;