// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "11/07/2018 17:48:02"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module ProcessadorSingleClock (
	Di,
	Xh,
	In,
	clk,
	SRD,
	LE,
	SBA,
	SBB,
	OutA,
	OutB,
	Out);
input 	[7:0] Di;
input 	[7:0] Xh;
input 	[7:0] In;
input 	clk;
input 	[3:0] SRD;
input 	LE;
input 	[3:0] SBA;
input 	[3:0] SBB;
output 	[7:0] OutA;
output 	[7:0] OutB;
output 	[7:0] Out;

// Design Ports Information
// OutA[0]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OutA[1]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OutA[2]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OutA[3]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OutA[4]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OutA[5]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OutA[6]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OutA[7]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OutB[0]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OutB[1]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OutB[2]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OutB[3]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OutB[4]	=>  Location: PIN_AA14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OutB[5]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OutB[6]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// OutB[7]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[0]	=>  Location: PIN_AJ14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[1]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[2]	=>  Location: PIN_AG15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[3]	=>  Location: PIN_W15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[4]	=>  Location: PIN_AH12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[5]	=>  Location: PIN_AK13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[6]	=>  Location: PIN_AF18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Out[7]	=>  Location: PIN_AG17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SBA[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SBA[3]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SBA[0]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SBA[1]	=>  Location: PIN_AH20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SBB[2]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SBB[3]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SBB[0]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SBB[1]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Di[0]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// clk	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// In[0]	=>  Location: PIN_AJ12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xh[0]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Di[1]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// In[1]	=>  Location: PIN_AF16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xh[1]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Di[2]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// In[2]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xh[2]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Di[3]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// In[3]	=>  Location: PIN_Y16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xh[3]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Di[4]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// In[4]	=>  Location: PIN_AH15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xh[4]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Di[5]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// In[5]	=>  Location: PIN_AK12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xh[5]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Di[6]	=>  Location: PIN_V16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// In[6]	=>  Location: PIN_AE16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xh[6]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Di[7]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// In[7]	=>  Location: PIN_AA15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Xh[7]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRD[2]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRD[3]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRD[0]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SRD[1]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LE	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \clk~input_o ;
wire \clk~inputCLKENA0_outclk ;
wire \Xh[0]~input_o ;
wire \SRD[2]~input_o ;
wire \SRD[1]~input_o ;
wire \SRD[0]~input_o ;
wire \SRD[3]~input_o ;
wire \selReg|Decoder0~4_combout ;
wire \LE~input_o ;
wire \Di[0]~input_o ;
wire \selReg|Decoder0~6_combout ;
wire \SBA[2]~input_o ;
wire \SBA[0]~input_o ;
wire \selReg|Decoder0~5_combout ;
wire \SBA[1]~input_o ;
wire \demuxA|Mux7~1_combout ;
wire \reg8|Out[0]~feeder_combout ;
wire \selReg|Decoder0~0_combout ;
wire \reg9|Out[0]~feeder_combout ;
wire \selReg|Decoder0~1_combout ;
wire \regPOUT|Out[0]~feeder_combout ;
wire \selReg|Decoder0~3_combout ;
wire \In[0]~input_o ;
wire \selReg|Decoder0~2_combout ;
wire \demuxA|Mux7~0_combout ;
wire \SBA[3]~input_o ;
wire \selReg|Decoder0~12_combout ;
wire \selReg|Decoder0~11_combout ;
wire \selReg|Decoder0~14_combout ;
wire \selReg|Decoder0~13_combout ;
wire \demuxA|Mux7~3_combout ;
wire \selReg|Decoder0~9_combout ;
wire \selReg|Decoder0~10_combout ;
wire \selReg|Decoder0~8_combout ;
wire \reg4|Out[0]~feeder_combout ;
wire \selReg|Decoder0~7_combout ;
wire \demuxA|Mux7~2_combout ;
wire \demuxA|Mux7~4_combout ;
wire \Di[1]~input_o ;
wire \Xh[1]~input_o ;
wire \regRcTimer|Out[1]~feeder_combout ;
wire \demuxA|Mux6~1_combout ;
wire \reg5|Out[1]~feeder_combout ;
wire \reg4|Out[1]~feeder_combout ;
wire \demuxA|Mux6~2_combout ;
wire \demuxA|Mux6~3_combout ;
wire \In[1]~input_o ;
wire \demuxA|Mux6~0_combout ;
wire \demuxA|Mux6~4_combout ;
wire \Di[2]~input_o ;
wire \reg8|Out[2]~feeder_combout ;
wire \reg9|Out[2]~feeder_combout ;
wire \In[2]~input_o ;
wire \demuxA|Mux5~0_combout ;
wire \Xh[2]~input_o ;
wire \regXh|Out[2]~feeder_combout ;
wire \demuxA|Mux5~1_combout ;
wire \reg0|Out[2]~feeder_combout ;
wire \reg1|Out[2]~feeder_combout ;
wire \demuxA|Mux5~3_combout ;
wire \reg4|Out[2]~feeder_combout ;
wire \reg5|Out[2]~feeder_combout ;
wire \demuxA|Mux5~2_combout ;
wire \demuxA|Mux5~4_combout ;
wire \Di[3]~input_o ;
wire \Xh[3]~input_o ;
wire \demuxA|Mux4~1_combout ;
wire \In[3]~input_o ;
wire \demuxA|Mux4~0_combout ;
wire \reg1|Out[3]~feeder_combout ;
wire \reg0|Out[3]~feeder_combout ;
wire \demuxA|Mux4~3_combout ;
wire \reg5|Out[3]~feeder_combout ;
wire \demuxA|Mux4~2_combout ;
wire \demuxA|Mux4~4_combout ;
wire \Xh[4]~input_o ;
wire \Di[4]~input_o ;
wire \demuxA|Mux3~1_combout ;
wire \reg0|Out[4]~feeder_combout ;
wire \demuxA|Mux3~3_combout ;
wire \reg9|Out[4]~feeder_combout ;
wire \In[4]~input_o ;
wire \demuxA|Mux3~0_combout ;
wire \demuxA|Mux3~2_combout ;
wire \demuxA|Mux3~4_combout ;
wire \Di[5]~input_o ;
wire \demuxA|Mux2~3_combout ;
wire \demuxA|Mux2~2_combout ;
wire \In[5]~input_o ;
wire \demuxA|Mux2~0_combout ;
wire \Xh[5]~input_o ;
wire \demuxA|Mux2~1_combout ;
wire \demuxA|Mux2~4_combout ;
wire \Xh[6]~input_o ;
wire \Di[6]~input_o ;
wire \regRcTimer|Out[6]~feeder_combout ;
wire \demuxA|Mux1~1_combout ;
wire \demuxA|Mux1~2_combout ;
wire \reg1|Out[6]~feeder_combout ;
wire \reg0|Out[6]~feeder_combout ;
wire \demuxA|Mux1~3_combout ;
wire \regPOUT|Out[6]~feeder_combout ;
wire \reg9|Out[6]~feeder_combout ;
wire \In[6]~input_o ;
wire \reg8|Out[6]~feeder_combout ;
wire \demuxA|Mux1~0_combout ;
wire \demuxA|Mux1~4_combout ;
wire \Di[7]~input_o ;
wire \Xh[7]~input_o ;
wire \regXh|Out[7]~feeder_combout ;
wire \demuxA|Mux0~1_combout ;
wire \reg0|Out[7]~feeder_combout ;
wire \demuxA|Mux0~3_combout ;
wire \regPOUT|Out[7]~feeder_combout ;
wire \In[7]~input_o ;
wire \demuxA|Mux0~0_combout ;
wire \demuxA|Mux0~2_combout ;
wire \demuxA|Mux0~4_combout ;
wire \SBB[3]~input_o ;
wire \SBB[2]~input_o ;
wire \SBB[1]~input_o ;
wire \SBB[0]~input_o ;
wire \demuxB|Mux7~0_combout ;
wire \demuxB|Mux7~3_combout ;
wire \demuxB|Mux7~1_combout ;
wire \demuxB|Mux7~2_combout ;
wire \demuxB|Mux7~4_combout ;
wire \demuxB|Mux6~1_combout ;
wire \demuxB|Mux6~0_combout ;
wire \demuxB|Mux6~3_combout ;
wire \demuxB|Mux6~2_combout ;
wire \demuxB|Mux6~4_combout ;
wire \demuxB|Mux5~3_combout ;
wire \demuxB|Mux5~0_combout ;
wire \demuxB|Mux5~1_combout ;
wire \demuxB|Mux5~2_combout ;
wire \demuxB|Mux5~4_combout ;
wire \demuxB|Mux4~3_combout ;
wire \demuxB|Mux4~1_combout ;
wire \demuxB|Mux4~0_combout ;
wire \demuxB|Mux4~2_combout ;
wire \demuxB|Mux4~4_combout ;
wire \demuxB|Mux3~0_combout ;
wire \demuxB|Mux3~3_combout ;
wire \demuxB|Mux3~1_combout ;
wire \demuxB|Mux3~2_combout ;
wire \demuxB|Mux3~4_combout ;
wire \demuxB|Mux2~1_combout ;
wire \demuxB|Mux2~2_combout ;
wire \demuxB|Mux2~0_combout ;
wire \demuxB|Mux2~3_combout ;
wire \demuxB|Mux2~4_combout ;
wire \demuxB|Mux1~1_combout ;
wire \demuxB|Mux1~3_combout ;
wire \demuxB|Mux1~0_combout ;
wire \demuxB|Mux1~2_combout ;
wire \demuxB|Mux1~4_combout ;
wire \demuxB|Mux0~0_combout ;
wire \demuxB|Mux0~3_combout ;
wire \demuxB|Mux0~1_combout ;
wire \demuxB|Mux0~2_combout ;
wire \demuxB|Mux0~4_combout ;
wire [7:0] \reg8|Out ;
wire [15:0] \selReg|sRegister ;
wire [7:0] \reg9|Out ;
wire [7:0] \regPIN|Out ;
wire [7:0] \regPOUT|Out ;
wire [7:0] \regXh|Out ;
wire [7:0] \regTimer|Out ;
wire [7:0] \reg4|Out ;
wire [7:0] \regRcTimer|Out ;
wire [7:0] \reg5|Out ;
wire [7:0] \reg6|Out ;
wire [7:0] \reg7|Out ;
wire [7:0] \reg0|Out ;
wire [7:0] \reg1|Out ;
wire [7:0] \reg2|Out ;
wire [7:0] \reg3|Out ;


// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \OutA[0]~output (
	.i(\demuxA|Mux7~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutA[0]),
	.obar());
// synopsys translate_off
defparam \OutA[0]~output .bus_hold = "false";
defparam \OutA[0]~output .open_drain_output = "false";
defparam \OutA[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \OutA[1]~output (
	.i(\demuxA|Mux6~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutA[1]),
	.obar());
// synopsys translate_off
defparam \OutA[1]~output .bus_hold = "false";
defparam \OutA[1]~output .open_drain_output = "false";
defparam \OutA[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \OutA[2]~output (
	.i(\demuxA|Mux5~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutA[2]),
	.obar());
// synopsys translate_off
defparam \OutA[2]~output .bus_hold = "false";
defparam \OutA[2]~output .open_drain_output = "false";
defparam \OutA[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \OutA[3]~output (
	.i(\demuxA|Mux4~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutA[3]),
	.obar());
// synopsys translate_off
defparam \OutA[3]~output .bus_hold = "false";
defparam \OutA[3]~output .open_drain_output = "false";
defparam \OutA[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \OutA[4]~output (
	.i(\demuxA|Mux3~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutA[4]),
	.obar());
// synopsys translate_off
defparam \OutA[4]~output .bus_hold = "false";
defparam \OutA[4]~output .open_drain_output = "false";
defparam \OutA[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \OutA[5]~output (
	.i(\demuxA|Mux2~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutA[5]),
	.obar());
// synopsys translate_off
defparam \OutA[5]~output .bus_hold = "false";
defparam \OutA[5]~output .open_drain_output = "false";
defparam \OutA[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N36
cyclonev_io_obuf \OutA[6]~output (
	.i(\demuxA|Mux1~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutA[6]),
	.obar());
// synopsys translate_off
defparam \OutA[6]~output .bus_hold = "false";
defparam \OutA[6]~output .open_drain_output = "false";
defparam \OutA[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \OutA[7]~output (
	.i(\demuxA|Mux0~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutA[7]),
	.obar());
// synopsys translate_off
defparam \OutA[7]~output .bus_hold = "false";
defparam \OutA[7]~output .open_drain_output = "false";
defparam \OutA[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \OutB[0]~output (
	.i(\demuxB|Mux7~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutB[0]),
	.obar());
// synopsys translate_off
defparam \OutB[0]~output .bus_hold = "false";
defparam \OutB[0]~output .open_drain_output = "false";
defparam \OutB[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \OutB[1]~output (
	.i(\demuxB|Mux6~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutB[1]),
	.obar());
// synopsys translate_off
defparam \OutB[1]~output .bus_hold = "false";
defparam \OutB[1]~output .open_drain_output = "false";
defparam \OutB[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \OutB[2]~output (
	.i(\demuxB|Mux5~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutB[2]),
	.obar());
// synopsys translate_off
defparam \OutB[2]~output .bus_hold = "false";
defparam \OutB[2]~output .open_drain_output = "false";
defparam \OutB[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \OutB[3]~output (
	.i(\demuxB|Mux4~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutB[3]),
	.obar());
// synopsys translate_off
defparam \OutB[3]~output .bus_hold = "false";
defparam \OutB[3]~output .open_drain_output = "false";
defparam \OutB[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N2
cyclonev_io_obuf \OutB[4]~output (
	.i(\demuxB|Mux3~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutB[4]),
	.obar());
// synopsys translate_off
defparam \OutB[4]~output .bus_hold = "false";
defparam \OutB[4]~output .open_drain_output = "false";
defparam \OutB[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \OutB[5]~output (
	.i(\demuxB|Mux2~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutB[5]),
	.obar());
// synopsys translate_off
defparam \OutB[5]~output .bus_hold = "false";
defparam \OutB[5]~output .open_drain_output = "false";
defparam \OutB[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N36
cyclonev_io_obuf \OutB[6]~output (
	.i(\demuxB|Mux1~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutB[6]),
	.obar());
// synopsys translate_off
defparam \OutB[6]~output .bus_hold = "false";
defparam \OutB[6]~output .open_drain_output = "false";
defparam \OutB[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \OutB[7]~output (
	.i(\demuxB|Mux0~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(OutB[7]),
	.obar());
// synopsys translate_off
defparam \OutB[7]~output .bus_hold = "false";
defparam \OutB[7]~output .open_drain_output = "false";
defparam \OutB[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N36
cyclonev_io_obuf \Out[0]~output (
	.i(\regPOUT|Out [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[0]),
	.obar());
// synopsys translate_off
defparam \Out[0]~output .bus_hold = "false";
defparam \Out[0]~output .open_drain_output = "false";
defparam \Out[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \Out[1]~output (
	.i(\regPOUT|Out [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[1]),
	.obar());
// synopsys translate_off
defparam \Out[1]~output .bus_hold = "false";
defparam \Out[1]~output .open_drain_output = "false";
defparam \Out[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N2
cyclonev_io_obuf \Out[2]~output (
	.i(\regPOUT|Out [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[2]),
	.obar());
// synopsys translate_off
defparam \Out[2]~output .bus_hold = "false";
defparam \Out[2]~output .open_drain_output = "false";
defparam \Out[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N2
cyclonev_io_obuf \Out[3]~output (
	.i(\regPOUT|Out [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[3]),
	.obar());
// synopsys translate_off
defparam \Out[3]~output .bus_hold = "false";
defparam \Out[3]~output .open_drain_output = "false";
defparam \Out[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \Out[4]~output (
	.i(\regPOUT|Out [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[4]),
	.obar());
// synopsys translate_off
defparam \Out[4]~output .bus_hold = "false";
defparam \Out[4]~output .open_drain_output = "false";
defparam \Out[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N53
cyclonev_io_obuf \Out[5]~output (
	.i(\regPOUT|Out [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[5]),
	.obar());
// synopsys translate_off
defparam \Out[5]~output .bus_hold = "false";
defparam \Out[5]~output .open_drain_output = "false";
defparam \Out[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N59
cyclonev_io_obuf \Out[6]~output (
	.i(\regPOUT|Out [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[6]),
	.obar());
// synopsys translate_off
defparam \Out[6]~output .bus_hold = "false";
defparam \Out[6]~output .open_drain_output = "false";
defparam \Out[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N93
cyclonev_io_obuf \Out[7]~output (
	.i(\regPOUT|Out [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(Out[7]),
	.obar());
// synopsys translate_off
defparam \Out[7]~output .bus_hold = "false";
defparam \Out[7]~output .open_drain_output = "false";
defparam \Out[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \clk~input (
	.i(clk),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\clk~input_o ));
// synopsys translate_off
defparam \clk~input .bus_hold = "false";
defparam \clk~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \clk~inputCLKENA0 (
	.inclk(\clk~input_o ),
	.ena(vcc),
	.outclk(\clk~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk~inputCLKENA0 .clock_type = "global clock";
defparam \clk~inputCLKENA0 .disable_mode = "low";
defparam \clk~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \clk~inputCLKENA0 .ena_register_power_up = "high";
defparam \clk~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N52
cyclonev_io_ibuf \Xh[0]~input (
	.i(Xh[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Xh[0]~input_o ));
// synopsys translate_off
defparam \Xh[0]~input .bus_hold = "false";
defparam \Xh[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N75
cyclonev_io_ibuf \SRD[2]~input (
	.i(SRD[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRD[2]~input_o ));
// synopsys translate_off
defparam \SRD[2]~input .bus_hold = "false";
defparam \SRD[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N41
cyclonev_io_ibuf \SRD[1]~input (
	.i(SRD[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRD[1]~input_o ));
// synopsys translate_off
defparam \SRD[1]~input .bus_hold = "false";
defparam \SRD[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \SRD[0]~input (
	.i(SRD[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRD[0]~input_o ));
// synopsys translate_off
defparam \SRD[0]~input .bus_hold = "false";
defparam \SRD[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N52
cyclonev_io_ibuf \SRD[3]~input (
	.i(SRD[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SRD[3]~input_o ));
// synopsys translate_off
defparam \SRD[3]~input .bus_hold = "false";
defparam \SRD[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N57
cyclonev_lcell_comb \selReg|Decoder0~4 (
// Equation(s):
// \selReg|Decoder0~4_combout  = ( !\SRD[3]~input_o  & ( (!\SRD[2]~input_o  & (!\SRD[1]~input_o  & \SRD[0]~input_o )) ) )

	.dataa(!\SRD[2]~input_o ),
	.datab(gnd),
	.datac(!\SRD[1]~input_o ),
	.datad(!\SRD[0]~input_o ),
	.datae(gnd),
	.dataf(!\SRD[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selReg|Decoder0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selReg|Decoder0~4 .extended_lut = "off";
defparam \selReg|Decoder0~4 .lut_mask = 64'h00A000A000000000;
defparam \selReg|Decoder0~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N58
cyclonev_io_ibuf \LE~input (
	.i(LE),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\LE~input_o ));
// synopsys translate_off
defparam \LE~input .bus_hold = "false";
defparam \LE~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y2_N58
dffeas \selReg|sRegister[14] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\selReg|Decoder0~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LE~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selReg|sRegister [14]),
	.prn(vcc));
// synopsys translate_off
defparam \selReg|sRegister[14] .is_wysiwyg = "true";
defparam \selReg|sRegister[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N17
dffeas \regXh|Out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Xh[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regXh|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regXh|Out[0] .is_wysiwyg = "true";
defparam \regXh|Out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X50_Y0_N75
cyclonev_io_ibuf \Di[0]~input (
	.i(Di[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Di[0]~input_o ));
// synopsys translate_off
defparam \Di[0]~input .bus_hold = "false";
defparam \Di[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N12
cyclonev_lcell_comb \selReg|Decoder0~6 (
// Equation(s):
// \selReg|Decoder0~6_combout  = ( \SRD[0]~input_o  & ( !\SRD[3]~input_o  & ( (\SRD[1]~input_o  & !\SRD[2]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SRD[1]~input_o ),
	.datac(!\SRD[2]~input_o ),
	.datad(gnd),
	.datae(!\SRD[0]~input_o ),
	.dataf(!\SRD[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selReg|Decoder0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selReg|Decoder0~6 .extended_lut = "off";
defparam \selReg|Decoder0~6 .lut_mask = 64'h0000303000000000;
defparam \selReg|Decoder0~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N8
dffeas \selReg|sRegister[12] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\selReg|Decoder0~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LE~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selReg|sRegister [12]),
	.prn(vcc));
// synopsys translate_off
defparam \selReg|sRegister[12] .is_wysiwyg = "true";
defparam \selReg|sRegister[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N37
dffeas \regRcTimer|Out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regRcTimer|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regRcTimer|Out[0] .is_wysiwyg = "true";
defparam \regRcTimer|Out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \SBA[2]~input (
	.i(SBA[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SBA[2]~input_o ));
// synopsys translate_off
defparam \SBA[2]~input .bus_hold = "false";
defparam \SBA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y0_N52
cyclonev_io_ibuf \SBA[0]~input (
	.i(SBA[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SBA[0]~input_o ));
// synopsys translate_off
defparam \SBA[0]~input .bus_hold = "false";
defparam \SBA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N48
cyclonev_lcell_comb \selReg|Decoder0~5 (
// Equation(s):
// \selReg|Decoder0~5_combout  = ( !\SRD[0]~input_o  & ( !\SRD[3]~input_o  & ( (!\SRD[2]~input_o  & \SRD[1]~input_o ) ) ) )

	.dataa(!\SRD[2]~input_o ),
	.datab(gnd),
	.datac(!\SRD[1]~input_o ),
	.datad(gnd),
	.datae(!\SRD[0]~input_o ),
	.dataf(!\SRD[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selReg|Decoder0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selReg|Decoder0~5 .extended_lut = "off";
defparam \selReg|Decoder0~5 .lut_mask = 64'h0A0A000000000000;
defparam \selReg|Decoder0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N26
dffeas \selReg|sRegister[13] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\selReg|Decoder0~5_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LE~input_o ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selReg|sRegister [13]),
	.prn(vcc));
// synopsys translate_off
defparam \selReg|sRegister[13] .is_wysiwyg = "true";
defparam \selReg|sRegister[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N16
dffeas \regTimer|Out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [13]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regTimer|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regTimer|Out[0] .is_wysiwyg = "true";
defparam \regTimer|Out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N18
cyclonev_io_ibuf \SBA[1]~input (
	.i(SBA[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SBA[1]~input_o ));
// synopsys translate_off
defparam \SBA[1]~input .bus_hold = "false";
defparam \SBA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N15
cyclonev_lcell_comb \demuxA|Mux7~1 (
// Equation(s):
// \demuxA|Mux7~1_combout  = ( \regTimer|Out [0] & ( \SBA[1]~input_o  & ( (\regXh|Out [0] & ((!\SBA[2]~input_o ) # (!\SBA[0]~input_o ))) ) ) ) # ( !\regTimer|Out [0] & ( \SBA[1]~input_o  & ( (\regXh|Out [0] & ((!\SBA[2]~input_o ) # (!\SBA[0]~input_o ))) ) ) 
// ) # ( \regTimer|Out [0] & ( !\SBA[1]~input_o  & ( (\SBA[0]~input_o ) # (\regRcTimer|Out [0]) ) ) ) # ( !\regTimer|Out [0] & ( !\SBA[1]~input_o  & ( (\regRcTimer|Out [0] & !\SBA[0]~input_o ) ) ) )

	.dataa(!\regXh|Out [0]),
	.datab(!\regRcTimer|Out [0]),
	.datac(!\SBA[2]~input_o ),
	.datad(!\SBA[0]~input_o ),
	.datae(!\regTimer|Out [0]),
	.dataf(!\SBA[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux7~1 .extended_lut = "off";
defparam \demuxA|Mux7~1 .lut_mask = 64'h330033FF55505550;
defparam \demuxA|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N0
cyclonev_lcell_comb \reg8|Out[0]~feeder (
// Equation(s):
// \reg8|Out[0]~feeder_combout  = ( \Di[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg8|Out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg8|Out[0]~feeder .extended_lut = "off";
defparam \reg8|Out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg8|Out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N18
cyclonev_lcell_comb \selReg|Decoder0~0 (
// Equation(s):
// \selReg|Decoder0~0_combout  = ( \SRD[1]~input_o  & ( (!\SRD[3]~input_o  & (\SRD[0]~input_o  & \SRD[2]~input_o )) ) )

	.dataa(gnd),
	.datab(!\SRD[3]~input_o ),
	.datac(!\SRD[0]~input_o ),
	.datad(!\SRD[2]~input_o ),
	.datae(gnd),
	.dataf(!\SRD[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selReg|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selReg|Decoder0~0 .extended_lut = "off";
defparam \selReg|Decoder0~0 .lut_mask = 64'h00000000000C000C;
defparam \selReg|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N20
dffeas \selReg|sRegister[8] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\selReg|Decoder0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LE~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selReg|sRegister [8]),
	.prn(vcc));
// synopsys translate_off
defparam \selReg|sRegister[8] .is_wysiwyg = "true";
defparam \selReg|sRegister[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N2
dffeas \reg8|Out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg8|Out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg8|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg8|Out[0] .is_wysiwyg = "true";
defparam \reg8|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N42
cyclonev_lcell_comb \reg9|Out[0]~feeder (
// Equation(s):
// \reg9|Out[0]~feeder_combout  = ( \Di[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg9|Out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg9|Out[0]~feeder .extended_lut = "off";
defparam \reg9|Out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg9|Out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N21
cyclonev_lcell_comb \selReg|Decoder0~1 (
// Equation(s):
// \selReg|Decoder0~1_combout  = ( \SRD[1]~input_o  & ( (!\SRD[0]~input_o  & (!\SRD[3]~input_o  & \SRD[2]~input_o )) ) )

	.dataa(!\SRD[0]~input_o ),
	.datab(!\SRD[3]~input_o ),
	.datac(!\SRD[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SRD[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selReg|Decoder0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selReg|Decoder0~1 .extended_lut = "off";
defparam \selReg|Decoder0~1 .lut_mask = 64'h0000000008080808;
defparam \selReg|Decoder0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N23
dffeas \selReg|sRegister[9] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\selReg|Decoder0~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LE~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selReg|sRegister [9]),
	.prn(vcc));
// synopsys translate_off
defparam \selReg|sRegister[9] .is_wysiwyg = "true";
defparam \selReg|sRegister[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N44
dffeas \reg9|Out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg9|Out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg9|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg9|Out[0] .is_wysiwyg = "true";
defparam \reg9|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N6
cyclonev_lcell_comb \regPOUT|Out[0]~feeder (
// Equation(s):
// \regPOUT|Out[0]~feeder_combout  = ( \Di[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regPOUT|Out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regPOUT|Out[0]~feeder .extended_lut = "off";
defparam \regPOUT|Out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regPOUT|Out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N27
cyclonev_lcell_comb \selReg|Decoder0~3 (
// Equation(s):
// \selReg|Decoder0~3_combout  = ( !\SRD[1]~input_o  & ( (!\SRD[0]~input_o  & (!\SRD[3]~input_o  & \SRD[2]~input_o )) ) )

	.dataa(!\SRD[0]~input_o ),
	.datab(!\SRD[3]~input_o ),
	.datac(!\SRD[2]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SRD[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selReg|Decoder0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selReg|Decoder0~3 .extended_lut = "off";
defparam \selReg|Decoder0~3 .lut_mask = 64'h0808080800000000;
defparam \selReg|Decoder0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N29
dffeas \selReg|sRegister[11] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\selReg|Decoder0~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LE~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selReg|sRegister [11]),
	.prn(vcc));
// synopsys translate_off
defparam \selReg|sRegister[11] .is_wysiwyg = "true";
defparam \selReg|sRegister[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y2_N8
dffeas \regPOUT|Out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regPOUT|Out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPOUT|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regPOUT|Out[0] .is_wysiwyg = "true";
defparam \regPOUT|Out[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N52
cyclonev_io_ibuf \In[0]~input (
	.i(In[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\In[0]~input_o ));
// synopsys translate_off
defparam \In[0]~input .bus_hold = "false";
defparam \In[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N24
cyclonev_lcell_comb \selReg|Decoder0~2 (
// Equation(s):
// \selReg|Decoder0~2_combout  = ( !\SRD[1]~input_o  & ( (!\SRD[3]~input_o  & (\SRD[0]~input_o  & \SRD[2]~input_o )) ) )

	.dataa(gnd),
	.datab(!\SRD[3]~input_o ),
	.datac(!\SRD[0]~input_o ),
	.datad(!\SRD[2]~input_o ),
	.datae(gnd),
	.dataf(!\SRD[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selReg|Decoder0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selReg|Decoder0~2 .extended_lut = "off";
defparam \selReg|Decoder0~2 .lut_mask = 64'h000C000C00000000;
defparam \selReg|Decoder0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N26
dffeas \selReg|sRegister[10] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\selReg|Decoder0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LE~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selReg|sRegister [10]),
	.prn(vcc));
// synopsys translate_off
defparam \selReg|sRegister[10] .is_wysiwyg = "true";
defparam \selReg|sRegister[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y2_N49
dffeas \regPIN|Out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\In[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPIN|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \regPIN|Out[0] .is_wysiwyg = "true";
defparam \regPIN|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N48
cyclonev_lcell_comb \demuxA|Mux7~0 (
// Equation(s):
// \demuxA|Mux7~0_combout  = ( \regPIN|Out [0] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg9|Out [0])) # (\SBA[1]~input_o  & ((\regPOUT|Out [0]))) ) ) ) # ( !\regPIN|Out [0] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg9|Out [0])) # 
// (\SBA[1]~input_o  & ((\regPOUT|Out [0]))) ) ) ) # ( \regPIN|Out [0] & ( !\SBA[0]~input_o  & ( (\SBA[1]~input_o ) # (\reg8|Out [0]) ) ) ) # ( !\regPIN|Out [0] & ( !\SBA[0]~input_o  & ( (\reg8|Out [0] & !\SBA[1]~input_o ) ) ) )

	.dataa(!\reg8|Out [0]),
	.datab(!\SBA[1]~input_o ),
	.datac(!\reg9|Out [0]),
	.datad(!\regPOUT|Out [0]),
	.datae(!\regPIN|Out [0]),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux7~0 .extended_lut = "off";
defparam \demuxA|Mux7~0 .lut_mask = 64'h444477770C3F0C3F;
defparam \demuxA|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N35
cyclonev_io_ibuf \SBA[3]~input (
	.i(SBA[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SBA[3]~input_o ));
// synopsys translate_off
defparam \SBA[3]~input .bus_hold = "false";
defparam \SBA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N57
cyclonev_lcell_comb \selReg|Decoder0~12 (
// Equation(s):
// \selReg|Decoder0~12_combout  = ( !\SRD[0]~input_o  & ( (\SRD[1]~input_o  & (\SRD[3]~input_o  & \SRD[2]~input_o )) ) )

	.dataa(!\SRD[1]~input_o ),
	.datab(!\SRD[3]~input_o ),
	.datac(!\SRD[2]~input_o ),
	.datad(gnd),
	.datae(!\SRD[0]~input_o ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selReg|Decoder0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selReg|Decoder0~12 .extended_lut = "off";
defparam \selReg|Decoder0~12 .lut_mask = 64'h0101000001010000;
defparam \selReg|Decoder0~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N59
dffeas \selReg|sRegister[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\selReg|Decoder0~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LE~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selReg|sRegister [1]),
	.prn(vcc));
// synopsys translate_off
defparam \selReg|sRegister[1] .is_wysiwyg = "true";
defparam \selReg|sRegister[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N23
dffeas \reg1|Out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Out[0] .is_wysiwyg = "true";
defparam \reg1|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N27
cyclonev_lcell_comb \selReg|Decoder0~11 (
// Equation(s):
// \selReg|Decoder0~11_combout  = ( \SRD[3]~input_o  & ( (\SRD[1]~input_o  & (\SRD[2]~input_o  & \SRD[0]~input_o )) ) )

	.dataa(!\SRD[1]~input_o ),
	.datab(!\SRD[2]~input_o ),
	.datac(!\SRD[0]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SRD[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selReg|Decoder0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selReg|Decoder0~11 .extended_lut = "off";
defparam \selReg|Decoder0~11 .lut_mask = 64'h0000000001010101;
defparam \selReg|Decoder0~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N29
dffeas \selReg|sRegister[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\selReg|Decoder0~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LE~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selReg|sRegister [0]),
	.prn(vcc));
// synopsys translate_off
defparam \selReg|sRegister[0] .is_wysiwyg = "true";
defparam \selReg|sRegister[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N41
dffeas \reg0|Out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Out[0] .is_wysiwyg = "true";
defparam \reg0|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N24
cyclonev_lcell_comb \selReg|Decoder0~14 (
// Equation(s):
// \selReg|Decoder0~14_combout  = ( \SRD[3]~input_o  & ( (!\SRD[1]~input_o  & (\SRD[2]~input_o  & !\SRD[0]~input_o )) ) )

	.dataa(!\SRD[1]~input_o ),
	.datab(!\SRD[2]~input_o ),
	.datac(gnd),
	.datad(!\SRD[0]~input_o ),
	.datae(gnd),
	.dataf(!\SRD[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selReg|Decoder0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selReg|Decoder0~14 .extended_lut = "off";
defparam \selReg|Decoder0~14 .lut_mask = 64'h0000000022002200;
defparam \selReg|Decoder0~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N26
dffeas \selReg|sRegister[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\selReg|Decoder0~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LE~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selReg|sRegister [3]),
	.prn(vcc));
// synopsys translate_off
defparam \selReg|sRegister[3] .is_wysiwyg = "true";
defparam \selReg|sRegister[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N49
dffeas \reg3|Out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Out[0] .is_wysiwyg = "true";
defparam \reg3|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N54
cyclonev_lcell_comb \selReg|Decoder0~13 (
// Equation(s):
// \selReg|Decoder0~13_combout  = ( \SRD[2]~input_o  & ( \SRD[0]~input_o  & ( (!\SRD[1]~input_o  & \SRD[3]~input_o ) ) ) )

	.dataa(gnd),
	.datab(!\SRD[1]~input_o ),
	.datac(!\SRD[3]~input_o ),
	.datad(gnd),
	.datae(!\SRD[2]~input_o ),
	.dataf(!\SRD[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selReg|Decoder0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selReg|Decoder0~13 .extended_lut = "off";
defparam \selReg|Decoder0~13 .lut_mask = 64'h0000000000000C0C;
defparam \selReg|Decoder0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y2_N56
dffeas \selReg|sRegister[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\selReg|Decoder0~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LE~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selReg|sRegister [2]),
	.prn(vcc));
// synopsys translate_off
defparam \selReg|sRegister[2] .is_wysiwyg = "true";
defparam \selReg|sRegister[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N19
dffeas \reg2|Out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Out[0] .is_wysiwyg = "true";
defparam \reg2|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N18
cyclonev_lcell_comb \demuxA|Mux7~3 (
// Equation(s):
// \demuxA|Mux7~3_combout  = ( \reg2|Out [0] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg1|Out [0])) # (\SBA[1]~input_o  & ((\reg3|Out [0]))) ) ) ) # ( !\reg2|Out [0] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg1|Out [0])) # (\SBA[1]~input_o  & 
// ((\reg3|Out [0]))) ) ) ) # ( \reg2|Out [0] & ( !\SBA[0]~input_o  & ( (\SBA[1]~input_o ) # (\reg0|Out [0]) ) ) ) # ( !\reg2|Out [0] & ( !\SBA[0]~input_o  & ( (\reg0|Out [0] & !\SBA[1]~input_o ) ) ) )

	.dataa(!\reg1|Out [0]),
	.datab(!\reg0|Out [0]),
	.datac(!\SBA[1]~input_o ),
	.datad(!\reg3|Out [0]),
	.datae(!\reg2|Out [0]),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux7~3 .extended_lut = "off";
defparam \demuxA|Mux7~3 .lut_mask = 64'h30303F3F505F505F;
defparam \demuxA|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N57
cyclonev_lcell_comb \selReg|Decoder0~9 (
// Equation(s):
// \selReg|Decoder0~9_combout  = ( \SRD[3]~input_o  & ( (!\SRD[2]~input_o  & (\SRD[0]~input_o  & !\SRD[1]~input_o )) ) )

	.dataa(!\SRD[2]~input_o ),
	.datab(gnd),
	.datac(!\SRD[0]~input_o ),
	.datad(!\SRD[1]~input_o ),
	.datae(gnd),
	.dataf(!\SRD[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selReg|Decoder0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selReg|Decoder0~9 .extended_lut = "off";
defparam \selReg|Decoder0~9 .lut_mask = 64'h000000000A000A00;
defparam \selReg|Decoder0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N59
dffeas \selReg|sRegister[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\selReg|Decoder0~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LE~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selReg|sRegister [6]),
	.prn(vcc));
// synopsys translate_off
defparam \selReg|sRegister[6] .is_wysiwyg = "true";
defparam \selReg|sRegister[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N23
dffeas \reg6|Out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg6|Out[0] .is_wysiwyg = "true";
defparam \reg6|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N54
cyclonev_lcell_comb \selReg|Decoder0~10 (
// Equation(s):
// \selReg|Decoder0~10_combout  = ( !\SRD[0]~input_o  & ( \SRD[3]~input_o  & ( (!\SRD[2]~input_o  & !\SRD[1]~input_o ) ) ) )

	.dataa(!\SRD[2]~input_o ),
	.datab(gnd),
	.datac(!\SRD[1]~input_o ),
	.datad(gnd),
	.datae(!\SRD[0]~input_o ),
	.dataf(!\SRD[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selReg|Decoder0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selReg|Decoder0~10 .extended_lut = "off";
defparam \selReg|Decoder0~10 .lut_mask = 64'h00000000A0A00000;
defparam \selReg|Decoder0~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N56
dffeas \selReg|sRegister[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\selReg|Decoder0~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LE~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selReg|sRegister [7]),
	.prn(vcc));
// synopsys translate_off
defparam \selReg|sRegister[7] .is_wysiwyg = "true";
defparam \selReg|sRegister[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N37
dffeas \reg7|Out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg7|Out[0] .is_wysiwyg = "true";
defparam \reg7|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N54
cyclonev_lcell_comb \selReg|Decoder0~8 (
// Equation(s):
// \selReg|Decoder0~8_combout  = ( \SRD[3]~input_o  & ( (!\SRD[2]~input_o  & (!\SRD[0]~input_o  & \SRD[1]~input_o )) ) )

	.dataa(!\SRD[2]~input_o ),
	.datab(!\SRD[0]~input_o ),
	.datac(!\SRD[1]~input_o ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SRD[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selReg|Decoder0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selReg|Decoder0~8 .extended_lut = "off";
defparam \selReg|Decoder0~8 .lut_mask = 64'h0000000008080808;
defparam \selReg|Decoder0~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N56
dffeas \selReg|sRegister[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\selReg|Decoder0~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LE~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selReg|sRegister [5]),
	.prn(vcc));
// synopsys translate_off
defparam \selReg|sRegister[5] .is_wysiwyg = "true";
defparam \selReg|sRegister[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N41
dffeas \reg5|Out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg5|Out[0] .is_wysiwyg = "true";
defparam \reg5|Out[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N27
cyclonev_lcell_comb \reg4|Out[0]~feeder (
// Equation(s):
// \reg4|Out[0]~feeder_combout  = ( \Di[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg4|Out[0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg4|Out[0]~feeder .extended_lut = "off";
defparam \reg4|Out[0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg4|Out[0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N54
cyclonev_lcell_comb \selReg|Decoder0~7 (
// Equation(s):
// \selReg|Decoder0~7_combout  = ( \SRD[3]~input_o  & ( (!\SRD[2]~input_o  & (\SRD[1]~input_o  & \SRD[0]~input_o )) ) )

	.dataa(!\SRD[2]~input_o ),
	.datab(!\SRD[1]~input_o ),
	.datac(gnd),
	.datad(!\SRD[0]~input_o ),
	.datae(gnd),
	.dataf(!\SRD[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\selReg|Decoder0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \selReg|Decoder0~7 .extended_lut = "off";
defparam \selReg|Decoder0~7 .lut_mask = 64'h0000000000220022;
defparam \selReg|Decoder0~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N56
dffeas \selReg|sRegister[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\selReg|Decoder0~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(!\LE~input_o ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\selReg|sRegister [4]),
	.prn(vcc));
// synopsys translate_off
defparam \selReg|sRegister[4] .is_wysiwyg = "true";
defparam \selReg|sRegister[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N29
dffeas \reg4|Out[0] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg4|Out[0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4|Out [0]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4|Out[0] .is_wysiwyg = "true";
defparam \reg4|Out[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N12
cyclonev_lcell_comb \demuxA|Mux7~2 (
// Equation(s):
// \demuxA|Mux7~2_combout  = ( \SBA[1]~input_o  & ( \reg4|Out [0] & ( (!\SBA[0]~input_o  & (\reg6|Out [0])) # (\SBA[0]~input_o  & ((\reg7|Out [0]))) ) ) ) # ( !\SBA[1]~input_o  & ( \reg4|Out [0] & ( (!\SBA[0]~input_o ) # (\reg5|Out [0]) ) ) ) # ( 
// \SBA[1]~input_o  & ( !\reg4|Out [0] & ( (!\SBA[0]~input_o  & (\reg6|Out [0])) # (\SBA[0]~input_o  & ((\reg7|Out [0]))) ) ) ) # ( !\SBA[1]~input_o  & ( !\reg4|Out [0] & ( (\reg5|Out [0] & \SBA[0]~input_o ) ) ) )

	.dataa(!\reg6|Out [0]),
	.datab(!\reg7|Out [0]),
	.datac(!\reg5|Out [0]),
	.datad(!\SBA[0]~input_o ),
	.datae(!\SBA[1]~input_o ),
	.dataf(!\reg4|Out [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux7~2 .extended_lut = "off";
defparam \demuxA|Mux7~2 .lut_mask = 64'h000F5533FF0F5533;
defparam \demuxA|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N6
cyclonev_lcell_comb \demuxA|Mux7~4 (
// Equation(s):
// \demuxA|Mux7~4_combout  = ( \demuxA|Mux7~3_combout  & ( \demuxA|Mux7~2_combout  & ( (!\SBA[3]~input_o ) # ((!\SBA[2]~input_o  & ((\demuxA|Mux7~0_combout ))) # (\SBA[2]~input_o  & (\demuxA|Mux7~1_combout ))) ) ) ) # ( !\demuxA|Mux7~3_combout  & ( 
// \demuxA|Mux7~2_combout  & ( (!\SBA[3]~input_o  & (((\SBA[2]~input_o )))) # (\SBA[3]~input_o  & ((!\SBA[2]~input_o  & ((\demuxA|Mux7~0_combout ))) # (\SBA[2]~input_o  & (\demuxA|Mux7~1_combout )))) ) ) ) # ( \demuxA|Mux7~3_combout  & ( 
// !\demuxA|Mux7~2_combout  & ( (!\SBA[3]~input_o  & (((!\SBA[2]~input_o )))) # (\SBA[3]~input_o  & ((!\SBA[2]~input_o  & ((\demuxA|Mux7~0_combout ))) # (\SBA[2]~input_o  & (\demuxA|Mux7~1_combout )))) ) ) ) # ( !\demuxA|Mux7~3_combout  & ( 
// !\demuxA|Mux7~2_combout  & ( (\SBA[3]~input_o  & ((!\SBA[2]~input_o  & ((\demuxA|Mux7~0_combout ))) # (\SBA[2]~input_o  & (\demuxA|Mux7~1_combout )))) ) ) )

	.dataa(!\demuxA|Mux7~1_combout ),
	.datab(!\demuxA|Mux7~0_combout ),
	.datac(!\SBA[3]~input_o ),
	.datad(!\SBA[2]~input_o ),
	.datae(!\demuxA|Mux7~3_combout ),
	.dataf(!\demuxA|Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux7~4 .extended_lut = "off";
defparam \demuxA|Mux7~4 .lut_mask = 64'h0305F30503F5F3F5;
defparam \demuxA|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N1
cyclonev_io_ibuf \Di[1]~input (
	.i(Di[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Di[1]~input_o ));
// synopsys translate_off
defparam \Di[1]~input .bus_hold = "false";
defparam \Di[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y2_N47
dffeas \regTimer|Out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [13]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regTimer|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regTimer|Out[1] .is_wysiwyg = "true";
defparam \regTimer|Out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N52
cyclonev_io_ibuf \Xh[1]~input (
	.i(Xh[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Xh[1]~input_o ));
// synopsys translate_off
defparam \Xh[1]~input .bus_hold = "false";
defparam \Xh[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y2_N44
dffeas \regXh|Out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Xh[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regXh|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regXh|Out[1] .is_wysiwyg = "true";
defparam \regXh|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N36
cyclonev_lcell_comb \regRcTimer|Out[1]~feeder (
// Equation(s):
// \regRcTimer|Out[1]~feeder_combout  = ( \Di[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regRcTimer|Out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regRcTimer|Out[1]~feeder .extended_lut = "off";
defparam \regRcTimer|Out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regRcTimer|Out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y2_N38
dffeas \regRcTimer|Out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regRcTimer|Out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regRcTimer|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regRcTimer|Out[1] .is_wysiwyg = "true";
defparam \regRcTimer|Out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N54
cyclonev_lcell_comb \demuxA|Mux6~1 (
// Equation(s):
// \demuxA|Mux6~1_combout  = ( \SBA[2]~input_o  & ( \SBA[0]~input_o  & ( (\regTimer|Out [1] & !\SBA[1]~input_o ) ) ) ) # ( !\SBA[2]~input_o  & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\regTimer|Out [1])) # (\SBA[1]~input_o  & ((\regXh|Out [1]))) ) ) ) # 
// ( \SBA[2]~input_o  & ( !\SBA[0]~input_o  & ( (!\SBA[1]~input_o  & ((\regRcTimer|Out [1]))) # (\SBA[1]~input_o  & (\regXh|Out [1])) ) ) ) # ( !\SBA[2]~input_o  & ( !\SBA[0]~input_o  & ( (!\SBA[1]~input_o  & ((\regRcTimer|Out [1]))) # (\SBA[1]~input_o  & 
// (\regXh|Out [1])) ) ) )

	.dataa(!\regTimer|Out [1]),
	.datab(!\regXh|Out [1]),
	.datac(!\regRcTimer|Out [1]),
	.datad(!\SBA[1]~input_o ),
	.datae(!\SBA[2]~input_o ),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux6~1 .extended_lut = "off";
defparam \demuxA|Mux6~1 .lut_mask = 64'h0F330F3355335500;
defparam \demuxA|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N31
dffeas \reg7|Out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg7|Out[1] .is_wysiwyg = "true";
defparam \reg7|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N6
cyclonev_lcell_comb \reg5|Out[1]~feeder (
// Equation(s):
// \reg5|Out[1]~feeder_combout  = ( \Di[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg5|Out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg5|Out[1]~feeder .extended_lut = "off";
defparam \reg5|Out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg5|Out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N8
dffeas \reg5|Out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg5|Out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg5|Out[1] .is_wysiwyg = "true";
defparam \reg5|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N36
cyclonev_lcell_comb \reg4|Out[1]~feeder (
// Equation(s):
// \reg4|Out[1]~feeder_combout  = ( \Di[1]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg4|Out[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg4|Out[1]~feeder .extended_lut = "off";
defparam \reg4|Out[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg4|Out[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N38
dffeas \reg4|Out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg4|Out[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4|Out[1] .is_wysiwyg = "true";
defparam \reg4|Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N43
dffeas \reg6|Out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg6|Out[1] .is_wysiwyg = "true";
defparam \reg6|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N42
cyclonev_lcell_comb \demuxA|Mux6~2 (
// Equation(s):
// \demuxA|Mux6~2_combout  = ( \reg6|Out [1] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & ((\reg5|Out [1]))) # (\SBA[1]~input_o  & (\reg7|Out [1])) ) ) ) # ( !\reg6|Out [1] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & ((\reg5|Out [1]))) # (\SBA[1]~input_o  
// & (\reg7|Out [1])) ) ) ) # ( \reg6|Out [1] & ( !\SBA[0]~input_o  & ( (\SBA[1]~input_o ) # (\reg4|Out [1]) ) ) ) # ( !\reg6|Out [1] & ( !\SBA[0]~input_o  & ( (\reg4|Out [1] & !\SBA[1]~input_o ) ) ) )

	.dataa(!\reg7|Out [1]),
	.datab(!\reg5|Out [1]),
	.datac(!\reg4|Out [1]),
	.datad(!\SBA[1]~input_o ),
	.datae(!\reg6|Out [1]),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux6~2 .extended_lut = "off";
defparam \demuxA|Mux6~2 .lut_mask = 64'h0F000FFF33553355;
defparam \demuxA|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N8
dffeas \reg1|Out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Out[1] .is_wysiwyg = "true";
defparam \reg1|Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N10
dffeas \reg0|Out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Out[1] .is_wysiwyg = "true";
defparam \reg0|Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N31
dffeas \reg3|Out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Out[1] .is_wysiwyg = "true";
defparam \reg3|Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N31
dffeas \reg2|Out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Out[1] .is_wysiwyg = "true";
defparam \reg2|Out[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N30
cyclonev_lcell_comb \demuxA|Mux6~3 (
// Equation(s):
// \demuxA|Mux6~3_combout  = ( \reg2|Out [1] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg1|Out [1])) # (\SBA[1]~input_o  & ((\reg3|Out [1]))) ) ) ) # ( !\reg2|Out [1] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg1|Out [1])) # (\SBA[1]~input_o  & 
// ((\reg3|Out [1]))) ) ) ) # ( \reg2|Out [1] & ( !\SBA[0]~input_o  & ( (\reg0|Out [1]) # (\SBA[1]~input_o ) ) ) ) # ( !\reg2|Out [1] & ( !\SBA[0]~input_o  & ( (!\SBA[1]~input_o  & \reg0|Out [1]) ) ) )

	.dataa(!\reg1|Out [1]),
	.datab(!\SBA[1]~input_o ),
	.datac(!\reg0|Out [1]),
	.datad(!\reg3|Out [1]),
	.datae(!\reg2|Out [1]),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux6~3 .extended_lut = "off";
defparam \demuxA|Mux6~3 .lut_mask = 64'h0C0C3F3F44774477;
defparam \demuxA|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N32
dffeas \reg9|Out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg9|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg9|Out[1] .is_wysiwyg = "true";
defparam \reg9|Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N50
dffeas \regPOUT|Out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPOUT|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regPOUT|Out[1] .is_wysiwyg = "true";
defparam \regPOUT|Out[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N5
dffeas \reg8|Out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg8|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \reg8|Out[1] .is_wysiwyg = "true";
defparam \reg8|Out[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N52
cyclonev_io_ibuf \In[1]~input (
	.i(In[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\In[1]~input_o ));
// synopsys translate_off
defparam \In[1]~input .bus_hold = "false";
defparam \In[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y2_N20
dffeas \regPIN|Out[1] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\In[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPIN|Out [1]),
	.prn(vcc));
// synopsys translate_off
defparam \regPIN|Out[1] .is_wysiwyg = "true";
defparam \regPIN|Out[1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N18
cyclonev_lcell_comb \demuxA|Mux6~0 (
// Equation(s):
// \demuxA|Mux6~0_combout  = ( \regPIN|Out [1] & ( \SBA[1]~input_o  & ( (!\SBA[0]~input_o ) # (\regPOUT|Out [1]) ) ) ) # ( !\regPIN|Out [1] & ( \SBA[1]~input_o  & ( (\regPOUT|Out [1] & \SBA[0]~input_o ) ) ) ) # ( \regPIN|Out [1] & ( !\SBA[1]~input_o  & ( 
// (!\SBA[0]~input_o  & ((\reg8|Out [1]))) # (\SBA[0]~input_o  & (\reg9|Out [1])) ) ) ) # ( !\regPIN|Out [1] & ( !\SBA[1]~input_o  & ( (!\SBA[0]~input_o  & ((\reg8|Out [1]))) # (\SBA[0]~input_o  & (\reg9|Out [1])) ) ) )

	.dataa(!\reg9|Out [1]),
	.datab(!\regPOUT|Out [1]),
	.datac(!\reg8|Out [1]),
	.datad(!\SBA[0]~input_o ),
	.datae(!\regPIN|Out [1]),
	.dataf(!\SBA[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux6~0 .extended_lut = "off";
defparam \demuxA|Mux6~0 .lut_mask = 64'h0F550F550033FF33;
defparam \demuxA|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N0
cyclonev_lcell_comb \demuxA|Mux6~4 (
// Equation(s):
// \demuxA|Mux6~4_combout  = ( \SBA[2]~input_o  & ( \SBA[3]~input_o  & ( \demuxA|Mux6~1_combout  ) ) ) # ( !\SBA[2]~input_o  & ( \SBA[3]~input_o  & ( \demuxA|Mux6~0_combout  ) ) ) # ( \SBA[2]~input_o  & ( !\SBA[3]~input_o  & ( \demuxA|Mux6~2_combout  ) ) ) # 
// ( !\SBA[2]~input_o  & ( !\SBA[3]~input_o  & ( \demuxA|Mux6~3_combout  ) ) )

	.dataa(!\demuxA|Mux6~1_combout ),
	.datab(!\demuxA|Mux6~2_combout ),
	.datac(!\demuxA|Mux6~3_combout ),
	.datad(!\demuxA|Mux6~0_combout ),
	.datae(!\SBA[2]~input_o ),
	.dataf(!\SBA[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux6~4 .extended_lut = "off";
defparam \demuxA|Mux6~4 .lut_mask = 64'h0F0F333300FF5555;
defparam \demuxA|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \Di[2]~input (
	.i(Di[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Di[2]~input_o ));
// synopsys translate_off
defparam \Di[2]~input .bus_hold = "false";
defparam \Di[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N6
cyclonev_lcell_comb \reg8|Out[2]~feeder (
// Equation(s):
// \reg8|Out[2]~feeder_combout  = ( \Di[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg8|Out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg8|Out[2]~feeder .extended_lut = "off";
defparam \reg8|Out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg8|Out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N8
dffeas \reg8|Out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg8|Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg8|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg8|Out[2] .is_wysiwyg = "true";
defparam \reg8|Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y2_N44
dffeas \regPOUT|Out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPOUT|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regPOUT|Out[2] .is_wysiwyg = "true";
defparam \regPOUT|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N45
cyclonev_lcell_comb \reg9|Out[2]~feeder (
// Equation(s):
// \reg9|Out[2]~feeder_combout  = ( \Di[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg9|Out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg9|Out[2]~feeder .extended_lut = "off";
defparam \reg9|Out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg9|Out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N47
dffeas \reg9|Out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg9|Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg9|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg9|Out[2] .is_wysiwyg = "true";
defparam \reg9|Out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N52
cyclonev_io_ibuf \In[2]~input (
	.i(In[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\In[2]~input_o ));
// synopsys translate_off
defparam \In[2]~input .bus_hold = "false";
defparam \In[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y2_N2
dffeas \regPIN|Out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\In[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPIN|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regPIN|Out[2] .is_wysiwyg = "true";
defparam \regPIN|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N0
cyclonev_lcell_comb \demuxA|Mux5~0 (
// Equation(s):
// \demuxA|Mux5~0_combout  = ( \regPIN|Out [2] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & ((\reg9|Out [2]))) # (\SBA[1]~input_o  & (\regPOUT|Out [2])) ) ) ) # ( !\regPIN|Out [2] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & ((\reg9|Out [2]))) # 
// (\SBA[1]~input_o  & (\regPOUT|Out [2])) ) ) ) # ( \regPIN|Out [2] & ( !\SBA[0]~input_o  & ( (\SBA[1]~input_o ) # (\reg8|Out [2]) ) ) ) # ( !\regPIN|Out [2] & ( !\SBA[0]~input_o  & ( (\reg8|Out [2] & !\SBA[1]~input_o ) ) ) )

	.dataa(!\reg8|Out [2]),
	.datab(!\regPOUT|Out [2]),
	.datac(!\reg9|Out [2]),
	.datad(!\SBA[1]~input_o ),
	.datae(!\regPIN|Out [2]),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux5~0 .extended_lut = "off";
defparam \demuxA|Mux5~0 .lut_mask = 64'h550055FF0F330F33;
defparam \demuxA|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N53
dffeas \regRcTimer|Out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regRcTimer|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regRcTimer|Out[2] .is_wysiwyg = "true";
defparam \regRcTimer|Out[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N35
cyclonev_io_ibuf \Xh[2]~input (
	.i(Xh[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Xh[2]~input_o ));
// synopsys translate_off
defparam \Xh[2]~input .bus_hold = "false";
defparam \Xh[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N45
cyclonev_lcell_comb \regXh|Out[2]~feeder (
// Equation(s):
// \regXh|Out[2]~feeder_combout  = ( \Xh[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Xh[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regXh|Out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regXh|Out[2]~feeder .extended_lut = "off";
defparam \regXh|Out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regXh|Out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N47
dffeas \regXh|Out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regXh|Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regXh|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regXh|Out[2] .is_wysiwyg = "true";
defparam \regXh|Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N44
dffeas \regTimer|Out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [13]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regTimer|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \regTimer|Out[2] .is_wysiwyg = "true";
defparam \regTimer|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N42
cyclonev_lcell_comb \demuxA|Mux5~1 (
// Equation(s):
// \demuxA|Mux5~1_combout  = ( \regTimer|Out [2] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o ) # ((\regXh|Out [2] & !\SBA[2]~input_o )) ) ) ) # ( !\regTimer|Out [2] & ( \SBA[0]~input_o  & ( (\SBA[1]~input_o  & (\regXh|Out [2] & !\SBA[2]~input_o )) ) ) ) # ( 
// \regTimer|Out [2] & ( !\SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\regRcTimer|Out [2])) # (\SBA[1]~input_o  & ((\regXh|Out [2]))) ) ) ) # ( !\regTimer|Out [2] & ( !\SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\regRcTimer|Out [2])) # (\SBA[1]~input_o  & 
// ((\regXh|Out [2]))) ) ) )

	.dataa(!\regRcTimer|Out [2]),
	.datab(!\SBA[1]~input_o ),
	.datac(!\regXh|Out [2]),
	.datad(!\SBA[2]~input_o ),
	.datae(!\regTimer|Out [2]),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux5~1 .extended_lut = "off";
defparam \demuxA|Mux5~1 .lut_mask = 64'h474747470300CFCC;
defparam \demuxA|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N36
cyclonev_lcell_comb \reg0|Out[2]~feeder (
// Equation(s):
// \reg0|Out[2]~feeder_combout  = ( \Di[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Out[2]~feeder .extended_lut = "off";
defparam \reg0|Out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg0|Out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N38
dffeas \reg0|Out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg0|Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Out[2] .is_wysiwyg = "true";
defparam \reg0|Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N56
dffeas \reg3|Out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Out[2] .is_wysiwyg = "true";
defparam \reg3|Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N25
dffeas \reg2|Out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Out[2] .is_wysiwyg = "true";
defparam \reg2|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N15
cyclonev_lcell_comb \reg1|Out[2]~feeder (
// Equation(s):
// \reg1|Out[2]~feeder_combout  = ( \Di[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1|Out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1|Out[2]~feeder .extended_lut = "off";
defparam \reg1|Out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg1|Out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N16
dffeas \reg1|Out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg1|Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Out[2] .is_wysiwyg = "true";
defparam \reg1|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N24
cyclonev_lcell_comb \demuxA|Mux5~3 (
// Equation(s):
// \demuxA|Mux5~3_combout  = ( \reg2|Out [2] & ( \reg1|Out [2] & ( (!\SBA[0]~input_o  & (((\reg0|Out [2])) # (\SBA[1]~input_o ))) # (\SBA[0]~input_o  & ((!\SBA[1]~input_o ) # ((\reg3|Out [2])))) ) ) ) # ( !\reg2|Out [2] & ( \reg1|Out [2] & ( 
// (!\SBA[0]~input_o  & (!\SBA[1]~input_o  & (\reg0|Out [2]))) # (\SBA[0]~input_o  & ((!\SBA[1]~input_o ) # ((\reg3|Out [2])))) ) ) ) # ( \reg2|Out [2] & ( !\reg1|Out [2] & ( (!\SBA[0]~input_o  & (((\reg0|Out [2])) # (\SBA[1]~input_o ))) # (\SBA[0]~input_o  
// & (\SBA[1]~input_o  & ((\reg3|Out [2])))) ) ) ) # ( !\reg2|Out [2] & ( !\reg1|Out [2] & ( (!\SBA[0]~input_o  & (!\SBA[1]~input_o  & (\reg0|Out [2]))) # (\SBA[0]~input_o  & (\SBA[1]~input_o  & ((\reg3|Out [2])))) ) ) )

	.dataa(!\SBA[0]~input_o ),
	.datab(!\SBA[1]~input_o ),
	.datac(!\reg0|Out [2]),
	.datad(!\reg3|Out [2]),
	.datae(!\reg2|Out [2]),
	.dataf(!\reg1|Out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux5~3 .extended_lut = "off";
defparam \demuxA|Mux5~3 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \demuxA|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N24
cyclonev_lcell_comb \reg4|Out[2]~feeder (
// Equation(s):
// \reg4|Out[2]~feeder_combout  = ( \Di[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg4|Out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg4|Out[2]~feeder .extended_lut = "off";
defparam \reg4|Out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg4|Out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N26
dffeas \reg4|Out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg4|Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4|Out[2] .is_wysiwyg = "true";
defparam \reg4|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N36
cyclonev_lcell_comb \reg5|Out[2]~feeder (
// Equation(s):
// \reg5|Out[2]~feeder_combout  = ( \Di[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg5|Out[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg5|Out[2]~feeder .extended_lut = "off";
defparam \reg5|Out[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg5|Out[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N38
dffeas \reg5|Out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg5|Out[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg5|Out[2] .is_wysiwyg = "true";
defparam \reg5|Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N26
dffeas \reg7|Out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg7|Out[2] .is_wysiwyg = "true";
defparam \reg7|Out[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N19
dffeas \reg6|Out[2] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6|Out [2]),
	.prn(vcc));
// synopsys translate_off
defparam \reg6|Out[2] .is_wysiwyg = "true";
defparam \reg6|Out[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N18
cyclonev_lcell_comb \demuxA|Mux5~2 (
// Equation(s):
// \demuxA|Mux5~2_combout  = ( \reg6|Out [2] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg5|Out [2])) # (\SBA[1]~input_o  & ((\reg7|Out [2]))) ) ) ) # ( !\reg6|Out [2] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg5|Out [2])) # (\SBA[1]~input_o  & 
// ((\reg7|Out [2]))) ) ) ) # ( \reg6|Out [2] & ( !\SBA[0]~input_o  & ( (\SBA[1]~input_o ) # (\reg4|Out [2]) ) ) ) # ( !\reg6|Out [2] & ( !\SBA[0]~input_o  & ( (\reg4|Out [2] & !\SBA[1]~input_o ) ) ) )

	.dataa(!\reg4|Out [2]),
	.datab(!\SBA[1]~input_o ),
	.datac(!\reg5|Out [2]),
	.datad(!\reg7|Out [2]),
	.datae(!\reg6|Out [2]),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux5~2 .extended_lut = "off";
defparam \demuxA|Mux5~2 .lut_mask = 64'h444477770C3F0C3F;
defparam \demuxA|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N42
cyclonev_lcell_comb \demuxA|Mux5~4 (
// Equation(s):
// \demuxA|Mux5~4_combout  = ( \SBA[2]~input_o  & ( \demuxA|Mux5~2_combout  & ( (!\SBA[3]~input_o ) # (\demuxA|Mux5~1_combout ) ) ) ) # ( !\SBA[2]~input_o  & ( \demuxA|Mux5~2_combout  & ( (!\SBA[3]~input_o  & ((\demuxA|Mux5~3_combout ))) # (\SBA[3]~input_o  
// & (\demuxA|Mux5~0_combout )) ) ) ) # ( \SBA[2]~input_o  & ( !\demuxA|Mux5~2_combout  & ( (\demuxA|Mux5~1_combout  & \SBA[3]~input_o ) ) ) ) # ( !\SBA[2]~input_o  & ( !\demuxA|Mux5~2_combout  & ( (!\SBA[3]~input_o  & ((\demuxA|Mux5~3_combout ))) # 
// (\SBA[3]~input_o  & (\demuxA|Mux5~0_combout )) ) ) )

	.dataa(!\demuxA|Mux5~0_combout ),
	.datab(!\demuxA|Mux5~1_combout ),
	.datac(!\demuxA|Mux5~3_combout ),
	.datad(!\SBA[3]~input_o ),
	.datae(!\SBA[2]~input_o ),
	.dataf(!\demuxA|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux5~4 .extended_lut = "off";
defparam \demuxA|Mux5~4 .lut_mask = 64'h0F5500330F55FF33;
defparam \demuxA|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \Di[3]~input (
	.i(Di[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Di[3]~input_o ));
// synopsys translate_off
defparam \Di[3]~input .bus_hold = "false";
defparam \Di[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y2_N53
dffeas \regTimer|Out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [13]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regTimer|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regTimer|Out[3] .is_wysiwyg = "true";
defparam \regTimer|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N58
dffeas \regRcTimer|Out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regRcTimer|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regRcTimer|Out[3] .is_wysiwyg = "true";
defparam \regRcTimer|Out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N1
cyclonev_io_ibuf \Xh[3]~input (
	.i(Xh[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Xh[3]~input_o ));
// synopsys translate_off
defparam \Xh[3]~input .bus_hold = "false";
defparam \Xh[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y2_N23
dffeas \regXh|Out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Xh[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regXh|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regXh|Out[3] .is_wysiwyg = "true";
defparam \regXh|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N54
cyclonev_lcell_comb \demuxA|Mux4~1 (
// Equation(s):
// \demuxA|Mux4~1_combout  = ( \SBA[2]~input_o  & ( \SBA[0]~input_o  & ( (\regTimer|Out [3] & !\SBA[1]~input_o ) ) ) ) # ( !\SBA[2]~input_o  & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\regTimer|Out [3])) # (\SBA[1]~input_o  & ((\regXh|Out [3]))) ) ) ) # 
// ( \SBA[2]~input_o  & ( !\SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\regRcTimer|Out [3])) # (\SBA[1]~input_o  & ((\regXh|Out [3]))) ) ) ) # ( !\SBA[2]~input_o  & ( !\SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\regRcTimer|Out [3])) # (\SBA[1]~input_o  & 
// ((\regXh|Out [3]))) ) ) )

	.dataa(!\regTimer|Out [3]),
	.datab(!\regRcTimer|Out [3]),
	.datac(!\regXh|Out [3]),
	.datad(!\SBA[1]~input_o ),
	.datae(!\SBA[2]~input_o ),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux4~1 .extended_lut = "off";
defparam \demuxA|Mux4~1 .lut_mask = 64'h330F330F550F5500;
defparam \demuxA|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N11
dffeas \reg8|Out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg8|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg8|Out[3] .is_wysiwyg = "true";
defparam \reg8|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N56
dffeas \reg9|Out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg9|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg9|Out[3] .is_wysiwyg = "true";
defparam \reg9|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X50_Y2_N32
dffeas \regPOUT|Out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPOUT|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regPOUT|Out[3] .is_wysiwyg = "true";
defparam \regPOUT|Out[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X40_Y0_N18
cyclonev_io_ibuf \In[3]~input (
	.i(In[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\In[3]~input_o ));
// synopsys translate_off
defparam \In[3]~input .bus_hold = "false";
defparam \In[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y2_N14
dffeas \regPIN|Out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\In[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPIN|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \regPIN|Out[3] .is_wysiwyg = "true";
defparam \regPIN|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N12
cyclonev_lcell_comb \demuxA|Mux4~0 (
// Equation(s):
// \demuxA|Mux4~0_combout  = ( \regPIN|Out [3] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg9|Out [3])) # (\SBA[1]~input_o  & ((\regPOUT|Out [3]))) ) ) ) # ( !\regPIN|Out [3] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg9|Out [3])) # 
// (\SBA[1]~input_o  & ((\regPOUT|Out [3]))) ) ) ) # ( \regPIN|Out [3] & ( !\SBA[0]~input_o  & ( (\SBA[1]~input_o ) # (\reg8|Out [3]) ) ) ) # ( !\regPIN|Out [3] & ( !\SBA[0]~input_o  & ( (\reg8|Out [3] & !\SBA[1]~input_o ) ) ) )

	.dataa(!\reg8|Out [3]),
	.datab(!\SBA[1]~input_o ),
	.datac(!\reg9|Out [3]),
	.datad(!\regPOUT|Out [3]),
	.datae(!\regPIN|Out [3]),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux4~0 .extended_lut = "off";
defparam \demuxA|Mux4~0 .lut_mask = 64'h444477770C3F0C3F;
defparam \demuxA|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N48
cyclonev_lcell_comb \reg1|Out[3]~feeder (
// Equation(s):
// \reg1|Out[3]~feeder_combout  = ( \Di[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1|Out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1|Out[3]~feeder .extended_lut = "off";
defparam \reg1|Out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg1|Out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N49
dffeas \reg1|Out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg1|Out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Out[3] .is_wysiwyg = "true";
defparam \reg1|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N37
dffeas \reg3|Out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Out[3] .is_wysiwyg = "true";
defparam \reg3|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N7
dffeas \reg2|Out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Out[3] .is_wysiwyg = "true";
defparam \reg2|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N9
cyclonev_lcell_comb \reg0|Out[3]~feeder (
// Equation(s):
// \reg0|Out[3]~feeder_combout  = ( \Di[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Out[3]~feeder .extended_lut = "off";
defparam \reg0|Out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg0|Out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N11
dffeas \reg0|Out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg0|Out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Out[3] .is_wysiwyg = "true";
defparam \reg0|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N6
cyclonev_lcell_comb \demuxA|Mux4~3 (
// Equation(s):
// \demuxA|Mux4~3_combout  = ( \reg2|Out [3] & ( \reg0|Out [3] & ( (!\SBA[0]~input_o ) # ((!\SBA[1]~input_o  & (\reg1|Out [3])) # (\SBA[1]~input_o  & ((\reg3|Out [3])))) ) ) ) # ( !\reg2|Out [3] & ( \reg0|Out [3] & ( (!\SBA[0]~input_o  & (((!\SBA[1]~input_o 
// )))) # (\SBA[0]~input_o  & ((!\SBA[1]~input_o  & (\reg1|Out [3])) # (\SBA[1]~input_o  & ((\reg3|Out [3]))))) ) ) ) # ( \reg2|Out [3] & ( !\reg0|Out [3] & ( (!\SBA[0]~input_o  & (((\SBA[1]~input_o )))) # (\SBA[0]~input_o  & ((!\SBA[1]~input_o  & (\reg1|Out 
// [3])) # (\SBA[1]~input_o  & ((\reg3|Out [3]))))) ) ) ) # ( !\reg2|Out [3] & ( !\reg0|Out [3] & ( (\SBA[0]~input_o  & ((!\SBA[1]~input_o  & (\reg1|Out [3])) # (\SBA[1]~input_o  & ((\reg3|Out [3]))))) ) ) )

	.dataa(!\SBA[0]~input_o ),
	.datab(!\reg1|Out [3]),
	.datac(!\reg3|Out [3]),
	.datad(!\SBA[1]~input_o ),
	.datae(!\reg2|Out [3]),
	.dataf(!\reg0|Out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux4~3 .extended_lut = "off";
defparam \demuxA|Mux4~3 .lut_mask = 64'h110511AFBB05BBAF;
defparam \demuxA|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N43
dffeas \reg7|Out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg7|Out[3] .is_wysiwyg = "true";
defparam \reg7|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N41
dffeas \reg4|Out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4|Out[3] .is_wysiwyg = "true";
defparam \reg4|Out[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N31
dffeas \reg6|Out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg6|Out[3] .is_wysiwyg = "true";
defparam \reg6|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N9
cyclonev_lcell_comb \reg5|Out[3]~feeder (
// Equation(s):
// \reg5|Out[3]~feeder_combout  = ( \Di[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg5|Out[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg5|Out[3]~feeder .extended_lut = "off";
defparam \reg5|Out[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg5|Out[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N11
dffeas \reg5|Out[3] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg5|Out[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5|Out [3]),
	.prn(vcc));
// synopsys translate_off
defparam \reg5|Out[3] .is_wysiwyg = "true";
defparam \reg5|Out[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N30
cyclonev_lcell_comb \demuxA|Mux4~2 (
// Equation(s):
// \demuxA|Mux4~2_combout  = ( \reg6|Out [3] & ( \reg5|Out [3] & ( (!\SBA[0]~input_o  & (((\SBA[1]~input_o ) # (\reg4|Out [3])))) # (\SBA[0]~input_o  & (((!\SBA[1]~input_o )) # (\reg7|Out [3]))) ) ) ) # ( !\reg6|Out [3] & ( \reg5|Out [3] & ( 
// (!\SBA[0]~input_o  & (((\reg4|Out [3] & !\SBA[1]~input_o )))) # (\SBA[0]~input_o  & (((!\SBA[1]~input_o )) # (\reg7|Out [3]))) ) ) ) # ( \reg6|Out [3] & ( !\reg5|Out [3] & ( (!\SBA[0]~input_o  & (((\SBA[1]~input_o ) # (\reg4|Out [3])))) # (\SBA[0]~input_o 
//  & (\reg7|Out [3] & ((\SBA[1]~input_o )))) ) ) ) # ( !\reg6|Out [3] & ( !\reg5|Out [3] & ( (!\SBA[0]~input_o  & (((\reg4|Out [3] & !\SBA[1]~input_o )))) # (\SBA[0]~input_o  & (\reg7|Out [3] & ((\SBA[1]~input_o )))) ) ) )

	.dataa(!\SBA[0]~input_o ),
	.datab(!\reg7|Out [3]),
	.datac(!\reg4|Out [3]),
	.datad(!\SBA[1]~input_o ),
	.datae(!\reg6|Out [3]),
	.dataf(!\reg5|Out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux4~2 .extended_lut = "off";
defparam \demuxA|Mux4~2 .lut_mask = 64'h0A110ABB5F115FBB;
defparam \demuxA|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N18
cyclonev_lcell_comb \demuxA|Mux4~4 (
// Equation(s):
// \demuxA|Mux4~4_combout  = ( \demuxA|Mux4~3_combout  & ( \demuxA|Mux4~2_combout  & ( (!\SBA[3]~input_o ) # ((!\SBA[2]~input_o  & ((\demuxA|Mux4~0_combout ))) # (\SBA[2]~input_o  & (\demuxA|Mux4~1_combout ))) ) ) ) # ( !\demuxA|Mux4~3_combout  & ( 
// \demuxA|Mux4~2_combout  & ( (!\SBA[3]~input_o  & (\SBA[2]~input_o )) # (\SBA[3]~input_o  & ((!\SBA[2]~input_o  & ((\demuxA|Mux4~0_combout ))) # (\SBA[2]~input_o  & (\demuxA|Mux4~1_combout )))) ) ) ) # ( \demuxA|Mux4~3_combout  & ( !\demuxA|Mux4~2_combout  
// & ( (!\SBA[3]~input_o  & (!\SBA[2]~input_o )) # (\SBA[3]~input_o  & ((!\SBA[2]~input_o  & ((\demuxA|Mux4~0_combout ))) # (\SBA[2]~input_o  & (\demuxA|Mux4~1_combout )))) ) ) ) # ( !\demuxA|Mux4~3_combout  & ( !\demuxA|Mux4~2_combout  & ( (\SBA[3]~input_o  
// & ((!\SBA[2]~input_o  & ((\demuxA|Mux4~0_combout ))) # (\SBA[2]~input_o  & (\demuxA|Mux4~1_combout )))) ) ) )

	.dataa(!\SBA[3]~input_o ),
	.datab(!\SBA[2]~input_o ),
	.datac(!\demuxA|Mux4~1_combout ),
	.datad(!\demuxA|Mux4~0_combout ),
	.datae(!\demuxA|Mux4~3_combout ),
	.dataf(!\demuxA|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux4~4 .extended_lut = "off";
defparam \demuxA|Mux4~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \demuxA|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \Xh[4]~input (
	.i(Xh[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Xh[4]~input_o ));
// synopsys translate_off
defparam \Xh[4]~input .bus_hold = "false";
defparam \Xh[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y2_N32
dffeas \regXh|Out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Xh[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regXh|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regXh|Out[4] .is_wysiwyg = "true";
defparam \regXh|Out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N35
cyclonev_io_ibuf \Di[4]~input (
	.i(Di[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Di[4]~input_o ));
// synopsys translate_off
defparam \Di[4]~input .bus_hold = "false";
defparam \Di[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y2_N17
dffeas \regRcTimer|Out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regRcTimer|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regRcTimer|Out[4] .is_wysiwyg = "true";
defparam \regRcTimer|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N19
dffeas \regTimer|Out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [13]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regTimer|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regTimer|Out[4] .is_wysiwyg = "true";
defparam \regTimer|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N18
cyclonev_lcell_comb \demuxA|Mux3~1 (
// Equation(s):
// \demuxA|Mux3~1_combout  = ( \regTimer|Out [4] & ( \SBA[1]~input_o  & ( (\regXh|Out [4] & ((!\SBA[0]~input_o ) # (!\SBA[2]~input_o ))) ) ) ) # ( !\regTimer|Out [4] & ( \SBA[1]~input_o  & ( (\regXh|Out [4] & ((!\SBA[0]~input_o ) # (!\SBA[2]~input_o ))) ) ) 
// ) # ( \regTimer|Out [4] & ( !\SBA[1]~input_o  & ( (\SBA[0]~input_o ) # (\regRcTimer|Out [4]) ) ) ) # ( !\regTimer|Out [4] & ( !\SBA[1]~input_o  & ( (\regRcTimer|Out [4] & !\SBA[0]~input_o ) ) ) )

	.dataa(!\regXh|Out [4]),
	.datab(!\regRcTimer|Out [4]),
	.datac(!\SBA[0]~input_o ),
	.datad(!\SBA[2]~input_o ),
	.datae(!\regTimer|Out [4]),
	.dataf(!\SBA[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux3~1 .extended_lut = "off";
defparam \demuxA|Mux3~1 .lut_mask = 64'h30303F3F55505550;
defparam \demuxA|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N39
cyclonev_lcell_comb \reg0|Out[4]~feeder (
// Equation(s):
// \reg0|Out[4]~feeder_combout  = ( \Di[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Out[4]~feeder .extended_lut = "off";
defparam \reg0|Out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg0|Out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N40
dffeas \reg0|Out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg0|Out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Out[4] .is_wysiwyg = "true";
defparam \reg0|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N13
dffeas \reg3|Out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Out[4] .is_wysiwyg = "true";
defparam \reg3|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N49
dffeas \reg2|Out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Out[4] .is_wysiwyg = "true";
defparam \reg2|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N17
dffeas \reg1|Out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Out[4] .is_wysiwyg = "true";
defparam \reg1|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N48
cyclonev_lcell_comb \demuxA|Mux3~3 (
// Equation(s):
// \demuxA|Mux3~3_combout  = ( \reg2|Out [4] & ( \reg1|Out [4] & ( (!\SBA[0]~input_o  & (((\SBA[1]~input_o )) # (\reg0|Out [4]))) # (\SBA[0]~input_o  & (((!\SBA[1]~input_o ) # (\reg3|Out [4])))) ) ) ) # ( !\reg2|Out [4] & ( \reg1|Out [4] & ( 
// (!\SBA[0]~input_o  & (\reg0|Out [4] & ((!\SBA[1]~input_o )))) # (\SBA[0]~input_o  & (((!\SBA[1]~input_o ) # (\reg3|Out [4])))) ) ) ) # ( \reg2|Out [4] & ( !\reg1|Out [4] & ( (!\SBA[0]~input_o  & (((\SBA[1]~input_o )) # (\reg0|Out [4]))) # (\SBA[0]~input_o 
//  & (((\reg3|Out [4] & \SBA[1]~input_o )))) ) ) ) # ( !\reg2|Out [4] & ( !\reg1|Out [4] & ( (!\SBA[0]~input_o  & (\reg0|Out [4] & ((!\SBA[1]~input_o )))) # (\SBA[0]~input_o  & (((\reg3|Out [4] & \SBA[1]~input_o )))) ) ) )

	.dataa(!\reg0|Out [4]),
	.datab(!\reg3|Out [4]),
	.datac(!\SBA[0]~input_o ),
	.datad(!\SBA[1]~input_o ),
	.datae(!\reg2|Out [4]),
	.dataf(!\reg1|Out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux3~3 .extended_lut = "off";
defparam \demuxA|Mux3~3 .lut_mask = 64'h500350F35F035FF3;
defparam \demuxA|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N56
dffeas \regPOUT|Out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPOUT|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regPOUT|Out[4] .is_wysiwyg = "true";
defparam \regPOUT|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N33
cyclonev_lcell_comb \reg9|Out[4]~feeder (
// Equation(s):
// \reg9|Out[4]~feeder_combout  = ( \Di[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg9|Out[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg9|Out[4]~feeder .extended_lut = "off";
defparam \reg9|Out[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg9|Out[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N35
dffeas \reg9|Out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg9|Out[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg9|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg9|Out[4] .is_wysiwyg = "true";
defparam \reg9|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N38
dffeas \reg8|Out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg8|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg8|Out[4] .is_wysiwyg = "true";
defparam \reg8|Out[4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X38_Y0_N18
cyclonev_io_ibuf \In[4]~input (
	.i(In[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\In[4]~input_o ));
// synopsys translate_off
defparam \In[4]~input .bus_hold = "false";
defparam \In[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y2_N25
dffeas \regPIN|Out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\In[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPIN|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \regPIN|Out[4] .is_wysiwyg = "true";
defparam \regPIN|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N24
cyclonev_lcell_comb \demuxA|Mux3~0 (
// Equation(s):
// \demuxA|Mux3~0_combout  = ( \regPIN|Out [4] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & ((\reg9|Out [4]))) # (\SBA[1]~input_o  & (\regPOUT|Out [4])) ) ) ) # ( !\regPIN|Out [4] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & ((\reg9|Out [4]))) # 
// (\SBA[1]~input_o  & (\regPOUT|Out [4])) ) ) ) # ( \regPIN|Out [4] & ( !\SBA[0]~input_o  & ( (\reg8|Out [4]) # (\SBA[1]~input_o ) ) ) ) # ( !\regPIN|Out [4] & ( !\SBA[0]~input_o  & ( (!\SBA[1]~input_o  & \reg8|Out [4]) ) ) )

	.dataa(!\regPOUT|Out [4]),
	.datab(!\SBA[1]~input_o ),
	.datac(!\reg9|Out [4]),
	.datad(!\reg8|Out [4]),
	.datae(!\regPIN|Out [4]),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux3~0 .extended_lut = "off";
defparam \demuxA|Mux3~0 .lut_mask = 64'h00CC33FF1D1D1D1D;
defparam \demuxA|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N8
dffeas \reg4|Out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4|Out[4] .is_wysiwyg = "true";
defparam \reg4|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N26
dffeas \reg5|Out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg5|Out[4] .is_wysiwyg = "true";
defparam \reg5|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N49
dffeas \reg6|Out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg6|Out[4] .is_wysiwyg = "true";
defparam \reg6|Out[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N49
dffeas \reg7|Out[4] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7|Out [4]),
	.prn(vcc));
// synopsys translate_off
defparam \reg7|Out[4] .is_wysiwyg = "true";
defparam \reg7|Out[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N48
cyclonev_lcell_comb \demuxA|Mux3~2 (
// Equation(s):
// \demuxA|Mux3~2_combout  = ( \reg6|Out [4] & ( \reg7|Out [4] & ( ((!\SBA[0]~input_o  & (\reg4|Out [4])) # (\SBA[0]~input_o  & ((\reg5|Out [4])))) # (\SBA[1]~input_o ) ) ) ) # ( !\reg6|Out [4] & ( \reg7|Out [4] & ( (!\SBA[1]~input_o  & ((!\SBA[0]~input_o  & 
// (\reg4|Out [4])) # (\SBA[0]~input_o  & ((\reg5|Out [4]))))) # (\SBA[1]~input_o  & (((\SBA[0]~input_o )))) ) ) ) # ( \reg6|Out [4] & ( !\reg7|Out [4] & ( (!\SBA[1]~input_o  & ((!\SBA[0]~input_o  & (\reg4|Out [4])) # (\SBA[0]~input_o  & ((\reg5|Out [4]))))) 
// # (\SBA[1]~input_o  & (((!\SBA[0]~input_o )))) ) ) ) # ( !\reg6|Out [4] & ( !\reg7|Out [4] & ( (!\SBA[1]~input_o  & ((!\SBA[0]~input_o  & (\reg4|Out [4])) # (\SBA[0]~input_o  & ((\reg5|Out [4]))))) ) ) )

	.dataa(!\reg4|Out [4]),
	.datab(!\SBA[1]~input_o ),
	.datac(!\reg5|Out [4]),
	.datad(!\SBA[0]~input_o ),
	.datae(!\reg6|Out [4]),
	.dataf(!\reg7|Out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux3~2 .extended_lut = "off";
defparam \demuxA|Mux3~2 .lut_mask = 64'h440C770C443F773F;
defparam \demuxA|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N42
cyclonev_lcell_comb \demuxA|Mux3~4 (
// Equation(s):
// \demuxA|Mux3~4_combout  = ( \SBA[2]~input_o  & ( \demuxA|Mux3~2_combout  & ( (!\SBA[3]~input_o ) # (\demuxA|Mux3~1_combout ) ) ) ) # ( !\SBA[2]~input_o  & ( \demuxA|Mux3~2_combout  & ( (!\SBA[3]~input_o  & (\demuxA|Mux3~3_combout )) # (\SBA[3]~input_o  & 
// ((\demuxA|Mux3~0_combout ))) ) ) ) # ( \SBA[2]~input_o  & ( !\demuxA|Mux3~2_combout  & ( (\demuxA|Mux3~1_combout  & \SBA[3]~input_o ) ) ) ) # ( !\SBA[2]~input_o  & ( !\demuxA|Mux3~2_combout  & ( (!\SBA[3]~input_o  & (\demuxA|Mux3~3_combout )) # 
// (\SBA[3]~input_o  & ((\demuxA|Mux3~0_combout ))) ) ) )

	.dataa(!\demuxA|Mux3~1_combout ),
	.datab(!\demuxA|Mux3~3_combout ),
	.datac(!\SBA[3]~input_o ),
	.datad(!\demuxA|Mux3~0_combout ),
	.datae(!\SBA[2]~input_o ),
	.dataf(!\demuxA|Mux3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux3~4 .extended_lut = "off";
defparam \demuxA|Mux3~4 .lut_mask = 64'h303F0505303FF5F5;
defparam \demuxA|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y0_N52
cyclonev_io_ibuf \Di[5]~input (
	.i(Di[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Di[5]~input_o ));
// synopsys translate_off
defparam \Di[5]~input .bus_hold = "false";
defparam \Di[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X53_Y2_N2
dffeas \reg3|Out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Out[5] .is_wysiwyg = "true";
defparam \reg3|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N59
dffeas \reg0|Out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Out[5] .is_wysiwyg = "true";
defparam \reg0|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N43
dffeas \reg2|Out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Out[5] .is_wysiwyg = "true";
defparam \reg2|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X60_Y2_N50
dffeas \reg1|Out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Out[5] .is_wysiwyg = "true";
defparam \reg1|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N42
cyclonev_lcell_comb \demuxA|Mux2~3 (
// Equation(s):
// \demuxA|Mux2~3_combout  = ( \reg2|Out [5] & ( \reg1|Out [5] & ( (!\SBA[0]~input_o  & (((\reg0|Out [5])) # (\SBA[1]~input_o ))) # (\SBA[0]~input_o  & ((!\SBA[1]~input_o ) # ((\reg3|Out [5])))) ) ) ) # ( !\reg2|Out [5] & ( \reg1|Out [5] & ( 
// (!\SBA[0]~input_o  & (!\SBA[1]~input_o  & ((\reg0|Out [5])))) # (\SBA[0]~input_o  & ((!\SBA[1]~input_o ) # ((\reg3|Out [5])))) ) ) ) # ( \reg2|Out [5] & ( !\reg1|Out [5] & ( (!\SBA[0]~input_o  & (((\reg0|Out [5])) # (\SBA[1]~input_o ))) # (\SBA[0]~input_o 
//  & (\SBA[1]~input_o  & (\reg3|Out [5]))) ) ) ) # ( !\reg2|Out [5] & ( !\reg1|Out [5] & ( (!\SBA[0]~input_o  & (!\SBA[1]~input_o  & ((\reg0|Out [5])))) # (\SBA[0]~input_o  & (\SBA[1]~input_o  & (\reg3|Out [5]))) ) ) )

	.dataa(!\SBA[0]~input_o ),
	.datab(!\SBA[1]~input_o ),
	.datac(!\reg3|Out [5]),
	.datad(!\reg0|Out [5]),
	.datae(!\reg2|Out [5]),
	.dataf(!\reg1|Out [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux2~3 .extended_lut = "off";
defparam \demuxA|Mux2~3 .lut_mask = 64'h018923AB45CD67EF;
defparam \demuxA|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N7
dffeas \reg7|Out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg7|Out[5] .is_wysiwyg = "true";
defparam \reg7|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N29
dffeas \reg5|Out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg5|Out[5] .is_wysiwyg = "true";
defparam \reg5|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N35
dffeas \reg6|Out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg6|Out[5] .is_wysiwyg = "true";
defparam \reg6|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N11
dffeas \reg4|Out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4|Out[5] .is_wysiwyg = "true";
defparam \reg4|Out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N36
cyclonev_lcell_comb \demuxA|Mux2~2 (
// Equation(s):
// \demuxA|Mux2~2_combout  = ( \reg4|Out [5] & ( \SBA[1]~input_o  & ( (!\SBA[0]~input_o  & ((\reg6|Out [5]))) # (\SBA[0]~input_o  & (\reg7|Out [5])) ) ) ) # ( !\reg4|Out [5] & ( \SBA[1]~input_o  & ( (!\SBA[0]~input_o  & ((\reg6|Out [5]))) # (\SBA[0]~input_o  
// & (\reg7|Out [5])) ) ) ) # ( \reg4|Out [5] & ( !\SBA[1]~input_o  & ( (!\SBA[0]~input_o ) # (\reg5|Out [5]) ) ) ) # ( !\reg4|Out [5] & ( !\SBA[1]~input_o  & ( (\reg5|Out [5] & \SBA[0]~input_o ) ) ) )

	.dataa(!\reg7|Out [5]),
	.datab(!\reg5|Out [5]),
	.datac(!\reg6|Out [5]),
	.datad(!\SBA[0]~input_o ),
	.datae(!\reg4|Out [5]),
	.dataf(!\SBA[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux2~2 .extended_lut = "off";
defparam \demuxA|Mux2~2 .lut_mask = 64'h0033FF330F550F55;
defparam \demuxA|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N14
dffeas \reg9|Out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg9|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg9|Out[5] .is_wysiwyg = "true";
defparam \reg9|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N41
dffeas \reg8|Out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg8|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \reg8|Out[5] .is_wysiwyg = "true";
defparam \reg8|Out[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \In[5]~input (
	.i(In[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\In[5]~input_o ));
// synopsys translate_off
defparam \In[5]~input .bus_hold = "false";
defparam \In[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y2_N41
dffeas \regPIN|Out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\In[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPIN|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regPIN|Out[5] .is_wysiwyg = "true";
defparam \regPIN|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X52_Y2_N8
dffeas \regPOUT|Out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPOUT|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regPOUT|Out[5] .is_wysiwyg = "true";
defparam \regPOUT|Out[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N0
cyclonev_lcell_comb \demuxA|Mux2~0 (
// Equation(s):
// \demuxA|Mux2~0_combout  = ( \SBA[0]~input_o  & ( \SBA[1]~input_o  & ( \regPOUT|Out [5] ) ) ) # ( !\SBA[0]~input_o  & ( \SBA[1]~input_o  & ( \regPIN|Out [5] ) ) ) # ( \SBA[0]~input_o  & ( !\SBA[1]~input_o  & ( \reg9|Out [5] ) ) ) # ( !\SBA[0]~input_o  & ( 
// !\SBA[1]~input_o  & ( \reg8|Out [5] ) ) )

	.dataa(!\reg9|Out [5]),
	.datab(!\reg8|Out [5]),
	.datac(!\regPIN|Out [5]),
	.datad(!\regPOUT|Out [5]),
	.datae(!\SBA[0]~input_o ),
	.dataf(!\SBA[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux2~0 .extended_lut = "off";
defparam \demuxA|Mux2~0 .lut_mask = 64'h333355550F0F00FF;
defparam \demuxA|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N35
cyclonev_io_ibuf \Xh[5]~input (
	.i(Xh[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Xh[5]~input_o ));
// synopsys translate_off
defparam \Xh[5]~input .bus_hold = "false";
defparam \Xh[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y2_N35
dffeas \regXh|Out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Xh[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regXh|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regXh|Out[5] .is_wysiwyg = "true";
defparam \regXh|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N14
dffeas \regTimer|Out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [13]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regTimer|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regTimer|Out[5] .is_wysiwyg = "true";
defparam \regTimer|Out[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N50
dffeas \regRcTimer|Out[5] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regRcTimer|Out [5]),
	.prn(vcc));
// synopsys translate_off
defparam \regRcTimer|Out[5] .is_wysiwyg = "true";
defparam \regRcTimer|Out[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N18
cyclonev_lcell_comb \demuxA|Mux2~1 (
// Equation(s):
// \demuxA|Mux2~1_combout  = ( \SBA[1]~input_o  & ( \SBA[0]~input_o  & ( (\regXh|Out [5] & !\SBA[2]~input_o ) ) ) ) # ( !\SBA[1]~input_o  & ( \SBA[0]~input_o  & ( \regTimer|Out [5] ) ) ) # ( \SBA[1]~input_o  & ( !\SBA[0]~input_o  & ( \regXh|Out [5] ) ) ) # ( 
// !\SBA[1]~input_o  & ( !\SBA[0]~input_o  & ( \regRcTimer|Out [5] ) ) )

	.dataa(!\regXh|Out [5]),
	.datab(!\regTimer|Out [5]),
	.datac(!\regRcTimer|Out [5]),
	.datad(!\SBA[2]~input_o ),
	.datae(!\SBA[1]~input_o ),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux2~1 .extended_lut = "off";
defparam \demuxA|Mux2~1 .lut_mask = 64'h0F0F555533335500;
defparam \demuxA|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N33
cyclonev_lcell_comb \demuxA|Mux2~4 (
// Equation(s):
// \demuxA|Mux2~4_combout  = ( \SBA[3]~input_o  & ( \demuxA|Mux2~1_combout  & ( (\demuxA|Mux2~0_combout ) # (\SBA[2]~input_o ) ) ) ) # ( !\SBA[3]~input_o  & ( \demuxA|Mux2~1_combout  & ( (!\SBA[2]~input_o  & (\demuxA|Mux2~3_combout )) # (\SBA[2]~input_o  & 
// ((\demuxA|Mux2~2_combout ))) ) ) ) # ( \SBA[3]~input_o  & ( !\demuxA|Mux2~1_combout  & ( (!\SBA[2]~input_o  & \demuxA|Mux2~0_combout ) ) ) ) # ( !\SBA[3]~input_o  & ( !\demuxA|Mux2~1_combout  & ( (!\SBA[2]~input_o  & (\demuxA|Mux2~3_combout )) # 
// (\SBA[2]~input_o  & ((\demuxA|Mux2~2_combout ))) ) ) )

	.dataa(!\demuxA|Mux2~3_combout ),
	.datab(!\SBA[2]~input_o ),
	.datac(!\demuxA|Mux2~2_combout ),
	.datad(!\demuxA|Mux2~0_combout ),
	.datae(!\SBA[3]~input_o ),
	.dataf(!\demuxA|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux2~4 .extended_lut = "off";
defparam \demuxA|Mux2~4 .lut_mask = 64'h474700CC474733FF;
defparam \demuxA|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N18
cyclonev_io_ibuf \Xh[6]~input (
	.i(Xh[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Xh[6]~input_o ));
// synopsys translate_off
defparam \Xh[6]~input .bus_hold = "false";
defparam \Xh[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y2_N50
dffeas \regXh|Out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Xh[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regXh|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regXh|Out[6] .is_wysiwyg = "true";
defparam \regXh|Out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N1
cyclonev_io_ibuf \Di[6]~input (
	.i(Di[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Di[6]~input_o ));
// synopsys translate_off
defparam \Di[6]~input .bus_hold = "false";
defparam \Di[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N12
cyclonev_lcell_comb \regRcTimer|Out[6]~feeder (
// Equation(s):
// \regRcTimer|Out[6]~feeder_combout  = ( \Di[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regRcTimer|Out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regRcTimer|Out[6]~feeder .extended_lut = "off";
defparam \regRcTimer|Out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regRcTimer|Out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X62_Y2_N14
dffeas \regRcTimer|Out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regRcTimer|Out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regRcTimer|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regRcTimer|Out[6] .is_wysiwyg = "true";
defparam \regRcTimer|Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y2_N50
dffeas \regTimer|Out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [13]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regTimer|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regTimer|Out[6] .is_wysiwyg = "true";
defparam \regTimer|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N48
cyclonev_lcell_comb \demuxA|Mux1~1 (
// Equation(s):
// \demuxA|Mux1~1_combout  = ( \regTimer|Out [6] & ( \SBA[1]~input_o  & ( (\regXh|Out [6] & ((!\SBA[0]~input_o ) # (!\SBA[2]~input_o ))) ) ) ) # ( !\regTimer|Out [6] & ( \SBA[1]~input_o  & ( (\regXh|Out [6] & ((!\SBA[0]~input_o ) # (!\SBA[2]~input_o ))) ) ) 
// ) # ( \regTimer|Out [6] & ( !\SBA[1]~input_o  & ( (\regRcTimer|Out [6]) # (\SBA[0]~input_o ) ) ) ) # ( !\regTimer|Out [6] & ( !\SBA[1]~input_o  & ( (!\SBA[0]~input_o  & \regRcTimer|Out [6]) ) ) )

	.dataa(!\SBA[0]~input_o ),
	.datab(!\SBA[2]~input_o ),
	.datac(!\regXh|Out [6]),
	.datad(!\regRcTimer|Out [6]),
	.datae(!\regTimer|Out [6]),
	.dataf(!\SBA[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux1~1 .extended_lut = "off";
defparam \demuxA|Mux1~1 .lut_mask = 64'h00AA55FF0E0E0E0E;
defparam \demuxA|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y2_N19
dffeas \reg7|Out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg7|Out[6] .is_wysiwyg = "true";
defparam \reg7|Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N2
dffeas \reg4|Out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4|Out[6] .is_wysiwyg = "true";
defparam \reg4|Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N2
dffeas \reg5|Out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg5|Out[6] .is_wysiwyg = "true";
defparam \reg5|Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N47
dffeas \reg6|Out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg6|Out[6] .is_wysiwyg = "true";
defparam \reg6|Out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N6
cyclonev_lcell_comb \demuxA|Mux1~2 (
// Equation(s):
// \demuxA|Mux1~2_combout  = ( \reg5|Out [6] & ( \reg6|Out [6] & ( (!\SBA[1]~input_o  & (((\SBA[0]~input_o ) # (\reg4|Out [6])))) # (\SBA[1]~input_o  & (((!\SBA[0]~input_o )) # (\reg7|Out [6]))) ) ) ) # ( !\reg5|Out [6] & ( \reg6|Out [6] & ( 
// (!\SBA[1]~input_o  & (((\reg4|Out [6] & !\SBA[0]~input_o )))) # (\SBA[1]~input_o  & (((!\SBA[0]~input_o )) # (\reg7|Out [6]))) ) ) ) # ( \reg5|Out [6] & ( !\reg6|Out [6] & ( (!\SBA[1]~input_o  & (((\SBA[0]~input_o ) # (\reg4|Out [6])))) # (\SBA[1]~input_o 
//  & (\reg7|Out [6] & ((\SBA[0]~input_o )))) ) ) ) # ( !\reg5|Out [6] & ( !\reg6|Out [6] & ( (!\SBA[1]~input_o  & (((\reg4|Out [6] & !\SBA[0]~input_o )))) # (\SBA[1]~input_o  & (\reg7|Out [6] & ((\SBA[0]~input_o )))) ) ) )

	.dataa(!\reg7|Out [6]),
	.datab(!\reg4|Out [6]),
	.datac(!\SBA[1]~input_o ),
	.datad(!\SBA[0]~input_o ),
	.datae(!\reg5|Out [6]),
	.dataf(!\reg6|Out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux1~2 .extended_lut = "off";
defparam \demuxA|Mux1~2 .lut_mask = 64'h300530F53F053FF5;
defparam \demuxA|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y2_N24
cyclonev_lcell_comb \reg1|Out[6]~feeder (
// Equation(s):
// \reg1|Out[6]~feeder_combout  = ( \Di[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg1|Out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg1|Out[6]~feeder .extended_lut = "off";
defparam \reg1|Out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg1|Out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N26
dffeas \reg1|Out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg1|Out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Out[6] .is_wysiwyg = "true";
defparam \reg1|Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N19
dffeas \reg3|Out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Out[6] .is_wysiwyg = "true";
defparam \reg3|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N6
cyclonev_lcell_comb \reg0|Out[6]~feeder (
// Equation(s):
// \reg0|Out[6]~feeder_combout  = ( \Di[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Out[6]~feeder .extended_lut = "off";
defparam \reg0|Out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg0|Out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X53_Y2_N8
dffeas \reg0|Out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg0|Out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Out[6] .is_wysiwyg = "true";
defparam \reg0|Out[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N37
dffeas \reg2|Out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Out[6] .is_wysiwyg = "true";
defparam \reg2|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N36
cyclonev_lcell_comb \demuxA|Mux1~3 (
// Equation(s):
// \demuxA|Mux1~3_combout  = ( \reg2|Out [6] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg1|Out [6])) # (\SBA[1]~input_o  & ((\reg3|Out [6]))) ) ) ) # ( !\reg2|Out [6] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg1|Out [6])) # (\SBA[1]~input_o  & 
// ((\reg3|Out [6]))) ) ) ) # ( \reg2|Out [6] & ( !\SBA[0]~input_o  & ( (\SBA[1]~input_o ) # (\reg0|Out [6]) ) ) ) # ( !\reg2|Out [6] & ( !\SBA[0]~input_o  & ( (\reg0|Out [6] & !\SBA[1]~input_o ) ) ) )

	.dataa(!\reg1|Out [6]),
	.datab(!\reg3|Out [6]),
	.datac(!\reg0|Out [6]),
	.datad(!\SBA[1]~input_o ),
	.datae(!\reg2|Out [6]),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux1~3 .extended_lut = "off";
defparam \demuxA|Mux1~3 .lut_mask = 64'h0F000FFF55335533;
defparam \demuxA|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N33
cyclonev_lcell_comb \regPOUT|Out[6]~feeder (
// Equation(s):
// \regPOUT|Out[6]~feeder_combout  = ( \Di[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regPOUT|Out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regPOUT|Out[6]~feeder .extended_lut = "off";
defparam \regPOUT|Out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regPOUT|Out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N35
dffeas \regPOUT|Out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regPOUT|Out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPOUT|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regPOUT|Out[6] .is_wysiwyg = "true";
defparam \regPOUT|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N57
cyclonev_lcell_comb \reg9|Out[6]~feeder (
// Equation(s):
// \reg9|Out[6]~feeder_combout  = ( \Di[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg9|Out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg9|Out[6]~feeder .extended_lut = "off";
defparam \reg9|Out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg9|Out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N59
dffeas \reg9|Out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg9|Out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg9|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg9|Out[6] .is_wysiwyg = "true";
defparam \reg9|Out[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y0_N35
cyclonev_io_ibuf \In[6]~input (
	.i(In[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\In[6]~input_o ));
// synopsys translate_off
defparam \In[6]~input .bus_hold = "false";
defparam \In[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X52_Y2_N25
dffeas \regPIN|Out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\In[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPIN|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \regPIN|Out[6] .is_wysiwyg = "true";
defparam \regPIN|Out[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N48
cyclonev_lcell_comb \reg8|Out[6]~feeder (
// Equation(s):
// \reg8|Out[6]~feeder_combout  = ( \Di[6]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[6]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg8|Out[6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg8|Out[6]~feeder .extended_lut = "off";
defparam \reg8|Out[6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg8|Out[6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N50
dffeas \reg8|Out[6] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg8|Out[6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg8|Out [6]),
	.prn(vcc));
// synopsys translate_off
defparam \reg8|Out[6] .is_wysiwyg = "true";
defparam \reg8|Out[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N24
cyclonev_lcell_comb \demuxA|Mux1~0 (
// Equation(s):
// \demuxA|Mux1~0_combout  = ( \regPIN|Out [6] & ( \reg8|Out [6] & ( (!\SBA[0]~input_o ) # ((!\SBA[1]~input_o  & ((\reg9|Out [6]))) # (\SBA[1]~input_o  & (\regPOUT|Out [6]))) ) ) ) # ( !\regPIN|Out [6] & ( \reg8|Out [6] & ( (!\SBA[0]~input_o  & 
// (((!\SBA[1]~input_o )))) # (\SBA[0]~input_o  & ((!\SBA[1]~input_o  & ((\reg9|Out [6]))) # (\SBA[1]~input_o  & (\regPOUT|Out [6])))) ) ) ) # ( \regPIN|Out [6] & ( !\reg8|Out [6] & ( (!\SBA[0]~input_o  & (((\SBA[1]~input_o )))) # (\SBA[0]~input_o  & 
// ((!\SBA[1]~input_o  & ((\reg9|Out [6]))) # (\SBA[1]~input_o  & (\regPOUT|Out [6])))) ) ) ) # ( !\regPIN|Out [6] & ( !\reg8|Out [6] & ( (\SBA[0]~input_o  & ((!\SBA[1]~input_o  & ((\reg9|Out [6]))) # (\SBA[1]~input_o  & (\regPOUT|Out [6])))) ) ) )

	.dataa(!\regPOUT|Out [6]),
	.datab(!\reg9|Out [6]),
	.datac(!\SBA[0]~input_o ),
	.datad(!\SBA[1]~input_o ),
	.datae(!\regPIN|Out [6]),
	.dataf(!\reg8|Out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux1~0 .extended_lut = "off";
defparam \demuxA|Mux1~0 .lut_mask = 64'h030503F5F305F3F5;
defparam \demuxA|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N24
cyclonev_lcell_comb \demuxA|Mux1~4 (
// Equation(s):
// \demuxA|Mux1~4_combout  = ( \SBA[2]~input_o  & ( \SBA[3]~input_o  & ( \demuxA|Mux1~1_combout  ) ) ) # ( !\SBA[2]~input_o  & ( \SBA[3]~input_o  & ( \demuxA|Mux1~0_combout  ) ) ) # ( \SBA[2]~input_o  & ( !\SBA[3]~input_o  & ( \demuxA|Mux1~2_combout  ) ) ) # 
// ( !\SBA[2]~input_o  & ( !\SBA[3]~input_o  & ( \demuxA|Mux1~3_combout  ) ) )

	.dataa(!\demuxA|Mux1~1_combout ),
	.datab(!\demuxA|Mux1~2_combout ),
	.datac(!\demuxA|Mux1~3_combout ),
	.datad(!\demuxA|Mux1~0_combout ),
	.datae(!\SBA[2]~input_o ),
	.dataf(!\SBA[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux1~4 .extended_lut = "off";
defparam \demuxA|Mux1~4 .lut_mask = 64'h0F0F333300FF5555;
defparam \demuxA|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \Di[7]~input (
	.i(Di[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Di[7]~input_o ));
// synopsys translate_off
defparam \Di[7]~input .bus_hold = "false";
defparam \Di[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y2_N23
dffeas \regTimer|Out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [13]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regTimer|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regTimer|Out[7] .is_wysiwyg = "true";
defparam \regTimer|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y2_N25
dffeas \regRcTimer|Out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [12]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regRcTimer|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regRcTimer|Out[7] .is_wysiwyg = "true";
defparam \regRcTimer|Out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \Xh[7]~input (
	.i(Xh[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Xh[7]~input_o ));
// synopsys translate_off
defparam \Xh[7]~input .bus_hold = "false";
defparam \Xh[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X63_Y2_N51
cyclonev_lcell_comb \regXh|Out[7]~feeder (
// Equation(s):
// \regXh|Out[7]~feeder_combout  = ( \Xh[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Xh[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regXh|Out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regXh|Out[7]~feeder .extended_lut = "off";
defparam \regXh|Out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regXh|Out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X63_Y2_N53
dffeas \regXh|Out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regXh|Out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [14]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regXh|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regXh|Out[7] .is_wysiwyg = "true";
defparam \regXh|Out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X65_Y2_N21
cyclonev_lcell_comb \demuxA|Mux0~1 (
// Equation(s):
// \demuxA|Mux0~1_combout  = ( \regRcTimer|Out [7] & ( \regXh|Out [7] & ( (!\SBA[0]~input_o ) # ((!\SBA[1]~input_o  & (\regTimer|Out [7])) # (\SBA[1]~input_o  & ((!\SBA[2]~input_o )))) ) ) ) # ( !\regRcTimer|Out [7] & ( \regXh|Out [7] & ( (!\SBA[0]~input_o  
// & (((\SBA[1]~input_o )))) # (\SBA[0]~input_o  & ((!\SBA[1]~input_o  & (\regTimer|Out [7])) # (\SBA[1]~input_o  & ((!\SBA[2]~input_o ))))) ) ) ) # ( \regRcTimer|Out [7] & ( !\regXh|Out [7] & ( (!\SBA[1]~input_o  & ((!\SBA[0]~input_o ) # (\regTimer|Out 
// [7]))) ) ) ) # ( !\regRcTimer|Out [7] & ( !\regXh|Out [7] & ( (\regTimer|Out [7] & (\SBA[0]~input_o  & !\SBA[1]~input_o )) ) ) )

	.dataa(!\regTimer|Out [7]),
	.datab(!\SBA[0]~input_o ),
	.datac(!\SBA[2]~input_o ),
	.datad(!\SBA[1]~input_o ),
	.datae(!\regRcTimer|Out [7]),
	.dataf(!\regXh|Out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux0~1 .extended_lut = "off";
defparam \demuxA|Mux0~1 .lut_mask = 64'h1100DD0011FCDDFC;
defparam \demuxA|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X60_Y2_N32
dffeas \reg1|Out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [1]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg1|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg1|Out[7] .is_wysiwyg = "true";
defparam \reg1|Out[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N54
cyclonev_lcell_comb \reg0|Out[7]~feeder (
// Equation(s):
// \reg0|Out[7]~feeder_combout  = ( \Di[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg0|Out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg0|Out[7]~feeder .extended_lut = "off";
defparam \reg0|Out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg0|Out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X52_Y2_N56
dffeas \reg0|Out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\reg0|Out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [0]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg0|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg0|Out[7] .is_wysiwyg = "true";
defparam \reg0|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X53_Y2_N43
dffeas \reg3|Out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [3]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg3|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg3|Out[7] .is_wysiwyg = "true";
defparam \reg3|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y2_N14
dffeas \reg2|Out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [2]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg2|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg2|Out[7] .is_wysiwyg = "true";
defparam \reg2|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y2_N12
cyclonev_lcell_comb \demuxA|Mux0~3 (
// Equation(s):
// \demuxA|Mux0~3_combout  = ( \reg2|Out [7] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg1|Out [7])) # (\SBA[1]~input_o  & ((\reg3|Out [7]))) ) ) ) # ( !\reg2|Out [7] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg1|Out [7])) # (\SBA[1]~input_o  & 
// ((\reg3|Out [7]))) ) ) ) # ( \reg2|Out [7] & ( !\SBA[0]~input_o  & ( (\reg0|Out [7]) # (\SBA[1]~input_o ) ) ) ) # ( !\reg2|Out [7] & ( !\SBA[0]~input_o  & ( (!\SBA[1]~input_o  & \reg0|Out [7]) ) ) )

	.dataa(!\reg1|Out [7]),
	.datab(!\SBA[1]~input_o ),
	.datac(!\reg0|Out [7]),
	.datad(!\reg3|Out [7]),
	.datae(!\reg2|Out [7]),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux0~3 .extended_lut = "off";
defparam \demuxA|Mux0~3 .lut_mask = 64'h0C0C3F3F44774477;
defparam \demuxA|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X51_Y2_N17
dffeas \reg9|Out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [9]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg9|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg9|Out[7] .is_wysiwyg = "true";
defparam \reg9|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X51_Y2_N53
dffeas \reg8|Out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [8]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg8|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg8|Out[7] .is_wysiwyg = "true";
defparam \reg8|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N9
cyclonev_lcell_comb \regPOUT|Out[7]~feeder (
// Equation(s):
// \regPOUT|Out[7]~feeder_combout  = ( \Di[7]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\Di[7]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\regPOUT|Out[7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \regPOUT|Out[7]~feeder .extended_lut = "off";
defparam \regPOUT|Out[7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \regPOUT|Out[7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X50_Y2_N11
dffeas \regPOUT|Out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(\regPOUT|Out[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\selReg|sRegister [11]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPOUT|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regPOUT|Out[7] .is_wysiwyg = "true";
defparam \regPOUT|Out[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N18
cyclonev_io_ibuf \In[7]~input (
	.i(In[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\In[7]~input_o ));
// synopsys translate_off
defparam \In[7]~input .bus_hold = "false";
defparam \In[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X50_Y2_N19
dffeas \regPIN|Out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\In[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [10]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\regPIN|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \regPIN|Out[7] .is_wysiwyg = "true";
defparam \regPIN|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N18
cyclonev_lcell_comb \demuxA|Mux0~0 (
// Equation(s):
// \demuxA|Mux0~0_combout  = ( \regPIN|Out [7] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg9|Out [7])) # (\SBA[1]~input_o  & ((\regPOUT|Out [7]))) ) ) ) # ( !\regPIN|Out [7] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg9|Out [7])) # 
// (\SBA[1]~input_o  & ((\regPOUT|Out [7]))) ) ) ) # ( \regPIN|Out [7] & ( !\SBA[0]~input_o  & ( (\reg8|Out [7]) # (\SBA[1]~input_o ) ) ) ) # ( !\regPIN|Out [7] & ( !\SBA[0]~input_o  & ( (!\SBA[1]~input_o  & \reg8|Out [7]) ) ) )

	.dataa(!\reg9|Out [7]),
	.datab(!\SBA[1]~input_o ),
	.datac(!\reg8|Out [7]),
	.datad(!\regPOUT|Out [7]),
	.datae(!\regPIN|Out [7]),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux0~0 .extended_lut = "off";
defparam \demuxA|Mux0~0 .lut_mask = 64'h0C0C3F3F44774477;
defparam \demuxA|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y2_N5
dffeas \reg5|Out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [5]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg5|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg5|Out[7] .is_wysiwyg = "true";
defparam \reg5|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y2_N14
dffeas \reg7|Out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [7]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg7|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg7|Out[7] .is_wysiwyg = "true";
defparam \reg7|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y2_N5
dffeas \reg4|Out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [4]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg4|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg4|Out[7] .is_wysiwyg = "true";
defparam \reg4|Out[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y2_N13
dffeas \reg6|Out[7] (
	.clk(\clk~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\Di[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\selReg|sRegister [6]),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg6|Out [7]),
	.prn(vcc));
// synopsys translate_off
defparam \reg6|Out[7] .is_wysiwyg = "true";
defparam \reg6|Out[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y2_N12
cyclonev_lcell_comb \demuxA|Mux0~2 (
// Equation(s):
// \demuxA|Mux0~2_combout  = ( \reg6|Out [7] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg5|Out [7])) # (\SBA[1]~input_o  & ((\reg7|Out [7]))) ) ) ) # ( !\reg6|Out [7] & ( \SBA[0]~input_o  & ( (!\SBA[1]~input_o  & (\reg5|Out [7])) # (\SBA[1]~input_o  & 
// ((\reg7|Out [7]))) ) ) ) # ( \reg6|Out [7] & ( !\SBA[0]~input_o  & ( (\SBA[1]~input_o ) # (\reg4|Out [7]) ) ) ) # ( !\reg6|Out [7] & ( !\SBA[0]~input_o  & ( (\reg4|Out [7] & !\SBA[1]~input_o ) ) ) )

	.dataa(!\reg5|Out [7]),
	.datab(!\reg7|Out [7]),
	.datac(!\reg4|Out [7]),
	.datad(!\SBA[1]~input_o ),
	.datae(!\reg6|Out [7]),
	.dataf(!\SBA[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux0~2 .extended_lut = "off";
defparam \demuxA|Mux0~2 .lut_mask = 64'h0F000FFF55335533;
defparam \demuxA|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X57_Y2_N27
cyclonev_lcell_comb \demuxA|Mux0~4 (
// Equation(s):
// \demuxA|Mux0~4_combout  = ( \demuxA|Mux0~0_combout  & ( \demuxA|Mux0~2_combout  & ( (!\SBA[3]~input_o  & (((\SBA[2]~input_o ) # (\demuxA|Mux0~3_combout )))) # (\SBA[3]~input_o  & (((!\SBA[2]~input_o )) # (\demuxA|Mux0~1_combout ))) ) ) ) # ( 
// !\demuxA|Mux0~0_combout  & ( \demuxA|Mux0~2_combout  & ( (!\SBA[3]~input_o  & (((\SBA[2]~input_o ) # (\demuxA|Mux0~3_combout )))) # (\SBA[3]~input_o  & (\demuxA|Mux0~1_combout  & ((\SBA[2]~input_o )))) ) ) ) # ( \demuxA|Mux0~0_combout  & ( 
// !\demuxA|Mux0~2_combout  & ( (!\SBA[3]~input_o  & (((\demuxA|Mux0~3_combout  & !\SBA[2]~input_o )))) # (\SBA[3]~input_o  & (((!\SBA[2]~input_o )) # (\demuxA|Mux0~1_combout ))) ) ) ) # ( !\demuxA|Mux0~0_combout  & ( !\demuxA|Mux0~2_combout  & ( 
// (!\SBA[3]~input_o  & (((\demuxA|Mux0~3_combout  & !\SBA[2]~input_o )))) # (\SBA[3]~input_o  & (\demuxA|Mux0~1_combout  & ((\SBA[2]~input_o )))) ) ) )

	.dataa(!\demuxA|Mux0~1_combout ),
	.datab(!\SBA[3]~input_o ),
	.datac(!\demuxA|Mux0~3_combout ),
	.datad(!\SBA[2]~input_o ),
	.datae(!\demuxA|Mux0~0_combout ),
	.dataf(!\demuxA|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxA|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxA|Mux0~4 .extended_lut = "off";
defparam \demuxA|Mux0~4 .lut_mask = 64'h0C113F110CDD3FDD;
defparam \demuxA|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \SBB[3]~input (
	.i(SBB[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SBB[3]~input_o ));
// synopsys translate_off
defparam \SBB[3]~input .bus_hold = "false";
defparam \SBB[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \SBB[2]~input (
	.i(SBB[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SBB[2]~input_o ));
// synopsys translate_off
defparam \SBB[2]~input .bus_hold = "false";
defparam \SBB[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \SBB[1]~input (
	.i(SBB[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SBB[1]~input_o ));
// synopsys translate_off
defparam \SBB[1]~input .bus_hold = "false";
defparam \SBB[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N41
cyclonev_io_ibuf \SBB[0]~input (
	.i(SBB[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SBB[0]~input_o ));
// synopsys translate_off
defparam \SBB[0]~input .bus_hold = "false";
defparam \SBB[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N33
cyclonev_lcell_comb \demuxB|Mux7~0 (
// Equation(s):
// \demuxB|Mux7~0_combout  = ( \SBB[1]~input_o  & ( \SBB[0]~input_o  & ( \regPOUT|Out [0] ) ) ) # ( !\SBB[1]~input_o  & ( \SBB[0]~input_o  & ( \reg9|Out [0] ) ) ) # ( \SBB[1]~input_o  & ( !\SBB[0]~input_o  & ( \regPIN|Out [0] ) ) ) # ( !\SBB[1]~input_o  & ( 
// !\SBB[0]~input_o  & ( \reg8|Out [0] ) ) )

	.dataa(!\reg9|Out [0]),
	.datab(!\regPIN|Out [0]),
	.datac(!\regPOUT|Out [0]),
	.datad(!\reg8|Out [0]),
	.datae(!\SBB[1]~input_o ),
	.dataf(!\SBB[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux7~0 .extended_lut = "off";
defparam \demuxB|Mux7~0 .lut_mask = 64'h00FF333355550F0F;
defparam \demuxB|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N48
cyclonev_lcell_comb \demuxB|Mux7~3 (
// Equation(s):
// \demuxB|Mux7~3_combout  = ( \reg3|Out [0] & ( \SBB[0]~input_o  & ( (\SBB[1]~input_o ) # (\reg1|Out [0]) ) ) ) # ( !\reg3|Out [0] & ( \SBB[0]~input_o  & ( (\reg1|Out [0] & !\SBB[1]~input_o ) ) ) ) # ( \reg3|Out [0] & ( !\SBB[0]~input_o  & ( 
// (!\SBB[1]~input_o  & ((\reg0|Out [0]))) # (\SBB[1]~input_o  & (\reg2|Out [0])) ) ) ) # ( !\reg3|Out [0] & ( !\SBB[0]~input_o  & ( (!\SBB[1]~input_o  & ((\reg0|Out [0]))) # (\SBB[1]~input_o  & (\reg2|Out [0])) ) ) )

	.dataa(!\reg1|Out [0]),
	.datab(!\SBB[1]~input_o ),
	.datac(!\reg2|Out [0]),
	.datad(!\reg0|Out [0]),
	.datae(!\reg3|Out [0]),
	.dataf(!\SBB[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux7~3 .extended_lut = "off";
defparam \demuxB|Mux7~3 .lut_mask = 64'h03CF03CF44447777;
defparam \demuxB|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N36
cyclonev_lcell_comb \demuxB|Mux7~1 (
// Equation(s):
// \demuxB|Mux7~1_combout  = ( \regRcTimer|Out [0] & ( \SBB[2]~input_o  & ( (!\SBB[1]~input_o  & (((!\SBB[0]~input_o )) # (\regTimer|Out [0]))) # (\SBB[1]~input_o  & (((\regXh|Out [0] & !\SBB[0]~input_o )))) ) ) ) # ( !\regRcTimer|Out [0] & ( \SBB[2]~input_o 
//  & ( (!\SBB[1]~input_o  & (\regTimer|Out [0] & ((\SBB[0]~input_o )))) # (\SBB[1]~input_o  & (((\regXh|Out [0] & !\SBB[0]~input_o )))) ) ) ) # ( \regRcTimer|Out [0] & ( !\SBB[2]~input_o  & ( (!\SBB[1]~input_o  & (((!\SBB[0]~input_o )) # (\regTimer|Out 
// [0]))) # (\SBB[1]~input_o  & (((\regXh|Out [0])))) ) ) ) # ( !\regRcTimer|Out [0] & ( !\SBB[2]~input_o  & ( (!\SBB[1]~input_o  & (\regTimer|Out [0] & ((\SBB[0]~input_o )))) # (\SBB[1]~input_o  & (((\regXh|Out [0])))) ) ) )

	.dataa(!\regTimer|Out [0]),
	.datab(!\SBB[1]~input_o ),
	.datac(!\regXh|Out [0]),
	.datad(!\SBB[0]~input_o ),
	.datae(!\regRcTimer|Out [0]),
	.dataf(!\SBB[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux7~1 .extended_lut = "off";
defparam \demuxB|Mux7~1 .lut_mask = 64'h0347CF470344CF44;
defparam \demuxB|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N36
cyclonev_lcell_comb \demuxB|Mux7~2 (
// Equation(s):
// \demuxB|Mux7~2_combout  = ( \reg7|Out [0] & ( \SBB[0]~input_o  & ( (\SBB[1]~input_o ) # (\reg5|Out [0]) ) ) ) # ( !\reg7|Out [0] & ( \SBB[0]~input_o  & ( (\reg5|Out [0] & !\SBB[1]~input_o ) ) ) ) # ( \reg7|Out [0] & ( !\SBB[0]~input_o  & ( 
// (!\SBB[1]~input_o  & ((\reg4|Out [0]))) # (\SBB[1]~input_o  & (\reg6|Out [0])) ) ) ) # ( !\reg7|Out [0] & ( !\SBB[0]~input_o  & ( (!\SBB[1]~input_o  & ((\reg4|Out [0]))) # (\SBB[1]~input_o  & (\reg6|Out [0])) ) ) )

	.dataa(!\reg5|Out [0]),
	.datab(!\SBB[1]~input_o ),
	.datac(!\reg6|Out [0]),
	.datad(!\reg4|Out [0]),
	.datae(!\reg7|Out [0]),
	.dataf(!\SBB[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux7~2 .extended_lut = "off";
defparam \demuxB|Mux7~2 .lut_mask = 64'h03CF03CF44447777;
defparam \demuxB|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N30
cyclonev_lcell_comb \demuxB|Mux7~4 (
// Equation(s):
// \demuxB|Mux7~4_combout  = ( \demuxB|Mux7~1_combout  & ( \demuxB|Mux7~2_combout  & ( ((!\SBB[3]~input_o  & ((\demuxB|Mux7~3_combout ))) # (\SBB[3]~input_o  & (\demuxB|Mux7~0_combout ))) # (\SBB[2]~input_o ) ) ) ) # ( !\demuxB|Mux7~1_combout  & ( 
// \demuxB|Mux7~2_combout  & ( (!\SBB[3]~input_o  & (((\demuxB|Mux7~3_combout )) # (\SBB[2]~input_o ))) # (\SBB[3]~input_o  & (!\SBB[2]~input_o  & (\demuxB|Mux7~0_combout ))) ) ) ) # ( \demuxB|Mux7~1_combout  & ( !\demuxB|Mux7~2_combout  & ( 
// (!\SBB[3]~input_o  & (!\SBB[2]~input_o  & ((\demuxB|Mux7~3_combout )))) # (\SBB[3]~input_o  & (((\demuxB|Mux7~0_combout )) # (\SBB[2]~input_o ))) ) ) ) # ( !\demuxB|Mux7~1_combout  & ( !\demuxB|Mux7~2_combout  & ( (!\SBB[2]~input_o  & ((!\SBB[3]~input_o  
// & ((\demuxB|Mux7~3_combout ))) # (\SBB[3]~input_o  & (\demuxB|Mux7~0_combout )))) ) ) )

	.dataa(!\SBB[3]~input_o ),
	.datab(!\SBB[2]~input_o ),
	.datac(!\demuxB|Mux7~0_combout ),
	.datad(!\demuxB|Mux7~3_combout ),
	.datae(!\demuxB|Mux7~1_combout ),
	.dataf(!\demuxB|Mux7~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux7~4 .extended_lut = "off";
defparam \demuxB|Mux7~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \demuxB|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N0
cyclonev_lcell_comb \demuxB|Mux6~1 (
// Equation(s):
// \demuxB|Mux6~1_combout  = ( \regXh|Out [1] & ( \regTimer|Out [1] & ( (!\SBB[0]~input_o  & (((\SBB[1]~input_o ) # (\regRcTimer|Out [1])))) # (\SBB[0]~input_o  & ((!\SBB[2]~input_o ) # ((!\SBB[1]~input_o )))) ) ) ) # ( !\regXh|Out [1] & ( \regTimer|Out [1] 
// & ( (!\SBB[1]~input_o  & ((\regRcTimer|Out [1]) # (\SBB[0]~input_o ))) ) ) ) # ( \regXh|Out [1] & ( !\regTimer|Out [1] & ( (!\SBB[0]~input_o  & (((\SBB[1]~input_o ) # (\regRcTimer|Out [1])))) # (\SBB[0]~input_o  & (!\SBB[2]~input_o  & ((\SBB[1]~input_o 
// )))) ) ) ) # ( !\regXh|Out [1] & ( !\regTimer|Out [1] & ( (!\SBB[0]~input_o  & (\regRcTimer|Out [1] & !\SBB[1]~input_o )) ) ) )

	.dataa(!\SBB[0]~input_o ),
	.datab(!\SBB[2]~input_o ),
	.datac(!\regRcTimer|Out [1]),
	.datad(!\SBB[1]~input_o ),
	.datae(!\regXh|Out [1]),
	.dataf(!\regTimer|Out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux6~1 .extended_lut = "off";
defparam \demuxB|Mux6~1 .lut_mask = 64'h0A000AEE5F005FEE;
defparam \demuxB|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N12
cyclonev_lcell_comb \demuxB|Mux6~0 (
// Equation(s):
// \demuxB|Mux6~0_combout  = ( \reg9|Out [1] & ( \regPIN|Out [1] & ( (!\SBB[0]~input_o  & (((\SBB[1]~input_o )) # (\reg8|Out [1]))) # (\SBB[0]~input_o  & (((!\SBB[1]~input_o ) # (\regPOUT|Out [1])))) ) ) ) # ( !\reg9|Out [1] & ( \regPIN|Out [1] & ( 
// (!\SBB[0]~input_o  & (((\SBB[1]~input_o )) # (\reg8|Out [1]))) # (\SBB[0]~input_o  & (((\regPOUT|Out [1] & \SBB[1]~input_o )))) ) ) ) # ( \reg9|Out [1] & ( !\regPIN|Out [1] & ( (!\SBB[0]~input_o  & (\reg8|Out [1] & ((!\SBB[1]~input_o )))) # 
// (\SBB[0]~input_o  & (((!\SBB[1]~input_o ) # (\regPOUT|Out [1])))) ) ) ) # ( !\reg9|Out [1] & ( !\regPIN|Out [1] & ( (!\SBB[0]~input_o  & (\reg8|Out [1] & ((!\SBB[1]~input_o )))) # (\SBB[0]~input_o  & (((\regPOUT|Out [1] & \SBB[1]~input_o )))) ) ) )

	.dataa(!\reg8|Out [1]),
	.datab(!\SBB[0]~input_o ),
	.datac(!\regPOUT|Out [1]),
	.datad(!\SBB[1]~input_o ),
	.datae(!\reg9|Out [1]),
	.dataf(!\regPIN|Out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux6~0 .extended_lut = "off";
defparam \demuxB|Mux6~0 .lut_mask = 64'h4403770344CF77CF;
defparam \demuxB|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N30
cyclonev_lcell_comb \demuxB|Mux6~3 (
// Equation(s):
// \demuxB|Mux6~3_combout  = ( \reg3|Out [1] & ( \SBB[1]~input_o  & ( (\SBB[0]~input_o ) # (\reg2|Out [1]) ) ) ) # ( !\reg3|Out [1] & ( \SBB[1]~input_o  & ( (\reg2|Out [1] & !\SBB[0]~input_o ) ) ) ) # ( \reg3|Out [1] & ( !\SBB[1]~input_o  & ( 
// (!\SBB[0]~input_o  & ((\reg0|Out [1]))) # (\SBB[0]~input_o  & (\reg1|Out [1])) ) ) ) # ( !\reg3|Out [1] & ( !\SBB[1]~input_o  & ( (!\SBB[0]~input_o  & ((\reg0|Out [1]))) # (\SBB[0]~input_o  & (\reg1|Out [1])) ) ) )

	.dataa(!\reg1|Out [1]),
	.datab(!\reg2|Out [1]),
	.datac(!\SBB[0]~input_o ),
	.datad(!\reg0|Out [1]),
	.datae(!\reg3|Out [1]),
	.dataf(!\SBB[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux6~3 .extended_lut = "off";
defparam \demuxB|Mux6~3 .lut_mask = 64'h05F505F530303F3F;
defparam \demuxB|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N30
cyclonev_lcell_comb \demuxB|Mux6~2 (
// Equation(s):
// \demuxB|Mux6~2_combout  = ( \reg7|Out [1] & ( \reg6|Out [1] & ( ((!\SBB[0]~input_o  & (\reg4|Out [1])) # (\SBB[0]~input_o  & ((\reg5|Out [1])))) # (\SBB[1]~input_o ) ) ) ) # ( !\reg7|Out [1] & ( \reg6|Out [1] & ( (!\SBB[0]~input_o  & (((\SBB[1]~input_o )) 
// # (\reg4|Out [1]))) # (\SBB[0]~input_o  & (((\reg5|Out [1] & !\SBB[1]~input_o )))) ) ) ) # ( \reg7|Out [1] & ( !\reg6|Out [1] & ( (!\SBB[0]~input_o  & (\reg4|Out [1] & ((!\SBB[1]~input_o )))) # (\SBB[0]~input_o  & (((\SBB[1]~input_o ) # (\reg5|Out [1])))) 
// ) ) ) # ( !\reg7|Out [1] & ( !\reg6|Out [1] & ( (!\SBB[1]~input_o  & ((!\SBB[0]~input_o  & (\reg4|Out [1])) # (\SBB[0]~input_o  & ((\reg5|Out [1]))))) ) ) )

	.dataa(!\SBB[0]~input_o ),
	.datab(!\reg4|Out [1]),
	.datac(!\reg5|Out [1]),
	.datad(!\SBB[1]~input_o ),
	.datae(!\reg7|Out [1]),
	.dataf(!\reg6|Out [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux6~2 .extended_lut = "off";
defparam \demuxB|Mux6~2 .lut_mask = 64'h2700275527AA27FF;
defparam \demuxB|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N12
cyclonev_lcell_comb \demuxB|Mux6~4 (
// Equation(s):
// \demuxB|Mux6~4_combout  = ( \demuxB|Mux6~2_combout  & ( \SBB[2]~input_o  & ( (!\SBB[3]~input_o ) # (\demuxB|Mux6~1_combout ) ) ) ) # ( !\demuxB|Mux6~2_combout  & ( \SBB[2]~input_o  & ( (\demuxB|Mux6~1_combout  & \SBB[3]~input_o ) ) ) ) # ( 
// \demuxB|Mux6~2_combout  & ( !\SBB[2]~input_o  & ( (!\SBB[3]~input_o  & ((\demuxB|Mux6~3_combout ))) # (\SBB[3]~input_o  & (\demuxB|Mux6~0_combout )) ) ) ) # ( !\demuxB|Mux6~2_combout  & ( !\SBB[2]~input_o  & ( (!\SBB[3]~input_o  & ((\demuxB|Mux6~3_combout 
// ))) # (\SBB[3]~input_o  & (\demuxB|Mux6~0_combout )) ) ) )

	.dataa(!\demuxB|Mux6~1_combout ),
	.datab(!\demuxB|Mux6~0_combout ),
	.datac(!\SBB[3]~input_o ),
	.datad(!\demuxB|Mux6~3_combout ),
	.datae(!\demuxB|Mux6~2_combout ),
	.dataf(!\SBB[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux6~4 .extended_lut = "off";
defparam \demuxB|Mux6~4 .lut_mask = 64'h03F303F30505F5F5;
defparam \demuxB|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N54
cyclonev_lcell_comb \demuxB|Mux5~3 (
// Equation(s):
// \demuxB|Mux5~3_combout  = ( \reg3|Out [2] & ( \SBB[1]~input_o  & ( (\reg2|Out [2]) # (\SBB[0]~input_o ) ) ) ) # ( !\reg3|Out [2] & ( \SBB[1]~input_o  & ( (!\SBB[0]~input_o  & \reg2|Out [2]) ) ) ) # ( \reg3|Out [2] & ( !\SBB[1]~input_o  & ( 
// (!\SBB[0]~input_o  & ((\reg0|Out [2]))) # (\SBB[0]~input_o  & (\reg1|Out [2])) ) ) ) # ( !\reg3|Out [2] & ( !\SBB[1]~input_o  & ( (!\SBB[0]~input_o  & ((\reg0|Out [2]))) # (\SBB[0]~input_o  & (\reg1|Out [2])) ) ) )

	.dataa(!\SBB[0]~input_o ),
	.datab(!\reg1|Out [2]),
	.datac(!\reg0|Out [2]),
	.datad(!\reg2|Out [2]),
	.datae(!\reg3|Out [2]),
	.dataf(!\SBB[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux5~3 .extended_lut = "off";
defparam \demuxB|Mux5~3 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \demuxB|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N36
cyclonev_lcell_comb \demuxB|Mux5~0 (
// Equation(s):
// \demuxB|Mux5~0_combout  = ( \regPIN|Out [2] & ( \SBB[0]~input_o  & ( (!\SBB[1]~input_o  & (\reg9|Out [2])) # (\SBB[1]~input_o  & ((\regPOUT|Out [2]))) ) ) ) # ( !\regPIN|Out [2] & ( \SBB[0]~input_o  & ( (!\SBB[1]~input_o  & (\reg9|Out [2])) # 
// (\SBB[1]~input_o  & ((\regPOUT|Out [2]))) ) ) ) # ( \regPIN|Out [2] & ( !\SBB[0]~input_o  & ( (\reg8|Out [2]) # (\SBB[1]~input_o ) ) ) ) # ( !\regPIN|Out [2] & ( !\SBB[0]~input_o  & ( (!\SBB[1]~input_o  & \reg8|Out [2]) ) ) )

	.dataa(!\reg9|Out [2]),
	.datab(!\SBB[1]~input_o ),
	.datac(!\reg8|Out [2]),
	.datad(!\regPOUT|Out [2]),
	.datae(!\regPIN|Out [2]),
	.dataf(!\SBB[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux5~0 .extended_lut = "off";
defparam \demuxB|Mux5~0 .lut_mask = 64'h0C0C3F3F44774477;
defparam \demuxB|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N0
cyclonev_lcell_comb \demuxB|Mux5~1 (
// Equation(s):
// \demuxB|Mux5~1_combout  = ( \SBB[1]~input_o  & ( \regTimer|Out [2] & ( (\regXh|Out [2] & ((!\SBB[0]~input_o ) # (!\SBB[2]~input_o ))) ) ) ) # ( !\SBB[1]~input_o  & ( \regTimer|Out [2] & ( (\SBB[0]~input_o ) # (\regRcTimer|Out [2]) ) ) ) # ( 
// \SBB[1]~input_o  & ( !\regTimer|Out [2] & ( (\regXh|Out [2] & ((!\SBB[0]~input_o ) # (!\SBB[2]~input_o ))) ) ) ) # ( !\SBB[1]~input_o  & ( !\regTimer|Out [2] & ( (\regRcTimer|Out [2] & !\SBB[0]~input_o ) ) ) )

	.dataa(!\regRcTimer|Out [2]),
	.datab(!\SBB[0]~input_o ),
	.datac(!\regXh|Out [2]),
	.datad(!\SBB[2]~input_o ),
	.datae(!\SBB[1]~input_o ),
	.dataf(!\regTimer|Out [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux5~1 .extended_lut = "off";
defparam \demuxB|Mux5~1 .lut_mask = 64'h44440F0C77770F0C;
defparam \demuxB|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N24
cyclonev_lcell_comb \demuxB|Mux5~2 (
// Equation(s):
// \demuxB|Mux5~2_combout  = ( \reg7|Out [2] & ( \SBB[0]~input_o  & ( (\SBB[1]~input_o ) # (\reg5|Out [2]) ) ) ) # ( !\reg7|Out [2] & ( \SBB[0]~input_o  & ( (\reg5|Out [2] & !\SBB[1]~input_o ) ) ) ) # ( \reg7|Out [2] & ( !\SBB[0]~input_o  & ( 
// (!\SBB[1]~input_o  & ((\reg4|Out [2]))) # (\SBB[1]~input_o  & (\reg6|Out [2])) ) ) ) # ( !\reg7|Out [2] & ( !\SBB[0]~input_o  & ( (!\SBB[1]~input_o  & ((\reg4|Out [2]))) # (\SBB[1]~input_o  & (\reg6|Out [2])) ) ) )

	.dataa(!\reg5|Out [2]),
	.datab(!\reg6|Out [2]),
	.datac(!\reg4|Out [2]),
	.datad(!\SBB[1]~input_o ),
	.datae(!\reg7|Out [2]),
	.dataf(!\SBB[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux5~2 .extended_lut = "off";
defparam \demuxB|Mux5~2 .lut_mask = 64'h0F330F33550055FF;
defparam \demuxB|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N30
cyclonev_lcell_comb \demuxB|Mux5~4 (
// Equation(s):
// \demuxB|Mux5~4_combout  = ( \SBB[3]~input_o  & ( \demuxB|Mux5~2_combout  & ( (!\SBB[2]~input_o  & (\demuxB|Mux5~0_combout )) # (\SBB[2]~input_o  & ((\demuxB|Mux5~1_combout ))) ) ) ) # ( !\SBB[3]~input_o  & ( \demuxB|Mux5~2_combout  & ( (\SBB[2]~input_o ) 
// # (\demuxB|Mux5~3_combout ) ) ) ) # ( \SBB[3]~input_o  & ( !\demuxB|Mux5~2_combout  & ( (!\SBB[2]~input_o  & (\demuxB|Mux5~0_combout )) # (\SBB[2]~input_o  & ((\demuxB|Mux5~1_combout ))) ) ) ) # ( !\SBB[3]~input_o  & ( !\demuxB|Mux5~2_combout  & ( 
// (\demuxB|Mux5~3_combout  & !\SBB[2]~input_o ) ) ) )

	.dataa(!\demuxB|Mux5~3_combout ),
	.datab(!\demuxB|Mux5~0_combout ),
	.datac(!\demuxB|Mux5~1_combout ),
	.datad(!\SBB[2]~input_o ),
	.datae(!\SBB[3]~input_o ),
	.dataf(!\demuxB|Mux5~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux5~4 .extended_lut = "off";
defparam \demuxB|Mux5~4 .lut_mask = 64'h5500330F55FF330F;
defparam \demuxB|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N36
cyclonev_lcell_comb \demuxB|Mux4~3 (
// Equation(s):
// \demuxB|Mux4~3_combout  = ( \reg3|Out [3] & ( \SBB[1]~input_o  & ( (\reg2|Out [3]) # (\SBB[0]~input_o ) ) ) ) # ( !\reg3|Out [3] & ( \SBB[1]~input_o  & ( (!\SBB[0]~input_o  & \reg2|Out [3]) ) ) ) # ( \reg3|Out [3] & ( !\SBB[1]~input_o  & ( 
// (!\SBB[0]~input_o  & (\reg0|Out [3])) # (\SBB[0]~input_o  & ((\reg1|Out [3]))) ) ) ) # ( !\reg3|Out [3] & ( !\SBB[1]~input_o  & ( (!\SBB[0]~input_o  & (\reg0|Out [3])) # (\SBB[0]~input_o  & ((\reg1|Out [3]))) ) ) )

	.dataa(!\SBB[0]~input_o ),
	.datab(!\reg0|Out [3]),
	.datac(!\reg2|Out [3]),
	.datad(!\reg1|Out [3]),
	.datae(!\reg3|Out [3]),
	.dataf(!\SBB[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux4~3 .extended_lut = "off";
defparam \demuxB|Mux4~3 .lut_mask = 64'h227722770A0A5F5F;
defparam \demuxB|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N57
cyclonev_lcell_comb \demuxB|Mux4~1 (
// Equation(s):
// \demuxB|Mux4~1_combout  = ( \regRcTimer|Out [3] & ( \regXh|Out [3] & ( (!\SBB[0]~input_o ) # ((!\SBB[1]~input_o  & ((\regTimer|Out [3]))) # (\SBB[1]~input_o  & (!\SBB[2]~input_o ))) ) ) ) # ( !\regRcTimer|Out [3] & ( \regXh|Out [3] & ( (!\SBB[1]~input_o  
// & (((\SBB[0]~input_o  & \regTimer|Out [3])))) # (\SBB[1]~input_o  & ((!\SBB[2]~input_o ) # ((!\SBB[0]~input_o )))) ) ) ) # ( \regRcTimer|Out [3] & ( !\regXh|Out [3] & ( (!\SBB[1]~input_o  & ((!\SBB[0]~input_o ) # (\regTimer|Out [3]))) ) ) ) # ( 
// !\regRcTimer|Out [3] & ( !\regXh|Out [3] & ( (!\SBB[1]~input_o  & (\SBB[0]~input_o  & \regTimer|Out [3])) ) ) )

	.dataa(!\SBB[1]~input_o ),
	.datab(!\SBB[2]~input_o ),
	.datac(!\SBB[0]~input_o ),
	.datad(!\regTimer|Out [3]),
	.datae(!\regRcTimer|Out [3]),
	.dataf(!\regXh|Out [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux4~1 .extended_lut = "off";
defparam \demuxB|Mux4~1 .lut_mask = 64'h000AA0AA545EF4FE;
defparam \demuxB|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N45
cyclonev_lcell_comb \demuxB|Mux4~0 (
// Equation(s):
// \demuxB|Mux4~0_combout  = ( \SBB[1]~input_o  & ( \SBB[0]~input_o  & ( \regPOUT|Out [3] ) ) ) # ( !\SBB[1]~input_o  & ( \SBB[0]~input_o  & ( \reg9|Out [3] ) ) ) # ( \SBB[1]~input_o  & ( !\SBB[0]~input_o  & ( \regPIN|Out [3] ) ) ) # ( !\SBB[1]~input_o  & ( 
// !\SBB[0]~input_o  & ( \reg8|Out [3] ) ) )

	.dataa(!\reg9|Out [3]),
	.datab(!\regPOUT|Out [3]),
	.datac(!\regPIN|Out [3]),
	.datad(!\reg8|Out [3]),
	.datae(!\SBB[1]~input_o ),
	.dataf(!\SBB[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux4~0 .extended_lut = "off";
defparam \demuxB|Mux4~0 .lut_mask = 64'h00FF0F0F55553333;
defparam \demuxB|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N42
cyclonev_lcell_comb \demuxB|Mux4~2 (
// Equation(s):
// \demuxB|Mux4~2_combout  = ( \reg7|Out [3] & ( \SBB[0]~input_o  & ( (\reg5|Out [3]) # (\SBB[1]~input_o ) ) ) ) # ( !\reg7|Out [3] & ( \SBB[0]~input_o  & ( (!\SBB[1]~input_o  & \reg5|Out [3]) ) ) ) # ( \reg7|Out [3] & ( !\SBB[0]~input_o  & ( 
// (!\SBB[1]~input_o  & ((\reg4|Out [3]))) # (\SBB[1]~input_o  & (\reg6|Out [3])) ) ) ) # ( !\reg7|Out [3] & ( !\SBB[0]~input_o  & ( (!\SBB[1]~input_o  & ((\reg4|Out [3]))) # (\SBB[1]~input_o  & (\reg6|Out [3])) ) ) )

	.dataa(!\reg6|Out [3]),
	.datab(!\SBB[1]~input_o ),
	.datac(!\reg4|Out [3]),
	.datad(!\reg5|Out [3]),
	.datae(!\reg7|Out [3]),
	.dataf(!\SBB[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux4~2 .extended_lut = "off";
defparam \demuxB|Mux4~2 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \demuxB|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N48
cyclonev_lcell_comb \demuxB|Mux4~4 (
// Equation(s):
// \demuxB|Mux4~4_combout  = ( \SBB[3]~input_o  & ( \demuxB|Mux4~2_combout  & ( (!\SBB[2]~input_o  & ((\demuxB|Mux4~0_combout ))) # (\SBB[2]~input_o  & (\demuxB|Mux4~1_combout )) ) ) ) # ( !\SBB[3]~input_o  & ( \demuxB|Mux4~2_combout  & ( (\SBB[2]~input_o ) 
// # (\demuxB|Mux4~3_combout ) ) ) ) # ( \SBB[3]~input_o  & ( !\demuxB|Mux4~2_combout  & ( (!\SBB[2]~input_o  & ((\demuxB|Mux4~0_combout ))) # (\SBB[2]~input_o  & (\demuxB|Mux4~1_combout )) ) ) ) # ( !\SBB[3]~input_o  & ( !\demuxB|Mux4~2_combout  & ( 
// (\demuxB|Mux4~3_combout  & !\SBB[2]~input_o ) ) ) )

	.dataa(!\demuxB|Mux4~3_combout ),
	.datab(!\SBB[2]~input_o ),
	.datac(!\demuxB|Mux4~1_combout ),
	.datad(!\demuxB|Mux4~0_combout ),
	.datae(!\SBB[3]~input_o ),
	.dataf(!\demuxB|Mux4~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux4~4 .extended_lut = "off";
defparam \demuxB|Mux4~4 .lut_mask = 64'h444403CF777703CF;
defparam \demuxB|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X50_Y2_N57
cyclonev_lcell_comb \demuxB|Mux3~0 (
// Equation(s):
// \demuxB|Mux3~0_combout  = ( \SBB[1]~input_o  & ( \SBB[0]~input_o  & ( \regPOUT|Out [4] ) ) ) # ( !\SBB[1]~input_o  & ( \SBB[0]~input_o  & ( \reg9|Out [4] ) ) ) # ( \SBB[1]~input_o  & ( !\SBB[0]~input_o  & ( \regPIN|Out [4] ) ) ) # ( !\SBB[1]~input_o  & ( 
// !\SBB[0]~input_o  & ( \reg8|Out [4] ) ) )

	.dataa(!\reg9|Out [4]),
	.datab(!\regPIN|Out [4]),
	.datac(!\reg8|Out [4]),
	.datad(!\regPOUT|Out [4]),
	.datae(!\SBB[1]~input_o ),
	.dataf(!\SBB[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux3~0 .extended_lut = "off";
defparam \demuxB|Mux3~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \demuxB|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N12
cyclonev_lcell_comb \demuxB|Mux3~3 (
// Equation(s):
// \demuxB|Mux3~3_combout  = ( \reg3|Out [4] & ( \SBB[1]~input_o  & ( (\reg2|Out [4]) # (\SBB[0]~input_o ) ) ) ) # ( !\reg3|Out [4] & ( \SBB[1]~input_o  & ( (!\SBB[0]~input_o  & \reg2|Out [4]) ) ) ) # ( \reg3|Out [4] & ( !\SBB[1]~input_o  & ( 
// (!\SBB[0]~input_o  & ((\reg0|Out [4]))) # (\SBB[0]~input_o  & (\reg1|Out [4])) ) ) ) # ( !\reg3|Out [4] & ( !\SBB[1]~input_o  & ( (!\SBB[0]~input_o  & ((\reg0|Out [4]))) # (\SBB[0]~input_o  & (\reg1|Out [4])) ) ) )

	.dataa(!\SBB[0]~input_o ),
	.datab(!\reg1|Out [4]),
	.datac(!\reg0|Out [4]),
	.datad(!\reg2|Out [4]),
	.datae(!\reg3|Out [4]),
	.dataf(!\SBB[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux3~3 .extended_lut = "off";
defparam \demuxB|Mux3~3 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \demuxB|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N9
cyclonev_lcell_comb \demuxB|Mux3~1 (
// Equation(s):
// \demuxB|Mux3~1_combout  = ( \SBB[0]~input_o  & ( \regRcTimer|Out [4] & ( (!\SBB[1]~input_o  & (((\regTimer|Out [4])))) # (\SBB[1]~input_o  & (\regXh|Out [4] & (!\SBB[2]~input_o ))) ) ) ) # ( !\SBB[0]~input_o  & ( \regRcTimer|Out [4] & ( (!\SBB[1]~input_o 
// ) # (\regXh|Out [4]) ) ) ) # ( \SBB[0]~input_o  & ( !\regRcTimer|Out [4] & ( (!\SBB[1]~input_o  & (((\regTimer|Out [4])))) # (\SBB[1]~input_o  & (\regXh|Out [4] & (!\SBB[2]~input_o ))) ) ) ) # ( !\SBB[0]~input_o  & ( !\regRcTimer|Out [4] & ( (\regXh|Out 
// [4] & \SBB[1]~input_o ) ) ) )

	.dataa(!\regXh|Out [4]),
	.datab(!\SBB[2]~input_o ),
	.datac(!\regTimer|Out [4]),
	.datad(!\SBB[1]~input_o ),
	.datae(!\SBB[0]~input_o ),
	.dataf(!\regRcTimer|Out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux3~1 .extended_lut = "off";
defparam \demuxB|Mux3~1 .lut_mask = 64'h00550F44FF550F44;
defparam \demuxB|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N48
cyclonev_lcell_comb \demuxB|Mux3~2 (
// Equation(s):
// \demuxB|Mux3~2_combout  = ( \reg7|Out [4] & ( \reg4|Out [4] & ( (!\SBB[0]~input_o  & (((!\SBB[1]~input_o ) # (\reg6|Out [4])))) # (\SBB[0]~input_o  & (((\SBB[1]~input_o )) # (\reg5|Out [4]))) ) ) ) # ( !\reg7|Out [4] & ( \reg4|Out [4] & ( 
// (!\SBB[0]~input_o  & (((!\SBB[1]~input_o ) # (\reg6|Out [4])))) # (\SBB[0]~input_o  & (\reg5|Out [4] & ((!\SBB[1]~input_o )))) ) ) ) # ( \reg7|Out [4] & ( !\reg4|Out [4] & ( (!\SBB[0]~input_o  & (((\reg6|Out [4] & \SBB[1]~input_o )))) # (\SBB[0]~input_o  
// & (((\SBB[1]~input_o )) # (\reg5|Out [4]))) ) ) ) # ( !\reg7|Out [4] & ( !\reg4|Out [4] & ( (!\SBB[0]~input_o  & (((\reg6|Out [4] & \SBB[1]~input_o )))) # (\SBB[0]~input_o  & (\reg5|Out [4] & ((!\SBB[1]~input_o )))) ) ) )

	.dataa(!\reg5|Out [4]),
	.datab(!\reg6|Out [4]),
	.datac(!\SBB[0]~input_o ),
	.datad(!\SBB[1]~input_o ),
	.datae(!\reg7|Out [4]),
	.dataf(!\reg4|Out [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux3~2 .extended_lut = "off";
defparam \demuxB|Mux3~2 .lut_mask = 64'h0530053FF530F53F;
defparam \demuxB|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N42
cyclonev_lcell_comb \demuxB|Mux3~4 (
// Equation(s):
// \demuxB|Mux3~4_combout  = ( \demuxB|Mux3~2_combout  & ( \SBB[2]~input_o  & ( (!\SBB[3]~input_o ) # (\demuxB|Mux3~1_combout ) ) ) ) # ( !\demuxB|Mux3~2_combout  & ( \SBB[2]~input_o  & ( (\SBB[3]~input_o  & \demuxB|Mux3~1_combout ) ) ) ) # ( 
// \demuxB|Mux3~2_combout  & ( !\SBB[2]~input_o  & ( (!\SBB[3]~input_o  & ((\demuxB|Mux3~3_combout ))) # (\SBB[3]~input_o  & (\demuxB|Mux3~0_combout )) ) ) ) # ( !\demuxB|Mux3~2_combout  & ( !\SBB[2]~input_o  & ( (!\SBB[3]~input_o  & ((\demuxB|Mux3~3_combout 
// ))) # (\SBB[3]~input_o  & (\demuxB|Mux3~0_combout )) ) ) )

	.dataa(!\demuxB|Mux3~0_combout ),
	.datab(!\demuxB|Mux3~3_combout ),
	.datac(!\SBB[3]~input_o ),
	.datad(!\demuxB|Mux3~1_combout ),
	.datae(!\demuxB|Mux3~2_combout ),
	.dataf(!\SBB[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux3~4 .extended_lut = "off";
defparam \demuxB|Mux3~4 .lut_mask = 64'h35353535000FF0FF;
defparam \demuxB|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N48
cyclonev_lcell_comb \demuxB|Mux2~1 (
// Equation(s):
// \demuxB|Mux2~1_combout  = ( \regRcTimer|Out [5] & ( \SBB[2]~input_o  & ( (!\SBB[0]~input_o  & ((!\SBB[1]~input_o ) # ((\regXh|Out [5])))) # (\SBB[0]~input_o  & (!\SBB[1]~input_o  & ((\regTimer|Out [5])))) ) ) ) # ( !\regRcTimer|Out [5] & ( \SBB[2]~input_o 
//  & ( (!\SBB[0]~input_o  & (\SBB[1]~input_o  & (\regXh|Out [5]))) # (\SBB[0]~input_o  & (!\SBB[1]~input_o  & ((\regTimer|Out [5])))) ) ) ) # ( \regRcTimer|Out [5] & ( !\SBB[2]~input_o  & ( (!\SBB[1]~input_o  & ((!\SBB[0]~input_o ) # ((\regTimer|Out [5])))) 
// # (\SBB[1]~input_o  & (((\regXh|Out [5])))) ) ) ) # ( !\regRcTimer|Out [5] & ( !\SBB[2]~input_o  & ( (!\SBB[1]~input_o  & (\SBB[0]~input_o  & ((\regTimer|Out [5])))) # (\SBB[1]~input_o  & (((\regXh|Out [5])))) ) ) )

	.dataa(!\SBB[0]~input_o ),
	.datab(!\SBB[1]~input_o ),
	.datac(!\regXh|Out [5]),
	.datad(!\regTimer|Out [5]),
	.datae(!\regRcTimer|Out [5]),
	.dataf(!\SBB[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux2~1 .extended_lut = "off";
defparam \demuxB|Mux2~1 .lut_mask = 64'h03478BCF02468ACE;
defparam \demuxB|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N6
cyclonev_lcell_comb \demuxB|Mux2~2 (
// Equation(s):
// \demuxB|Mux2~2_combout  = ( \reg7|Out [5] & ( \SBB[0]~input_o  & ( (\SBB[1]~input_o ) # (\reg5|Out [5]) ) ) ) # ( !\reg7|Out [5] & ( \SBB[0]~input_o  & ( (\reg5|Out [5] & !\SBB[1]~input_o ) ) ) ) # ( \reg7|Out [5] & ( !\SBB[0]~input_o  & ( 
// (!\SBB[1]~input_o  & ((\reg4|Out [5]))) # (\SBB[1]~input_o  & (\reg6|Out [5])) ) ) ) # ( !\reg7|Out [5] & ( !\SBB[0]~input_o  & ( (!\SBB[1]~input_o  & ((\reg4|Out [5]))) # (\SBB[1]~input_o  & (\reg6|Out [5])) ) ) )

	.dataa(!\reg6|Out [5]),
	.datab(!\reg5|Out [5]),
	.datac(!\reg4|Out [5]),
	.datad(!\SBB[1]~input_o ),
	.datae(!\reg7|Out [5]),
	.dataf(!\SBB[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux2~2 .extended_lut = "off";
defparam \demuxB|Mux2~2 .lut_mask = 64'h0F550F55330033FF;
defparam \demuxB|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N3
cyclonev_lcell_comb \demuxB|Mux2~0 (
// Equation(s):
// \demuxB|Mux2~0_combout  = ( \SBB[0]~input_o  & ( \SBB[1]~input_o  & ( \regPOUT|Out [5] ) ) ) # ( !\SBB[0]~input_o  & ( \SBB[1]~input_o  & ( \regPIN|Out [5] ) ) ) # ( \SBB[0]~input_o  & ( !\SBB[1]~input_o  & ( \reg9|Out [5] ) ) ) # ( !\SBB[0]~input_o  & ( 
// !\SBB[1]~input_o  & ( \reg8|Out [5] ) ) )

	.dataa(!\reg9|Out [5]),
	.datab(!\reg8|Out [5]),
	.datac(!\regPOUT|Out [5]),
	.datad(!\regPIN|Out [5]),
	.datae(!\SBB[0]~input_o ),
	.dataf(!\SBB[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux2~0 .extended_lut = "off";
defparam \demuxB|Mux2~0 .lut_mask = 64'h3333555500FF0F0F;
defparam \demuxB|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N0
cyclonev_lcell_comb \demuxB|Mux2~3 (
// Equation(s):
// \demuxB|Mux2~3_combout  = ( \reg3|Out [5] & ( \SBB[1]~input_o  & ( (\reg2|Out [5]) # (\SBB[0]~input_o ) ) ) ) # ( !\reg3|Out [5] & ( \SBB[1]~input_o  & ( (!\SBB[0]~input_o  & \reg2|Out [5]) ) ) ) # ( \reg3|Out [5] & ( !\SBB[1]~input_o  & ( 
// (!\SBB[0]~input_o  & ((\reg0|Out [5]))) # (\SBB[0]~input_o  & (\reg1|Out [5])) ) ) ) # ( !\reg3|Out [5] & ( !\SBB[1]~input_o  & ( (!\SBB[0]~input_o  & ((\reg0|Out [5]))) # (\SBB[0]~input_o  & (\reg1|Out [5])) ) ) )

	.dataa(!\reg1|Out [5]),
	.datab(!\reg0|Out [5]),
	.datac(!\SBB[0]~input_o ),
	.datad(!\reg2|Out [5]),
	.datae(!\reg3|Out [5]),
	.dataf(!\SBB[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux2~3 .extended_lut = "off";
defparam \demuxB|Mux2~3 .lut_mask = 64'h3535353500F00FFF;
defparam \demuxB|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N27
cyclonev_lcell_comb \demuxB|Mux2~4 (
// Equation(s):
// \demuxB|Mux2~4_combout  = ( \SBB[3]~input_o  & ( \demuxB|Mux2~3_combout  & ( (!\SBB[2]~input_o  & ((\demuxB|Mux2~0_combout ))) # (\SBB[2]~input_o  & (\demuxB|Mux2~1_combout )) ) ) ) # ( !\SBB[3]~input_o  & ( \demuxB|Mux2~3_combout  & ( (!\SBB[2]~input_o ) 
// # (\demuxB|Mux2~2_combout ) ) ) ) # ( \SBB[3]~input_o  & ( !\demuxB|Mux2~3_combout  & ( (!\SBB[2]~input_o  & ((\demuxB|Mux2~0_combout ))) # (\SBB[2]~input_o  & (\demuxB|Mux2~1_combout )) ) ) ) # ( !\SBB[3]~input_o  & ( !\demuxB|Mux2~3_combout  & ( 
// (\demuxB|Mux2~2_combout  & \SBB[2]~input_o ) ) ) )

	.dataa(!\demuxB|Mux2~1_combout ),
	.datab(!\demuxB|Mux2~2_combout ),
	.datac(!\demuxB|Mux2~0_combout ),
	.datad(!\SBB[2]~input_o ),
	.datae(!\SBB[3]~input_o ),
	.dataf(!\demuxB|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux2~4 .extended_lut = "off";
defparam \demuxB|Mux2~4 .lut_mask = 64'h00330F55FF330F55;
defparam \demuxB|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y2_N33
cyclonev_lcell_comb \demuxB|Mux1~1 (
// Equation(s):
// \demuxB|Mux1~1_combout  = ( \SBB[0]~input_o  & ( \SBB[1]~input_o  & ( (\regXh|Out [6] & !\SBB[2]~input_o ) ) ) ) # ( !\SBB[0]~input_o  & ( \SBB[1]~input_o  & ( \regXh|Out [6] ) ) ) # ( \SBB[0]~input_o  & ( !\SBB[1]~input_o  & ( \regTimer|Out [6] ) ) ) # ( 
// !\SBB[0]~input_o  & ( !\SBB[1]~input_o  & ( \regRcTimer|Out [6] ) ) )

	.dataa(!\regXh|Out [6]),
	.datab(!\SBB[2]~input_o ),
	.datac(!\regRcTimer|Out [6]),
	.datad(!\regTimer|Out [6]),
	.datae(!\SBB[0]~input_o ),
	.dataf(!\SBB[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux1~1 .extended_lut = "off";
defparam \demuxB|Mux1~1 .lut_mask = 64'h0F0F00FF55554444;
defparam \demuxB|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N18
cyclonev_lcell_comb \demuxB|Mux1~3 (
// Equation(s):
// \demuxB|Mux1~3_combout  = ( \reg3|Out [6] & ( \SBB[1]~input_o  & ( (\SBB[0]~input_o ) # (\reg2|Out [6]) ) ) ) # ( !\reg3|Out [6] & ( \SBB[1]~input_o  & ( (\reg2|Out [6] & !\SBB[0]~input_o ) ) ) ) # ( \reg3|Out [6] & ( !\SBB[1]~input_o  & ( 
// (!\SBB[0]~input_o  & ((\reg0|Out [6]))) # (\SBB[0]~input_o  & (\reg1|Out [6])) ) ) ) # ( !\reg3|Out [6] & ( !\SBB[1]~input_o  & ( (!\SBB[0]~input_o  & ((\reg0|Out [6]))) # (\SBB[0]~input_o  & (\reg1|Out [6])) ) ) )

	.dataa(!\reg2|Out [6]),
	.datab(!\reg1|Out [6]),
	.datac(!\SBB[0]~input_o ),
	.datad(!\reg0|Out [6]),
	.datae(!\reg3|Out [6]),
	.dataf(!\SBB[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux1~3 .extended_lut = "off";
defparam \demuxB|Mux1~3 .lut_mask = 64'h03F303F350505F5F;
defparam \demuxB|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X52_Y2_N42
cyclonev_lcell_comb \demuxB|Mux1~0 (
// Equation(s):
// \demuxB|Mux1~0_combout  = ( \reg9|Out [6] & ( \SBB[1]~input_o  & ( (!\SBB[0]~input_o  & ((\regPIN|Out [6]))) # (\SBB[0]~input_o  & (\regPOUT|Out [6])) ) ) ) # ( !\reg9|Out [6] & ( \SBB[1]~input_o  & ( (!\SBB[0]~input_o  & ((\regPIN|Out [6]))) # 
// (\SBB[0]~input_o  & (\regPOUT|Out [6])) ) ) ) # ( \reg9|Out [6] & ( !\SBB[1]~input_o  & ( (\SBB[0]~input_o ) # (\reg8|Out [6]) ) ) ) # ( !\reg9|Out [6] & ( !\SBB[1]~input_o  & ( (\reg8|Out [6] & !\SBB[0]~input_o ) ) ) )

	.dataa(!\reg8|Out [6]),
	.datab(!\SBB[0]~input_o ),
	.datac(!\regPOUT|Out [6]),
	.datad(!\regPIN|Out [6]),
	.datae(!\reg9|Out [6]),
	.dataf(!\SBB[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux1~0 .extended_lut = "off";
defparam \demuxB|Mux1~0 .lut_mask = 64'h4444777703CF03CF;
defparam \demuxB|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N18
cyclonev_lcell_comb \demuxB|Mux1~2 (
// Equation(s):
// \demuxB|Mux1~2_combout  = ( \reg7|Out [6] & ( \reg5|Out [6] & ( ((!\SBB[1]~input_o  & ((\reg4|Out [6]))) # (\SBB[1]~input_o  & (\reg6|Out [6]))) # (\SBB[0]~input_o ) ) ) ) # ( !\reg7|Out [6] & ( \reg5|Out [6] & ( (!\SBB[0]~input_o  & ((!\SBB[1]~input_o  & 
// ((\reg4|Out [6]))) # (\SBB[1]~input_o  & (\reg6|Out [6])))) # (\SBB[0]~input_o  & (((!\SBB[1]~input_o )))) ) ) ) # ( \reg7|Out [6] & ( !\reg5|Out [6] & ( (!\SBB[0]~input_o  & ((!\SBB[1]~input_o  & ((\reg4|Out [6]))) # (\SBB[1]~input_o  & (\reg6|Out 
// [6])))) # (\SBB[0]~input_o  & (((\SBB[1]~input_o )))) ) ) ) # ( !\reg7|Out [6] & ( !\reg5|Out [6] & ( (!\SBB[0]~input_o  & ((!\SBB[1]~input_o  & ((\reg4|Out [6]))) # (\SBB[1]~input_o  & (\reg6|Out [6])))) ) ) )

	.dataa(!\SBB[0]~input_o ),
	.datab(!\reg6|Out [6]),
	.datac(!\reg4|Out [6]),
	.datad(!\SBB[1]~input_o ),
	.datae(!\reg7|Out [6]),
	.dataf(!\reg5|Out [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux1~2 .extended_lut = "off";
defparam \demuxB|Mux1~2 .lut_mask = 64'h0A220A775F225F77;
defparam \demuxB|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N54
cyclonev_lcell_comb \demuxB|Mux1~4 (
// Equation(s):
// \demuxB|Mux1~4_combout  = ( \SBB[3]~input_o  & ( \demuxB|Mux1~2_combout  & ( (!\SBB[2]~input_o  & ((\demuxB|Mux1~0_combout ))) # (\SBB[2]~input_o  & (\demuxB|Mux1~1_combout )) ) ) ) # ( !\SBB[3]~input_o  & ( \demuxB|Mux1~2_combout  & ( 
// (\demuxB|Mux1~3_combout ) # (\SBB[2]~input_o ) ) ) ) # ( \SBB[3]~input_o  & ( !\demuxB|Mux1~2_combout  & ( (!\SBB[2]~input_o  & ((\demuxB|Mux1~0_combout ))) # (\SBB[2]~input_o  & (\demuxB|Mux1~1_combout )) ) ) ) # ( !\SBB[3]~input_o  & ( 
// !\demuxB|Mux1~2_combout  & ( (!\SBB[2]~input_o  & \demuxB|Mux1~3_combout ) ) ) )

	.dataa(!\demuxB|Mux1~1_combout ),
	.datab(!\SBB[2]~input_o ),
	.datac(!\demuxB|Mux1~3_combout ),
	.datad(!\demuxB|Mux1~0_combout ),
	.datae(!\SBB[3]~input_o ),
	.dataf(!\demuxB|Mux1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux1~4 .extended_lut = "off";
defparam \demuxB|Mux1~4 .lut_mask = 64'h0C0C11DD3F3F11DD;
defparam \demuxB|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X51_Y2_N36
cyclonev_lcell_comb \demuxB|Mux0~0 (
// Equation(s):
// \demuxB|Mux0~0_combout  = ( \regPOUT|Out [7] & ( \SBB[1]~input_o  & ( (\regPIN|Out [7]) # (\SBB[0]~input_o ) ) ) ) # ( !\regPOUT|Out [7] & ( \SBB[1]~input_o  & ( (!\SBB[0]~input_o  & \regPIN|Out [7]) ) ) ) # ( \regPOUT|Out [7] & ( !\SBB[1]~input_o  & ( 
// (!\SBB[0]~input_o  & ((\reg8|Out [7]))) # (\SBB[0]~input_o  & (\reg9|Out [7])) ) ) ) # ( !\regPOUT|Out [7] & ( !\SBB[1]~input_o  & ( (!\SBB[0]~input_o  & ((\reg8|Out [7]))) # (\SBB[0]~input_o  & (\reg9|Out [7])) ) ) )

	.dataa(!\SBB[0]~input_o ),
	.datab(!\reg9|Out [7]),
	.datac(!\reg8|Out [7]),
	.datad(!\regPIN|Out [7]),
	.datae(!\regPOUT|Out [7]),
	.dataf(!\SBB[1]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux0~0 .extended_lut = "off";
defparam \demuxB|Mux0~0 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \demuxB|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X53_Y2_N42
cyclonev_lcell_comb \demuxB|Mux0~3 (
// Equation(s):
// \demuxB|Mux0~3_combout  = ( \reg3|Out [7] & ( \reg0|Out [7] & ( (!\SBB[0]~input_o  & (((!\SBB[1]~input_o )) # (\reg2|Out [7]))) # (\SBB[0]~input_o  & (((\SBB[1]~input_o ) # (\reg1|Out [7])))) ) ) ) # ( !\reg3|Out [7] & ( \reg0|Out [7] & ( 
// (!\SBB[0]~input_o  & (((!\SBB[1]~input_o )) # (\reg2|Out [7]))) # (\SBB[0]~input_o  & (((\reg1|Out [7] & !\SBB[1]~input_o )))) ) ) ) # ( \reg3|Out [7] & ( !\reg0|Out [7] & ( (!\SBB[0]~input_o  & (\reg2|Out [7] & ((\SBB[1]~input_o )))) # (\SBB[0]~input_o  
// & (((\SBB[1]~input_o ) # (\reg1|Out [7])))) ) ) ) # ( !\reg3|Out [7] & ( !\reg0|Out [7] & ( (!\SBB[0]~input_o  & (\reg2|Out [7] & ((\SBB[1]~input_o )))) # (\SBB[0]~input_o  & (((\reg1|Out [7] & !\SBB[1]~input_o )))) ) ) )

	.dataa(!\SBB[0]~input_o ),
	.datab(!\reg2|Out [7]),
	.datac(!\reg1|Out [7]),
	.datad(!\SBB[1]~input_o ),
	.datae(!\reg3|Out [7]),
	.dataf(!\reg0|Out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux0~3 .extended_lut = "off";
defparam \demuxB|Mux0~3 .lut_mask = 64'h05220577AF22AF77;
defparam \demuxB|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y2_N24
cyclonev_lcell_comb \demuxB|Mux0~1 (
// Equation(s):
// \demuxB|Mux0~1_combout  = ( \regRcTimer|Out [7] & ( \regTimer|Out [7] & ( (!\SBB[1]~input_o ) # ((\regXh|Out [7] & ((!\SBB[0]~input_o ) # (!\SBB[2]~input_o )))) ) ) ) # ( !\regRcTimer|Out [7] & ( \regTimer|Out [7] & ( (!\SBB[1]~input_o  & (\SBB[0]~input_o 
// )) # (\SBB[1]~input_o  & (\regXh|Out [7] & ((!\SBB[0]~input_o ) # (!\SBB[2]~input_o )))) ) ) ) # ( \regRcTimer|Out [7] & ( !\regTimer|Out [7] & ( (!\SBB[1]~input_o  & (!\SBB[0]~input_o )) # (\SBB[1]~input_o  & (\regXh|Out [7] & ((!\SBB[0]~input_o ) # 
// (!\SBB[2]~input_o )))) ) ) ) # ( !\regRcTimer|Out [7] & ( !\regTimer|Out [7] & ( (\SBB[1]~input_o  & (\regXh|Out [7] & ((!\SBB[0]~input_o ) # (!\SBB[2]~input_o )))) ) ) )

	.dataa(!\SBB[0]~input_o ),
	.datab(!\SBB[1]~input_o ),
	.datac(!\regXh|Out [7]),
	.datad(!\SBB[2]~input_o ),
	.datae(!\regRcTimer|Out [7]),
	.dataf(!\regTimer|Out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux0~1 .extended_lut = "off";
defparam \demuxB|Mux0~1 .lut_mask = 64'h03028B8A4746CFCE;
defparam \demuxB|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y2_N12
cyclonev_lcell_comb \demuxB|Mux0~2 (
// Equation(s):
// \demuxB|Mux0~2_combout  = ( \reg7|Out [7] & ( \reg5|Out [7] & ( ((!\SBB[1]~input_o  & ((\reg4|Out [7]))) # (\SBB[1]~input_o  & (\reg6|Out [7]))) # (\SBB[0]~input_o ) ) ) ) # ( !\reg7|Out [7] & ( \reg5|Out [7] & ( (!\SBB[0]~input_o  & ((!\SBB[1]~input_o  & 
// ((\reg4|Out [7]))) # (\SBB[1]~input_o  & (\reg6|Out [7])))) # (\SBB[0]~input_o  & (((!\SBB[1]~input_o )))) ) ) ) # ( \reg7|Out [7] & ( !\reg5|Out [7] & ( (!\SBB[0]~input_o  & ((!\SBB[1]~input_o  & ((\reg4|Out [7]))) # (\SBB[1]~input_o  & (\reg6|Out 
// [7])))) # (\SBB[0]~input_o  & (((\SBB[1]~input_o )))) ) ) ) # ( !\reg7|Out [7] & ( !\reg5|Out [7] & ( (!\SBB[0]~input_o  & ((!\SBB[1]~input_o  & ((\reg4|Out [7]))) # (\SBB[1]~input_o  & (\reg6|Out [7])))) ) ) )

	.dataa(!\SBB[0]~input_o ),
	.datab(!\reg6|Out [7]),
	.datac(!\reg4|Out [7]),
	.datad(!\SBB[1]~input_o ),
	.datae(!\reg7|Out [7]),
	.dataf(!\reg5|Out [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux0~2 .extended_lut = "off";
defparam \demuxB|Mux0~2 .lut_mask = 64'h0A220A775F225F77;
defparam \demuxB|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X56_Y2_N36
cyclonev_lcell_comb \demuxB|Mux0~4 (
// Equation(s):
// \demuxB|Mux0~4_combout  = ( \SBB[3]~input_o  & ( \demuxB|Mux0~2_combout  & ( (!\SBB[2]~input_o  & (\demuxB|Mux0~0_combout )) # (\SBB[2]~input_o  & ((\demuxB|Mux0~1_combout ))) ) ) ) # ( !\SBB[3]~input_o  & ( \demuxB|Mux0~2_combout  & ( 
// (\demuxB|Mux0~3_combout ) # (\SBB[2]~input_o ) ) ) ) # ( \SBB[3]~input_o  & ( !\demuxB|Mux0~2_combout  & ( (!\SBB[2]~input_o  & (\demuxB|Mux0~0_combout )) # (\SBB[2]~input_o  & ((\demuxB|Mux0~1_combout ))) ) ) ) # ( !\SBB[3]~input_o  & ( 
// !\demuxB|Mux0~2_combout  & ( (!\SBB[2]~input_o  & \demuxB|Mux0~3_combout ) ) ) )

	.dataa(!\demuxB|Mux0~0_combout ),
	.datab(!\SBB[2]~input_o ),
	.datac(!\demuxB|Mux0~3_combout ),
	.datad(!\demuxB|Mux0~1_combout ),
	.datae(!\SBB[3]~input_o ),
	.dataf(!\demuxB|Mux0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\demuxB|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \demuxB|Mux0~4 .extended_lut = "off";
defparam \demuxB|Mux0~4 .lut_mask = 64'h0C0C44773F3F4477;
defparam \demuxB|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X8_Y37_N3
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
