============================================================
  Generated by:           Genus(TM) Synthesis Solution GENUS15.22 - 15.20-s024_1
  Generated on:           May 15 2025  02:50:42 pm
  Module:                 USFFT64_2B
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (150 ps) Setup Check with Pin U_MPU/drr_reg[17]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/drr_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_107_19/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_107_19/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_107_19/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_107_19/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_107_19/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_107_19/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_107_19/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_107_19/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_107_19/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_107_19/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_107_19/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_107_19/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_107_19/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_107_19/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_107_19/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_107_19/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_107_19/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_107_19/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_107_19/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_107_19/g1803/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_107_19/g1805/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_107_19/g1851/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_107_19/g1935/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g318_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/drr_reg[17]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 2: MET (150 ps) Setup Check with Pin U_MPU/drr_reg[16]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/drr_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_107_19/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_107_19/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_107_19/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_107_19/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_107_19/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_107_19/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_107_19/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_107_19/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_107_19/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_107_19/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_107_19/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_107_19/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_107_19/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_107_19/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_107_19/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_107_19/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_107_19/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_107_19/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_107_19/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_107_19/g1798/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_107_19/g1800/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_107_19/g1848/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_107_19/g1932/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g316_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/drr_reg[16]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 3: MET (150 ps) Setup Check with Pin U_MPU/drr_reg[15]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/drr_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_107_19/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_107_19/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_107_19/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_107_19/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_107_19/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_107_19/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_107_19/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_107_19/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_107_19/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_107_19/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_107_19/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_107_19/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_107_19/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_107_19/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_107_19/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_107_19/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_107_19/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_107_19/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_107_19/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_107_19/g1793/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_107_19/g1795/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_107_19/g1845/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_107_19/g1930/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g314_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/drr_reg[15]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 4: MET (150 ps) Setup Check with Pin U_MPU/drr_reg[14]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/drr_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_107_19/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_107_19/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_107_19/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_107_19/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_107_19/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_107_19/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_107_19/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_107_19/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_107_19/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_107_19/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_107_19/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_107_19/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_107_19/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_107_19/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_107_19/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_107_19/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_107_19/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_107_19/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_107_19/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_107_19/g1787/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_107_19/g1789/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_107_19/g1842/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_107_19/g1927/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g312_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/drr_reg[14]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 5: MET (150 ps) Setup Check with Pin U_MPU/drr_reg[13]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/drr_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_107_19/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_107_19/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_107_19/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_107_19/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_107_19/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_107_19/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_107_19/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_107_19/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_107_19/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_107_19/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_107_19/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_107_19/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_107_19/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_107_19/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_107_19/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_107_19/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_107_19/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_107_19/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_107_19/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_107_19/g1782/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_107_19/g1784/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_107_19/g1839/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_107_19/g1924/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g310_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/drr_reg[13]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 6: MET (150 ps) Setup Check with Pin U_MPU/drr_reg[12]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/drr_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_107_19/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_107_19/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_107_19/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_107_19/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_107_19/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_107_19/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_107_19/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_107_19/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_107_19/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_107_19/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_107_19/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_107_19/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_107_19/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_107_19/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_107_19/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_107_19/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_107_19/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_107_19/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_107_19/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_107_19/g1778/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_107_19/g1780/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_107_19/g1836/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_107_19/g1921/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g308_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/drr_reg[12]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 7: MET (150 ps) Setup Check with Pin U_MPU/drr_reg[11]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/drr_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_107_19/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_107_19/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_107_19/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_107_19/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_107_19/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_107_19/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_107_19/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_107_19/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_107_19/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_107_19/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_107_19/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_107_19/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_107_19/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_107_19/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_107_19/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_107_19/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_107_19/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_107_19/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_107_19/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_107_19/g1772/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_107_19/g1774/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_107_19/g1833/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_107_19/g1919/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g306_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/drr_reg[11]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 8: MET (150 ps) Setup Check with Pin U_MPU/dri_reg[17]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dri_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_109_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_109_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_109_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_109_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_109_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_109_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_109_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_109_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_109_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_109_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_109_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_109_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_109_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_109_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_109_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_109_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_109_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_109_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_109_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_109_17/g1803/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_109_17/g1805/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_109_17/g1851/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_109_17/g1935/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g302_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dri_reg[17]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 9: MET (150 ps) Setup Check with Pin U_MPU/dri_reg[16]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dri_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_109_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_109_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_109_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_109_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_109_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_109_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_109_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_109_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_109_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_109_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_109_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_109_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_109_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_109_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_109_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_109_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_109_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_109_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_109_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_109_17/g1798/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_109_17/g1800/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_109_17/g1848/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_109_17/g1932/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g300_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dri_reg[16]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 10: MET (150 ps) Setup Check with Pin U_MPU/dri_reg[15]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dri_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_109_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_109_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_109_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_109_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_109_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_109_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_109_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_109_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_109_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_109_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_109_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_109_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_109_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_109_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_109_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_109_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_109_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_109_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_109_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_109_17/g1793/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_109_17/g1795/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_109_17/g1845/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_109_17/g1930/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g298_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dri_reg[15]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 11: MET (150 ps) Setup Check with Pin U_MPU/dri_reg[14]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dri_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_109_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_109_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_109_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_109_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_109_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_109_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_109_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_109_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_109_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_109_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_109_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_109_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_109_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_109_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_109_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_109_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_109_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_109_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_109_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_109_17/g1787/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_109_17/g1789/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_109_17/g1842/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_109_17/g1927/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g296_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dri_reg[14]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 12: MET (150 ps) Setup Check with Pin U_MPU/dri_reg[13]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dri_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_109_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_109_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_109_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_109_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_109_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_109_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_109_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_109_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_109_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_109_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_109_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_109_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_109_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_109_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_109_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_109_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_109_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_109_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_109_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_109_17/g1782/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_109_17/g1784/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_109_17/g1839/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_109_17/g1924/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g294_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dri_reg[13]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 13: MET (150 ps) Setup Check with Pin U_MPU/dri_reg[12]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dri_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_109_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_109_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_109_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_109_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_109_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_109_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_109_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_109_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_109_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_109_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_109_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_109_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_109_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_109_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_109_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_109_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_109_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_109_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_109_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_109_17/g1778/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_109_17/g1780/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_109_17/g1836/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_109_17/g1921/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g292_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dri_reg[12]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 14: MET (150 ps) Setup Check with Pin U_MPU/dri_reg[11]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dri_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_109_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_109_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_109_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_109_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_109_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_109_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_109_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_109_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_109_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_109_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_109_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_109_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_109_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_109_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_109_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_109_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_109_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_109_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_109_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_109_17/g1772/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_109_17/g1774/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_109_17/g1833/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_109_17/g1919/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g290_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dri_reg[11]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 15: MET (150 ps) Setup Check with Pin U_MPU/dir_reg[17]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dir_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_108_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_108_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_108_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_108_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_108_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_108_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_108_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_108_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_108_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_108_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_108_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_108_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_108_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_108_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_108_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_108_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_108_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_108_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_108_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_108_17/g1803/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_108_17/g1805/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_108_17/g1851/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_108_17/g1935/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g286_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dir_reg[17]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 16: MET (150 ps) Setup Check with Pin U_MPU/dir_reg[16]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dir_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_108_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_108_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_108_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_108_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_108_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_108_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_108_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_108_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_108_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_108_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_108_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_108_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_108_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_108_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_108_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_108_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_108_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_108_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_108_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_108_17/g1798/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_108_17/g1800/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_108_17/g1848/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_108_17/g1932/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g284_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dir_reg[16]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 17: MET (150 ps) Setup Check with Pin U_MPU/dir_reg[15]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dir_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_108_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_108_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_108_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_108_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_108_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_108_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_108_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_108_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_108_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_108_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_108_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_108_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_108_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_108_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_108_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_108_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_108_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_108_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_108_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_108_17/g1793/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_108_17/g1795/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_108_17/g1845/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_108_17/g1930/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g282_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dir_reg[15]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 18: MET (150 ps) Setup Check with Pin U_MPU/dir_reg[14]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dir_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_108_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_108_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_108_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_108_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_108_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_108_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_108_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_108_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_108_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_108_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_108_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_108_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_108_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_108_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_108_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_108_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_108_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_108_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_108_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_108_17/g1787/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_108_17/g1789/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_108_17/g1842/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_108_17/g1927/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g280_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dir_reg[14]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 19: MET (150 ps) Setup Check with Pin U_MPU/dir_reg[13]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dir_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_108_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_108_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_108_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_108_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_108_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_108_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_108_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_108_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_108_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_108_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_108_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_108_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_108_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_108_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_108_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_108_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_108_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_108_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_108_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_108_17/g1782/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_108_17/g1784/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_108_17/g1839/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_108_17/g1924/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g278_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dir_reg[13]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 20: MET (150 ps) Setup Check with Pin U_MPU/dir_reg[12]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dir_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_108_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_108_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_108_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_108_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_108_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_108_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_108_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_108_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_108_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_108_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_108_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_108_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_108_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_108_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_108_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_108_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_108_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_108_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_108_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_108_17/g1778/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_108_17/g1780/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_108_17/g1836/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_108_17/g1921/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g276_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dir_reg[12]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 21: MET (150 ps) Setup Check with Pin U_MPU/dir_reg[11]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dir_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_108_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_108_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_108_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_108_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_108_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_108_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_108_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_108_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_108_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_108_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_108_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_108_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_108_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_108_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_108_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_108_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_108_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_108_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_108_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_108_17/g1772/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_108_17/g1774/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_108_17/g1833/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_108_17/g1919/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g274_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dir_reg[11]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 22: MET (150 ps) Setup Check with Pin U_MPU/dii_reg[17]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dii_reg[17]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_110_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_110_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_110_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_110_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_110_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_110_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_110_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_110_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_110_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_110_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_110_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_110_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_110_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_110_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_110_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_110_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_110_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_110_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_110_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_110_17/g1803/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_110_17/g1805/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_110_17/g1851/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_110_17/g1935/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g270_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dii_reg[17]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 23: MET (150 ps) Setup Check with Pin U_MPU/dii_reg[16]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dii_reg[16]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_110_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_110_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_110_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_110_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_110_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_110_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_110_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_110_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_110_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_110_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_110_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_110_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_110_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_110_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_110_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_110_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_110_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_110_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_110_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_110_17/g1798/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_110_17/g1800/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_110_17/g1848/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_110_17/g1932/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g268_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dii_reg[16]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 24: MET (150 ps) Setup Check with Pin U_MPU/dii_reg[15]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dii_reg[15]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_110_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_110_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_110_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_110_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_110_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_110_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_110_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_110_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_110_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_110_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_110_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_110_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_110_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_110_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_110_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_110_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_110_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_110_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_110_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_110_17/g1793/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_110_17/g1795/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_110_17/g1845/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_110_17/g1930/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g266_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dii_reg[15]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 25: MET (150 ps) Setup Check with Pin U_MPU/dii_reg[14]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dii_reg[14]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_110_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_110_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_110_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_110_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_110_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_110_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_110_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_110_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_110_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_110_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_110_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_110_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_110_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_110_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_110_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_110_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_110_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_110_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_110_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_110_17/g1787/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_110_17/g1789/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_110_17/g1842/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_110_17/g1927/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g264_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dii_reg[14]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 26: MET (150 ps) Setup Check with Pin U_MPU/dii_reg[13]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dii_reg[13]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_110_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_110_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_110_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_110_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_110_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_110_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_110_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_110_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_110_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_110_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_110_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_110_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_110_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_110_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_110_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_110_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_110_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_110_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_110_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_110_17/g1782/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_110_17/g1784/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_110_17/g1839/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_110_17/g1924/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g262_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dii_reg[13]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 27: MET (150 ps) Setup Check with Pin U_MPU/dii_reg[12]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dii_reg[12]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_110_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_110_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_110_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_110_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_110_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_110_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_110_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_110_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_110_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_110_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_110_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_110_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_110_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_110_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_110_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_110_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_110_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_110_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_110_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_110_17/g1778/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_110_17/g1780/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_110_17/g1836/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_110_17/g1921/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g260_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dii_reg[12]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 28: MET (150 ps) Setup Check with Pin U_MPU/dii_reg[11]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dii_reg[11]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    4045                  
             Slack:=     150                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_110_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_110_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_110_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_110_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_110_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_110_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_110_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_110_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_110_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_110_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_110_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_110_17/g1169/z (u)     in_0->z  R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_110_17/g1521/z (u)     in_1->z  F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_110_17/g1584/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_110_17/g1586/z (u)     in_0->z  F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_110_17/g1657/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_110_17/g1659/z (u)     in_0->z  F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_110_17/g1732/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_110_17/g1734/z (u)     in_0->z  F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_110_17/g1772/z (u)     in_1->z  R     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_110_17/g1774/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_110_17/g1833/z (u)     in_0->z  R     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_110_17/g1919/z (u)     in_0->z  R     unmapped_xnor2       1  5.3     0   196    3897 
  U_MPU/g258_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    4045 
  U_MPU/dii_reg[11]/d      -       -        R     unmapped_d_flop      1    -     -     0    4045 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 29: MET (235 ps) Setup Check with Pin U_MPU/drr_reg[10]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/drr_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3729                  
             Slack:=     235                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_107_19/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_107_19/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_107_19/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_107_19/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_107_19/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_107_19/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_107_19/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_107_19/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_107_19/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_107_19/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_107_19/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_107_19/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_107_19/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_107_19/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_107_19/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_107_19/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_107_19/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_107_19/g1732/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_107_19/g1734/z (u)     in_0->z F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_107_19/g1830/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3532 
  U_MPU/mul_107_19/g1916/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3729 
  U_MPU/drr_reg[10]/d      -       -       R     unmapped_d_flop      1    -     -     0    3729 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 30: MET (235 ps) Setup Check with Pin U_MPU/dri_reg[10]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dri_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3729                  
             Slack:=     235                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_109_17/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_109_17/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_109_17/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_109_17/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_109_17/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_109_17/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_109_17/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_109_17/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_109_17/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_109_17/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_109_17/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_109_17/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_109_17/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_109_17/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_109_17/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_109_17/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_109_17/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_109_17/g1732/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_109_17/g1734/z (u)     in_0->z F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_109_17/g1830/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3532 
  U_MPU/mul_109_17/g1916/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3729 
  U_MPU/dri_reg[10]/d      -       -       R     unmapped_d_flop      1    -     -     0    3729 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 31: MET (235 ps) Setup Check with Pin U_MPU/dir_reg[10]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dir_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3729                  
             Slack:=     235                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_108_17/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_108_17/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_108_17/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_108_17/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_108_17/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_108_17/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_108_17/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_108_17/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_108_17/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_108_17/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_108_17/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_108_17/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_108_17/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_108_17/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_108_17/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_108_17/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_108_17/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_108_17/g1732/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_108_17/g1734/z (u)     in_0->z F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_108_17/g1830/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3532 
  U_MPU/mul_108_17/g1916/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3729 
  U_MPU/dir_reg[10]/d      -       -       R     unmapped_d_flop      1    -     -     0    3729 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 32: MET (235 ps) Setup Check with Pin U_MPU/dii_reg[10]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dii_reg[10]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3729                  
             Slack:=     235                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_110_17/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_110_17/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_110_17/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_110_17/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_110_17/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_110_17/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_110_17/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_110_17/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_110_17/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_110_17/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_110_17/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_110_17/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_110_17/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_110_17/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_110_17/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_110_17/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_110_17/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_110_17/g1732/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_110_17/g1734/z (u)     in_0->z F     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_110_17/g1830/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3532 
  U_MPU/mul_110_17/g1916/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3729 
  U_MPU/dii_reg[10]/d      -       -       R     unmapped_d_flop      1    -     -     0    3729 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 33: MET (296 ps) Setup Check with Pin U_MPU/drr_reg[18]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/drr_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    3899                  
             Slack:=     296                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_107_19/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_107_19/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_107_19/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_107_19/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_107_19/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_107_19/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_107_19/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_107_19/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_107_19/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_107_19/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_107_19/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_107_19/g1169/z (u)     in_0->z  F     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_107_19/g1521/z (u)     in_1->z  R     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_107_19/g1584/z (u)     in_1->z  F     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_107_19/g1586/z (u)     in_0->z  R     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_107_19/g1657/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_107_19/g1659/z (u)     in_0->z  R     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_107_19/g1732/z (u)     in_1->z  F     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_107_19/g1734/z (u)     in_0->z  R     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_107_19/g1808/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_107_19/g1810/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_107_19/g1854/z (u)     in_0->z  F     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_107_19/g1965/z (u)     in_0->z  R     unmapped_not         1  5.3     0    50    3751 
  U_MPU/g320_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    3899 
  U_MPU/drr_reg[18]/d      -       -        R     unmapped_d_flop      1    -     -     0    3899 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 34: MET (296 ps) Setup Check with Pin U_MPU/dri_reg[18]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dri_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    3899                  
             Slack:=     296                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_109_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_109_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_109_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_109_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_109_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_109_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_109_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_109_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_109_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_109_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_109_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_109_17/g1169/z (u)     in_0->z  F     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_109_17/g1521/z (u)     in_1->z  R     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_109_17/g1584/z (u)     in_1->z  F     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_109_17/g1586/z (u)     in_0->z  R     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_109_17/g1657/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_109_17/g1659/z (u)     in_0->z  R     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_109_17/g1732/z (u)     in_1->z  F     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_109_17/g1734/z (u)     in_0->z  R     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_109_17/g1808/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_109_17/g1810/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_109_17/g1854/z (u)     in_0->z  F     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_109_17/g1965/z (u)     in_0->z  R     unmapped_not         1  5.3     0    50    3751 
  U_MPU/g304_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    3899 
  U_MPU/dri_reg[18]/d      -       -        R     unmapped_d_flop      1    -     -     0    3899 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 35: MET (296 ps) Setup Check with Pin U_MPU/dir_reg[18]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dir_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    3899                  
             Slack:=     296                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_108_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_108_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_108_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_108_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_108_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_108_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_108_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_108_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_108_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_108_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_108_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_108_17/g1169/z (u)     in_0->z  F     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_108_17/g1521/z (u)     in_1->z  R     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_108_17/g1584/z (u)     in_1->z  F     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_108_17/g1586/z (u)     in_0->z  R     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_108_17/g1657/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_108_17/g1659/z (u)     in_0->z  R     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_108_17/g1732/z (u)     in_1->z  F     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_108_17/g1734/z (u)     in_0->z  R     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_108_17/g1808/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_108_17/g1810/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_108_17/g1854/z (u)     in_0->z  F     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_108_17/g1965/z (u)     in_0->z  R     unmapped_not         1  5.3     0    50    3751 
  U_MPU/g288_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    3899 
  U_MPU/dir_reg[18]/d      -       -        R     unmapped_d_flop      1    -     -     0    3899 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 36: MET (296 ps) Setup Check with Pin U_MPU/dii_reg[18]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dii_reg[18]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     405                  
       Uncertainty:-     400                  
     Required Time:=    4195                  
      Launch Clock:-       0                  
         Data Path:-    3899                  
             Slack:=     296                  

#-------------------------------------------------------------------------------------------------
#      Timing Point        Flags     Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                        (fF)  (ps)  (ps)   (ps)  
#-------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -        R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q   R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_110_17/g90/z   (u)     in_1->z  F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_110_17/g92/z   (u)     in_0->z  R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_110_17/g93/z   (u)     in_0->z  R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_110_17/g160/z  (u)     in_1->z  F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_110_17/g161/z  (u)     in_1->z  R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_110_17/g1136/z (u)     in_1->z  R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_110_17/g1150/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_110_17/g1151/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_110_17/g1162/z (u)     in_0->z  R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_110_17/g1163/z (u)     in_0->z  R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_110_17/g1168/z (u)     in_1->z  R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_110_17/g1169/z (u)     in_0->z  F     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_110_17/g1521/z (u)     in_1->z  R     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_110_17/g1584/z (u)     in_1->z  F     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_110_17/g1586/z (u)     in_0->z  R     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_110_17/g1657/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_110_17/g1659/z (u)     in_0->z  R     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_110_17/g1732/z (u)     in_1->z  F     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_110_17/g1734/z (u)     in_0->z  R     unmapped_nor2        9 47.7     0   174    3448 
  U_MPU/mul_110_17/g1808/z (u)     in_0->z  F     unmapped_nor2        1  5.3     0    84    3532 
  U_MPU/mul_110_17/g1810/z (u)     in_0->z  R     unmapped_nor2        1  5.3     0    84    3616 
  U_MPU/mul_110_17/g1854/z (u)     in_0->z  F     unmapped_nand2       1  5.3     0    84    3700 
  U_MPU/mul_110_17/g1965/z (u)     in_0->z  R     unmapped_not         1  5.3     0    50    3751 
  U_MPU/g272_g1/z          (u)     data1->z R     unmapped_mux4        1  5.3     0   149    3899 
  U_MPU/dii_reg[18]/d      -       -        R     unmapped_d_flop      1    -     -     0    3899 
#-------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 37: MET (325 ps) Setup Check with Pin U_MPU/drr_reg[9]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/drr_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3639                  
             Slack:=     325                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_107_19/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_107_19/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_107_19/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_107_19/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_107_19/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_107_19/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_107_19/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_107_19/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_107_19/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_107_19/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_107_19/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_107_19/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_107_19/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_107_19/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_107_19/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_107_19/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_107_19/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_107_19/g1728/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_107_19/g1730/z (u)     in_0->z F     unmapped_nor2        1  5.3     0    84    3358 
  U_MPU/mul_107_19/g1828/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3442 
  U_MPU/mul_107_19/g1914/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3639 
  U_MPU/drr_reg[9]/d       -       -       R     unmapped_d_flop      1    -     -     0    3639 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 38: MET (325 ps) Setup Check with Pin U_MPU/drr_reg[8]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/drr_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3639                  
             Slack:=     325                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_107_19/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_107_19/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_107_19/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_107_19/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_107_19/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_107_19/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_107_19/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_107_19/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_107_19/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_107_19/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_107_19/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_107_19/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_107_19/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_107_19/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_107_19/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_107_19/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_107_19/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_107_19/g1724/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_107_19/g1726/z (u)     in_0->z F     unmapped_nor2        1  5.3     0    84    3358 
  U_MPU/mul_107_19/g1826/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3442 
  U_MPU/mul_107_19/g1911/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3639 
  U_MPU/drr_reg[8]/d       -       -       R     unmapped_d_flop      1    -     -     0    3639 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 39: MET (325 ps) Setup Check with Pin U_MPU/drr_reg[7]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/drr_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3639                  
             Slack:=     325                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_107_19/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_107_19/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_107_19/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_107_19/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_107_19/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_107_19/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_107_19/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_107_19/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_107_19/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_107_19/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_107_19/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_107_19/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_107_19/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_107_19/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_107_19/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_107_19/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_107_19/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_107_19/g1719/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_107_19/g1721/z (u)     in_0->z F     unmapped_nor2        1  5.3     0    84    3358 
  U_MPU/mul_107_19/g1824/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3442 
  U_MPU/mul_107_19/g1909/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3639 
  U_MPU/drr_reg[7]/d       -       -       R     unmapped_d_flop      1    -     -     0    3639 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 40: MET (325 ps) Setup Check with Pin U_MPU/dri_reg[9]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dri_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3639                  
             Slack:=     325                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_109_17/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_109_17/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_109_17/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_109_17/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_109_17/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_109_17/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_109_17/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_109_17/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_109_17/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_109_17/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_109_17/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_109_17/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_109_17/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_109_17/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_109_17/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_109_17/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_109_17/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_109_17/g1728/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_109_17/g1730/z (u)     in_0->z F     unmapped_nor2        1  5.3     0    84    3358 
  U_MPU/mul_109_17/g1828/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3442 
  U_MPU/mul_109_17/g1914/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3639 
  U_MPU/dri_reg[9]/d       -       -       R     unmapped_d_flop      1    -     -     0    3639 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 41: MET (325 ps) Setup Check with Pin U_MPU/dri_reg[8]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dri_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3639                  
             Slack:=     325                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_109_17/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_109_17/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_109_17/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_109_17/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_109_17/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_109_17/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_109_17/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_109_17/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_109_17/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_109_17/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_109_17/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_109_17/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_109_17/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_109_17/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_109_17/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_109_17/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_109_17/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_109_17/g1724/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_109_17/g1726/z (u)     in_0->z F     unmapped_nor2        1  5.3     0    84    3358 
  U_MPU/mul_109_17/g1826/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3442 
  U_MPU/mul_109_17/g1911/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3639 
  U_MPU/dri_reg[8]/d       -       -       R     unmapped_d_flop      1    -     -     0    3639 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 42: MET (325 ps) Setup Check with Pin U_MPU/dri_reg[7]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dri_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3639                  
             Slack:=     325                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_109_17/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_109_17/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_109_17/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_109_17/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_109_17/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_109_17/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_109_17/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_109_17/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_109_17/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_109_17/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_109_17/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_109_17/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_109_17/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_109_17/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_109_17/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_109_17/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_109_17/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_109_17/g1719/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_109_17/g1721/z (u)     in_0->z F     unmapped_nor2        1  5.3     0    84    3358 
  U_MPU/mul_109_17/g1824/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3442 
  U_MPU/mul_109_17/g1909/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3639 
  U_MPU/dri_reg[7]/d       -       -       R     unmapped_d_flop      1    -     -     0    3639 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 43: MET (325 ps) Setup Check with Pin U_MPU/dir_reg[9]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dir_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3639                  
             Slack:=     325                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_108_17/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_108_17/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_108_17/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_108_17/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_108_17/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_108_17/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_108_17/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_108_17/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_108_17/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_108_17/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_108_17/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_108_17/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_108_17/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_108_17/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_108_17/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_108_17/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_108_17/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_108_17/g1728/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_108_17/g1730/z (u)     in_0->z F     unmapped_nor2        1  5.3     0    84    3358 
  U_MPU/mul_108_17/g1828/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3442 
  U_MPU/mul_108_17/g1914/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3639 
  U_MPU/dir_reg[9]/d       -       -       R     unmapped_d_flop      1    -     -     0    3639 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 44: MET (325 ps) Setup Check with Pin U_MPU/dir_reg[8]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dir_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3639                  
             Slack:=     325                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_108_17/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_108_17/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_108_17/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_108_17/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_108_17/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_108_17/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_108_17/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_108_17/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_108_17/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_108_17/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_108_17/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_108_17/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_108_17/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_108_17/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_108_17/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_108_17/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_108_17/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_108_17/g1724/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_108_17/g1726/z (u)     in_0->z F     unmapped_nor2        1  5.3     0    84    3358 
  U_MPU/mul_108_17/g1826/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3442 
  U_MPU/mul_108_17/g1911/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3639 
  U_MPU/dir_reg[8]/d       -       -       R     unmapped_d_flop      1    -     -     0    3639 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 45: MET (325 ps) Setup Check with Pin U_MPU/dir_reg[7]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dir_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3639                  
             Slack:=     325                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_108_17/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_108_17/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_108_17/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_108_17/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_108_17/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_108_17/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_108_17/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_108_17/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_108_17/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_108_17/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_108_17/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_108_17/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_108_17/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_108_17/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_108_17/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_108_17/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_108_17/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_108_17/g1719/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_108_17/g1721/z (u)     in_0->z F     unmapped_nor2        1  5.3     0    84    3358 
  U_MPU/mul_108_17/g1824/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3442 
  U_MPU/mul_108_17/g1909/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3639 
  U_MPU/dir_reg[7]/d       -       -       R     unmapped_d_flop      1    -     -     0    3639 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 46: MET (325 ps) Setup Check with Pin U_MPU/dii_reg[9]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dii_reg[9]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3639                  
             Slack:=     325                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_110_17/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_110_17/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_110_17/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_110_17/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_110_17/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_110_17/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_110_17/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_110_17/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_110_17/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_110_17/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_110_17/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_110_17/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_110_17/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_110_17/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_110_17/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_110_17/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_110_17/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_110_17/g1728/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_110_17/g1730/z (u)     in_0->z F     unmapped_nor2        1  5.3     0    84    3358 
  U_MPU/mul_110_17/g1828/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3442 
  U_MPU/mul_110_17/g1914/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3639 
  U_MPU/dii_reg[9]/d       -       -       R     unmapped_d_flop      1    -     -     0    3639 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 47: MET (325 ps) Setup Check with Pin U_MPU/dii_reg[8]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dii_reg[8]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3639                  
             Slack:=     325                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_110_17/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_110_17/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_110_17/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_110_17/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_110_17/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_110_17/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_110_17/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_110_17/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_110_17/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_110_17/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_110_17/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_110_17/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_110_17/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_110_17/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_110_17/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_110_17/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_110_17/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_110_17/g1724/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_110_17/g1726/z (u)     in_0->z F     unmapped_nor2        1  5.3     0    84    3358 
  U_MPU/mul_110_17/g1826/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3442 
  U_MPU/mul_110_17/g1911/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3639 
  U_MPU/dii_reg[8]/d       -       -       R     unmapped_d_flop      1    -     -     0    3639 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 48: MET (325 ps) Setup Check with Pin U_MPU/dii_reg[7]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wid_reg[1]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/dii_reg[7]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3639                  
             Slack:=     325                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wid_reg[1]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wid_reg[1]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_110_17/g90/z   (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_110_17/g92/z   (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_110_17/g93/z   (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_110_17/g160/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_110_17/g161/z  (u)     in_1->z R     unmapped_nand2       2 10.6     0    94    1224 
  U_MPU/mul_110_17/g1136/z (u)     in_1->z R     unmapped_xor2        3 15.9     0   219    1443 
  U_MPU/mul_110_17/g1150/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1639 
  U_MPU/mul_110_17/g1151/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1858 
  U_MPU/mul_110_17/g1162/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2055 
  U_MPU/mul_110_17/g1163/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2274 
  U_MPU/mul_110_17/g1168/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    2470 
  U_MPU/mul_110_17/g1169/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2677 
  U_MPU/mul_110_17/g1521/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2784 
  U_MPU/mul_110_17/g1584/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2868 
  U_MPU/mul_110_17/g1586/z (u)     in_0->z F     unmapped_nor2        3 15.9     0   107    2974 
  U_MPU/mul_110_17/g1657/z (u)     in_0->z R     unmapped_nor2        1  5.3     0    84    3058 
  U_MPU/mul_110_17/g1659/z (u)     in_0->z F     unmapped_nor2        5 26.5     0   132    3190 
  U_MPU/mul_110_17/g1719/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    3274 
  U_MPU/mul_110_17/g1721/z (u)     in_0->z F     unmapped_nor2        1  5.3     0    84    3358 
  U_MPU/mul_110_17/g1824/z (u)     in_0->z R     unmapped_nand2       1  5.3     0    84    3442 
  U_MPU/mul_110_17/g1909/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3639 
  U_MPU/dii_reg[7]/d       -       -       R     unmapped_d_flop      1    -     -     0    3639 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 49: MET (395 ps) Setup Check with Pin U_MPU/drr_reg[6]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/drr_reg[6]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3569                  
             Slack:=     395                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[3]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[3]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_107_19/g179/z  (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_107_19/g181/z  (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_107_19/g182/z  (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_107_19/g233/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_107_19/g234/z  (u)     in_1->z R     unmapped_nand2       3 15.9     0   107    1236 
  U_MPU/mul_107_19/g1068/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1432 
  U_MPU/mul_107_19/g1069/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1652 
  U_MPU/mul_107_19/g1080/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1848 
  U_MPU/mul_107_19/g1081/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2067 
  U_MPU/mul_107_19/g1092/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2263 
  U_MPU/mul_107_19/g1093/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2470 
  U_MPU/mul_107_19/g1517/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2577 
  U_MPU/mul_107_19/g1583/z (u)     in_1->z R     unmapped_nor2        2 10.6     0    94    2671 
  U_MPU/mul_107_19/g1646/z (u)     in_0->z F     unmapped_not         1  5.3     0    50    2722 
  U_MPU/mul_107_19/g1647/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2806 
  U_MPU/mul_107_19/g1649/z (u)     in_0->z F     unmapped_nor2        1  5.3     0    84    2890 
  U_MPU/mul_107_19/g1716/z (u)     in_0->z R     unmapped_not         1  5.3     0    50    2940 
  U_MPU/mul_107_19/g1717/z (u)     in_1->z F     unmapped_nor2        1  5.3     0    84    3024 
  U_MPU/mul_107_19/g1771/z (u)     in_0->z R     unmapped_nand2      17 26.5     0   181    3205 
  U_MPU/mul_107_19/g1821/z (u)     in_0->z F     unmapped_nand2       1  5.3     0    84    3289 
  U_MPU/mul_107_19/g1822/z (u)     in_1->z R     unmapped_nand2       1  5.3     0    84    3373 
  U_MPU/mul_107_19/g1906/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3569 
  U_MPU/drr_reg[6]/d       -       -       R     unmapped_d_flop      1    -     -     0    3569 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).



Path 50: MET (395 ps) Setup Check with Pin U_MPU/drr_reg[5]/clk->d
           View: worst_view
          Group: clk
     Startpoint: (R) U_MPU/wrd_reg[3]/clk
          Clock: (R) clk
       Endpoint: (R) U_MPU/drr_reg[5]/d
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+    5000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    5000            0     
                                              
             Setup:-     636                  
       Uncertainty:-     400                  
     Required Time:=    3964                  
      Launch Clock:-       0                  
         Data Path:-    3569                  
             Slack:=     395                  

#------------------------------------------------------------------------------------------------
#      Timing Point        Flags    Arc    Edge      Cell        Fanout Load Trans Delay Arrival 
#                                                                       (fF)  (ps)  (ps)   (ps)  
#------------------------------------------------------------------------------------------------
  U_MPU/wrd_reg[3]/clk     -       -       R     (arrival)        15996    -     0     -       0 
  U_MPU/wrd_reg[3]/q       (u)     clk->q  R     unmapped_d_flop     46 37.1     0   520     520 
  U_MPU/mul_107_19/g179/z  (u)     in_1->z F     unmapped_xor2       19 26.5     0   294     814 
  U_MPU/mul_107_19/g181/z  (u)     in_0->z R     unmapped_not         1  5.3     0    50     864 
  U_MPU/mul_107_19/g182/z  (u)     in_0->z R     unmapped_and2       18 26.5     0   181    1046 
  U_MPU/mul_107_19/g233/z  (u)     in_1->z F     unmapped_nand2       1  5.3     0    84    1130 
  U_MPU/mul_107_19/g234/z  (u)     in_1->z R     unmapped_nand2       3 15.9     0   107    1236 
  U_MPU/mul_107_19/g1068/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1432 
  U_MPU/mul_107_19/g1069/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    1652 
  U_MPU/mul_107_19/g1080/z (u)     in_1->z R     unmapped_xor2        1  5.3     0   196    1848 
  U_MPU/mul_107_19/g1081/z (u)     in_0->z R     unmapped_xor2        3 15.9     0   219    2067 
  U_MPU/mul_107_19/g1092/z (u)     in_0->z R     unmapped_xor2        1  5.3     0   196    2263 
  U_MPU/mul_107_19/g1093/z (u)     in_0->z R     unmapped_xor2        2 10.6     0   207    2470 
  U_MPU/mul_107_19/g1517/z (u)     in_1->z F     unmapped_nor2        3 15.9     0   107    2577 
  U_MPU/mul_107_19/g1583/z (u)     in_1->z R     unmapped_nor2        2 10.6     0    94    2671 
  U_MPU/mul_107_19/g1646/z (u)     in_0->z F     unmapped_not         1  5.3     0    50    2722 
  U_MPU/mul_107_19/g1647/z (u)     in_1->z R     unmapped_nor2        1  5.3     0    84    2806 
  U_MPU/mul_107_19/g1649/z (u)     in_0->z F     unmapped_nor2        1  5.3     0    84    2890 
  U_MPU/mul_107_19/g1716/z (u)     in_0->z R     unmapped_not         1  5.3     0    50    2940 
  U_MPU/mul_107_19/g1717/z (u)     in_1->z F     unmapped_nor2        1  5.3     0    84    3024 
  U_MPU/mul_107_19/g1771/z (u)     in_0->z R     unmapped_nand2      17 26.5     0   181    3205 
  U_MPU/mul_107_19/g1818/z (u)     in_0->z F     unmapped_nand2       1  5.3     0    84    3289 
  U_MPU/mul_107_19/g1819/z (u)     in_1->z R     unmapped_nand2       1  5.3     0    84    3373 
  U_MPU/mul_107_19/g1903/z (u)     in_0->z R     unmapped_xnor2       1  5.3     0   196    3569 
  U_MPU/drr_reg[5]/d       -       -       R     unmapped_d_flop      1    -     -     0    3569 
#------------------------------------------------------------------------------------------------

(u) : Net has unmapped pin(s).

