Drill report for C:\Users\sucha\programming\CanSat\Schematics\Circuit\top.kicad_pcb
Created on 17/01/2018 14:51:34

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'top.drl' contains
    plated through holes:
    =============================================================
    T1  0.60mm  0.024"  (19 holes)

    Total plated holes count 19


Drill file 'top-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
