<def f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1104' ll='1106' type='bool llvm::MachineRegisterInfo::defusechain_instr_iterator::operator==(const defusechain_instr_iterator&lt;Uses, Defs, SkipDebug, ByOperand, ByInstr, ByBundle&gt; &amp; x) const'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachineRegisterInfo.h' l='1108' u='c' c='_ZNK4llvm19MachineRegisterInfo26defusechain_instr_iteratorneERKNS0_26defusechain_instr_iteratorIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEE'/>
<use f='llvm/llvm/lib/CodeGen/MachineRegisterInfo.cpp' l='403' u='c' c='_ZNK4llvm19MachineRegisterInfo10getVRegDefEj'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='211' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='224' u='c' c='_ZNK12_GLOBAL__N_120AArch64AdvSIMDScalar23isProfitableToTransformERKN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='304' u='c' c='_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64AdvSIMDScalarPass.cpp' l='323' u='c' c='_ZN12_GLOBAL__N_120AArch64AdvSIMDScalar20transformInstructionERN4llvm12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/X86/X86CmovConversion.cpp' l='538' u='c' c='_ZN12_GLOBAL__N_120X86CmovConverterPass32checkForProfitableCmovCandidatesEN4llvm8ArrayRefIPNS1_17MachineBasicBlockEEERNS1_11SmallVectorINS6_IPNS1_12Ma287040'/>
