#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001935ce7e830 .scope module, "alu_testbench" "alu_testbench" 2 3;
 .timescale -9 -12;
v000001935cf068f0_0 .var "a", 3 0;
v000001935cf05c70_0 .var "b", 3 0;
v000001935cf05bd0_0 .var "cin", 0 0;
v000001935cf05d10_0 .net "cout", 0 0, v000001935cf031c0_0;  1 drivers
v000001935cf06530_0 .net "negative", 0 0, v000001935cf04200_0;  1 drivers
v000001935cf05b30_0 .var "opcode", 2 0;
v000001935cf04eb0_0 .net "overflow", 0 0, v000001935cf04340_0;  1 drivers
v000001935cf063f0_0 .net "result", 3 0, v000001935cf04840_0;  1 drivers
v000001935cf05770_0 .net "zero", 0 0, v000001935cf02d60_0;  1 drivers
S_000001935ce7e9c0 .scope module, "alu_inst" "alu_4bit" 2 13, 3 1 0, S_000001935ce7e830;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /INPUT 3 "opcode";
    .port_info 3 /INPUT 1 "cin";
    .port_info 4 /OUTPUT 4 "result";
    .port_info 5 /OUTPUT 1 "cout";
    .port_info 6 /OUTPUT 1 "zero";
    .port_info 7 /OUTPUT 1 "negative";
    .port_info 8 /OUTPUT 1 "overflow";
P_000001935ce42af0 .param/l "ADD" 1 3 14, C4<000>;
P_000001935ce42b28 .param/l "AND" 1 3 16, C4<010>;
P_000001935ce42b60 .param/l "NOT" 1 3 19, C4<101>;
P_000001935ce42b98 .param/l "OR" 1 3 17, C4<011>;
P_000001935ce42bd0 .param/l "SLL" 1 3 21, C4<111>;
P_000001935ce42c08 .param/l "SLT" 1 3 20, C4<110>;
P_000001935ce42c40 .param/l "SUB" 1 3 15, C4<001>;
P_000001935ce42c78 .param/l "XOR" 1 3 18, C4<100>;
L_000001935ce922d0 .functor AND 4, v000001935cf068f0_0, v000001935cf05c70_0, C4<1111>, C4<1111>;
L_000001935ce92500 .functor OR 4, v000001935cf068f0_0, v000001935cf05c70_0, C4<0000>, C4<0000>;
L_000001935ce920a0 .functor XOR 4, v000001935cf068f0_0, v000001935cf05c70_0, C4<0000>, C4<0000>;
L_000001935ce92110 .functor NOT 4, v000001935cf068f0_0, C4<0000>, C4<0000>, C4<0000>;
v000001935ce99870_0 .net *"_ivl_0", 4 0, L_000001935cf05db0;  1 drivers
v000001935ce99cd0_0 .net *"_ivl_10", 4 0, L_000001935cf04a50;  1 drivers
L_000001935cf90118 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001935ce9a1d0_0 .net *"_ivl_13", 3 0, L_000001935cf90118;  1 drivers
v000001935ce99e10_0 .net *"_ivl_16", 4 0, L_000001935cf06210;  1 drivers
L_000001935cf90160 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001935ce9a310_0 .net *"_ivl_19", 0 0, L_000001935cf90160;  1 drivers
v000001935ce99410_0 .net *"_ivl_20", 4 0, L_000001935cf05270;  1 drivers
L_000001935cf901a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001935ce99550_0 .net *"_ivl_23", 0 0, L_000001935cf901a8;  1 drivers
v000001935cf04160_0 .net *"_ivl_24", 4 0, L_000001935cf04b90;  1 drivers
v000001935cf043e0_0 .net *"_ivl_26", 4 0, L_000001935cf05310;  1 drivers
L_000001935cf901f0 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001935cf03260_0 .net *"_ivl_29", 3 0, L_000001935cf901f0;  1 drivers
L_000001935cf90088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001935cf04700_0 .net *"_ivl_3", 0 0, L_000001935cf90088;  1 drivers
L_000001935cf90238 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001935cf045c0_0 .net/2u *"_ivl_32", 2 0, L_000001935cf90238;  1 drivers
v000001935cf03da0_0 .net *"_ivl_34", 0 0, L_000001935cf06710;  1 drivers
v000001935cf04520_0 .net *"_ivl_36", 3 0, L_000001935ce922d0;  1 drivers
L_000001935cf90280 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001935cf039e0_0 .net/2u *"_ivl_38", 2 0, L_000001935cf90280;  1 drivers
v000001935cf03800_0 .net *"_ivl_4", 4 0, L_000001935cf05810;  1 drivers
v000001935cf03d00_0 .net *"_ivl_40", 0 0, L_000001935cf05e50;  1 drivers
v000001935cf03ee0_0 .net *"_ivl_42", 3 0, L_000001935ce92500;  1 drivers
L_000001935cf902c8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001935cf03300_0 .net/2u *"_ivl_44", 2 0, L_000001935cf902c8;  1 drivers
v000001935cf03120_0 .net *"_ivl_46", 0 0, L_000001935cf04ff0;  1 drivers
v000001935cf033a0_0 .net *"_ivl_48", 3 0, L_000001935ce920a0;  1 drivers
L_000001935cf90310 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001935cf02fe0_0 .net/2u *"_ivl_50", 2 0, L_000001935cf90310;  1 drivers
v000001935cf03bc0_0 .net *"_ivl_52", 0 0, L_000001935cf05450;  1 drivers
v000001935cf03a80_0 .net *"_ivl_54", 3 0, L_000001935ce92110;  1 drivers
L_000001935cf90358 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001935cf03620_0 .net/2u *"_ivl_56", 3 0, L_000001935cf90358;  1 drivers
v000001935cf02ea0_0 .net *"_ivl_58", 3 0, L_000001935cf05090;  1 drivers
v000001935cf03c60_0 .net *"_ivl_60", 3 0, L_000001935cf05130;  1 drivers
v000001935cf03080_0 .net *"_ivl_62", 3 0, L_000001935cf065d0;  1 drivers
L_000001935cf903a0 .functor BUFT 1, C4<111>, C4<0>, C4<0>, C4<0>;
v000001935cf03440_0 .net/2u *"_ivl_66", 2 0, L_000001935cf903a0;  1 drivers
v000001935cf047a0_0 .net *"_ivl_68", 0 0, L_000001935cf062b0;  1 drivers
L_000001935cf900d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001935cf040c0_0 .net *"_ivl_7", 0 0, L_000001935cf900d0;  1 drivers
v000001935cf03e40_0 .net *"_ivl_71", 2 0, L_000001935cf04e10;  1 drivers
L_000001935cf903e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001935cf034e0_0 .net/2u *"_ivl_72", 0 0, L_000001935cf903e8;  1 drivers
v000001935cf03f80_0 .net *"_ivl_74", 3 0, L_000001935cf051d0;  1 drivers
L_000001935cf90430 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001935cf04480_0 .net/2u *"_ivl_76", 3 0, L_000001935cf90430;  1 drivers
v000001935cf02e00_0 .net *"_ivl_8", 4 0, L_000001935cf05f90;  1 drivers
L_000001935cf90478 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v000001935cf02f40_0 .net/2u *"_ivl_80", 2 0, L_000001935cf90478;  1 drivers
v000001935cf04660_0 .net *"_ivl_82", 0 0, L_000001935cf05a90;  1 drivers
v000001935cf02ae0_0 .net *"_ivl_84", 0 0, L_000001935cf067b0;  1 drivers
L_000001935cf904c0 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v000001935cf03580_0 .net/2u *"_ivl_86", 3 0, L_000001935cf904c0;  1 drivers
L_000001935cf90508 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001935cf036c0_0 .net/2u *"_ivl_88", 3 0, L_000001935cf90508;  1 drivers
v000001935cf038a0_0 .net *"_ivl_90", 3 0, L_000001935cf05ef0;  1 drivers
L_000001935cf90550 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v000001935cf03760_0 .net/2u *"_ivl_92", 3 0, L_000001935cf90550;  1 drivers
v000001935cf02b80_0 .net "a", 3 0, v000001935cf068f0_0;  1 drivers
v000001935cf03940_0 .net "add_result", 4 0, L_000001935cf059f0;  1 drivers
v000001935cf03b20_0 .net "b", 3 0, v000001935cf05c70_0;  1 drivers
v000001935cf04020_0 .net "cin", 0 0, v000001935cf05bd0_0;  1 drivers
v000001935cf031c0_0 .var "cout", 0 0;
v000001935cf048e0_0 .net "logical_result", 3 0, L_000001935cf04c30;  1 drivers
v000001935cf04200_0 .var "negative", 0 0;
v000001935cf042a0_0 .net "opcode", 2 0, v000001935cf05b30_0;  1 drivers
v000001935cf04340_0 .var "overflow", 0 0;
v000001935cf04840_0 .var "result", 3 0;
v000001935cf02a40_0 .net "shift_result", 3 0, L_000001935cf05590;  1 drivers
v000001935cf02c20_0 .net "slt_result", 3 0, L_000001935cf06030;  1 drivers
v000001935cf02cc0_0 .net "sub_result", 4 0, L_000001935cf060d0;  1 drivers
v000001935cf02d60_0 .var "zero", 0 0;
E_000001935cea12d0/0 .event anyedge, v000001935cf042a0_0, v000001935cf03940_0, v000001935cf02b80_0, v000001935cf03b20_0;
E_000001935cea12d0/1 .event anyedge, v000001935cf04840_0, v000001935cf02cc0_0, v000001935cf048e0_0, v000001935cf02c20_0;
E_000001935cea12d0/2 .event anyedge, v000001935cf02a40_0;
E_000001935cea12d0 .event/or E_000001935cea12d0/0, E_000001935cea12d0/1, E_000001935cea12d0/2;
L_000001935cf05db0 .concat [ 4 1 0 0], v000001935cf068f0_0, L_000001935cf90088;
L_000001935cf05810 .concat [ 4 1 0 0], v000001935cf05c70_0, L_000001935cf900d0;
L_000001935cf05f90 .arith/sum 5, L_000001935cf05db0, L_000001935cf05810;
L_000001935cf04a50 .concat [ 1 4 0 0], v000001935cf05bd0_0, L_000001935cf90118;
L_000001935cf059f0 .arith/sum 5, L_000001935cf05f90, L_000001935cf04a50;
L_000001935cf06210 .concat [ 4 1 0 0], v000001935cf068f0_0, L_000001935cf90160;
L_000001935cf05270 .concat [ 4 1 0 0], v000001935cf05c70_0, L_000001935cf901a8;
L_000001935cf04b90 .arith/sub 5, L_000001935cf06210, L_000001935cf05270;
L_000001935cf05310 .concat [ 1 4 0 0], v000001935cf05bd0_0, L_000001935cf901f0;
L_000001935cf060d0 .arith/sub 5, L_000001935cf04b90, L_000001935cf05310;
L_000001935cf06710 .cmp/eq 3, v000001935cf05b30_0, L_000001935cf90238;
L_000001935cf05e50 .cmp/eq 3, v000001935cf05b30_0, L_000001935cf90280;
L_000001935cf04ff0 .cmp/eq 3, v000001935cf05b30_0, L_000001935cf902c8;
L_000001935cf05450 .cmp/eq 3, v000001935cf05b30_0, L_000001935cf90310;
L_000001935cf05090 .functor MUXZ 4, L_000001935cf90358, L_000001935ce92110, L_000001935cf05450, C4<>;
L_000001935cf05130 .functor MUXZ 4, L_000001935cf05090, L_000001935ce920a0, L_000001935cf04ff0, C4<>;
L_000001935cf065d0 .functor MUXZ 4, L_000001935cf05130, L_000001935ce92500, L_000001935cf05e50, C4<>;
L_000001935cf04c30 .functor MUXZ 4, L_000001935cf065d0, L_000001935ce922d0, L_000001935cf06710, C4<>;
L_000001935cf062b0 .cmp/eq 3, v000001935cf05b30_0, L_000001935cf903a0;
L_000001935cf04e10 .part v000001935cf068f0_0, 0, 3;
L_000001935cf051d0 .concat [ 1 3 0 0], L_000001935cf903e8, L_000001935cf04e10;
L_000001935cf05590 .functor MUXZ 4, L_000001935cf90430, L_000001935cf051d0, L_000001935cf062b0, C4<>;
L_000001935cf05a90 .cmp/eq 3, v000001935cf05b30_0, L_000001935cf90478;
L_000001935cf067b0 .cmp/gt 4, v000001935cf05c70_0, v000001935cf068f0_0;
L_000001935cf05ef0 .functor MUXZ 4, L_000001935cf90508, L_000001935cf904c0, L_000001935cf067b0, C4<>;
L_000001935cf06030 .functor MUXZ 4, L_000001935cf90550, L_000001935cf05ef0, L_000001935cf05a90, C4<>;
S_000001935ce42cc0 .scope task, "test_addition" "test_addition" 2 96, 2 96 0, S_000001935ce7e830;
 .timescale -9 -12;
v000001935cf06670_0 .var "a_val", 3 0;
v000001935cf04af0_0 .var "b_val", 3 0;
v000001935cf06350_0 .var "cin_val", 0 0;
TD_alu_testbench.test_addition ;
    %load/vec4 v000001935cf06670_0;
    %store/vec4 v000001935cf068f0_0, 0, 4;
    %load/vec4 v000001935cf04af0_0;
    %store/vec4 v000001935cf05c70_0, 0, 4;
    %load/vec4 v000001935cf06350_0;
    %store/vec4 v000001935cf05bd0_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001935cf05b30_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 2 105 "$display", "ADD: %b + %b + %b = %b (Cout=%b, Zero=%b, Neg=%b, Ovr=%b)", v000001935cf068f0_0, v000001935cf05c70_0, v000001935cf05bd0_0, v000001935cf063f0_0, v000001935cf05d10_0, v000001935cf05770_0, v000001935cf06530_0, v000001935cf04eb0_0 {0 0 0};
    %end;
S_000001935cea8c40 .scope task, "test_edge_cases" "test_edge_cases" 2 183, 2 183 0, S_000001935ce7e830;
 .timescale -9 -12;
TD_alu_testbench.test_edge_cases ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001935cf068f0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001935cf05c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf05bd0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001935cf05b30_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 2 191 "$display", "Edge Case: Undefined opcode with a=%b, b=%b = %b", v000001935cf068f0_0, v000001935cf05c70_0, v000001935cf063f0_0 {0 0 0};
    %end;
S_000001935cea8dd0 .scope task, "test_logical" "test_logical" 2 126, 2 126 0, S_000001935ce7e830;
 .timescale -9 -12;
v000001935cf04cd0_0 .var "a_val", 3 0;
v000001935cf054f0_0 .var "b_val", 3 0;
v000001935cf04f50_0 .var "op", 2 0;
TD_alu_testbench.test_logical ;
    %load/vec4 v000001935cf04cd0_0;
    %store/vec4 v000001935cf068f0_0, 0, 4;
    %load/vec4 v000001935cf054f0_0;
    %store/vec4 v000001935cf05c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf05bd0_0, 0, 1;
    %load/vec4 v000001935cf04f50_0;
    %store/vec4 v000001935cf05b30_0, 0, 3;
    %delay 5000, 0;
    %load/vec4 v000001935cf04f50_0;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %jmp T_2.3;
T_2.0 ;
    %vpi_call 2 136 "$display", "AND: %b & %b = %b (Zero=%b, Neg=%b)", v000001935cf068f0_0, v000001935cf05c70_0, v000001935cf063f0_0, v000001935cf05770_0, v000001935cf06530_0 {0 0 0};
    %jmp T_2.3;
T_2.1 ;
    %vpi_call 2 137 "$display", "OR:  %b | %b = %b (Zero=%b, Neg=%b)", v000001935cf068f0_0, v000001935cf05c70_0, v000001935cf063f0_0, v000001935cf05770_0, v000001935cf06530_0 {0 0 0};
    %jmp T_2.3;
T_2.2 ;
    %vpi_call 2 138 "$display", "XOR: %b ^ %b = %b (Zero=%b, Neg=%b)", v000001935cf068f0_0, v000001935cf05c70_0, v000001935cf063f0_0, v000001935cf05770_0, v000001935cf06530_0 {0 0 0};
    %jmp T_2.3;
T_2.3 ;
    %pop/vec4 1;
    %end;
S_000001935cf06a10 .scope task, "test_not" "test_not" 2 144, 2 144 0, S_000001935ce7e830;
 .timescale -9 -12;
v000001935cf04d70_0 .var "a_val", 3 0;
TD_alu_testbench.test_not ;
    %load/vec4 v000001935cf04d70_0;
    %store/vec4 v000001935cf068f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001935cf05c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf05bd0_0, 0, 1;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v000001935cf05b30_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 2 152 "$display", "NOT: ~%b = %b (Zero=%b, Neg=%b)", v000001935cf068f0_0, v000001935cf063f0_0, v000001935cf05770_0, v000001935cf06530_0 {0 0 0};
    %end;
S_000001935cf06ba0 .scope task, "test_sll" "test_sll" 2 170, 2 170 0, S_000001935ce7e830;
 .timescale -9 -12;
v000001935cf05630_0 .var "a_val", 3 0;
TD_alu_testbench.test_sll ;
    %load/vec4 v000001935cf05630_0;
    %store/vec4 v000001935cf068f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001935cf05c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf05bd0_0, 0, 1;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v000001935cf05b30_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 2 178 "$display", "SLL: %b << 1 = %b (Cout=%b, Zero=%b, Neg=%b)", v000001935cf068f0_0, v000001935cf063f0_0, v000001935cf05d10_0, v000001935cf05770_0, v000001935cf06530_0 {0 0 0};
    %end;
S_000001935cf06d30 .scope task, "test_slt" "test_slt" 2 157, 2 157 0, S_000001935ce7e830;
 .timescale -9 -12;
v000001935cf06170_0 .var "a_val", 3 0;
v000001935cf056d0_0 .var "b_val", 3 0;
TD_alu_testbench.test_slt ;
    %load/vec4 v000001935cf06170_0;
    %store/vec4 v000001935cf068f0_0, 0, 4;
    %load/vec4 v000001935cf056d0_0;
    %store/vec4 v000001935cf05c70_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf05bd0_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v000001935cf05b30_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 2 165 "$display", "SLT: %b < %b = %b (Zero=%b, Neg=%b)", v000001935cf068f0_0, v000001935cf05c70_0, v000001935cf063f0_0, v000001935cf05770_0, v000001935cf06530_0 {0 0 0};
    %end;
S_000001935cf06ec0 .scope task, "test_subtraction" "test_subtraction" 2 111, 2 111 0, S_000001935ce7e830;
 .timescale -9 -12;
v000001935cf053b0_0 .var "a_val", 3 0;
v000001935cf058b0_0 .var "b_val", 3 0;
v000001935cf05950_0 .var "cin_val", 0 0;
TD_alu_testbench.test_subtraction ;
    %load/vec4 v000001935cf053b0_0;
    %store/vec4 v000001935cf068f0_0, 0, 4;
    %load/vec4 v000001935cf058b0_0;
    %store/vec4 v000001935cf05c70_0, 0, 4;
    %load/vec4 v000001935cf05950_0;
    %store/vec4 v000001935cf05bd0_0, 0, 1;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v000001935cf05b30_0, 0, 3;
    %delay 5000, 0;
    %vpi_call 2 120 "$display", "SUB: %b - %b - %b = %b (Cout=%b, Zero=%b, Neg=%b, Ovr=%b)", v000001935cf068f0_0, v000001935cf05c70_0, v000001935cf05bd0_0, v000001935cf063f0_0, v000001935cf05d10_0, v000001935cf05770_0, v000001935cf06530_0, v000001935cf04eb0_0 {0 0 0};
    %end;
    .scope S_000001935ce7e9c0;
T_7 ;
    %wait E_000001935cea12d0;
    %load/vec4 v000001935cf042a0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_7.7, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001935cf04840_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf031c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf04340_0, 0, 1;
    %jmp T_7.9;
T_7.0 ;
    %load/vec4 v000001935cf03940_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001935cf04840_0, 0, 4;
    %load/vec4 v000001935cf03940_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001935cf031c0_0, 0, 1;
    %load/vec4 v000001935cf02b80_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001935cf03b20_0;
    %parti/s 1, 3, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_7.10, 4;
    %load/vec4 v000001935cf04840_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001935cf02b80_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_7.10;
    %store/vec4 v000001935cf04340_0, 0, 1;
    %jmp T_7.9;
T_7.1 ;
    %load/vec4 v000001935cf02cc0_0;
    %parti/s 4, 0, 2;
    %store/vec4 v000001935cf04840_0, 0, 4;
    %load/vec4 v000001935cf02cc0_0;
    %parti/s 1, 4, 4;
    %store/vec4 v000001935cf031c0_0, 0, 1;
    %load/vec4 v000001935cf02b80_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001935cf03b20_0;
    %parti/s 1, 3, 3;
    %cmp/ne;
    %flag_get/vec4 4;
    %jmp/0 T_7.11, 4;
    %load/vec4 v000001935cf04840_0;
    %parti/s 1, 3, 3;
    %load/vec4 v000001935cf03b20_0;
    %parti/s 1, 3, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_7.11;
    %store/vec4 v000001935cf04340_0, 0, 1;
    %jmp T_7.9;
T_7.2 ;
    %load/vec4 v000001935cf048e0_0;
    %store/vec4 v000001935cf04840_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf031c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf04340_0, 0, 1;
    %jmp T_7.9;
T_7.3 ;
    %load/vec4 v000001935cf048e0_0;
    %store/vec4 v000001935cf04840_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf031c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf04340_0, 0, 1;
    %jmp T_7.9;
T_7.4 ;
    %load/vec4 v000001935cf048e0_0;
    %store/vec4 v000001935cf04840_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf031c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf04340_0, 0, 1;
    %jmp T_7.9;
T_7.5 ;
    %load/vec4 v000001935cf048e0_0;
    %store/vec4 v000001935cf04840_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf031c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf04340_0, 0, 1;
    %jmp T_7.9;
T_7.6 ;
    %load/vec4 v000001935cf02c20_0;
    %store/vec4 v000001935cf04840_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf031c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf04340_0, 0, 1;
    %jmp T_7.9;
T_7.7 ;
    %load/vec4 v000001935cf02a40_0;
    %store/vec4 v000001935cf04840_0, 0, 4;
    %load/vec4 v000001935cf02b80_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000001935cf031c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf04340_0, 0, 1;
    %jmp T_7.9;
T_7.9 ;
    %pop/vec4 1;
    %load/vec4 v000001935cf04840_0;
    %pushi/vec4 0, 0, 4;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v000001935cf02d60_0, 0, 1;
    %load/vec4 v000001935cf04840_0;
    %parti/s 1, 3, 3;
    %store/vec4 v000001935cf04200_0, 0, 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001935ce7e830;
T_8 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001935cf068f0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001935cf05c70_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v000001935cf05b30_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf05bd0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 37 "$display", "=== Testing Addition Operations ===" {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001935cf06670_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001935cf04af0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf06350_0, 0, 1;
    %fork TD_alu_testbench.test_addition, S_000001935ce42cc0;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001935cf06670_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001935cf04af0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf06350_0, 0, 1;
    %fork TD_alu_testbench.test_addition, S_000001935ce42cc0;
    %join;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001935cf06670_0, 0, 4;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000001935cf04af0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf06350_0, 0, 1;
    %fork TD_alu_testbench.test_addition, S_000001935ce42cc0;
    %join;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001935cf06670_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001935cf04af0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf06350_0, 0, 1;
    %fork TD_alu_testbench.test_addition, S_000001935ce42cc0;
    %join;
    %vpi_call 2 44 "$display", "\012=== Testing Subtraction Operations ===" {0 0 0};
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001935cf053b0_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001935cf058b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf05950_0, 0, 1;
    %fork TD_alu_testbench.test_subtraction, S_000001935cf06ec0;
    %join;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001935cf053b0_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001935cf058b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf05950_0, 0, 1;
    %fork TD_alu_testbench.test_subtraction, S_000001935cf06ec0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001935cf053b0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001935cf058b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf05950_0, 0, 1;
    %fork TD_alu_testbench.test_subtraction, S_000001935cf06ec0;
    %join;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001935cf053b0_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001935cf058b0_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001935cf05950_0, 0, 1;
    %fork TD_alu_testbench.test_subtraction, S_000001935cf06ec0;
    %join;
    %vpi_call 2 51 "$display", "\012=== Testing AND Operations ===" {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001935cf04cd0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001935cf054f0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001935cf04f50_0, 0, 3;
    %fork TD_alu_testbench.test_logical, S_000001935cea8dd0;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001935cf04cd0_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001935cf054f0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001935cf04f50_0, 0, 3;
    %fork TD_alu_testbench.test_logical, S_000001935cea8dd0;
    %join;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001935cf04cd0_0, 0, 4;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001935cf054f0_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v000001935cf04f50_0, 0, 3;
    %fork TD_alu_testbench.test_logical, S_000001935cea8dd0;
    %join;
    %vpi_call 2 57 "$display", "\012=== Testing OR Operations ===" {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001935cf04cd0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001935cf054f0_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001935cf04f50_0, 0, 3;
    %fork TD_alu_testbench.test_logical, S_000001935cea8dd0;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001935cf04cd0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001935cf054f0_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001935cf04f50_0, 0, 3;
    %fork TD_alu_testbench.test_logical, S_000001935cea8dd0;
    %join;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001935cf04cd0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001935cf054f0_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v000001935cf04f50_0, 0, 3;
    %fork TD_alu_testbench.test_logical, S_000001935cea8dd0;
    %join;
    %vpi_call 2 63 "$display", "\012=== Testing XOR Operations ===" {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001935cf04cd0_0, 0, 4;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000001935cf054f0_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001935cf04f50_0, 0, 3;
    %fork TD_alu_testbench.test_logical, S_000001935cea8dd0;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001935cf04cd0_0, 0, 4;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001935cf054f0_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001935cf04f50_0, 0, 3;
    %fork TD_alu_testbench.test_logical, S_000001935cea8dd0;
    %join;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001935cf04cd0_0, 0, 4;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001935cf054f0_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v000001935cf04f50_0, 0, 3;
    %fork TD_alu_testbench.test_logical, S_000001935cea8dd0;
    %join;
    %vpi_call 2 69 "$display", "\012=== Testing NOT Operations ===" {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001935cf04d70_0, 0, 4;
    %fork TD_alu_testbench.test_not, S_000001935cf06a10;
    %join;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000001935cf04d70_0, 0, 4;
    %fork TD_alu_testbench.test_not, S_000001935cf06a10;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001935cf04d70_0, 0, 4;
    %fork TD_alu_testbench.test_not, S_000001935cf06a10;
    %join;
    %vpi_call 2 75 "$display", "\012=== Testing SLT Operations ===" {0 0 0};
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001935cf06170_0, 0, 4;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001935cf056d0_0, 0, 4;
    %fork TD_alu_testbench.test_slt, S_000001935cf06d30;
    %join;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001935cf06170_0, 0, 4;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001935cf056d0_0, 0, 4;
    %fork TD_alu_testbench.test_slt, S_000001935cf06d30;
    %join;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001935cf06170_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001935cf056d0_0, 0, 4;
    %fork TD_alu_testbench.test_slt, S_000001935cf06d30;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001935cf06170_0, 0, 4;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001935cf056d0_0, 0, 4;
    %fork TD_alu_testbench.test_slt, S_000001935cf06d30;
    %join;
    %vpi_call 2 82 "$display", "\012=== Testing SLL Operations ===" {0 0 0};
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000001935cf05630_0, 0, 4;
    %fork TD_alu_testbench.test_sll, S_000001935cf06ba0;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001935cf05630_0, 0, 4;
    %fork TD_alu_testbench.test_sll, S_000001935cf06ba0;
    %join;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000001935cf05630_0, 0, 4;
    %fork TD_alu_testbench.test_sll, S_000001935cf06ba0;
    %join;
    %vpi_call 2 88 "$display", "\012=== Testing Edge Cases ===" {0 0 0};
    %fork TD_alu_testbench.test_edge_cases, S_000001935cea8c40;
    %join;
    %vpi_call 2 91 "$display", "\012=== All Tests Completed ===" {0 0 0};
    %vpi_call 2 92 "$finish" {0 0 0};
    %end;
    .thread T_8;
    .scope S_000001935ce7e830;
T_9 ;
    %vpi_call 2 197 "$monitor", "Time=%0t a=%b b=%b opcode=%b cin=%b result=%b cout=%b zero=%b neg=%b ovr=%b", $time, v000001935cf068f0_0, v000001935cf05c70_0, v000001935cf05b30_0, v000001935cf05bd0_0, v000001935cf063f0_0, v000001935cf05d10_0, v000001935cf05770_0, v000001935cf06530_0, v000001935cf04eb0_0 {0 0 0};
    %end;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "alu_testbench.v";
    "alu_4bit.v";
