{"path":"Revision/TS/ZealTS/COA/media/Pasted image 20231025230315.png","text":"Consider the following 4 class of instructions: Class I: 8 instructions, each with 3 registers Class J: 4 instructions, each with 1 address and 1 register Class K: 16 instructions, each with 2 registers Class L: 4 instructions, with 2 registers and 6-bit immediate unsinged value. Assume that an address takes 10 bits and processor has 16 registers. The minimum number of bits required to encode the above class of instructions using the expanding opcode technique s,","libVersion":"0.2.3","langs":"eng"}