/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [9:0] _02_;
  wire [17:0] _03_;
  reg [29:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [7:0] celloutsig_0_12z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [9:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire [18:0] celloutsig_0_27z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_42z;
  wire [23:0] celloutsig_0_4z;
  wire [16:0] celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_14z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire [8:0] celloutsig_1_9z;
  input [63:0] clkin_data;
  wire [63:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_41z = celloutsig_0_23z ? _01_ : celloutsig_0_20z[9];
  assign celloutsig_1_0z = in_data[180] ? in_data[153] : in_data[131];
  assign celloutsig_1_1z = !(celloutsig_1_0z ? celloutsig_1_0z : celloutsig_1_0z);
  assign celloutsig_1_5z = !(celloutsig_1_0z ? celloutsig_1_2z : celloutsig_1_3z);
  assign celloutsig_1_19z = !(celloutsig_1_4z ? celloutsig_1_9z[0] : celloutsig_1_8z);
  assign celloutsig_0_16z = !(celloutsig_0_2z ? celloutsig_0_1z : celloutsig_0_14z);
  assign celloutsig_0_24z = !(celloutsig_0_20z[3] ? celloutsig_0_16z : celloutsig_0_2z);
  assign celloutsig_0_0z = ~((in_data[30] | in_data[64]) & (in_data[68] | in_data[95]));
  assign celloutsig_0_42z = ~((celloutsig_0_23z | celloutsig_0_4z[15]) & (celloutsig_0_11z[0] | celloutsig_0_7z));
  assign celloutsig_1_18z = ~((celloutsig_1_14z | in_data[176]) & (celloutsig_1_0z | celloutsig_1_6z));
  assign celloutsig_0_14z = ~((celloutsig_0_6z[5] | celloutsig_0_6z[5]) & (celloutsig_0_11z[5] | celloutsig_0_5z[1]));
  assign celloutsig_1_2z = celloutsig_1_0z | ~(celloutsig_1_1z);
  assign celloutsig_1_3z = in_data[182] | ~(celloutsig_1_2z);
  assign celloutsig_1_4z = celloutsig_1_3z | ~(celloutsig_1_3z);
  assign celloutsig_0_22z = celloutsig_0_21z | ~(celloutsig_0_7z);
  assign celloutsig_1_8z = celloutsig_1_0z ^ celloutsig_1_1z;
  assign celloutsig_0_2z = celloutsig_0_0z ^ in_data[17];
  assign celloutsig_1_14z = ~(celloutsig_1_2z ^ celloutsig_1_13z);
  assign celloutsig_0_4z = in_data[26:3] + { in_data[91:74], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_5z = { celloutsig_0_4z[18:3], celloutsig_0_1z } + celloutsig_0_4z[17:1];
  assign celloutsig_0_20z = { celloutsig_0_6z[5:0], _02_[3], _00_, _02_[1], celloutsig_0_3z } + { celloutsig_0_4z[11:4], celloutsig_0_9z, celloutsig_0_7z };
  reg [17:0] _26_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[0])
    if (clkin_data[0]) _26_ <= 18'h00000;
    else _26_ <= celloutsig_0_27z[18:1];
  assign { _03_[17:9], _01_, _03_[7:0] } = _26_;
  reg [2:0] _27_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _27_ <= 3'h0;
    else _27_ <= celloutsig_0_4z[11:9];
  assign { _02_[3], _00_, _02_[1] } = _27_;
  always_ff @(negedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _04_ <= 30'h00000000;
    else _04_ <= { celloutsig_0_6z[3:2], celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_6z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_12z };
  assign celloutsig_1_7z = { in_data[128:123], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z } == { celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_1z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_0_18z = celloutsig_0_4z[12:5] == { celloutsig_0_1z, celloutsig_0_9z, celloutsig_0_11z };
  assign celloutsig_0_9z = { in_data[42:39], celloutsig_0_6z } && celloutsig_0_4z[19:8];
  assign celloutsig_0_15z = { celloutsig_0_5z[13:2], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_0z } && { celloutsig_0_12z[6:1], celloutsig_0_12z, celloutsig_0_7z };
  assign celloutsig_0_1z = { in_data[67:59], celloutsig_0_0z } && { in_data[90:82], celloutsig_0_0z };
  assign celloutsig_0_21z = celloutsig_0_6z[5:0] && { celloutsig_0_6z[7:4], celloutsig_0_9z, celloutsig_0_16z };
  assign celloutsig_0_23z = { celloutsig_0_5z[16:14], celloutsig_0_9z, celloutsig_0_18z, celloutsig_0_9z, celloutsig_0_21z, celloutsig_0_9z } && { in_data[43:39], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_6z = ! { in_data[161:153], celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_5z, celloutsig_1_3z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_27z = { _04_[18:1], celloutsig_0_14z } * { celloutsig_0_20z[8:2], celloutsig_0_14z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_24z, celloutsig_0_1z, celloutsig_0_23z, celloutsig_0_2z, celloutsig_0_7z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_7z, celloutsig_0_10z };
  assign celloutsig_0_7z = celloutsig_0_3z & celloutsig_0_0z;
  assign celloutsig_0_3z = | { celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_1_13z = | in_data[140:138];
  assign celloutsig_0_10z = ^ { in_data[67:66], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_0z };
  assign celloutsig_0_11z = { celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_3z } << { celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_0z };
  assign celloutsig_1_9z = { in_data[191:184], celloutsig_1_7z } - { celloutsig_1_7z, celloutsig_1_4z, celloutsig_1_7z, celloutsig_1_7z, celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_4z, celloutsig_1_4z, celloutsig_1_3z };
  assign celloutsig_0_6z = { celloutsig_0_4z[19:18], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_2z } ^ { in_data[50:49], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_4z[18:12], celloutsig_0_10z } ^ { celloutsig_0_6z[5:0], celloutsig_0_2z, celloutsig_0_0z };
  assign { _02_[9:4], _02_[2], _02_[0] } = { celloutsig_0_6z[5:0], _00_, celloutsig_0_3z };
  assign _03_[8] = _01_;
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_41z, celloutsig_0_42z };
endmodule
