Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Fri Oct  7 15:52:18 2022
| Host         : DESKTOP-OJK9U19 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file adder_wrapper_timing_summary_routed.rpt -pb adder_wrapper_timing_summary_routed.pb -rpx adder_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : adder_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    5          inf        0.000                      0                    5           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.488ns  (logic 3.802ns (28.189%)  route 9.686ns (71.811%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    U5                   IBUF (Prop_ibuf_I_O)         0.950     0.950 r  B_IBUF[3]_inst/O
                         net (fo=4, routed)           3.327     4.277    B_IBUF[3]
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.124     4.401 r  S_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.679     5.081    S_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.124     5.205 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           5.679    10.884    S_OBUF[2]
    B18                  OBUF (Prop_obuf_I_O)         2.604    13.488 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.488    S[2]
    B18                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.638ns  (logic 3.672ns (31.550%)  route 7.966ns (68.450%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  A_IBUF[3]_inst/O
                         net (fo=4, routed)           3.954     4.902    A_IBUF[3]
    SLICE_X0Y18          LUT5 (Prop_lut5_I0_O)        0.124     5.026 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           4.012     9.038    S_OBUF[3]
    B17                  OBUF (Prop_obuf_I_O)         2.600    11.638 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.638    S[3]
    B17                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            Cout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.405ns  (logic 3.930ns (34.458%)  route 7.475ns (65.542%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A18                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    A18                  IBUF (Prop_ibuf_I_O)         0.948     0.948 r  A_IBUF[3]_inst/O
                         net (fo=4, routed)           3.954     4.902    A_IBUF[3]
    SLICE_X0Y18          LUT2 (Prop_lut2_I1_O)        0.152     5.054 r  Cout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.521     8.575    Cout_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         2.830    11.405 r  Cout_OBUF[0]_inst/O
                         net (fo=0)                   0.000    11.405    Cout[0]
    U8                                                                r  Cout[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.828ns  (logic 4.728ns (43.663%)  route 6.100ns (56.337%))
  Logic Levels:           4  (IBUF=1 LUT3=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    U5                   IBUF (Prop_ibuf_I_O)         0.950     0.950 r  B_IBUF[3]_inst/O
                         net (fo=4, routed)           3.327     4.277    B_IBUF[3]
    SLICE_X0Y17          LUT3 (Prop_lut3_I1_O)        0.124     4.401 r  S_OBUF[2]_inst_i_2/O
                         net (fo=2, routed)           0.289     4.691    S_OBUF[2]_inst_i_2_n_0
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.124     4.815 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.483     7.298    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    10.828 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.828    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.285ns  (logic 4.787ns (46.541%)  route 5.498ns (53.459%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V7                                                0.000     0.000 r  B[0] (IN)
                         net (fo=0)                   0.000     0.000    B[0]
    V7                   IBUF (Prop_ibuf_I_O)         0.928     0.928 r  B_IBUF[0]_inst/O
                         net (fo=2, routed)           3.376     4.304    B_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I3_O)        0.152     4.456 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.122     6.578    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         3.707    10.285 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.285    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.562ns  (logic 1.531ns (59.763%)  route 1.031ns (40.237%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=2, routed)           0.502     0.723    A_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I4_O)        0.042     0.765 r  S_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.529     1.294    S_OBUF[0]
    U16                  OBUF (Prop_obuf_I_O)         1.268     2.562 r  S_OBUF[0]_inst/O
                         net (fo=0)                   0.000     2.562    S[0]
    U16                                                               r  S[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            S[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.650ns  (logic 1.497ns (56.479%)  route 1.153ns (43.521%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  A_IBUF[0]_inst/O
                         net (fo=2, routed)           0.451     0.672    A_IBUF[0]
    SLICE_X0Y17          LUT5 (Prop_lut5_I2_O)        0.045     0.717 r  S_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.702     1.419    S_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         1.231     2.650 r  S_OBUF[1]_inst/O
                         net (fo=0)                   0.000     2.650    S[1]
    E19                                                               r  S[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            S[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.100ns  (logic 1.394ns (44.965%)  route 1.706ns (55.035%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           0.492     0.723    A_IBUF[2]
    SLICE_X0Y18          LUT5 (Prop_lut5_I2_O)        0.045     0.768 r  S_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.214     1.983    S_OBUF[3]
    B17                  OBUF (Prop_obuf_I_O)         1.117     3.100 r  S_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.100    S[3]
    B17                                                               r  S[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            S[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.055ns  (logic 1.398ns (34.476%)  route 2.657ns (65.524%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    W16                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  A_IBUF[2]_inst/O
                         net (fo=2, routed)           0.501     0.733    A_IBUF[2]
    SLICE_X0Y17          LUT5 (Prop_lut5_I0_O)        0.045     0.778 r  S_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.156     2.934    S_OBUF[2]
    B18                  OBUF (Prop_obuf_I_O)         1.121     4.055 r  S_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.055    S[2]
    B18                                                               r  S[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            Cout[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.208ns  (logic 1.432ns (34.036%)  route 2.775ns (65.964%))
  Logic Levels:           3  (IBUF=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U5                                                0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    U5                   IBUF (Prop_ibuf_I_O)         0.179     0.179 r  B_IBUF[3]_inst/O
                         net (fo=4, routed)           1.476     1.655    B_IBUF[3]
    SLICE_X0Y18          LUT2 (Prop_lut2_I0_O)        0.046     1.701 r  Cout_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.299     3.001    Cout_OBUF[0]
    U8                   OBUF (Prop_obuf_I_O)         1.207     4.208 r  Cout_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.208    Cout[0]
    U8                                                                r  Cout[0] (OUT)
  -------------------------------------------------------------------    -------------------





