# SETTINGS ../simusched tareas.tsk 4 1 2 SchedRR 4 5 6 6 8
LOAD 0 0
LOAD 0 1
LOAD 0 2
LOAD 0 3
LOAD 0 4
LOAD 0 5
LOAD 0 6
LOAD 0 7
LOAD 0 8
LOAD 0 9
LOAD 0 10
LOAD 0 11
LOAD 0 12
LOAD 0 13
LOAD 0 14
# CONTEXT CPU 0 0
# CONTEXT CPU 1 0
# CONTEXT CPU 2 0
# CONTEXT CPU 3 0
CPU 1 0 0
CPU 1 1 1
CPU 1 2 2
CPU 1 3 3
CPU 2 0 0
CPU 2 1 1
CPU 2 2 2
CPU 2 3 3
BLOCK 3 1
CPU 3 0 0
# CONTEXT CPU 1 3
CPU 3 2 2
CPU 3 3 3
BLOCK 4 3
UNBLOCK 4 1
CPU 4 0 0
CPU 4 4 1
CPU 4 2 2
# CONTEXT CPU 3 4
UNBLOCK 5 3
CPU 5 0 0
CPU 5 4 1
CPU 5 2 2
CPU 5 5 3
BLOCK 6 0
# CONTEXT CPU 0 6
CPU 6 4 1
CPU 6 2 2
CPU 6 5 3
BLOCK 7 2
UNBLOCK 7 0
CPU 7 6 0
CPU 7 4 1
# CONTEXT CPU 2 7
CPU 7 5 3
UNBLOCK 8 2
# CONTEXT CPU 0 8
CPU 8 4 1
CPU 8 7 2
CPU 8 5 3
BLOCK 9 4
CPU 9 8 0
# CONTEXT CPU 1 9
CPU 9 7 2
CPU 9 5 3
BLOCK 10 8
UNBLOCK 10 4
# CONTEXT CPU 0 10
CPU 10 9 1
# CONTEXT CPU 2 10
# CONTEXT CPU 3 10
UNBLOCK 11 8
CPU 11 10 0
# CONTEXT CPU 1 11
CPU 11 11 2
CPU 11 12 3
CPU 12 10 0
CPU 12 13 1
CPU 12 11 2
CPU 12 12 3
BLOCK 13 12
CPU 13 10 0
CPU 13 13 1
CPU 13 11 2
# CONTEXT CPU 3 13
BLOCK 14 10
BLOCK 14 11
UNBLOCK 14 12
# CONTEXT CPU 0 14
CPU 14 13 1
# CONTEXT CPU 2 14
CPU 14 14 3
BLOCK 15 13
BLOCK 15 14
UNBLOCK 15 10
UNBLOCK 15 11
# CONTEXT CPU 0 15
# CONTEXT CPU 1 15
# CONTEXT CPU 2 15
# CONTEXT CPU 3 15
UNBLOCK 16 13
UNBLOCK 16 14
# CONTEXT CPU 0 16
# CONTEXT CPU 1 16
# CONTEXT CPU 2 16
# CONTEXT CPU 3 16
CPU 17 1 0
# CONTEXT CPU 1 17
CPU 17 3 2
# CONTEXT CPU 3 17
CPU 18 1 0
CPU 18 0 1
CPU 18 3 2
CPU 18 2 3
CPU 19 1 0
CPU 19 0 1
CPU 19 3 2
CPU 19 2 3
# CONTEXT CPU 0 20
CPU 20 0 1
CPU 20 3 2
CPU 20 2 3
EXIT 21 2 3
CPU 21 6 0
CPU 21 0 1
CPU 21 3 2
# CONTEXT CPU 3 21
EXIT 22 0 1
CPU 22 6 0
# CONTEXT CPU 1 22
# CONTEXT CPU 2 22
# CONTEXT CPU 3 22
BLOCK 23 6
# CONTEXT CPU 0 23
# CONTEXT CPU 1 23
# CONTEXT CPU 2 23
# CONTEXT CPU 3 23
UNBLOCK 24 6
CPU 24 8 0
# CONTEXT CPU 1 24
# CONTEXT CPU 2 24
CPU 24 4 3
CPU 25 8 0
CPU 25 7 1
CPU 25 5 2
CPU 25 4 3
BLOCK 26 5
CPU 26 8 0
CPU 26 7 1
# CONTEXT CPU 2 26
CPU 26 4 3
UNBLOCK 27 5
CPU 27 8 0
CPU 27 7 1
# CONTEXT CPU 2 27
CPU 27 4 3
BLOCK 28 7
EXIT 28 4 3
# CONTEXT CPU 0 28
# CONTEXT CPU 1 28
# CONTEXT CPU 2 28
# CONTEXT CPU 3 28
UNBLOCK 29 7
# CONTEXT CPU 0 29
# CONTEXT CPU 1 29
CPU 29 9 2
# CONTEXT CPU 3 29
BLOCK 30 9
# CONTEXT CPU 0 30
# CONTEXT CPU 1 30
# CONTEXT CPU 2 30
# CONTEXT CPU 3 30
UNBLOCK 31 9
CPU 31 12 0
CPU 31 10 1
# CONTEXT CPU 2 31
CPU 31 11 3
BLOCK 32 12
# CONTEXT CPU 0 32
CPU 32 10 1
# CONTEXT CPU 2 32
CPU 32 11 3
BLOCK 33 10
BLOCK 33 11
UNBLOCK 33 12
# CONTEXT CPU 0 33
# CONTEXT CPU 1 33
CPU 33 13 2
# CONTEXT CPU 3 33
UNBLOCK 34 10
UNBLOCK 34 11
# CONTEXT CPU 0 34
# CONTEXT CPU 1 34
CPU 34 13 2
# CONTEXT CPU 3 34
BLOCK 35 13
CPU 35 14 0
# CONTEXT CPU 1 35
# CONTEXT CPU 2 35
# CONTEXT CPU 3 35
BLOCK 36 14
UNBLOCK 36 13
# CONTEXT CPU 0 36
CPU 36 1 1
# CONTEXT CPU 2 36
CPU 36 3 3
EXIT 37 3 3
UNBLOCK 37 14
# CONTEXT CPU 0 37
CPU 37 1 1
# CONTEXT CPU 2 37
# CONTEXT CPU 3 37
# CONTEXT CPU 0 38
CPU 38 1 1
CPU 38 6 2
# CONTEXT CPU 3 38
CPU 39 5 0
# CONTEXT CPU 1 39
CPU 39 6 2
# CONTEXT CPU 3 39
CPU 40 5 0
CPU 40 7 1
CPU 40 6 2
CPU 40 8 3
BLOCK 41 8
CPU 41 5 0
CPU 41 7 1
CPU 41 6 2
# CONTEXT CPU 3 41
EXIT 42 5 0
UNBLOCK 42 8
# CONTEXT CPU 0 42
CPU 42 7 1
CPU 42 6 2
# CONTEXT CPU 3 42
CPU 43 12 0
CPU 43 7 1
CPU 43 6 2
# CONTEXT CPU 3 43
BLOCK 44 12
EXIT 44 7 1
EXIT 44 6 2
# CONTEXT CPU 0 44
# CONTEXT CPU 1 44
# CONTEXT CPU 2 44
CPU 44 9 3
UNBLOCK 45 12
# CONTEXT CPU 0 45
# CONTEXT CPU 1 45
CPU 45 13 2
CPU 45 9 3
BLOCK 46 13
# CONTEXT CPU 0 46
# CONTEXT CPU 1 46
# CONTEXT CPU 2 46
CPU 46 9 3
UNBLOCK 47 13
CPU 47 10 0
CPU 47 11 1
# CONTEXT CPU 2 47
CPU 47 9 3
CPU 48 10 0
CPU 48 11 1
# CONTEXT CPU 2 48
CPU 48 9 3
CPU 49 10 0
CPU 49 11 1
CPU 49 14 2
CPU 49 9 3
BLOCK 50 14
BLOCK 50 9
CPU 50 10 0
CPU 50 11 1
# CONTEXT CPU 2 50
# CONTEXT CPU 3 50
EXIT 51 10 0
EXIT 51 11 1
UNBLOCK 51 9
UNBLOCK 51 14
# CONTEXT CPU 0 51
# CONTEXT CPU 1 51
# CONTEXT CPU 2 51
CPU 51 8 3
CPU 52 12 0
# CONTEXT CPU 1 52
# CONTEXT CPU 2 52
CPU 52 8 3
CPU 53 12 0
# CONTEXT CPU 1 53
CPU 53 1 2
# CONTEXT CPU 3 53
BLOCK 54 12
EXIT 54 1 2
# CONTEXT CPU 0 54
CPU 54 13 1
# CONTEXT CPU 2 54
CPU 54 9 3
BLOCK 55 13
EXIT 55 9 3
UNBLOCK 55 12
# CONTEXT CPU 0 55
# CONTEXT CPU 1 55
# CONTEXT CPU 2 55
CPU 55 -1 3
UNBLOCK 56 13
# CONTEXT CPU 0 56
# CONTEXT CPU 1 56
# CONTEXT CPU 2 56
# CONTEXT CPU 3 56
CPU 57 14 0
# CONTEXT CPU 1 57
CPU 57 8 2
# CONTEXT CPU 3 57
BLOCK 58 14
EXIT 58 8 2
CPU 58 -1 0
CPU 58 12 1
CPU 58 -1 2
# CONTEXT CPU 3 58
UNBLOCK 59 14
# CONTEXT CPU 0 59
CPU 59 12 1
CPU 59 -1 2
CPU 59 13 3
CPU 60 14 0
CPU 60 12 1
CPU 60 -1 2
CPU 60 13 3
BLOCK 61 14
EXIT 61 12 1
EXIT 61 13 3
CPU 61 -1 0
CPU 61 -1 1
CPU 61 -1 2
CPU 61 -1 3
UNBLOCK 62 14
# CONTEXT CPU 0 62
CPU 62 -1 1
CPU 62 -1 2
CPU 62 -1 3
CPU 63 14 0
CPU 63 -1 1
CPU 63 -1 2
CPU 63 -1 3
BLOCK 64 14
CPU 64 -1 0
CPU 64 -1 1
CPU 64 -1 2
CPU 64 -1 3
UNBLOCK 65 14
# CONTEXT CPU 0 65
CPU 65 -1 1
CPU 65 -1 2
CPU 65 -1 3
CPU 66 14 0
CPU 66 -1 1
CPU 66 -1 2
CPU 66 -1 3
BLOCK 67 14
CPU 67 -1 0
CPU 67 -1 1
CPU 67 -1 2
CPU 67 -1 3
UNBLOCK 68 14
# CONTEXT CPU 0 68
CPU 68 -1 1
CPU 68 -1 2
CPU 68 -1 3
CPU 69 14 0
CPU 69 -1 1
CPU 69 -1 2
CPU 69 -1 3
BLOCK 70 14
CPU 70 -1 0
CPU 70 -1 1
CPU 70 -1 2
CPU 70 -1 3
UNBLOCK 71 14
# CONTEXT CPU 0 71
CPU 71 -1 1
CPU 71 -1 2
CPU 71 -1 3
CPU 72 14 0
CPU 72 -1 1
CPU 72 -1 2
CPU 72 -1 3
EXIT 73 14 0
CPU 73 -1 0
CPU 73 -1 1
CPU 73 -1 2
CPU 73 -1 3
