
main.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .data         00000034  00800100  0000183e  000018b2  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  1 .text         0000183e  00000000  00000000  00000074  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .bss          000000a9  00800134  00001872  000018e6  2**0
                  ALLOC
  3 .debug_aranges 000000a0  00000000  00000000  000018e6  2**0
                  CONTENTS, READONLY, DEBUGGING
  4 .debug_pubnames 000003ca  00000000  00000000  00001986  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_info   000015ae  00000000  00000000  00001d50  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_abbrev 00000824  00000000  00000000  000032fe  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_line   00000fea  00000000  00000000  00003b22  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_frame  000002b0  00000000  00000000  00004b0c  2**2
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_str    000004fd  00000000  00000000  00004dbc  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_loc    000004ec  00000000  00000000  000052b9  2**0
                  CONTENTS, READONLY, DEBUGGING
Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 58 01 	jmp	0x2b0	; 0x2b0 <__ctors_end>
       4:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
       8:	0c 94 4b 02 	jmp	0x496	; 0x496 <__vector_2>
       c:	0c 94 02 02 	jmp	0x404	; 0x404 <__vector_3>
      10:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      14:	0c 94 be 06 	jmp	0xd7c	; 0xd7c <__vector_5>
      18:	0c 94 49 06 	jmp	0xc92	; 0xc92 <__vector_6>
      1c:	0c 94 55 06 	jmp	0xcaa	; 0xcaa <__vector_7>
      20:	0c 94 68 06 	jmp	0xcd0	; 0xcd0 <__vector_8>
      24:	0c 94 3a 06 	jmp	0xc74	; 0xc74 <__vector_9>
      28:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      2c:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      30:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      34:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      38:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      3c:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      40:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      44:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      48:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      4c:	0c 94 20 03 	jmp	0x640	; 0x640 <__vector_19>
      50:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      54:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>
      58:	0c 94 75 01 	jmp	0x2ea	; 0x2ea <__bad_interrupt>

0000005c <__c.1686>:
      5c:	0a 0a 49 6e 76 61 6c 69 64 20 49 6e 74 65 72 75     ..Invalid Interu
      6c:	70 74 20 45 6e 61 62 6c 65 64 0a 00                 pt Enabled..

00000078 <__c.1644>:
      78:	0a 49 6e 69 74 3a 20 44 6f 6e 65 0a 0a 00           .Init: Done...

00000086 <__c.1632>:
      86:	0a 5b 64 65 62 75 67 5d 20 50 42 3f 20 52 65 6c     .[debug] PB? Rel
      96:	65 61 73 65 64 00                                   eased.

0000009c <__c.1616>:
      9c:	0a 5b 64 65 62 75 67 5d 20 50 45 3f 20 52 65 6c     .[debug] PE? Rel
      ac:	65 61 73 65 64 00                                   eased.

000000b2 <__c.1614>:
      b2:	0a 43 75 72 72 65 6e 74 20 4d 6f 64 65 20 28 46     .Current Mode (F
      c2:	2f 57 29 3d 20 25 64 00                             /W)= %d.

000000ca <__c.1612>:
      ca:	0a 43 75 72 72 65 6e 74 20 4d 6f 64 65 20 28 54     .Current Mode (T
      da:	2f 57 29 20 3d 20 25 64 00                          /W) = %d.

000000e3 <__c.1826>:
      e3:	09 5b 64 6f 6e 65 5d 00                             .[done].

000000eb <__c.1824>:
      eb:	0a 61 64 63 3a 20 69 6e 69 74 3a 20 73 65 74 75     .adc: init: setu
      fb:	70 20 63 6f 6e 76 65 72 74 69 6f 6e 73 00           p convertions.

00000109 <__c.1822>:
     109:	0a 61 64 63 3a 20 69 6e 69 74 00                    .adc: init.

00000114 <__c.1811>:
     114:	0a 5b 64 65 62 75 67 5d 20 57 61 72 6e 69 6e 67     .[debug] Warning
     124:	3a 20 75 6e 69 6d 70 6c 69 6d 65 6e 74 65 64 20     : unimplimented 
     134:	66 75 6e 63 74 69 6f 6e 20 61 64 63 5f 63 61 6c     function adc_cal
     144:	69 62 72 61 74 65 5f 73 74 6f 72 65 20 63 61 6c     ibrate_store cal
     154:	6c 65 64 00                                         led.

00000158 <__c.1755>:
     158:	0a 5b 64 65 62 75 67 5d 20 41 44 43 20 4f 46 46     .[debug] ADC OFF
     168:	53 45 54 53 3a 20 00                                SETS: .

0000016f <__c.1743>:
     16f:	0a 5b 64 65 62 75 67 5d 20 46 49 58 45 44 20 41     .[debug] FIXED A
     17f:	44 43 3a 20 00                                      DC: .

00000184 <__c.1737>:
     184:	0a 5b 64 65 62 75 67 5d 20 20 20 52 41 57 20 41     .[debug]   RAW A
     194:	44 43 3a 20 00                                      DC: .

00000199 <__c.1583>:
     199:	0a 75 73 61 72 74 3a 20 69 6e 69 74 20 75 73 61     .usart: init usa
     1a9:	72 74 30 09 5b 64 6f 6e 65 5d 00                    rt0.[done].

000001b4 <__c.1649>:
     1b4:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 09 5b     .timers: init:.[
     1c4:	64 6f 6e 65 5d 00                                   done].

000001ca <__c.1647>:
     1ca:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 73     .timers: init: s
     1da:	74 61 72 74 2e 00                                   tart..

000001e0 <__c.1572>:
     1e0:	09 5b 64 6f 6e 65 5d 00                             .[done].

000001e8 <__c.1565>:
     1e8:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     1f8:	69 6d 65 72 31 00                                   imer1.

000001fe <__c.1556>:
     1fe:	0a 4d 6f 64 65 3a 20 25 64 00                       .Mode: %d.

00000208 <__c.1518>:
     208:	09 5b 64 6f 6e 65 5d 00                             .[done].

00000210 <__c.1510>:
     210:	0a 74 69 6d 65 72 73 3a 20 69 6e 69 74 3a 20 74     .timers: init: t
     220:	69 6d 65 72 32 00                                   imer2.

00000226 <__c.1685>:
     226:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     236:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     246:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

00000254 <__c.1670>:
     254:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     264:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     274:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

00000282 <__c.1648>:
     282:	0a 5b 65 72 72 6f 72 5d 20 4d 6f 74 6f 72 3a 20     .[error] Motor: 
     292:	49 6e 76 61 6c 69 64 20 4d 6f 74 6f 72 20 4e 75     Invalid Motor Nu
     2a2:	6d 62 65 72 3a 20 25 64 20 5b 25 73 5d 00           mber: %d [%s].

000002b0 <__ctors_end>:
     2b0:	11 24       	eor	r1, r1
     2b2:	1f be       	out	0x3f, r1	; 63
     2b4:	cf ef       	ldi	r28, 0xFF	; 255
     2b6:	d4 e0       	ldi	r29, 0x04	; 4
     2b8:	de bf       	out	0x3e, r29	; 62
     2ba:	cd bf       	out	0x3d, r28	; 61

000002bc <__do_copy_data>:
     2bc:	11 e0       	ldi	r17, 0x01	; 1
     2be:	a0 e0       	ldi	r26, 0x00	; 0
     2c0:	b1 e0       	ldi	r27, 0x01	; 1
     2c2:	ee e3       	ldi	r30, 0x3E	; 62
     2c4:	f8 e1       	ldi	r31, 0x18	; 24
     2c6:	02 c0       	rjmp	.+4      	; 0x2cc <.do_copy_data_start>

000002c8 <.do_copy_data_loop>:
     2c8:	05 90       	lpm	r0, Z+
     2ca:	0d 92       	st	X+, r0

000002cc <.do_copy_data_start>:
     2cc:	a4 33       	cpi	r26, 0x34	; 52
     2ce:	b1 07       	cpc	r27, r17
     2d0:	d9 f7       	brne	.-10     	; 0x2c8 <.do_copy_data_loop>

000002d2 <__do_clear_bss>:
     2d2:	11 e0       	ldi	r17, 0x01	; 1
     2d4:	a4 e3       	ldi	r26, 0x34	; 52
     2d6:	b1 e0       	ldi	r27, 0x01	; 1
     2d8:	01 c0       	rjmp	.+2      	; 0x2dc <.do_clear_bss_start>

000002da <.do_clear_bss_loop>:
     2da:	1d 92       	st	X+, r1

000002dc <.do_clear_bss_start>:
     2dc:	ad 3d       	cpi	r26, 0xDD	; 221
     2de:	b1 07       	cpc	r27, r17
     2e0:	e1 f7       	brne	.-8      	; 0x2da <.do_clear_bss_loop>
     2e2:	0e 94 fa 01 	call	0x3f4	; 0x3f4 <main>
     2e6:	0c 94 1d 0c 	jmp	0x183a	; 0x183a <_exit>

000002ea <__bad_interrupt>:
     2ea:	0c 94 97 01 	jmp	0x32e	; 0x32e <__vector_default>

000002ee <clock_init>:
#include <avr/interrupt.h>
#include <util/delay.h>
#include <avr/pgmspace.h>


void clock_init(void) {
     2ee:	80 e0       	ldi	r24, 0x00	; 0
     2f0:	90 e0       	ldi	r25, 0x00	; 0
     2f2:	20 e8       	ldi	r18, 0x80	; 128
     2f4:	0f b6       	in	r0, 0x3f	; 63
     2f6:	f8 94       	cli
     2f8:	20 93 61 00 	sts	0x0061, r18
     2fc:	80 93 61 00 	sts	0x0061, r24
     300:	0f be       	out	0x3f, r0	; 63
	#else
		#error "F_CPU Unrecognized"
	#endif
	
	//OSCAL set by the bootloader.
}
     302:	08 95       	ret

00000304 <joy_init>:
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}

void joy_init(void) {
     304:	84 b1       	in	r24, 0x04	; 4
     306:	8f 72       	andi	r24, 0x2F	; 47
     308:	84 b9       	out	0x04, r24	; 4
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     30a:	8d b1       	in	r24, 0x0d	; 13
     30c:	83 7f       	andi	r24, 0xF3	; 243
     30e:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     310:	85 b1       	in	r24, 0x05	; 5
     312:	80 6d       	ori	r24, 0xD0	; 208
     314:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     316:	8e b1       	in	r24, 0x0e	; 14
     318:	8c 60       	ori	r24, 0x0C	; 12
     31a:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
     31c:	80 ec       	ldi	r24, 0xC0	; 192
     31e:	8d bb       	out	0x1d, r24	; 29
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     320:	80 ed       	ldi	r24, 0xD0	; 208
     322:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     326:	8c e0       	ldi	r24, 0x0C	; 12
     328:	80 93 6b 00 	sts	0x006B, r24
	
}
     32c:	08 95       	ret

0000032e <__vector_default>:
			++sp;
		}
	}	
} 
		
ISR(BADISR_vect) {
     32e:	1f 92       	push	r1
     330:	0f 92       	push	r0
     332:	0f b6       	in	r0, 0x3f	; 63
     334:	0f 92       	push	r0
     336:	11 24       	eor	r1, r1
     338:	2f 93       	push	r18
     33a:	3f 93       	push	r19
     33c:	4f 93       	push	r20
     33e:	5f 93       	push	r21
     340:	6f 93       	push	r22
     342:	7f 93       	push	r23
     344:	8f 93       	push	r24
     346:	9f 93       	push	r25
     348:	af 93       	push	r26
     34a:	bf 93       	push	r27
     34c:	ef 93       	push	r30
     34e:	ff 93       	push	r31
	printf_P(PSTR("\n\nInvalid Interupt Enabled\n"));
     350:	8c e5       	ldi	r24, 0x5C	; 92
     352:	90 e0       	ldi	r25, 0x00	; 0
     354:	9f 93       	push	r25
     356:	8f 93       	push	r24
     358:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     35c:	0f 90       	pop	r0
     35e:	0f 90       	pop	r0
}
     360:	ff 91       	pop	r31
     362:	ef 91       	pop	r30
     364:	bf 91       	pop	r27
     366:	af 91       	pop	r26
     368:	9f 91       	pop	r25
     36a:	8f 91       	pop	r24
     36c:	7f 91       	pop	r23
     36e:	6f 91       	pop	r22
     370:	5f 91       	pop	r21
     372:	4f 91       	pop	r20
     374:	3f 91       	pop	r19
     376:	2f 91       	pop	r18
     378:	0f 90       	pop	r0
     37a:	0f be       	out	0x3f, r0	; 63
     37c:	0f 90       	pop	r0
     37e:	1f 90       	pop	r1
     380:	18 95       	reti

00000382 <init>:
	else
		printf_P(PSTR("\n[debug] PB? Released"));
	#endif
}

void init(void) {
     382:	f8 94       	cli
	cli();
	power_lcd_disable();
     384:	e4 e6       	ldi	r30, 0x64	; 100
     386:	f0 e0       	ldi	r31, 0x00	; 0
     388:	80 81       	ld	r24, Z
     38a:	80 61       	ori	r24, 0x10	; 16
     38c:	80 83       	st	Z, r24
	power_spi_disable();
     38e:	80 81       	ld	r24, Z
     390:	84 60       	ori	r24, 0x04	; 4
     392:	80 83       	st	Z, r24
	#elif F_CPU == 2000000
		clock_prescale_set(clock_div_4);	
	#elif F_CPU == 4000000
		clock_prescale_set(clock_div_2);	
	#elif F_CPU == 8000000
		clock_prescale_set(clock_div_1);	
     394:	80 e0       	ldi	r24, 0x00	; 0
     396:	90 e0       	ldi	r25, 0x00	; 0
     398:	20 e8       	ldi	r18, 0x80	; 128
     39a:	0f b6       	in	r0, 0x3f	; 63
     39c:	f8 94       	cli
     39e:	20 93 61 00 	sts	0x0061, r18
     3a2:	80 93 61 00 	sts	0x0061, r24
     3a6:	0f be       	out	0x3f, r0	; 63
	}
}

void joy_init(void) {
	// Set pins as inputs.
	DDRB&=(uint8_t)~((1<<4)|(1<<6)|(1<<7));
     3a8:	84 b1       	in	r24, 0x04	; 4
     3aa:	8f 72       	andi	r24, 0x2F	; 47
     3ac:	84 b9       	out	0x04, r24	; 4
	DDRE&=(uint8_t)~((1<<2)|(1<<3));
     3ae:	8d b1       	in	r24, 0x0d	; 13
     3b0:	83 7f       	andi	r24, 0xF3	; 243
     3b2:	8d b9       	out	0x0d, r24	; 13
	// Enable pullup resistors.
	PORTB|=((1<<4)|(1<<6)|(1<<7));
     3b4:	85 b1       	in	r24, 0x05	; 5
     3b6:	80 6d       	ori	r24, 0xD0	; 208
     3b8:	85 b9       	out	0x05, r24	; 5
	PORTE|=((1<<2)|(1<<3));
     3ba:	8e b1       	in	r24, 0x0e	; 14
     3bc:	8c 60       	ori	r24, 0x0C	; 12
     3be:	8e b9       	out	0x0e, r24	; 14
	//IN	= PINB&(1<<4)
	
	// Enable Pin Change interupts. Disable INT0
	//EIMSK|=((1<<PCIE1)|(1<<PCIE0));
	//EIMSK&=(uint8_t)~(1<<INT0);
	EIMSK=(1<<PCIE1)|(1<<PCIE0);
     3c0:	80 ec       	ldi	r24, 0xC0	; 192
     3c2:	8d bb       	out	0x1d, r24	; 29
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
     3c4:	80 ed       	ldi	r24, 0xD0	; 208
     3c6:	80 93 6c 00 	sts	0x006C, r24
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
     3ca:	8c e0       	ldi	r24, 0x0C	; 12
     3cc:	80 93 6b 00 	sts	0x006B, r24
	cli();
	power_lcd_disable();
	power_spi_disable();
	clock_init();
	joy_init();
	usart_init();
     3d0:	0e 94 11 06 	call	0xc22	; 0xc22 <usart_init>
	adc_init();
     3d4:	0e 94 74 03 	call	0x6e8	; 0x6e8 <adc_init>
	timers_init();
     3d8:	0e 94 40 07 	call	0xe80	; 0xe80 <timers_init>
	motors_init();
     3dc:	0e 94 e5 08 	call	0x11ca	; 0x11ca <motors_init>
	sei();
     3e0:	78 94       	sei
	#ifdef debug
	printf_P(PSTR("\nInit: Done\n\n"));
     3e2:	88 e7       	ldi	r24, 0x78	; 120
     3e4:	90 e0       	ldi	r25, 0x00	; 0
     3e6:	9f 93       	push	r25
     3e8:	8f 93       	push	r24
     3ea:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     3ee:	0f 90       	pop	r0
     3f0:	0f 90       	pop	r0
	#endif
}
     3f2:	08 95       	ret

000003f4 <main>:



int main(void) {
     3f4:	0e 94 c1 01 	call	0x382	; 0x382 <init>
	init();
	c_mode=WAIT;
     3f8:	10 92 c4 01 	sts	0x01C4, r1
	initial=true;
     3fc:	81 e0       	ldi	r24, 0x01	; 1
     3fe:	80 93 d6 01 	sts	0x01D6, r24
     402:	ff cf       	rjmp	.-2      	; 0x402 <main+0xe>

00000404 <__vector_3>:
	else
		printf_P(PSTR("\n[debug] PE? Released"));
	#endif
}

ISR(PCINT1_vect) {
     404:	1f 92       	push	r1
     406:	0f 92       	push	r0
     408:	0f b6       	in	r0, 0x3f	; 63
     40a:	0f 92       	push	r0
     40c:	11 24       	eor	r1, r1
     40e:	1f 93       	push	r17
     410:	2f 93       	push	r18
     412:	3f 93       	push	r19
     414:	4f 93       	push	r20
     416:	5f 93       	push	r21
     418:	6f 93       	push	r22
     41a:	7f 93       	push	r23
     41c:	8f 93       	push	r24
     41e:	9f 93       	push	r25
     420:	af 93       	push	r26
     422:	bf 93       	push	r27
     424:	ef 93       	push	r30
     426:	ff 93       	push	r31
	//PB7,4,6
	uint8_t iPINB = (uint8_t)~PINB;
     428:	93 b1       	in	r25, 0x03	; 3
     42a:	90 95       	com	r25
	if (iPINB&((1<<7)|(1<<6)|(1<<4))) {
     42c:	19 2f       	mov	r17, r25
     42e:	89 2f       	mov	r24, r25
     430:	80 7d       	andi	r24, 0xD0	; 208
     432:	b9 f0       	breq	.+46     	; 0x462 <__vector_3+0x5e>
		if (iPINB&(1<<7)) {// Down
     434:	97 ff       	sbrs	r25, 7
     436:	06 c0       	rjmp	.+12     	; 0x444 <__vector_3+0x40>
			adc_calibrate_update();
     438:	0e 94 eb 03 	call	0x7d6	; 0x7d6 <adc_calibrate_update>
			#ifdef debug
			print_adc_calibration();
     43c:	0e 94 66 04 	call	0x8cc	; 0x8cc <print_adc_calibration>
			print_adc_values();
     440:	0e 94 b1 04 	call	0x962	; 0x962 <print_adc_values>
			#endif
		}
		if (iPINB&(1<<4)) {// In
     444:	14 ff       	sbrs	r17, 4
     446:	04 c0       	rjmp	.+8      	; 0x450 <__vector_3+0x4c>
			#ifdef debug
			print_adc_calibration();
     448:	0e 94 66 04 	call	0x8cc	; 0x8cc <print_adc_calibration>
			print_adc_values();
     44c:	0e 94 b1 04 	call	0x962	; 0x962 <print_adc_values>
			#endif
		}
		if (iPINB&(1<<6)) {// Up
     450:	16 ff       	sbrs	r17, 6
     452:	0f c0       	rjmp	.+30     	; 0x472 <__vector_3+0x6e>
			adc_calibrate_clear();
     454:	0e 94 01 03 	call	0x602	; 0x602 <adc_calibrate_clear>
			#ifdef debug
			print_adc_calibration();
     458:	0e 94 66 04 	call	0x8cc	; 0x8cc <print_adc_calibration>
			print_adc_values();
     45c:	0e 94 b1 04 	call	0x962	; 0x962 <print_adc_values>
     460:	08 c0       	rjmp	.+16     	; 0x472 <__vector_3+0x6e>
			#endif
		}
	}
	#ifdef debug
	else
		printf_P(PSTR("\n[debug] PB? Released"));
     462:	86 e8       	ldi	r24, 0x86	; 134
     464:	90 e0       	ldi	r25, 0x00	; 0
     466:	9f 93       	push	r25
     468:	8f 93       	push	r24
     46a:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     46e:	0f 90       	pop	r0
     470:	0f 90       	pop	r0
	#endif
}
     472:	ff 91       	pop	r31
     474:	ef 91       	pop	r30
     476:	bf 91       	pop	r27
     478:	af 91       	pop	r26
     47a:	9f 91       	pop	r25
     47c:	8f 91       	pop	r24
     47e:	7f 91       	pop	r23
     480:	6f 91       	pop	r22
     482:	5f 91       	pop	r21
     484:	4f 91       	pop	r20
     486:	3f 91       	pop	r19
     488:	2f 91       	pop	r18
     48a:	1f 91       	pop	r17
     48c:	0f 90       	pop	r0
     48e:	0f be       	out	0x3f, r0	; 63
     490:	0f 90       	pop	r0
     492:	1f 90       	pop	r1
     494:	18 95       	reti

00000496 <__vector_2>:
	PCMSK1=(1<<PCINT15)|(1<<PCINT14)|(1<<PCINT12);
	PCMSK0=(1<<PCINT3)|(1<<PCINT2);	
	
}

ISR(PCINT0_vect) {
     496:	1f 92       	push	r1
     498:	0f 92       	push	r0
     49a:	0f b6       	in	r0, 0x3f	; 63
     49c:	0f 92       	push	r0
     49e:	11 24       	eor	r1, r1
     4a0:	2f 93       	push	r18
     4a2:	3f 93       	push	r19
     4a4:	4f 93       	push	r20
     4a6:	5f 93       	push	r21
     4a8:	6f 93       	push	r22
     4aa:	7f 93       	push	r23
     4ac:	8f 93       	push	r24
     4ae:	9f 93       	push	r25
     4b0:	af 93       	push	r26
     4b2:	bf 93       	push	r27
     4b4:	cf 93       	push	r28
     4b6:	df 93       	push	r29
     4b8:	ef 93       	push	r30
     4ba:	ff 93       	push	r31
	//PE2,3
	uint8_t iPINE = (uint8_t)~PINE;
     4bc:	8c b1       	in	r24, 0x0c	; 12
	if (iPINE&((1<<2)|(1<<3))) {
     4be:	80 95       	com	r24
     4c0:	c8 2f       	mov	r28, r24
     4c2:	d0 e0       	ldi	r29, 0x00	; 0
     4c4:	ce 01       	movw	r24, r28
     4c6:	8c 70       	andi	r24, 0x0C	; 12
     4c8:	90 70       	andi	r25, 0x00	; 0
     4ca:	89 2b       	or	r24, r25
     4cc:	09 f4       	brne	.+2      	; 0x4d0 <__vector_2+0x3a>
     4ce:	40 c0       	rjmp	.+128    	; 0x550 <__stack+0x51>
		if (iPINE&(1<<2)) {// Left
     4d0:	c2 ff       	sbrs	r28, 2
     4d2:	1d c0       	rjmp	.+58     	; 0x50e <__stack+0xf>
			if (c_mode!=WAIT) {
     4d4:	80 91 c4 01 	lds	r24, 0x01C4
     4d8:	88 23       	and	r24, r24
     4da:	29 f0       	breq	.+10     	; 0x4e6 <__vector_2+0x50>
				c_mode=WAIT;
     4dc:	10 92 c4 01 	sts	0x01C4, r1
				lf_stop_speed();
     4e0:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <lf_stop_speed>
     4e4:	05 c0       	rjmp	.+10     	; 0x4f0 <__vector_2+0x5a>
			}
			else {
				initial=true;
     4e6:	81 e0       	ldi	r24, 0x01	; 1
     4e8:	80 93 d6 01 	sts	0x01D6, r24
				c_mode=TEST;
     4ec:	80 93 c4 01 	sts	0x01C4, r24
			}
			#ifdef debug
			printf_P(PSTR("\nCurrent Mode (T/W) = %d"),c_mode);
     4f0:	80 91 c4 01 	lds	r24, 0x01C4
     4f4:	90 e0       	ldi	r25, 0x00	; 0
     4f6:	9f 93       	push	r25
     4f8:	8f 93       	push	r24
     4fa:	8a ec       	ldi	r24, 0xCA	; 202
     4fc:	90 e0       	ldi	r25, 0x00	; 0
     4fe:	9f 93       	push	r25
     500:	8f 93       	push	r24
     502:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     506:	0f 90       	pop	r0
     508:	0f 90       	pop	r0
     50a:	0f 90       	pop	r0
     50c:	0f 90       	pop	r0
			#endif
		}
		if (iPINE&(1<<3)) {// Right
     50e:	c3 ff       	sbrs	r28, 3
     510:	27 c0       	rjmp	.+78     	; 0x560 <__stack+0x61>
			if (c_mode!=WAIT) {
     512:	80 91 c4 01 	lds	r24, 0x01C4
     516:	88 23       	and	r24, r24
     518:	29 f0       	breq	.+10     	; 0x524 <__stack+0x25>
				c_mode=WAIT;
     51a:	10 92 c4 01 	sts	0x01C4, r1
				lf_stop_speed();
     51e:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <lf_stop_speed>
     522:	06 c0       	rjmp	.+12     	; 0x530 <__stack+0x31>
			}
			else {
				initial=true;
     524:	81 e0       	ldi	r24, 0x01	; 1
     526:	80 93 d6 01 	sts	0x01D6, r24
				c_mode=FOLLOW;
     52a:	82 e0       	ldi	r24, 0x02	; 2
     52c:	80 93 c4 01 	sts	0x01C4, r24
			}
			#ifdef debug	
			printf_P(PSTR("\nCurrent Mode (F/W)= %d"),c_mode);
     530:	80 91 c4 01 	lds	r24, 0x01C4
     534:	90 e0       	ldi	r25, 0x00	; 0
     536:	9f 93       	push	r25
     538:	8f 93       	push	r24
     53a:	82 eb       	ldi	r24, 0xB2	; 178
     53c:	90 e0       	ldi	r25, 0x00	; 0
     53e:	9f 93       	push	r25
     540:	8f 93       	push	r24
     542:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     546:	0f 90       	pop	r0
     548:	0f 90       	pop	r0
     54a:	0f 90       	pop	r0
     54c:	0f 90       	pop	r0
     54e:	08 c0       	rjmp	.+16     	; 0x560 <__stack+0x61>
			#endif
		}
	}
	#ifdef debug
	else
		printf_P(PSTR("\n[debug] PE? Released"));
     550:	8c e9       	ldi	r24, 0x9C	; 156
     552:	90 e0       	ldi	r25, 0x00	; 0
     554:	9f 93       	push	r25
     556:	8f 93       	push	r24
     558:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     55c:	0f 90       	pop	r0
     55e:	0f 90       	pop	r0
	#endif
}
     560:	ff 91       	pop	r31
     562:	ef 91       	pop	r30
     564:	df 91       	pop	r29
     566:	cf 91       	pop	r28
     568:	bf 91       	pop	r27
     56a:	af 91       	pop	r26
     56c:	9f 91       	pop	r25
     56e:	8f 91       	pop	r24
     570:	7f 91       	pop	r23
     572:	6f 91       	pop	r22
     574:	5f 91       	pop	r21
     576:	4f 91       	pop	r20
     578:	3f 91       	pop	r19
     57a:	2f 91       	pop	r18
     57c:	0f 90       	pop	r0
     57e:	0f be       	out	0x3f, r0	; 63
     580:	0f 90       	pop	r0
     582:	1f 90       	pop	r1
     584:	18 95       	reti

00000586 <print_bin>:
	#endif
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
     586:	ef 92       	push	r14
     588:	ff 92       	push	r15
     58a:	0f 93       	push	r16
     58c:	1f 93       	push	r17
     58e:	cf 93       	push	r28
     590:	df 93       	push	r29
     592:	c7 e0       	ldi	r28, 0x07	; 7
     594:	d0 e0       	ldi	r29, 0x00	; 0
	for(int8_t j=7; j>=0; --j) {
	   	printf("%c",((inp&(1<<j))>>j)+'0');
     596:	91 e0       	ldi	r25, 0x01	; 1
     598:	e9 2e       	mov	r14, r25
     59a:	f1 2c       	mov	r15, r1
     59c:	08 2f       	mov	r16, r24
     59e:	10 e0       	ldi	r17, 0x00	; 0
     5a0:	c7 01       	movw	r24, r14
     5a2:	0c 2e       	mov	r0, r28
     5a4:	02 c0       	rjmp	.+4      	; 0x5aa <print_bin+0x24>
     5a6:	88 0f       	add	r24, r24
     5a8:	99 1f       	adc	r25, r25
     5aa:	0a 94       	dec	r0
     5ac:	e2 f7       	brpl	.-8      	; 0x5a6 <print_bin+0x20>
     5ae:	80 23       	and	r24, r16
     5b0:	91 23       	and	r25, r17
     5b2:	0c 2e       	mov	r0, r28
     5b4:	02 c0       	rjmp	.+4      	; 0x5ba <print_bin+0x34>
     5b6:	95 95       	asr	r25
     5b8:	87 95       	ror	r24
     5ba:	0a 94       	dec	r0
     5bc:	e2 f7       	brpl	.-8      	; 0x5b6 <print_bin+0x30>
     5be:	c0 96       	adiw	r24, 0x30	; 48
     5c0:	0e 94 39 09 	call	0x1272	; 0x1272 <putchar>
     5c4:	21 97       	sbiw	r28, 0x01	; 1
	
	//OSCAL set by the bootloader.
}

void  print_bin(uint8_t inp) {
	for(int8_t j=7; j>=0; --j) {
     5c6:	8f ef       	ldi	r24, 0xFF	; 255
     5c8:	cf 3f       	cpi	r28, 0xFF	; 255
     5ca:	d8 07       	cpc	r29, r24
     5cc:	49 f7       	brne	.-46     	; 0x5a0 <print_bin+0x1a>
	   	printf("%c",((inp&(1<<j))>>j)+'0');
	}
}
     5ce:	df 91       	pop	r29
     5d0:	cf 91       	pop	r28
     5d2:	1f 91       	pop	r17
     5d4:	0f 91       	pop	r16
     5d6:	ff 90       	pop	r15
     5d8:	ef 90       	pop	r14
     5da:	08 95       	ret

000005dc <max>:
#include <math.h>
#include <util/delay_basic.h>
#include <avr/pgmspace.h>
#include <string.h>

uint8_t max(uint16_t val[],uint8_t sz) {
     5dc:	86 2f       	mov	r24, r22
		if (val[c]<tmpv) {
			tmpi=c;
			tmpv=val[c];
		}
	return tmpi;
}
     5de:	08 95       	ret

000005e0 <adc_get_val>:
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
}


uint16_t adc_get_val(uint8_t ch) {
     5e0:	e8 2f       	mov	r30, r24
     5e2:	f0 e0       	ldi	r31, 0x00	; 0
     5e4:	ee 0f       	add	r30, r30
     5e6:	ff 1f       	adc	r31, r31
     5e8:	df 01       	movw	r26, r30
     5ea:	a4 54       	subi	r26, 0x44	; 68
     5ec:	be 4f       	sbci	r27, 0xFE	; 254
     5ee:	eb 53       	subi	r30, 0x3B	; 59
     5f0:	fe 4f       	sbci	r31, 0xFE	; 254
     5f2:	20 81       	ld	r18, Z
     5f4:	31 81       	ldd	r19, Z+1	; 0x01
     5f6:	8d 91       	ld	r24, X+
     5f8:	9c 91       	ld	r25, X
     5fa:	28 0f       	add	r18, r24
     5fc:	39 1f       	adc	r19, r25
	return adc_val[ch]+adc_offset[ch];
}
     5fe:	c9 01       	movw	r24, r18
     600:	08 95       	ret

00000602 <adc_calibrate_clear>:

void adc_calibrate_store() {
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}

void adc_calibrate_clear() {
     602:	10 92 c6 01 	sts	0x01C6, r1
     606:	10 92 c5 01 	sts	0x01C5, r1
     60a:	10 92 c8 01 	sts	0x01C8, r1
     60e:	10 92 c7 01 	sts	0x01C7, r1
     612:	10 92 ca 01 	sts	0x01CA, r1
     616:	10 92 c9 01 	sts	0x01C9, r1
     61a:	10 92 cc 01 	sts	0x01CC, r1
     61e:	10 92 cb 01 	sts	0x01CB, r1
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
     622:	10 92 35 01 	sts	0x0135, r1
}
     626:	08 95       	ret

00000628 <adc_set_channel>:
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
}

void adc_set_channel(uint8_t channel) {
     628:	ac e7       	ldi	r26, 0x7C	; 124
     62a:	b0 e0       	ldi	r27, 0x00	; 0
     62c:	9c 91       	ld	r25, X
     62e:	ee e0       	ldi	r30, 0x0E	; 14
     630:	f1 e0       	ldi	r31, 0x01	; 1
     632:	e8 0f       	add	r30, r24
     634:	f1 1d       	adc	r31, r1
     636:	90 7e       	andi	r25, 0xE0	; 224
     638:	80 81       	ld	r24, Z
     63a:	98 2b       	or	r25, r24
     63c:	9c 93       	st	X, r25
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
	//print_adc_values();
	//printf("V - chan %X\n",channel);
}
     63e:	08 95       	ret

00000640 <__vector_19>:

//ADC Interupt handler
ISR(ADC_vect) {
     640:	1f 92       	push	r1
     642:	0f 92       	push	r0
     644:	0f b6       	in	r0, 0x3f	; 63
     646:	0f 92       	push	r0
     648:	11 24       	eor	r1, r1
     64a:	2f 93       	push	r18
     64c:	3f 93       	push	r19
     64e:	4f 93       	push	r20
     650:	8f 93       	push	r24
     652:	9f 93       	push	r25
     654:	af 93       	push	r26
     656:	bf 93       	push	r27
     658:	ef 93       	push	r30
     65a:	ff 93       	push	r31
	// New conversion has already started.
	uint16_t adc_value;
	adc_value  =  ADCL;  
     65c:	40 91 78 00 	lds	r20, 0x0078
	adc_value += (ADCH<<8);
     660:	30 91 79 00 	lds	r19, 0x0079
	uint8_t real_channel;
	static uint8_t ct;
	++ct;
     664:	80 91 34 01 	lds	r24, 0x0134
     668:	8f 5f       	subi	r24, 0xFF	; 255
     66a:	80 93 34 01 	sts	0x0134, r24

	// the curr_ch now has the chan of the on going conversion, we need the last one
	if (curr_ch==0)	real_channel = channel_amt-1; //curr_ch==0 
     66e:	20 91 cd 01 	lds	r18, 0x01CD
     672:	22 23       	and	r18, r18
     674:	11 f4       	brne	.+4      	; 0x67a <__vector_19+0x3a>
     676:	e3 e0       	ldi	r30, 0x03	; 3
     678:	02 c0       	rjmp	.+4      	; 0x67e <__vector_19+0x3e>
	else		real_channel = curr_ch-1;
     67a:	e2 2f       	mov	r30, r18
     67c:	e1 50       	subi	r30, 0x01	; 1

	adc_val[real_channel] = adc_value;
     67e:	f0 e0       	ldi	r31, 0x00	; 0
     680:	ee 0f       	add	r30, r30
     682:	ff 1f       	adc	r31, r31
     684:	df 01       	movw	r26, r30
     686:	a4 54       	subi	r26, 0x44	; 68
     688:	be 4f       	sbci	r27, 0xFE	; 254
     68a:	93 2f       	mov	r25, r19
     68c:	80 e0       	ldi	r24, 0x00	; 0
     68e:	84 0f       	add	r24, r20
     690:	91 1d       	adc	r25, r1
     692:	8d 93       	st	X+, r24
     694:	9c 93       	st	X, r25
	++adc_amt[real_channel];
     696:	e2 53       	subi	r30, 0x32	; 50
     698:	fe 4f       	sbci	r31, 0xFE	; 254
     69a:	80 81       	ld	r24, Z
     69c:	91 81       	ldd	r25, Z+1	; 0x01
     69e:	01 96       	adiw	r24, 0x01	; 1
     6a0:	91 83       	std	Z+1, r25	; 0x01
     6a2:	80 83       	st	Z, r24

	// Change the channel for the conversion after the one currently processing.
	if (++curr_ch >= channel_amt)	curr_ch = 0;
     6a4:	82 2f       	mov	r24, r18
     6a6:	8f 5f       	subi	r24, 0xFF	; 255
     6a8:	80 93 cd 01 	sts	0x01CD, r24
     6ac:	84 30       	cpi	r24, 0x04	; 4
     6ae:	10 f0       	brcs	.+4      	; 0x6b4 <__vector_19+0x74>
     6b0:	10 92 cd 01 	sts	0x01CD, r1

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     6b4:	80 91 7c 00 	lds	r24, 0x007C
     6b8:	e0 91 cd 01 	lds	r30, 0x01CD
     6bc:	f0 e0       	ldi	r31, 0x00	; 0
     6be:	e2 5f       	subi	r30, 0xF2	; 242
     6c0:	fe 4f       	sbci	r31, 0xFE	; 254
     6c2:	80 7e       	andi	r24, 0xE0	; 224
     6c4:	90 81       	ld	r25, Z
     6c6:	89 2b       	or	r24, r25
     6c8:	80 93 7c 00 	sts	0x007C, r24
	//INFO: Vin[V]=(ADCH·256+ADCL)·Vref[V]/1024
	
	if (!(ct%4)) {
		//all values have been recalculated, update motors.
	}
}
     6cc:	ff 91       	pop	r31
     6ce:	ef 91       	pop	r30
     6d0:	bf 91       	pop	r27
     6d2:	af 91       	pop	r26
     6d4:	9f 91       	pop	r25
     6d6:	8f 91       	pop	r24
     6d8:	4f 91       	pop	r20
     6da:	3f 91       	pop	r19
     6dc:	2f 91       	pop	r18
     6de:	0f 90       	pop	r0
     6e0:	0f be       	out	0x3f, r0	; 63
     6e2:	0f 90       	pop	r0
     6e4:	1f 90       	pop	r1
     6e6:	18 95       	reti

000006e8 <adc_init>:
	for(uint8_t j= 0;j<channel_amt;++j)
		adc_offset[j]=0;
	num_calibrations = 0;
}

void adc_init() {
     6e8:	ef 92       	push	r14
     6ea:	ff 92       	push	r15
     6ec:	0f 93       	push	r16
     6ee:	1f 93       	push	r17
	printf_P(PSTR("\nadc: init"));
     6f0:	89 e0       	ldi	r24, 0x09	; 9
     6f2:	91 e0       	ldi	r25, 0x01	; 1
     6f4:	9f 93       	push	r25
     6f6:	8f 93       	push	r24
     6f8:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>

	power_adc_enable();
     6fc:	e4 e6       	ldi	r30, 0x64	; 100
     6fe:	f0 e0       	ldi	r31, 0x00	; 0
     700:	80 81       	ld	r24, Z
     702:	8e 7f       	andi	r24, 0xFE	; 254
     704:	80 83       	st	Z, r24

	//Set Voltage to AVCC with external capacitor at AREF pin
	ADMUX|= (uint8_t)(1<<REFS0);
     706:	0c e7       	ldi	r16, 0x7C	; 124
     708:	10 e0       	ldi	r17, 0x00	; 0
     70a:	f8 01       	movw	r30, r16
     70c:	80 81       	ld	r24, Z
     70e:	80 64       	ori	r24, 0x40	; 64
     710:	80 83       	st	Z, r24
	ADMUX&=(uint8_t)~(1<<REFS1);
     712:	80 81       	ld	r24, Z
     714:	8f 77       	andi	r24, 0x7F	; 127
     716:	80 83       	st	Z, r24
	//ADMUX&=~(1<<ADLAR); // Default disabled
	
	// Enable ADC, Inturupt, Trigger mode and set prescaler
	//ADCSRA=(((1<<ADEN)|(1<<ADIE)|(1<<ADATE))&0b11111000)|(ADC_PRESCALE);
	ADCSRA|= (uint8_t)(1<<ADEN)|(1<<ADIE)|(1<<ADATE);
     718:	2a e7       	ldi	r18, 0x7A	; 122
     71a:	e2 2e       	mov	r14, r18
     71c:	f1 2c       	mov	r15, r1
     71e:	f7 01       	movw	r30, r14
     720:	80 81       	ld	r24, Z
     722:	88 6a       	ori	r24, 0xA8	; 168
     724:	80 83       	st	Z, r24
	ADCSRA = (uint8_t)(ADCSRA & 0b11111000)|((uint8_t)ADC_PRESCALE);
     726:	80 81       	ld	r24, Z
     728:	88 7f       	andi	r24, 0xF8	; 248
     72a:	86 60       	ori	r24, 0x06	; 6
     72c:	80 83       	st	Z, r24
	
	// Enable Free Running Mode 
	ADCSRB|= (1<<7); //reserved bit.
     72e:	eb e7       	ldi	r30, 0x7B	; 123
     730:	f0 e0       	ldi	r31, 0x00	; 0
     732:	80 81       	ld	r24, Z
     734:	80 68       	ori	r24, 0x80	; 128
     736:	80 83       	st	Z, r24
	ADCSRB&= (uint8_t)~(0b111); //(ADTS2:0)=0
     738:	80 81       	ld	r24, Z
     73a:	88 7f       	andi	r24, 0xF8	; 248
     73c:	80 83       	st	Z, r24
	
	// Disable Digital reads from analog pins
	DIDR0 |= (uint8_t)((1<<ADC4D)|(1<<ADC5D)|(1<<ADC6D)|(1<<ADC7D));
     73e:	ee e7       	ldi	r30, 0x7E	; 126
     740:	f0 e0       	ldi	r31, 0x00	; 0
     742:	80 81       	ld	r24, Z
     744:	80 6f       	ori	r24, 0xF0	; 240
     746:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
     748:	83 b7       	in	r24, 0x33	; 51
     74a:	81 7f       	andi	r24, 0xF1	; 241
     74c:	82 60       	ori	r24, 0x02	; 2
     74e:	83 bf       	out	0x33, r24	; 51
	printf_P(PSTR("\nadc: init: setup convertions"));
     750:	8b ee       	ldi	r24, 0xEB	; 235
     752:	90 e0       	ldi	r25, 0x00	; 0
     754:	9f 93       	push	r25
     756:	8f 93       	push	r24
     758:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
	adc_set_channel(curr_ch);
     75c:	20 91 cd 01 	lds	r18, 0x01CD

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     760:	f8 01       	movw	r30, r16
     762:	80 81       	ld	r24, Z
     764:	ae e0       	ldi	r26, 0x0E	; 14
     766:	b1 e0       	ldi	r27, 0x01	; 1
     768:	fd 01       	movw	r30, r26
     76a:	e2 0f       	add	r30, r18
     76c:	f1 1d       	adc	r31, r1
     76e:	80 7e       	andi	r24, 0xE0	; 224
     770:	90 81       	ld	r25, Z
     772:	89 2b       	or	r24, r25
     774:	f8 01       	movw	r30, r16
     776:	80 83       	st	Z, r24
	
	set_sleep_mode(SLEEP_MODE_ADC);
	printf_P(PSTR("\nadc: init: setup convertions"));
	adc_set_channel(curr_ch);
	//Start the convertions
	ADCSRA|= (1<<ADSC);
     778:	f7 01       	movw	r30, r14
     77a:	80 81       	ld	r24, Z
     77c:	80 64       	ori	r24, 0x40	; 64
     77e:	80 83       	st	Z, r24
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
     780:	80 e0       	ldi	r24, 0x00	; 0
     782:	90 e0       	ldi	r25, 0x00	; 0
     784:	01 97       	sbiw	r24, 0x01	; 1
     786:	f1 f7       	brne	.-4      	; 0x784 <adc_init+0x9c>

	// Wait one adc clock cycle and change the channel, done by interupt later.
	_delay_loop_2(ADC_CYCLE_DELAY);
	adc_set_channel(++curr_ch);
     788:	2f 5f       	subi	r18, 0xFF	; 255
     78a:	20 93 cd 01 	sts	0x01CD, r18

void adc_set_channel(uint8_t channel) {
	//Prescale reset on each "trigger event"s
	//From Data Sheet: (Switching to Free Running mode (ADTS[2:0]=0) will)
	//(not cause a trigger event, even if the ADC Interrupt Flag is set.)
	ADMUX  = (uint8_t)((uint8_t)(ADMUX &0b11100000)|channels[channel]);
     78e:	f8 01       	movw	r30, r16
     790:	80 81       	ld	r24, Z
     792:	a2 0f       	add	r26, r18
     794:	b1 1d       	adc	r27, r1
     796:	80 7e       	andi	r24, 0xE0	; 224
     798:	9c 91       	ld	r25, X
     79a:	89 2b       	or	r24, r25
     79c:	80 83       	st	Z, r24
	adc_set_channel(++curr_ch);
	
	// Wait for one set of convertions to complete.
	//_delay_loop_2(ADC_CYCLE_DELAY*26);

	printf_P(PSTR("\t[done]"));
     79e:	83 ee       	ldi	r24, 0xE3	; 227
     7a0:	90 e0       	ldi	r25, 0x00	; 0
     7a2:	9f 93       	push	r25
     7a4:	8f 93       	push	r24
     7a6:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     7aa:	8d b7       	in	r24, 0x3d	; 61
     7ac:	9e b7       	in	r25, 0x3e	; 62
     7ae:	06 96       	adiw	r24, 0x06	; 6
     7b0:	0f b6       	in	r0, 0x3f	; 63
     7b2:	f8 94       	cli
     7b4:	9e bf       	out	0x3e, r25	; 62
     7b6:	0f be       	out	0x3f, r0	; 63
     7b8:	8d bf       	out	0x3d, r24	; 61
}
     7ba:	1f 91       	pop	r17
     7bc:	0f 91       	pop	r16
     7be:	ff 90       	pop	r15
     7c0:	ef 90       	pop	r14
     7c2:	08 95       	ret

000007c4 <adc_calibrate_store>:
		}
			
	++num_calibrations;
}

void adc_calibrate_store() {
     7c4:	84 e1       	ldi	r24, 0x14	; 20
     7c6:	91 e0       	ldi	r25, 0x01	; 1
     7c8:	9f 93       	push	r25
     7ca:	8f 93       	push	r24
     7cc:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     7d0:	0f 90       	pop	r0
     7d2:	0f 90       	pop	r0
	printf_P(PSTR("\n[debug] Warning: unimplimented function adc_calibrate_store called"));
}
     7d4:	08 95       	ret

000007d6 <adc_calibrate_update>:
uint16_t adc_get_val(uint8_t ch) {
	return adc_val[ch]+adc_offset[ch];
}

static uint8_t num_calibrations;
void adc_calibrate_update() {
     7d6:	cf 92       	push	r12
     7d8:	df 92       	push	r13
     7da:	ef 92       	push	r14
     7dc:	ff 92       	push	r15
     7de:	0f 93       	push	r16
     7e0:	1f 93       	push	r17
     7e2:	df 93       	push	r29
     7e4:	cf 93       	push	r28
     7e6:	cd b7       	in	r28, 0x3d	; 61
     7e8:	de b7       	in	r29, 0x3e	; 62
     7ea:	60 97       	sbiw	r28, 0x10	; 16
     7ec:	0f b6       	in	r0, 0x3f	; 63
     7ee:	f8 94       	cli
     7f0:	de bf       	out	0x3e, r29	; 62
     7f2:	0f be       	out	0x3f, r0	; 63
     7f4:	cd bf       	out	0x3d, r28	; 61
	int16_t offsets[channel_amt];
	uint16_t adc_val_cpy[channel_amt];
	memcpy(adc_val_cpy,adc_val,sizeof(adc_val));
     7f6:	de 01       	movw	r26, r28
     7f8:	19 96       	adiw	r26, 0x09	; 9
     7fa:	ec eb       	ldi	r30, 0xBC	; 188
     7fc:	f1 e0       	ldi	r31, 0x01	; 1
     7fe:	88 e0       	ldi	r24, 0x08	; 8
     800:	01 90       	ld	r0, Z+
     802:	0d 92       	st	X+, r0
     804:	81 50       	subi	r24, 0x01	; 1
     806:	e1 f7       	brne	.-8      	; 0x800 <adc_calibrate_update+0x2a>
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
     808:	49 85       	ldd	r20, Y+9	; 0x09
     80a:	5a 85       	ldd	r21, Y+10	; 0x0a
     80c:	20 e0       	ldi	r18, 0x00	; 0
     80e:	30 e0       	ldi	r19, 0x00	; 0
     810:	8e 01       	movw	r16, r28
     812:	0f 5f       	subi	r16, 0xFF	; 255
     814:	1f 4f       	sbci	r17, 0xFF	; 255
     816:	be 01       	movw	r22, r28
     818:	67 5f       	subi	r22, 0xF7	; 247
     81a:	7f 4f       	sbci	r23, 0xFF	; 255
     81c:	d8 01       	movw	r26, r16
     81e:	a2 0f       	add	r26, r18
     820:	b3 1f       	adc	r27, r19
     822:	fb 01       	movw	r30, r22
     824:	e2 0f       	add	r30, r18
     826:	f3 1f       	adc	r31, r19
     828:	80 81       	ld	r24, Z
     82a:	91 81       	ldd	r25, Z+1	; 0x01
     82c:	fa 01       	movw	r30, r20
     82e:	e8 1b       	sub	r30, r24
     830:	f9 0b       	sbc	r31, r25
     832:	ed 93       	st	X+, r30
     834:	fc 93       	st	X, r31
     836:	2e 5f       	subi	r18, 0xFE	; 254
     838:	3f 4f       	sbci	r19, 0xFF	; 255
			i=c;
			val=adc_val_cpy[c];
		}
	}
	
	for(uint8_t c=0;c<channel_amt;++c) {
     83a:	28 30       	cpi	r18, 0x08	; 8
     83c:	31 05       	cpc	r19, r1
     83e:	71 f7       	brne	.-36     	; 0x81c <adc_calibrate_update+0x46>
		offsets[c]=adc_val_cpy[i]-adc_val_cpy[c];
	}
		
	if (num_calibrations==0)
     840:	80 91 35 01 	lds	r24, 0x0135
     844:	9e 01       	movw	r18, r28
     846:	2f 5f       	subi	r18, 0xFF	; 255
     848:	3f 4f       	sbci	r19, 0xFF	; 255
     84a:	88 23       	and	r24, r24
     84c:	49 f4       	brne	.+18     	; 0x860 <adc_calibrate_update+0x8a>
		memcpy(adc_offset,offsets,sizeof(adc_offset));
     84e:	a5 ec       	ldi	r26, 0xC5	; 197
     850:	b1 e0       	ldi	r27, 0x01	; 1
     852:	f9 01       	movw	r30, r18
     854:	88 e0       	ldi	r24, 0x08	; 8
     856:	01 90       	ld	r0, Z+
     858:	0d 92       	st	X+, r0
     85a:	81 50       	subi	r24, 0x01	; 1
     85c:	e1 f7       	brne	.-8      	; 0x856 <adc_calibrate_update+0x80>
     85e:	22 c0       	rjmp	.+68     	; 0x8a4 <adc_calibrate_update+0xce>
     860:	e5 ec       	ldi	r30, 0xC5	; 197
     862:	f1 e0       	ldi	r31, 0x01	; 1
     864:	79 01       	movw	r14, r18
	else
		for(uint8_t c=0;c<channel_amt;++c) {
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
     866:	08 2f       	mov	r16, r24
     868:	10 e0       	ldi	r17, 0x00	; 0
     86a:	68 01       	movw	r12, r16
     86c:	08 94       	sec
     86e:	c1 1c       	adc	r12, r1
     870:	d1 1c       	adc	r13, r1
     872:	80 81       	ld	r24, Z
     874:	91 81       	ldd	r25, Z+1	; 0x01
     876:	9c 01       	movw	r18, r24
     878:	02 9f       	mul	r16, r18
     87a:	c0 01       	movw	r24, r0
     87c:	03 9f       	mul	r16, r19
     87e:	90 0d       	add	r25, r0
     880:	12 9f       	mul	r17, r18
     882:	90 0d       	add	r25, r0
     884:	11 24       	eor	r1, r1
     886:	d7 01       	movw	r26, r14
     888:	2d 91       	ld	r18, X+
     88a:	3d 91       	ld	r19, X+
     88c:	7d 01       	movw	r14, r26
     88e:	82 0f       	add	r24, r18
     890:	93 1f       	adc	r25, r19
     892:	b6 01       	movw	r22, r12
     894:	0e 94 bf 0b 	call	0x177e	; 0x177e <__divmodhi4>
     898:	61 93       	st	Z+, r22
     89a:	71 93       	st	Z+, r23
	}
		
	if (num_calibrations==0)
		memcpy(adc_offset,offsets,sizeof(adc_offset));
	else
		for(uint8_t c=0;c<channel_amt;++c) {
     89c:	b1 e0       	ldi	r27, 0x01	; 1
     89e:	ed 3c       	cpi	r30, 0xCD	; 205
     8a0:	fb 07       	cpc	r31, r27
     8a2:	39 f7       	brne	.-50     	; 0x872 <adc_calibrate_update+0x9c>
			adc_offset[c]=(adc_offset[c] * num_calibrations + offsets[c])/(num_calibrations+1);
		}
			
	++num_calibrations;
     8a4:	80 91 35 01 	lds	r24, 0x0135
     8a8:	8f 5f       	subi	r24, 0xFF	; 255
     8aa:	80 93 35 01 	sts	0x0135, r24
}
     8ae:	60 96       	adiw	r28, 0x10	; 16
     8b0:	0f b6       	in	r0, 0x3f	; 63
     8b2:	f8 94       	cli
     8b4:	de bf       	out	0x3e, r29	; 62
     8b6:	0f be       	out	0x3f, r0	; 63
     8b8:	cd bf       	out	0x3d, r28	; 61
     8ba:	cf 91       	pop	r28
     8bc:	df 91       	pop	r29
     8be:	1f 91       	pop	r17
     8c0:	0f 91       	pop	r16
     8c2:	ff 90       	pop	r15
     8c4:	ef 90       	pop	r14
     8c6:	df 90       	pop	r13
     8c8:	cf 90       	pop	r12
     8ca:	08 95       	ret

000008cc <print_adc_calibration>:
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}

void print_adc_calibration() {
     8cc:	0f 93       	push	r16
     8ce:	1f 93       	push	r17
	printf_P(PSTR("\n[debug] ADC OFFSETS: "));
     8d0:	88 e5       	ldi	r24, 0x58	; 88
     8d2:	91 e0       	ldi	r25, 0x01	; 1
     8d4:	9f 93       	push	r25
     8d6:	8f 93       	push	r24
     8d8:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_offset[chan]);
     8dc:	80 91 c5 01 	lds	r24, 0x01C5
     8e0:	90 91 c6 01 	lds	r25, 0x01C6
     8e4:	9f 93       	push	r25
     8e6:	8f 93       	push	r24
     8e8:	1f 92       	push	r1
     8ea:	1f 92       	push	r1
     8ec:	00 e0       	ldi	r16, 0x00	; 0
     8ee:	11 e0       	ldi	r17, 0x01	; 1
     8f0:	1f 93       	push	r17
     8f2:	0f 93       	push	r16
     8f4:	0e 94 fe 08 	call	0x11fc	; 0x11fc <printf>
     8f8:	80 91 c7 01 	lds	r24, 0x01C7
     8fc:	90 91 c8 01 	lds	r25, 0x01C8
     900:	9f 93       	push	r25
     902:	8f 93       	push	r24
     904:	81 e0       	ldi	r24, 0x01	; 1
     906:	90 e0       	ldi	r25, 0x00	; 0
     908:	9f 93       	push	r25
     90a:	8f 93       	push	r24
     90c:	1f 93       	push	r17
     90e:	0f 93       	push	r16
     910:	0e 94 fe 08 	call	0x11fc	; 0x11fc <printf>
     914:	80 91 c9 01 	lds	r24, 0x01C9
     918:	90 91 ca 01 	lds	r25, 0x01CA
     91c:	9f 93       	push	r25
     91e:	8f 93       	push	r24
     920:	82 e0       	ldi	r24, 0x02	; 2
     922:	90 e0       	ldi	r25, 0x00	; 0
     924:	9f 93       	push	r25
     926:	8f 93       	push	r24
     928:	1f 93       	push	r17
     92a:	0f 93       	push	r16
     92c:	0e 94 fe 08 	call	0x11fc	; 0x11fc <printf>
     930:	80 91 cb 01 	lds	r24, 0x01CB
     934:	90 91 cc 01 	lds	r25, 0x01CC
     938:	9f 93       	push	r25
     93a:	8f 93       	push	r24
     93c:	83 e0       	ldi	r24, 0x03	; 3
     93e:	90 e0       	ldi	r25, 0x00	; 0
     940:	9f 93       	push	r25
     942:	8f 93       	push	r24
     944:	1f 93       	push	r17
     946:	0f 93       	push	r16
     948:	0e 94 fe 08 	call	0x11fc	; 0x11fc <printf>
     94c:	8d b7       	in	r24, 0x3d	; 61
     94e:	9e b7       	in	r25, 0x3e	; 62
     950:	4a 96       	adiw	r24, 0x1a	; 26
     952:	0f b6       	in	r0, 0x3f	; 63
     954:	f8 94       	cli
     956:	9e bf       	out	0x3e, r25	; 62
     958:	0f be       	out	0x3f, r0	; 63
     95a:	8d bf       	out	0x3d, r24	; 61
}
     95c:	1f 91       	pop	r17
     95e:	0f 91       	pop	r16
     960:	08 95       	ret

00000962 <print_adc_values>:
			tmpv=val[c];
		}
	return tmpi;
}

void print_adc_values() {
     962:	cf 92       	push	r12
     964:	df 92       	push	r13
     966:	ef 92       	push	r14
     968:	ff 92       	push	r15
     96a:	0f 93       	push	r16
     96c:	1f 93       	push	r17
     96e:	cf 93       	push	r28
     970:	df 93       	push	r29
	printf_P(PSTR("\n[debug]   RAW ADC: "));
     972:	84 e8       	ldi	r24, 0x84	; 132
     974:	91 e0       	ldi	r25, 0x01	; 1
     976:	9f 93       	push	r25
     978:	8f 93       	push	r24
     97a:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
     97e:	80 91 bc 01 	lds	r24, 0x01BC
     982:	90 91 bd 01 	lds	r25, 0x01BD
     986:	9f 93       	push	r25
     988:	8f 93       	push	r24
     98a:	1f 92       	push	r1
     98c:	1f 92       	push	r1
     98e:	00 e0       	ldi	r16, 0x00	; 0
     990:	11 e0       	ldi	r17, 0x01	; 1
     992:	1f 93       	push	r17
     994:	0f 93       	push	r16
     996:	0e 94 fe 08 	call	0x11fc	; 0x11fc <printf>
     99a:	80 91 be 01 	lds	r24, 0x01BE
     99e:	90 91 bf 01 	lds	r25, 0x01BF
     9a2:	9f 93       	push	r25
     9a4:	8f 93       	push	r24
     9a6:	81 e0       	ldi	r24, 0x01	; 1
     9a8:	90 e0       	ldi	r25, 0x00	; 0
     9aa:	9f 93       	push	r25
     9ac:	8f 93       	push	r24
     9ae:	1f 93       	push	r17
     9b0:	0f 93       	push	r16
     9b2:	0e 94 fe 08 	call	0x11fc	; 0x11fc <printf>
     9b6:	80 91 c0 01 	lds	r24, 0x01C0
     9ba:	90 91 c1 01 	lds	r25, 0x01C1
     9be:	9f 93       	push	r25
     9c0:	8f 93       	push	r24
     9c2:	82 e0       	ldi	r24, 0x02	; 2
     9c4:	90 e0       	ldi	r25, 0x00	; 0
     9c6:	9f 93       	push	r25
     9c8:	8f 93       	push	r24
     9ca:	1f 93       	push	r17
     9cc:	0f 93       	push	r16
     9ce:	0e 94 fe 08 	call	0x11fc	; 0x11fc <printf>
     9d2:	80 91 c2 01 	lds	r24, 0x01C2
     9d6:	90 91 c3 01 	lds	r25, 0x01C3
     9da:	9f 93       	push	r25
     9dc:	8f 93       	push	r24
     9de:	83 e0       	ldi	r24, 0x03	; 3
     9e0:	90 e0       	ldi	r25, 0x00	; 0
     9e2:	9f 93       	push	r25
     9e4:	8f 93       	push	r24
     9e6:	1f 93       	push	r17
     9e8:	0f 93       	push	r16
     9ea:	0e 94 fe 08 	call	0x11fc	; 0x11fc <printf>
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
     9ee:	8f e6       	ldi	r24, 0x6F	; 111
     9f0:	91 e0       	ldi	r25, 0x01	; 1
     9f2:	9f 93       	push	r25
     9f4:	8f 93       	push	r24
     9f6:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     9fa:	4c eb       	ldi	r20, 0xBC	; 188
     9fc:	c4 2e       	mov	r12, r20
     9fe:	41 e0       	ldi	r20, 0x01	; 1
     a00:	d4 2e       	mov	r13, r20
     a02:	35 ec       	ldi	r19, 0xC5	; 197
     a04:	e3 2e       	mov	r14, r19
     a06:	31 e0       	ldi	r19, 0x01	; 1
     a08:	f3 2e       	mov	r15, r19
     a0a:	c0 e0       	ldi	r28, 0x00	; 0
     a0c:	d0 e0       	ldi	r29, 0x00	; 0
     a0e:	8d b7       	in	r24, 0x3d	; 61
     a10:	9e b7       	in	r25, 0x3e	; 62
     a12:	4c 96       	adiw	r24, 0x1c	; 28
     a14:	0f b6       	in	r0, 0x3f	; 63
     a16:	f8 94       	cli
     a18:	9e bf       	out	0x3e, r25	; 62
     a1a:	0f be       	out	0x3f, r0	; 63
     a1c:	8d bf       	out	0x3d, r24	; 61
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
     a1e:	f7 01       	movw	r30, r14
     a20:	81 91       	ld	r24, Z+
     a22:	91 91       	ld	r25, Z+
     a24:	7f 01       	movw	r14, r30
     a26:	f6 01       	movw	r30, r12
     a28:	21 91       	ld	r18, Z+
     a2a:	31 91       	ld	r19, Z+
     a2c:	6f 01       	movw	r12, r30
     a2e:	82 0f       	add	r24, r18
     a30:	93 1f       	adc	r25, r19
     a32:	9f 93       	push	r25
     a34:	8f 93       	push	r24
     a36:	df 93       	push	r29
     a38:	cf 93       	push	r28
     a3a:	1f 93       	push	r17
     a3c:	0f 93       	push	r16
     a3e:	0e 94 fe 08 	call	0x11fc	; 0x11fc <printf>
     a42:	21 96       	adiw	r28, 0x01	; 1
	printf_P(PSTR("\n[debug]   RAW ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
		printf(" [ %d : %d ] ", chan, adc_val[chan]);
	
	printf_P(PSTR("\n[debug] FIXED ADC: "));
	for (uint8_t chan=0;chan<channel_amt;chan++) 
     a44:	8d b7       	in	r24, 0x3d	; 61
     a46:	9e b7       	in	r25, 0x3e	; 62
     a48:	06 96       	adiw	r24, 0x06	; 6
     a4a:	0f b6       	in	r0, 0x3f	; 63
     a4c:	f8 94       	cli
     a4e:	9e bf       	out	0x3e, r25	; 62
     a50:	0f be       	out	0x3f, r0	; 63
     a52:	8d bf       	out	0x3d, r24	; 61
     a54:	c4 30       	cpi	r28, 0x04	; 4
     a56:	d1 05       	cpc	r29, r1
     a58:	11 f7       	brne	.-60     	; 0xa1e <print_adc_values+0xbc>
		printf(" [ %d : %d ] ", chan, adc_get_val(chan));
}
     a5a:	df 91       	pop	r29
     a5c:	cf 91       	pop	r28
     a5e:	1f 91       	pop	r17
     a60:	0f 91       	pop	r16
     a62:	ff 90       	pop	r15
     a64:	ef 90       	pop	r14
     a66:	df 90       	pop	r13
     a68:	cf 90       	pop	r12
     a6a:	08 95       	ret

00000a6c <usart0_putchar>:
	if (c == '\n')	rxp = 0;
	return c;
}


static int usart0_putchar(char c, FILE *stream) {
     a6c:	1f 93       	push	r17
     a6e:	18 2f       	mov	r17, r24

  if (c == '\n')
     a70:	8a 30       	cpi	r24, 0x0A	; 10
     a72:	19 f4       	brne	.+6      	; 0xa7a <usart0_putchar+0xe>
	usart0_putchar('\r', stream);
     a74:	8d e0       	ldi	r24, 0x0D	; 13
     a76:	0e 94 36 05 	call	0xa6c	; 0xa6c <usart0_putchar>
  loop_until_bit_is_set(UCSR0A, UDRE0);
     a7a:	80 91 c0 00 	lds	r24, 0x00C0
     a7e:	85 ff       	sbrs	r24, 5
     a80:	fc cf       	rjmp	.-8      	; 0xa7a <usart0_putchar+0xe>
  UDR0 = c;
     a82:	10 93 c6 00 	sts	0x00C6, r17
  return 0;
}
     a86:	80 e0       	ldi	r24, 0x00	; 0
     a88:	90 e0       	ldi	r25, 0x00	; 0
     a8a:	1f 91       	pop	r17
     a8c:	08 95       	ret

00000a8e <usart0_getchar>:
static int usart0_putchar(char c, FILE *stream);
int usart0_getchar(FILE *stream);

static FILE usart0_stdio = FDEV_SETUP_STREAM(usart0_putchar, usart0_getchar ,_FDEV_SETUP_RW);

int usart0_getchar(FILE *stream) {
     a8e:	ef 92       	push	r14
     a90:	ff 92       	push	r15
     a92:	0f 93       	push	r16
     a94:	1f 93       	push	r17
     a96:	cf 93       	push	r28
     a98:	df 93       	push	r29
     a9a:	7c 01       	movw	r14, r24
	static char b[RX_BUFSIZE];
	static char *rxp;
	//if (UCSR0B&(1<<RXCIE0)) // Disable the interrupt while scanf is working.
	//	UCSR0B &=(uint8_t)~(1<<RXCIE0);
	
	if (rxp == 0) {
     a9c:	80 91 36 01 	lds	r24, 0x0136
     aa0:	90 91 37 01 	lds	r25, 0x0137
     aa4:	89 2b       	or	r24, r25
     aa6:	09 f0       	breq	.+2      	; 0xaaa <usart0_getchar+0x1c>
     aa8:	a0 c0       	rjmp	.+320    	; 0xbea <usart0_getchar+0x15c>
     aaa:	08 e3       	ldi	r16, 0x38	; 56
     aac:	11 e0       	ldi	r17, 0x01	; 1
		for (cp = b;;) {
			loop_until_bit_is_set(UCSR0A, RXC0);
     aae:	80 91 c0 00 	lds	r24, 0x00C0
     ab2:	87 ff       	sbrs	r24, 7
     ab4:	fc cf       	rjmp	.-8      	; 0xaae <usart0_getchar+0x20>
			if (UCSR0A & _BV(FE0))	return _FDEV_EOF;
     ab6:	80 91 c0 00 	lds	r24, 0x00C0
     aba:	84 ff       	sbrs	r24, 4
     abc:	03 c0       	rjmp	.+6      	; 0xac4 <usart0_getchar+0x36>
     abe:	2e ef       	ldi	r18, 0xFE	; 254
     ac0:	3f ef       	ldi	r19, 0xFF	; 255
     ac2:	a7 c0       	rjmp	.+334    	; 0xc12 <usart0_getchar+0x184>
			if (UCSR0A & _BV(DOR0))	return _FDEV_ERR;
     ac4:	80 91 c0 00 	lds	r24, 0x00C0
     ac8:	83 fd       	sbrc	r24, 3
     aca:	a1 c0       	rjmp	.+322    	; 0xc0e <usart0_getchar+0x180>
			c = UDR0;
     acc:	90 91 c6 00 	lds	r25, 0x00C6
			/* behaviour similar to Unix stty ICRNL */
			if (c == '\r') c = '\n';
     ad0:	9d 30       	cpi	r25, 0x0D	; 13
     ad2:	11 f0       	breq	.+4      	; 0xad8 <usart0_getchar+0x4a>
			if (c == '\n') {
     ad4:	9a 30       	cpi	r25, 0x0A	; 10
     ad6:	69 f4       	brne	.+26     	; 0xaf2 <usart0_getchar+0x64>
				*cp = c;
     ad8:	8a e0       	ldi	r24, 0x0A	; 10
     ada:	f8 01       	movw	r30, r16
     adc:	80 83       	st	Z, r24
				usart0_putchar(c, stream);
     ade:	b7 01       	movw	r22, r14
     ae0:	0e 94 36 05 	call	0xa6c	; 0xa6c <usart0_putchar>
				rxp = b;
     ae4:	88 e3       	ldi	r24, 0x38	; 56
     ae6:	91 e0       	ldi	r25, 0x01	; 1
     ae8:	90 93 37 01 	sts	0x0137, r25
     aec:	80 93 36 01 	sts	0x0136, r24
     af0:	7c c0       	rjmp	.+248    	; 0xbea <usart0_getchar+0x15c>
			//	UCSR0B |=(1<<RXCIE0); //scanf done?
				break;
			}
			else if (c == '\t') 	c = ' ';
     af2:	99 30       	cpi	r25, 0x09	; 9
     af4:	09 f4       	brne	.+2      	; 0xaf8 <usart0_getchar+0x6a>
     af6:	90 e2       	ldi	r25, 0x20	; 32
			
			if ((c >= (uint8_t)' ' && c <= (uint8_t)'\x7e') || c >= (uint8_t)'\xa0') {
     af8:	89 2f       	mov	r24, r25
     afa:	80 52       	subi	r24, 0x20	; 32
     afc:	8f 35       	cpi	r24, 0x5F	; 95
     afe:	10 f0       	brcs	.+4      	; 0xb04 <usart0_getchar+0x76>
     b00:	90 3a       	cpi	r25, 0xA0	; 160
     b02:	78 f0       	brcs	.+30     	; 0xb22 <usart0_getchar+0x94>
				if (cp == b + RX_BUFSIZE - 1)
     b04:	f1 e0       	ldi	r31, 0x01	; 1
     b06:	06 3b       	cpi	r16, 0xB6	; 182
     b08:	1f 07       	cpc	r17, r31
     b0a:	19 f4       	brne	.+6      	; 0xb12 <usart0_getchar+0x84>
					usart0_putchar('\a', stream);
     b0c:	b7 01       	movw	r22, r14
     b0e:	87 e0       	ldi	r24, 0x07	; 7
     b10:	05 c0       	rjmp	.+10     	; 0xb1c <usart0_getchar+0x8e>
				else {
					*cp++ = c;
     b12:	f8 01       	movw	r30, r16
     b14:	91 93       	st	Z+, r25
     b16:	8f 01       	movw	r16, r30
					usart0_putchar(c, stream);
     b18:	b7 01       	movw	r22, r14
     b1a:	89 2f       	mov	r24, r25
     b1c:	0e 94 36 05 	call	0xa6c	; 0xa6c <usart0_putchar>
     b20:	c6 cf       	rjmp	.-116    	; 0xaae <usart0_getchar+0x20>
				}
				continue;
			}
				
			switch (c) {
     b22:	92 31       	cpi	r25, 0x12	; 18
     b24:	39 f1       	breq	.+78     	; 0xb74 <usart0_getchar+0xe6>
     b26:	93 31       	cpi	r25, 0x13	; 19
     b28:	38 f4       	brcc	.+14     	; 0xb38 <usart0_getchar+0xaa>
     b2a:	93 30       	cpi	r25, 0x03	; 3
     b2c:	09 f4       	brne	.+2      	; 0xb30 <usart0_getchar+0xa2>
     b2e:	6f c0       	rjmp	.+222    	; 0xc0e <usart0_getchar+0x180>
     b30:	98 30       	cpi	r25, 0x08	; 8
     b32:	09 f0       	breq	.+2      	; 0xb36 <usart0_getchar+0xa8>
     b34:	bc cf       	rjmp	.-136    	; 0xaae <usart0_getchar+0x20>
     b36:	09 c0       	rjmp	.+18     	; 0xb4a <usart0_getchar+0xbc>
     b38:	97 31       	cpi	r25, 0x17	; 23
     b3a:	09 f4       	brne	.+2      	; 0xb3e <usart0_getchar+0xb0>
     b3c:	4b c0       	rjmp	.+150    	; 0xbd4 <usart0_getchar+0x146>
     b3e:	9f 37       	cpi	r25, 0x7F	; 127
     b40:	21 f0       	breq	.+8      	; 0xb4a <usart0_getchar+0xbc>
     b42:	95 31       	cpi	r25, 0x15	; 21
     b44:	09 f0       	breq	.+2      	; 0xb48 <usart0_getchar+0xba>
     b46:	b3 cf       	rjmp	.-154    	; 0xaae <usart0_getchar+0x20>
     b48:	32 c0       	rjmp	.+100    	; 0xbae <usart0_getchar+0x120>
			  case 'c' & 0x1f:
				return -1;
				
			  case '\b':
			  case '\x7f':
				if (cp > b) {
     b4a:	f1 e0       	ldi	r31, 0x01	; 1
     b4c:	08 33       	cpi	r16, 0x38	; 56
     b4e:	1f 07       	cpc	r17, r31
     b50:	09 f0       	breq	.+2      	; 0xb54 <usart0_getchar+0xc6>
     b52:	08 f4       	brcc	.+2      	; 0xb56 <usart0_getchar+0xc8>
     b54:	ac cf       	rjmp	.-168    	; 0xaae <usart0_getchar+0x20>
					usart0_putchar('\b', stream);
     b56:	b7 01       	movw	r22, r14
     b58:	88 e0       	ldi	r24, 0x08	; 8
     b5a:	0e 94 36 05 	call	0xa6c	; 0xa6c <usart0_putchar>
					usart0_putchar(' ', stream);
     b5e:	b7 01       	movw	r22, r14
     b60:	80 e2       	ldi	r24, 0x20	; 32
     b62:	0e 94 36 05 	call	0xa6c	; 0xa6c <usart0_putchar>
					usart0_putchar('\b', stream);
     b66:	b7 01       	movw	r22, r14
     b68:	88 e0       	ldi	r24, 0x08	; 8
     b6a:	0e 94 36 05 	call	0xa6c	; 0xa6c <usart0_putchar>
					cp--;
     b6e:	01 50       	subi	r16, 0x01	; 1
     b70:	10 40       	sbci	r17, 0x00	; 0
     b72:	9d cf       	rjmp	.-198    	; 0xaae <usart0_getchar+0x20>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
     b74:	b7 01       	movw	r22, r14
     b76:	8d e0       	ldi	r24, 0x0D	; 13
     b78:	0e 94 36 05 	call	0xa6c	; 0xa6c <usart0_putchar>
     b7c:	c8 e3       	ldi	r28, 0x38	; 56
     b7e:	d1 e0       	ldi	r29, 0x01	; 1
     b80:	04 c0       	rjmp	.+8      	; 0xb8a <usart0_getchar+0xfc>
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
     b82:	b7 01       	movw	r22, r14
     b84:	89 91       	ld	r24, Y+
     b86:	0e 94 36 05 	call	0xa6c	; 0xa6c <usart0_putchar>
				}
				break;
				
			  case 'r' & 0x1f:
				usart0_putchar('\r', stream);
				for (cp2 = b; cp2 < cp; cp2++)
     b8a:	c0 17       	cp	r28, r16
     b8c:	d1 07       	cpc	r29, r17
     b8e:	c8 f3       	brcs	.-14     	; 0xb82 <usart0_getchar+0xf4>
     b90:	8e cf       	rjmp	.-228    	; 0xaae <usart0_getchar+0x20>
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
					usart0_putchar('\b', stream);
     b92:	b7 01       	movw	r22, r14
     b94:	88 e0       	ldi	r24, 0x08	; 8
     b96:	0e 94 36 05 	call	0xa6c	; 0xa6c <usart0_putchar>
					usart0_putchar(' ', stream);
     b9a:	b7 01       	movw	r22, r14
     b9c:	80 e2       	ldi	r24, 0x20	; 32
     b9e:	0e 94 36 05 	call	0xa6c	; 0xa6c <usart0_putchar>
					usart0_putchar('\b', stream);
     ba2:	b7 01       	movw	r22, r14
     ba4:	88 e0       	ldi	r24, 0x08	; 8
     ba6:	0e 94 36 05 	call	0xa6c	; 0xa6c <usart0_putchar>
					cp--;
     baa:	01 50       	subi	r16, 0x01	; 1
     bac:	10 40       	sbci	r17, 0x00	; 0
				for (cp2 = b; cp2 < cp; cp2++)
					usart0_putchar(*cp2, stream);
				break;
				
			  case 'u' & 0x1f:
				while (cp > b) {
     bae:	81 e0       	ldi	r24, 0x01	; 1
     bb0:	08 33       	cpi	r16, 0x38	; 56
     bb2:	18 07       	cpc	r17, r24
     bb4:	09 f0       	breq	.+2      	; 0xbb8 <usart0_getchar+0x12a>
     bb6:	68 f7       	brcc	.-38     	; 0xb92 <usart0_getchar+0x104>
     bb8:	7a cf       	rjmp	.-268    	; 0xaae <usart0_getchar+0x20>
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
					usart0_putchar('\b', stream);
     bba:	b7 01       	movw	r22, r14
     bbc:	88 e0       	ldi	r24, 0x08	; 8
     bbe:	0e 94 36 05 	call	0xa6c	; 0xa6c <usart0_putchar>
					usart0_putchar(' ', stream);
     bc2:	b7 01       	movw	r22, r14
     bc4:	80 e2       	ldi	r24, 0x20	; 32
     bc6:	0e 94 36 05 	call	0xa6c	; 0xa6c <usart0_putchar>
					usart0_putchar('\b', stream);
     bca:	b7 01       	movw	r22, r14
     bcc:	88 e0       	ldi	r24, 0x08	; 8
     bce:	0e 94 36 05 	call	0xa6c	; 0xa6c <usart0_putchar>
     bd2:	8e 01       	movw	r16, r28
					cp--;
				}
				break;
				
			  case 'w' & 0x1f:
				while (cp > b && cp[-1] != ' ') {
     bd4:	e1 e0       	ldi	r30, 0x01	; 1
     bd6:	08 33       	cpi	r16, 0x38	; 56
     bd8:	1e 07       	cpc	r17, r30
     bda:	09 f0       	breq	.+2      	; 0xbde <usart0_getchar+0x150>
     bdc:	08 f4       	brcc	.+2      	; 0xbe0 <usart0_getchar+0x152>
     bde:	67 cf       	rjmp	.-306    	; 0xaae <usart0_getchar+0x20>
     be0:	e8 01       	movw	r28, r16
     be2:	8a 91       	ld	r24, -Y
     be4:	80 32       	cpi	r24, 0x20	; 32
     be6:	49 f7       	brne	.-46     	; 0xbba <usart0_getchar+0x12c>
     be8:	62 cf       	rjmp	.-316    	; 0xaae <usart0_getchar+0x20>
				}
				break;
			}
		}
	}
	c = *rxp++;
     bea:	e0 91 36 01 	lds	r30, 0x0136
     bee:	f0 91 37 01 	lds	r31, 0x0137
     bf2:	81 91       	ld	r24, Z+
     bf4:	f0 93 37 01 	sts	0x0137, r31
     bf8:	e0 93 36 01 	sts	0x0136, r30
	if (c == '\n')	rxp = 0;
     bfc:	8a 30       	cpi	r24, 0x0A	; 10
     bfe:	21 f4       	brne	.+8      	; 0xc08 <usart0_getchar+0x17a>
     c00:	10 92 37 01 	sts	0x0137, r1
     c04:	10 92 36 01 	sts	0x0136, r1
	return c;
     c08:	28 2f       	mov	r18, r24
     c0a:	30 e0       	ldi	r19, 0x00	; 0
     c0c:	02 c0       	rjmp	.+4      	; 0xc12 <usart0_getchar+0x184>
     c0e:	2f ef       	ldi	r18, 0xFF	; 255
     c10:	3f ef       	ldi	r19, 0xFF	; 255
}
     c12:	c9 01       	movw	r24, r18
     c14:	df 91       	pop	r29
     c16:	cf 91       	pop	r28
     c18:	1f 91       	pop	r17
     c1a:	0f 91       	pop	r16
     c1c:	ff 90       	pop	r15
     c1e:	ef 90       	pop	r14
     c20:	08 95       	ret

00000c22 <usart_init>:

ISR(USART0_UDRE_vect) {
}
*/

void usart_init(void) {
     c22:	e4 e6       	ldi	r30, 0x64	; 100
     c24:	f0 e0       	ldi	r31, 0x00	; 0
     c26:	80 81       	ld	r24, Z
     c28:	8d 7f       	andi	r24, 0xFD	; 253
     c2a:	80 83       	st	Z, r24
	power_usart0_enable();

	/* Set baud rate (12bit) */
	UBRR0 = UBRR_VALUE;
     c2c:	89 e1       	ldi	r24, 0x19	; 25
     c2e:	90 e0       	ldi	r25, 0x00	; 0
     c30:	90 93 c5 00 	sts	0x00C5, r25
     c34:	80 93 c4 00 	sts	0x00C4, r24
	#if USE_2X
	UCSR0A |= (1 << U2X0);
	#else
	UCSR0A &=(uint8_t)~(1 << U2X0);
     c38:	e0 ec       	ldi	r30, 0xC0	; 192
     c3a:	f0 e0       	ldi	r31, 0x00	; 0
     c3c:	80 81       	ld	r24, Z
     c3e:	8d 7f       	andi	r24, 0xFD	; 253
     c40:	80 83       	st	Z, r24
	#endif
	/* Double the uart clock */
	//UCSR0A |=(1<<U2X0);
	/* Enable receiver and transmitter */
	UCSR0B = (1<<RXEN0)|(1<<TXEN0)	;
     c42:	88 e1       	ldi	r24, 0x18	; 24
     c44:	80 93 c1 00 	sts	0x00C1, r24
	/* Enable r/t interupts, hangles input when used with some buffering functions */
	//UCSR0B |=(1<<RXCIE0);
	//UCSR0B |=(1<<TXCIE0);
	/* Set frame format: 8data, 1stop bit */
	UCSR0C = (0<<USBS0)|(1<<UCSZ00)|(1<<UCSZ01);
     c48:	86 e0       	ldi	r24, 0x06	; 6
     c4a:	80 93 c2 00 	sts	0x00C2, r24
	
	stdout=stdin=&usart0_stdio;
     c4e:	82 e1       	ldi	r24, 0x12	; 18
     c50:	91 e0       	ldi	r25, 0x01	; 1
     c52:	90 93 d8 01 	sts	0x01D8, r25
     c56:	80 93 d7 01 	sts	0x01D7, r24
     c5a:	90 93 da 01 	sts	0x01DA, r25
     c5e:	80 93 d9 01 	sts	0x01D9, r24
	printf_P(PSTR("\nusart: init usart0\t[done]"));
     c62:	89 e9       	ldi	r24, 0x99	; 153
     c64:	91 e0       	ldi	r25, 0x01	; 1
     c66:	9f 93       	push	r25
     c68:	8f 93       	push	r24
     c6a:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     c6e:	0f 90       	pop	r0
     c70:	0f 90       	pop	r0
}
     c72:	08 95       	ret

00000c74 <__vector_9>:
}

enum {DOWN, UP};
static uint8_t timer_2_dir;
/* Timer/Counter1 Overflow ; BOTTOM */
ISR(TIMER1_OVF_vect) {
     c74:	1f 92       	push	r1
     c76:	0f 92       	push	r0
     c78:	0f b6       	in	r0, 0x3f	; 63
     c7a:	0f 92       	push	r0
     c7c:	11 24       	eor	r1, r1
     c7e:	8f 93       	push	r24
	timer_2_dir=UP;
     c80:	81 e0       	ldi	r24, 0x01	; 1
     c82:	80 93 b9 01 	sts	0x01B9, r24
}
     c86:	8f 91       	pop	r24
     c88:	0f 90       	pop	r0
     c8a:	0f be       	out	0x3f, r0	; 63
     c8c:	0f 90       	pop	r0
     c8e:	1f 90       	pop	r1
     c90:	18 95       	reti

00000c92 <__vector_6>:

/* Timer/Counter1 ISR1 ; TOP */
ISR(SIG_INPUT_CAPTURE1) {
     c92:	1f 92       	push	r1
     c94:	0f 92       	push	r0
     c96:	0f b6       	in	r0, 0x3f	; 63
     c98:	0f 92       	push	r0
     c9a:	11 24       	eor	r1, r1
	timer_2_dir=DOWN;
     c9c:	10 92 b9 01 	sts	0x01B9, r1
}
     ca0:	0f 90       	pop	r0
     ca2:	0f be       	out	0x3f, r0	; 63
     ca4:	0f 90       	pop	r0
     ca6:	1f 90       	pop	r1
     ca8:	18 95       	reti

00000caa <__vector_7>:
		return '?';
}


/* Timer/Counter Compare Match A */
ISR(TIMER1_COMPA_vect) {
     caa:	1f 92       	push	r1
     cac:	0f 92       	push	r0
     cae:	0f b6       	in	r0, 0x3f	; 63
     cb0:	0f 92       	push	r0
     cb2:	11 24       	eor	r1, r1
     cb4:	8f 93       	push	r24
	if (timer_2_dir==UP)	
     cb6:	80 91 b9 01 	lds	r24, 0x01B9
     cba:	81 30       	cpi	r24, 0x01	; 1
     cbc:	11 f4       	brne	.+4      	; 0xcc2 <__vector_7+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMA_PIN);
     cbe:	2a 98       	cbi	0x05, 2	; 5
     cc0:	01 c0       	rjmp	.+2      	; 0xcc4 <__vector_7+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMA_PIN);
     cc2:	2a 9a       	sbi	0x05, 2	; 5
	//printf("\nCA:%c:%x",dirtoc(timer_2_dir),TCNT1);	
}
     cc4:	8f 91       	pop	r24
     cc6:	0f 90       	pop	r0
     cc8:	0f be       	out	0x3f, r0	; 63
     cca:	0f 90       	pop	r0
     ccc:	1f 90       	pop	r1
     cce:	18 95       	reti

00000cd0 <__vector_8>:

/* Timer/Counter Compare Match B */
ISR(TIMER1_COMPB_vect) {
     cd0:	1f 92       	push	r1
     cd2:	0f 92       	push	r0
     cd4:	0f b6       	in	r0, 0x3f	; 63
     cd6:	0f 92       	push	r0
     cd8:	11 24       	eor	r1, r1
     cda:	8f 93       	push	r24
	if (timer_2_dir==UP)	
     cdc:	80 91 b9 01 	lds	r24, 0x01B9
     ce0:	81 30       	cpi	r24, 0x01	; 1
     ce2:	11 f4       	brne	.+4      	; 0xce8 <__vector_8+0x18>
		MOTOR_PWM_PORT&=(uint8_t)~(1<<M_PWMB_PIN);
     ce4:	2b 98       	cbi	0x05, 3	; 5
     ce6:	01 c0       	rjmp	.+2      	; 0xcea <__vector_8+0x1a>
	else
		MOTOR_PWM_PORT|=(1<<M_PWMB_PIN);
     ce8:	2b 9a       	sbi	0x05, 3	; 5
	//printf("\nCB:%c:%x",dirtoc(timer_2_dir),TCNT1);
}
     cea:	8f 91       	pop	r24
     cec:	0f 90       	pop	r0
     cee:	0f be       	out	0x3f, r0	; 63
     cf0:	0f 90       	pop	r0
     cf2:	1f 90       	pop	r1
     cf4:	18 95       	reti

00000cf6 <timer1_init>:
		#endif
	}

}

void timer1_init(void) { // Runs the PWMs
     cf6:	88 ee       	ldi	r24, 0xE8	; 232
     cf8:	91 e0       	ldi	r25, 0x01	; 1
     cfa:	9f 93       	push	r25
     cfc:	8f 93       	push	r24
     cfe:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
	// Set OC1A/B on up, clear on down
//	TCCR1A|= (uint8_t) (1<<COM1A1)|(1<<COM1A0);
//	TCCR1A|= (uint8_t) (1<<COM1B1)|(1<<COM1B0);

	// OC1A/B disconnected
	TCCR1A&= (uint8_t) ~((1<<COM1A1)|(1<<COM1A0)|(1<<COM1B1)|(1<<COM1B0));
     d02:	e0 e8       	ldi	r30, 0x80	; 128
     d04:	f0 e0       	ldi	r31, 0x00	; 0
     d06:	80 81       	ld	r24, Z
     d08:	8f 70       	andi	r24, 0x0F	; 15
     d0a:	80 83       	st	Z, r24
	
	// Waveform Generation Set to PWM (Phase and frequency correct, mode 8)
	//TCCR1A&= (uint8_t) ~((1<<WGM11)|(1<<WGM10));
	
	// Phase correct only
	TCCR1A|= (1<<WGM11);
     d0c:	80 81       	ld	r24, Z
     d0e:	82 60       	ori	r24, 0x02	; 2
     d10:	80 83       	st	Z, r24
	TCCR1A&= (uint8_t) ~(1<<WGM11);
     d12:	80 81       	ld	r24, Z
     d14:	8d 7f       	andi	r24, 0xFD	; 253
     d16:	80 83       	st	Z, r24
	
	TCCR1B|= (uint8_t) (1<<5); //Reserved bit
     d18:	e1 e8       	ldi	r30, 0x81	; 129
     d1a:	f0 e0       	ldi	r31, 0x00	; 0
     d1c:	80 81       	ld	r24, Z
     d1e:	80 62       	ori	r24, 0x20	; 32
     d20:	80 83       	st	Z, r24
	TCCR1B|= (uint8_t) (1<<WGM13);
     d22:	80 81       	ld	r24, Z
     d24:	80 61       	ori	r24, 0x10	; 16
     d26:	80 83       	st	Z, r24
	TCCR1B&= (uint8_t)~(1<<WGM12);
     d28:	80 81       	ld	r24, Z
     d2a:	87 7f       	andi	r24, 0xF7	; 247
     d2c:	80 83       	st	Z, r24

	// Disable Input noise canceler
	TCCR1B|= (uint8_t)(1<<ICNC1);
     d2e:	80 81       	ld	r24, Z
     d30:	80 68       	ori	r24, 0x80	; 128
     d32:	80 83       	st	Z, r24
	
	// Set TOP
	ATOMIC_BLOCK(ATOMIC_RESTORESTATE) {
     d34:	2f b7       	in	r18, 0x3f	; 63
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     d36:	f8 94       	cli
		ICR1=0xFFFF;
     d38:	8f ef       	ldi	r24, 0xFF	; 255
     d3a:	9f ef       	ldi	r25, 0xFF	; 255
     d3c:	90 93 87 00 	sts	0x0087, r25
     d40:	80 93 86 00 	sts	0x0086, r24
    (void)__s;
}

static __inline__ void __iRestore(const  uint8_t *__s)
{
    SREG = *__s;
     d44:	2f bf       	out	0x3f, r18	; 63
    __asm__ volatile ("" ::: "memory");
     d46:	e1 e8       	ldi	r30, 0x81	; 129
     d48:	f0 e0       	ldi	r31, 0x00	; 0
     d4a:	80 81       	ld	r24, Z
     d4c:	89 7f       	andi	r24, 0xF9	; 249
     d4e:	80 83       	st	Z, r24
	// At 8MHz the best we get is 60Hz (bad. very bad.)
	
	// Set prescale to 1
	// TCCR1B = (TCCR1B & 0b11111000)|(log(prescale)/log(2));
	TCCR1B&= (uint8_t)~((1<<CS12)|(1<<CS11));
	TCCR1B|= (uint8_t) (1<<CS10);
     d50:	80 81       	ld	r24, Z
     d52:	81 60       	ori	r24, 0x01	; 1
     d54:	80 83       	st	Z, r24
	
	//OCR1A and OCR1B are the Compare / PWM registers
	//OCR1A = OCR1B = 0xFFFF; // Max = 65535,0xFFFF
	
	// Enable the interupts, used to avoid the fucking speaker.
	TIMSK1|=((1<<ICIE1)|(1<<OCIE1B)|(1<<OCIE1A)|(1<<TOIE1));
     d56:	ef e6       	ldi	r30, 0x6F	; 111
     d58:	f0 e0       	ldi	r31, 0x00	; 0
     d5a:	80 81       	ld	r24, Z
     d5c:	87 62       	ori	r24, 0x27	; 39
     d5e:	80 83       	st	Z, r24
	
	MOTOR_PWM_DDR|= ((1<<M_PWMA_PIN)|(1<<M_PWMB_PIN));
     d60:	84 b1       	in	r24, 0x04	; 4
     d62:	8c 60       	ori	r24, 0x0C	; 12
     d64:	84 b9       	out	0x04, r24	; 4
	#ifdef debug
	printf_P(PSTR("\t[done]"));
     d66:	80 ee       	ldi	r24, 0xE0	; 224
     d68:	91 e0       	ldi	r25, 0x01	; 1
     d6a:	9f 93       	push	r25
     d6c:	8f 93       	push	r24
     d6e:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     d72:	0f 90       	pop	r0
     d74:	0f 90       	pop	r0
     d76:	0f 90       	pop	r0
     d78:	0f 90       	pop	r0
	#endif
}
     d7a:	08 95       	ret

00000d7c <__vector_5>:
	#endif
}


// Timer2 Overflow
ISR(TIMER2_OVF_vect) {
     d7c:	1f 92       	push	r1
     d7e:	0f 92       	push	r0
     d80:	0f b6       	in	r0, 0x3f	; 63
     d82:	0f 92       	push	r0
     d84:	11 24       	eor	r1, r1
     d86:	2f 93       	push	r18
     d88:	3f 93       	push	r19
     d8a:	4f 93       	push	r20
     d8c:	5f 93       	push	r21
     d8e:	6f 93       	push	r22
     d90:	7f 93       	push	r23
     d92:	8f 93       	push	r24
     d94:	9f 93       	push	r25
     d96:	af 93       	push	r26
     d98:	bf 93       	push	r27
     d9a:	ef 93       	push	r30
     d9c:	ff 93       	push	r31
	static uint16_t sec;//=0
	++sec;
     d9e:	80 91 b7 01 	lds	r24, 0x01B7
     da2:	90 91 b8 01 	lds	r25, 0x01B8
     da6:	01 96       	adiw	r24, 0x01	; 1
     da8:	90 93 b8 01 	sts	0x01B8, r25
     dac:	80 93 b7 01 	sts	0x01B7, r24
	if (c_mode==WAIT) {
     db0:	80 91 c4 01 	lds	r24, 0x01C4
     db4:	88 23       	and	r24, r24
     db6:	61 f4       	brne	.+24     	; 0xdd0 <__vector_5+0x54>
		//printf("\n\tT: %ds\n",sec);
		#ifdef debug
		printf_P(PSTR("\nMode: %d"),c_mode);
     db8:	1f 92       	push	r1
     dba:	1f 92       	push	r1
     dbc:	8e ef       	ldi	r24, 0xFE	; 254
     dbe:	91 e0       	ldi	r25, 0x01	; 1
     dc0:	9f 93       	push	r25
     dc2:	8f 93       	push	r24
     dc4:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     dc8:	0f 90       	pop	r0
     dca:	0f 90       	pop	r0
     dcc:	0f 90       	pop	r0
     dce:	0f 90       	pop	r0
		#endif
	}

}
     dd0:	ff 91       	pop	r31
     dd2:	ef 91       	pop	r30
     dd4:	bf 91       	pop	r27
     dd6:	af 91       	pop	r26
     dd8:	9f 91       	pop	r25
     dda:	8f 91       	pop	r24
     ddc:	7f 91       	pop	r23
     dde:	6f 91       	pop	r22
     de0:	5f 91       	pop	r21
     de2:	4f 91       	pop	r20
     de4:	3f 91       	pop	r19
     de6:	2f 91       	pop	r18
     de8:	0f 90       	pop	r0
     dea:	0f be       	out	0x3f, r0	; 63
     dec:	0f 90       	pop	r0
     dee:	1f 90       	pop	r1
     df0:	18 95       	reti

00000df2 <timer2_init>:
#include <avr/interrupt.h>
#include <stdio.h>
#include <avr/pgmspace.h>


void timer2_init(void) {
     df2:	80 e1       	ldi	r24, 0x10	; 16
     df4:	92 e0       	ldi	r25, 0x02	; 2
     df6:	9f 93       	push	r25
     df8:	8f 93       	push	r24
     dfa:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
	e. Clear the Timer/Counter2 Interrupt Flags.
	f. Enable interrupts, if needed.
	*/
	
	// disable interupts (probably alread done)
	TIMSK2&=(uint8_t)~((1<<OCIE2A)|(1<<TOIE2));
     dfe:	80 91 70 00 	lds	r24, 0x0070
     e02:	8c 7f       	andi	r24, 0xFC	; 252
     e04:	80 93 70 00 	sts	0x0070, r24
	
	// Enable asyncronous clocking.
	ASSR&=(uint8_t)~(1<<EXCLK);
     e08:	80 91 b6 00 	lds	r24, 0x00B6
     e0c:	8f 7e       	andi	r24, 0xEF	; 239
     e0e:	80 93 b6 00 	sts	0x00B6, r24
	ASSR|=(uint8_t)(1<<AS2);
     e12:	80 91 b6 00 	lds	r24, 0x00B6
     e16:	88 60       	ori	r24, 0x08	; 8
     e18:	80 93 b6 00 	sts	0x00B6, r24
	
	// Reset acculumator
	TCNT2 = 0;
     e1c:	10 92 b2 00 	sts	0x00B2, r1
	
	TCCR2A&=(uint8_t)~(1<<FOC2A);
     e20:	80 91 b0 00 	lds	r24, 0x00B0
     e24:	8f 77       	andi	r24, 0x7F	; 127
     e26:	80 93 b0 00 	sts	0x00B0, r24
	*/
	// : CTC Mode.
	//TCCR2A|=(1<<WGM20);
	//TCCR2A&=~(1<<WGM21);
	// : Normal Mode.
	TCCR2A&=(uint8_t)~((1<<WGM20)|(1<<WGM21));
     e2a:	80 91 b0 00 	lds	r24, 0x00B0
     e2e:	87 7b       	andi	r24, 0xB7	; 183
     e30:	80 93 b0 00 	sts	0x00B0, r24
		0		1		Toggle on compare match
		1		0		clear on compare match
		1		1		set on 		"		"
	*/
	// : No output
	TCCR2A&=(uint8_t)~((1<<COM2A1)|(1<<COM2A0));
     e34:	80 91 b0 00 	lds	r24, 0x00B0
     e38:	8f 7c       	andi	r24, 0xCF	; 207
     e3a:	80 93 b0 00 	sts	0x00B0, r24
	// 32768/8/256 = 16Hz
	//TCCR2A|= (uint8_t)(1<<CS21);
	//TCCR2A&=(uint8_t)~((uint8_t)((1<<CS20)|(1<<CS22)));

	// 32768/128/256 = 1Hz
	TCCR2A|= (1<<CS20)|(1<<CS22);
     e3e:	80 91 b0 00 	lds	r24, 0x00B0
     e42:	85 60       	ori	r24, 0x05	; 5
     e44:	80 93 b0 00 	sts	0x00B0, r24
	TCCR2A&=(uint8_t)~(1<<CS21);
     e48:	80 91 b0 00 	lds	r24, 0x00B0
     e4c:	8d 7f       	andi	r24, 0xFD	; 253
     e4e:	80 93 b0 00 	sts	0x00B0, r24
     e52:	0f 90       	pop	r0
     e54:	0f 90       	pop	r0

	// 32768/1024/256 = 1/8Hz
	//TCCR2A|= (1<<CS21)|(1<<CS20)|(1<<CS22);

	loop_until_bit_is_clear(ASSR,TCN2UB);
     e56:	80 91 b6 00 	lds	r24, 0x00B6
     e5a:	82 fd       	sbrc	r24, 2
     e5c:	fc cf       	rjmp	.-8      	; 0xe56 <timer2_init+0x64>
	loop_until_bit_is_clear(ASSR,OCR2UB);
     e5e:	80 91 b6 00 	lds	r24, 0x00B6
     e62:	81 fd       	sbrc	r24, 1
     e64:	fc cf       	rjmp	.-8      	; 0xe5e <timer2_init+0x6c>
	loop_until_bit_is_clear(ASSR,TCR2UB);
     e66:	80 91 b6 00 	lds	r24, 0x00B6
     e6a:	80 fd       	sbrc	r24, 0
     e6c:	fc cf       	rjmp	.-8      	; 0xe66 <timer2_init+0x74>
	
	// Enable overflow interrupt, disable match.
	//TIMSK2|= (1<<TOIE2);
	//TIMSK2&=~(1<<OCIE2A); // Disabled
	#ifdef debug
	printf_P(PSTR("\t[done]"));
     e6e:	88 e0       	ldi	r24, 0x08	; 8
     e70:	92 e0       	ldi	r25, 0x02	; 2
     e72:	9f 93       	push	r25
     e74:	8f 93       	push	r24
     e76:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     e7a:	0f 90       	pop	r0
     e7c:	0f 90       	pop	r0
	#endif
}
     e7e:	08 95       	ret

00000e80 <timers_init>:

/*
void timer0_init(void) {}
*/

void timers_init(void) {
     e80:	8a ec       	ldi	r24, 0xCA	; 202
     e82:	91 e0       	ldi	r25, 0x01	; 1
     e84:	9f 93       	push	r25
     e86:	8f 93       	push	r24
     e88:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
	printf_P(PSTR("\ntimers: init: start."));
//	timer0_init(); // Not implimented.
	timer1_init(); //PWM
     e8c:	0e 94 7b 06 	call	0xcf6	; 0xcf6 <timer1_init>
	timer2_init(); //RTC
     e90:	0e 94 f9 06 	call	0xdf2	; 0xdf2 <timer2_init>
	printf_P(PSTR("\ntimers: init:\t[done]"));
     e94:	84 eb       	ldi	r24, 0xB4	; 180
     e96:	91 e0       	ldi	r25, 0x01	; 1
     e98:	9f 93       	push	r25
     e9a:	8f 93       	push	r24
     e9c:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     ea0:	0f 90       	pop	r0
     ea2:	0f 90       	pop	r0
     ea4:	0f 90       	pop	r0
     ea6:	0f 90       	pop	r0
	
}
     ea8:	08 95       	ret

00000eaa <inc_limit>:
	#endif
	
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
     eaa:	fc 01       	movw	r30, r24
	uint16_t space_left = lim-(*org);
     eac:	20 81       	ld	r18, Z
     eae:	31 81       	ldd	r19, Z+1	; 0x01
     eb0:	42 1b       	sub	r20, r18
     eb2:	53 0b       	sbc	r21, r19
	if (inc>space_left) {
     eb4:	46 17       	cp	r20, r22
     eb6:	57 07       	cpc	r21, r23
     eb8:	48 f4       	brcc	.+18     	; 0xecc <inc_limit+0x22>
		*org+=space_left;
     eba:	24 0f       	add	r18, r20
     ebc:	35 1f       	adc	r19, r21
     ebe:	31 83       	std	Z+1, r19	; 0x01
     ec0:	20 83       	st	Z, r18
		//*org=max;
		return (inc-space_left);
     ec2:	cb 01       	movw	r24, r22
     ec4:	84 1b       	sub	r24, r20
     ec6:	95 0b       	sbc	r25, r21
     ec8:	ac 01       	movw	r20, r24
     eca:	06 c0       	rjmp	.+12     	; 0xed8 <inc_limit+0x2e>
	}
	else {
		*org+=inc;
     ecc:	26 0f       	add	r18, r22
     ece:	37 1f       	adc	r19, r23
     ed0:	31 83       	std	Z+1, r19	; 0x01
     ed2:	20 83       	st	Z, r18
     ed4:	40 e0       	ldi	r20, 0x00	; 0
     ed6:	50 e0       	ldi	r21, 0x00	; 0
		return 0;
	}
}
     ed8:	ca 01       	movw	r24, r20
     eda:	08 95       	ret

00000edc <dec_limit>:

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
     edc:	fc 01       	movw	r30, r24
     ede:	cb 01       	movw	r24, r22
	uint16_t space_left = (*org)-lim;
     ee0:	20 81       	ld	r18, Z
     ee2:	31 81       	ldd	r19, Z+1	; 0x01
     ee4:	b9 01       	movw	r22, r18
     ee6:	64 1b       	sub	r22, r20
     ee8:	75 0b       	sbc	r23, r21
	if (dec>space_left) {
     eea:	68 17       	cp	r22, r24
     eec:	79 07       	cpc	r23, r25
     eee:	48 f4       	brcc	.+18     	; 0xf02 <dec_limit+0x26>
		*org-=space_left;
     ef0:	26 1b       	sub	r18, r22
     ef2:	37 0b       	sbc	r19, r23
     ef4:	31 83       	std	Z+1, r19	; 0x01
     ef6:	20 83       	st	Z, r18
		return (dec-space_left);
     ef8:	9c 01       	movw	r18, r24
     efa:	26 1b       	sub	r18, r22
     efc:	37 0b       	sbc	r19, r23
     efe:	b9 01       	movw	r22, r18
     f00:	06 c0       	rjmp	.+12     	; 0xf0e <dec_limit+0x32>
	}
	else {
		*org-=dec;
     f02:	28 1b       	sub	r18, r24
     f04:	39 0b       	sbc	r19, r25
     f06:	31 83       	std	Z+1, r19	; 0x01
     f08:	20 83       	st	Z, r18
     f0a:	60 e0       	ldi	r22, 0x00	; 0
     f0c:	70 e0       	ldi	r23, 0x00	; 0
		return 0;
	}
}
     f0e:	cb 01       	movw	r24, r22
     f10:	08 95       	ret

00000f12 <motor_set_speed>:
		temp=0;
	}
	return temp;
}

void motor_set_speed(uint16_t speed, uint8_t motor) {
     f12:	66 23       	and	r22, r22
     f14:	31 f4       	brne	.+12     	; 0xf22 <motor_set_speed+0x10>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f16:	f8 94       	cli
	if		(motor==LEFT)
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_LEFT=speed;
     f18:	90 93 89 00 	sts	0x0089, r25
     f1c:	80 93 88 00 	sts	0x0088, r24
     f20:	07 c0       	rjmp	.+14     	; 0xf30 <motor_set_speed+0x1e>
	}
	else if (motor==RIGHT)
     f22:	61 30       	cpi	r22, 0x01	; 1
     f24:	39 f4       	brne	.+14     	; 0xf34 <motor_set_speed+0x22>
     f26:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		MOTOR_RIGHT=speed;
     f28:	90 93 8b 00 	sts	0x008B, r25
     f2c:	80 93 8a 00 	sts	0x008A, r24
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     f30:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     f32:	08 95       	ret
	}
	else 
		error_invalid_motor(motor);
     f34:	8b e2       	ldi	r24, 0x2B	; 43
     f36:	90 e0       	ldi	r25, 0x00	; 0
     f38:	9f 93       	push	r25
     f3a:	8f 93       	push	r24
     f3c:	86 2f       	mov	r24, r22
     f3e:	90 e0       	ldi	r25, 0x00	; 0
     f40:	9f 93       	push	r25
     f42:	8f 93       	push	r24
     f44:	84 e5       	ldi	r24, 0x54	; 84
     f46:	92 e0       	ldi	r25, 0x02	; 2
     f48:	9f 93       	push	r25
     f4a:	8f 93       	push	r24
     f4c:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     f50:	8d b7       	in	r24, 0x3d	; 61
     f52:	9e b7       	in	r25, 0x3e	; 62
     f54:	06 96       	adiw	r24, 0x06	; 6
     f56:	0f b6       	in	r0, 0x3f	; 63
     f58:	f8 94       	cli
     f5a:	9e bf       	out	0x3e, r25	; 62
     f5c:	0f be       	out	0x3f, r0	; 63
     f5e:	8d bf       	out	0x3d, r24	; 61
     f60:	08 95       	ret

00000f62 <motor_get_speed>:
#define error_invalid_motor(_m) printf_P(PSTR("\n[error] Motor: Invalid Motor Number: %d [%s]"),_m,__LINE__)
#else
#define error_invalid_motor(_m) 
#endif

uint16_t motor_get_speed(uint8_t motor) {
     f62:	28 2f       	mov	r18, r24
	uint16_t temp;
	if		(motor==LEFT)
     f64:	88 23       	and	r24, r24
     f66:	31 f4       	brne	.+12     	; 0xf74 <motor_get_speed+0x12>
    return 1;
}

static __inline__ uint8_t __iCliRetVal(void)
{
    cli();
     f68:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_LEFT;
     f6a:	20 91 88 00 	lds	r18, 0x0088
     f6e:	30 91 89 00 	lds	r19, 0x0089
     f72:	07 c0       	rjmp	.+14     	; 0xf82 <motor_get_speed+0x20>
	}
	else if	(motor==RIGHT)
     f74:	81 30       	cpi	r24, 0x01	; 1
     f76:	39 f4       	brne	.+14     	; 0xf86 <motor_get_speed+0x24>
     f78:	f8 94       	cli
	ATOMIC_BLOCK(ATOMIC_FORCEON){
		temp=MOTOR_RIGHT;
     f7a:	20 91 8a 00 	lds	r18, 0x008A
     f7e:	30 91 8b 00 	lds	r19, 0x008B
    return 1;
}

static __inline__ void __iSeiParam(const uint8_t *__s)
{
    sei();
     f82:	78 94       	sei
    __asm__ volatile ("" ::: "memory");
     f84:	18 c0       	rjmp	.+48     	; 0xfb6 <motor_get_speed+0x54>
	}
	else {
		error_invalid_motor(motor);
     f86:	8b e1       	ldi	r24, 0x1B	; 27
     f88:	90 e0       	ldi	r25, 0x00	; 0
     f8a:	9f 93       	push	r25
     f8c:	8f 93       	push	r24
     f8e:	82 2f       	mov	r24, r18
     f90:	90 e0       	ldi	r25, 0x00	; 0
     f92:	9f 93       	push	r25
     f94:	8f 93       	push	r24
     f96:	82 e8       	ldi	r24, 0x82	; 130
     f98:	92 e0       	ldi	r25, 0x02	; 2
     f9a:	9f 93       	push	r25
     f9c:	8f 93       	push	r24
     f9e:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
     fa2:	20 e0       	ldi	r18, 0x00	; 0
     fa4:	30 e0       	ldi	r19, 0x00	; 0
     fa6:	8d b7       	in	r24, 0x3d	; 61
     fa8:	9e b7       	in	r25, 0x3e	; 62
     faa:	06 96       	adiw	r24, 0x06	; 6
     fac:	0f b6       	in	r0, 0x3f	; 63
     fae:	f8 94       	cli
     fb0:	9e bf       	out	0x3e, r25	; 62
     fb2:	0f be       	out	0x3f, r0	; 63
     fb4:	8d bf       	out	0x3d, r24	; 61
		temp=0;
	}
	return temp;
}
     fb6:	c9 01       	movw	r24, r18
     fb8:	08 95       	ret

00000fba <lf_turn_inc>:
		*org-=dec;
		return 0;
	}
}

void lf_turn_inc(uint16_t inc,int8_t dir) {
     fba:	df 92       	push	r13
     fbc:	ef 92       	push	r14
     fbe:	ff 92       	push	r15
     fc0:	0f 93       	push	r16
     fc2:	1f 93       	push	r17
     fc4:	cf 93       	push	r28
     fc6:	df 93       	push	r29
     fc8:	7c 01       	movw	r14, r24
     fca:	d6 2e       	mov	r13, r22
	uint16_t mr = motor_get_speed(RIGHT);
     fcc:	81 e0       	ldi	r24, 0x01	; 1
     fce:	0e 94 b1 07 	call	0xf62	; 0xf62 <motor_get_speed>
     fd2:	8c 01       	movw	r16, r24
	uint16_t ml = motor_get_speed(LEFT);
     fd4:	80 e0       	ldi	r24, 0x00	; 0
     fd6:	0e 94 b1 07 	call	0xf62	; 0xf62 <motor_get_speed>
     fda:	ec 01       	movw	r28, r24
	if		(dir==POS)
     fdc:	81 e0       	ldi	r24, 0x01	; 1
     fde:	d8 16       	cp	r13, r24
     fe0:	e9 f4       	brne	.+58     	; 0x101c <lf_turn_inc+0x62>
	
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
	uint16_t space_left = lim-(*org);
     fe2:	80 e0       	ldi	r24, 0x00	; 0
     fe4:	90 ec       	ldi	r25, 0xC0	; 192
     fe6:	8c 1b       	sub	r24, r28
     fe8:	9d 0b       	sbc	r25, r29
	if (inc>space_left) {
     fea:	8e 15       	cp	r24, r14
     fec:	9f 05       	cpc	r25, r15
     fee:	30 f4       	brcc	.+12     	; 0xffc <lf_turn_inc+0x42>
		*org+=space_left;
		//*org=max;
		return (inc-space_left);
     ff0:	97 01       	movw	r18, r14
     ff2:	28 1b       	sub	r18, r24
     ff4:	39 0b       	sbc	r19, r25
     ff6:	c0 e0       	ldi	r28, 0x00	; 0
     ff8:	d0 ec       	ldi	r29, 0xC0	; 192
     ffa:	04 c0       	rjmp	.+8      	; 0x1004 <lf_turn_inc+0x4a>
	}
	else {
		*org+=inc;
     ffc:	ce 0d       	add	r28, r14
     ffe:	df 1d       	adc	r29, r15
    1000:	20 e0       	ldi	r18, 0x00	; 0
    1002:	30 e0       	ldi	r19, 0x00	; 0
	}
}

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
	uint16_t space_left = (*org)-lim;
	if (dec>space_left) {
    1004:	c8 01       	movw	r24, r16
    1006:	80 50       	subi	r24, 0x00	; 0
    1008:	95 40       	sbci	r25, 0x05	; 5
    100a:	82 17       	cp	r24, r18
    100c:	93 07       	cpc	r25, r19
    100e:	18 f4       	brcc	.+6      	; 0x1016 <lf_turn_inc+0x5c>
    1010:	00 e0       	ldi	r16, 0x00	; 0
    1012:	15 e0       	ldi	r17, 0x05	; 5
    1014:	21 c0       	rjmp	.+66     	; 0x1058 <lf_turn_inc+0x9e>
		*org-=space_left;
		return (dec-space_left);
	}
	else {
		*org-=dec;
    1016:	02 1b       	sub	r16, r18
    1018:	13 0b       	sbc	r17, r19
    101a:	1e c0       	rjmp	.+60     	; 0x1058 <lf_turn_inc+0x9e>
void lf_turn_inc(uint16_t inc,int8_t dir) {
	uint16_t mr = motor_get_speed(RIGHT);
	uint16_t ml = motor_get_speed(LEFT);
	if		(dir==POS)
		dec_limit(&mr,inc_limit(&ml,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	else if (dir==NEG)
    101c:	dd 20       	and	r13, r13
    101e:	e1 f4       	brne	.+56     	; 0x1058 <lf_turn_inc+0x9e>
	
	return *c_mode;
}

uint16_t inc_limit(uint16_t * org, uint16_t inc, uint16_t lim) {
	uint16_t space_left = lim-(*org);
    1020:	80 e0       	ldi	r24, 0x00	; 0
    1022:	90 ec       	ldi	r25, 0xC0	; 192
    1024:	80 1b       	sub	r24, r16
    1026:	91 0b       	sbc	r25, r17
	if (inc>space_left) {
    1028:	8e 15       	cp	r24, r14
    102a:	9f 05       	cpc	r25, r15
    102c:	30 f4       	brcc	.+12     	; 0x103a <lf_turn_inc+0x80>
		*org+=space_left;
		//*org=max;
		return (inc-space_left);
    102e:	97 01       	movw	r18, r14
    1030:	28 1b       	sub	r18, r24
    1032:	39 0b       	sbc	r19, r25
    1034:	00 e0       	ldi	r16, 0x00	; 0
    1036:	10 ec       	ldi	r17, 0xC0	; 192
    1038:	04 c0       	rjmp	.+8      	; 0x1042 <lf_turn_inc+0x88>
	}
	else {
		*org+=inc;
    103a:	0e 0d       	add	r16, r14
    103c:	1f 1d       	adc	r17, r15
    103e:	20 e0       	ldi	r18, 0x00	; 0
    1040:	30 e0       	ldi	r19, 0x00	; 0
	}
}

uint16_t dec_limit(uint16_t * org, uint16_t dec, uint16_t lim) {
	uint16_t space_left = (*org)-lim;
	if (dec>space_left) {
    1042:	ce 01       	movw	r24, r28
    1044:	80 50       	subi	r24, 0x00	; 0
    1046:	95 40       	sbci	r25, 0x05	; 5
    1048:	82 17       	cp	r24, r18
    104a:	93 07       	cpc	r25, r19
    104c:	18 f4       	brcc	.+6      	; 0x1054 <lf_turn_inc+0x9a>
    104e:	c0 e0       	ldi	r28, 0x00	; 0
    1050:	d5 e0       	ldi	r29, 0x05	; 5
    1052:	02 c0       	rjmp	.+4      	; 0x1058 <lf_turn_inc+0x9e>
		*org-=space_left;
		return (dec-space_left);
	}
	else {
		*org-=dec;
    1054:	c2 1b       	sub	r28, r18
    1056:	d3 0b       	sbc	r29, r19
	uint16_t ml = motor_get_speed(LEFT);
	if		(dir==POS)
		dec_limit(&mr,inc_limit(&ml,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	else if (dir==NEG)
		dec_limit(&ml,inc_limit(&mr,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	motor_set_speed(mr,RIGHT);
    1058:	61 e0       	ldi	r22, 0x01	; 1
    105a:	c8 01       	movw	r24, r16
    105c:	0e 94 89 07 	call	0xf12	; 0xf12 <motor_set_speed>
	motor_set_speed(ml,LEFT);
    1060:	60 e0       	ldi	r22, 0x00	; 0
    1062:	ce 01       	movw	r24, r28
    1064:	0e 94 89 07 	call	0xf12	; 0xf12 <motor_set_speed>
}
    1068:	df 91       	pop	r29
    106a:	cf 91       	pop	r28
    106c:	1f 91       	pop	r17
    106e:	0f 91       	pop	r16
    1070:	ff 90       	pop	r15
    1072:	ef 90       	pop	r14
    1074:	df 90       	pop	r13
    1076:	08 95       	ret

00001078 <motor_mode>:
	}
	else 
		error_invalid_motor(motor);
}

uint8_t motor_mode(uint8_t mode, uint8_t motor) {
    1078:	cf 93       	push	r28
    107a:	df 93       	push	r29
    107c:	78 2f       	mov	r23, r24
	static uint8_t c_modes[2]; //=0;
	uint8_t M_IN1,M_IN2;
	uint8_t * c_mode;
	if (motor==LEFT) {
    107e:	66 23       	and	r22, r22
    1080:	b9 f0       	breq	.+46     	; 0x10b0 <motor_mode+0x38>
		M_IN1=M_LIN1;
		M_IN2=M_LIN2;
		c_mode=&c_modes[LEFT];
	}
	else if (motor==RIGHT){
    1082:	61 30       	cpi	r22, 0x01	; 1
    1084:	29 f4       	brne	.+10     	; 0x1090 <motor_mode+0x18>
    1086:	55 e0       	ldi	r21, 0x05	; 5
    1088:	e7 e0       	ldi	r30, 0x07	; 7
    108a:	cb eb       	ldi	r28, 0xBB	; 187
    108c:	d1 e0       	ldi	r29, 0x01	; 1
    108e:	14 c0       	rjmp	.+40     	; 0x10b8 <motor_mode+0x40>
		M_IN1=M_RIN1;
		M_IN2=M_RIN2;
		c_mode=&c_modes[RIGHT];
	}
	else {
		error_invalid_motor(motor);
    1090:	8d e3       	ldi	r24, 0x3D	; 61
    1092:	90 e0       	ldi	r25, 0x00	; 0
    1094:	9f 93       	push	r25
    1096:	8f 93       	push	r24
    1098:	86 2f       	mov	r24, r22
    109a:	90 e0       	ldi	r25, 0x00	; 0
    109c:	9f 93       	push	r25
    109e:	8f 93       	push	r24
    10a0:	86 e2       	ldi	r24, 0x26	; 38
    10a2:	92 e0       	ldi	r25, 0x02	; 2
    10a4:	9f 93       	push	r25
    10a6:	8f 93       	push	r24
    10a8:	0e 94 13 09 	call	0x1226	; 0x1226 <printf_P>
    10ac:	87 e0       	ldi	r24, 0x07	; 7
    10ae:	6e c0       	rjmp	.+220    	; 0x118c <motor_mode+0x114>
		return MOTOR_MODE_ERROR;
    10b0:	51 e0       	ldi	r21, 0x01	; 1
    10b2:	e3 e0       	ldi	r30, 0x03	; 3
    10b4:	ca eb       	ldi	r28, 0xBA	; 186
    10b6:	d1 e0       	ldi	r29, 0x01	; 1
	}
	
	if 	(mode == MOTOR_MODE_CCW ) {
    10b8:	72 30       	cpi	r23, 0x02	; 2
    10ba:	a1 f4       	brne	.+40     	; 0x10e4 <motor_mode+0x6c>
		MOTOR_CTL_PORT&=~(1<<M_IN1); // IN1 = L, IN2 = H
    10bc:	4b b1       	in	r20, 0x0b	; 11
    10be:	21 e0       	ldi	r18, 0x01	; 1
    10c0:	30 e0       	ldi	r19, 0x00	; 0
    10c2:	c9 01       	movw	r24, r18
    10c4:	02 c0       	rjmp	.+4      	; 0x10ca <motor_mode+0x52>
    10c6:	88 0f       	add	r24, r24
    10c8:	99 1f       	adc	r25, r25
    10ca:	5a 95       	dec	r21
    10cc:	e2 f7       	brpl	.-8      	; 0x10c6 <motor_mode+0x4e>
    10ce:	80 95       	com	r24
    10d0:	84 23       	and	r24, r20
    10d2:	8b b9       	out	0x0b, r24	; 11
		MOTOR_CTL_PORT|=(1<<M_IN2);
    10d4:	8b b1       	in	r24, 0x0b	; 11
    10d6:	02 c0       	rjmp	.+4      	; 0x10dc <motor_mode+0x64>
    10d8:	22 0f       	add	r18, r18
    10da:	33 1f       	adc	r19, r19
    10dc:	ea 95       	dec	r30
    10de:	e2 f7       	brpl	.-8      	; 0x10d8 <motor_mode+0x60>
    10e0:	82 2b       	or	r24, r18
    10e2:	29 c0       	rjmp	.+82     	; 0x1136 <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_CW  ) {
    10e4:	71 30       	cpi	r23, 0x01	; 1
    10e6:	a1 f4       	brne	.+40     	; 0x1110 <motor_mode+0x98>
		MOTOR_CTL_PORT|=(1<<M_IN1);
    10e8:	4b b1       	in	r20, 0x0b	; 11
    10ea:	81 e0       	ldi	r24, 0x01	; 1
    10ec:	90 e0       	ldi	r25, 0x00	; 0
    10ee:	9c 01       	movw	r18, r24
    10f0:	02 c0       	rjmp	.+4      	; 0x10f6 <motor_mode+0x7e>
    10f2:	22 0f       	add	r18, r18
    10f4:	33 1f       	adc	r19, r19
    10f6:	5a 95       	dec	r21
    10f8:	e2 f7       	brpl	.-8      	; 0x10f2 <motor_mode+0x7a>
    10fa:	42 2b       	or	r20, r18
    10fc:	4b b9       	out	0x0b, r20	; 11
		MOTOR_CTL_PORT&=~(1<<M_IN2); // IN1 = H, IN2 = L
    10fe:	2b b1       	in	r18, 0x0b	; 11
    1100:	02 c0       	rjmp	.+4      	; 0x1106 <motor_mode+0x8e>
    1102:	88 0f       	add	r24, r24
    1104:	99 1f       	adc	r25, r25
    1106:	ea 95       	dec	r30
    1108:	e2 f7       	brpl	.-8      	; 0x1102 <motor_mode+0x8a>
    110a:	80 95       	com	r24
    110c:	82 23       	and	r24, r18
    110e:	13 c0       	rjmp	.+38     	; 0x1136 <motor_mode+0xbe>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_STOP) {
    1110:	73 30       	cpi	r23, 0x03	; 3
    1112:	99 f4       	brne	.+38     	; 0x113a <motor_mode+0xc2>
		MOTOR_CTL_PORT&=~((1<<M_IN1)|(1<<M_IN2)); // IN1 = L, IN2 = L
    1114:	4b b1       	in	r20, 0x0b	; 11
    1116:	21 e0       	ldi	r18, 0x01	; 1
    1118:	30 e0       	ldi	r19, 0x00	; 0
    111a:	c9 01       	movw	r24, r18
    111c:	02 c0       	rjmp	.+4      	; 0x1122 <motor_mode+0xaa>
    111e:	88 0f       	add	r24, r24
    1120:	99 1f       	adc	r25, r25
    1122:	ea 95       	dec	r30
    1124:	e2 f7       	brpl	.-8      	; 0x111e <motor_mode+0xa6>
    1126:	02 c0       	rjmp	.+4      	; 0x112c <motor_mode+0xb4>
    1128:	22 0f       	add	r18, r18
    112a:	33 1f       	adc	r19, r19
    112c:	5a 95       	dec	r21
    112e:	e2 f7       	brpl	.-8      	; 0x1128 <motor_mode+0xb0>
    1130:	82 2b       	or	r24, r18
    1132:	80 95       	com	r24
    1134:	84 23       	and	r24, r20
    1136:	8b b9       	out	0x0b, r24	; 11
    1138:	14 c0       	rjmp	.+40     	; 0x1162 <motor_mode+0xea>
		*c_mode = mode;
	}
	else if (mode == MOTOR_MODE_SB	) {
    113a:	74 30       	cpi	r23, 0x04	; 4
    113c:	99 f4       	brne	.+38     	; 0x1164 <motor_mode+0xec>
		MOTOR_CTL_PORT|=(1<<M_IN1)|(1<<M_IN2); // IN1 = H, IN2 = H
    113e:	8b b1       	in	r24, 0x0b	; 11
    1140:	21 e0       	ldi	r18, 0x01	; 1
    1142:	30 e0       	ldi	r19, 0x00	; 0
    1144:	d9 01       	movw	r26, r18
    1146:	02 c0       	rjmp	.+4      	; 0x114c <motor_mode+0xd4>
    1148:	aa 0f       	add	r26, r26
    114a:	bb 1f       	adc	r27, r27
    114c:	5a 95       	dec	r21
    114e:	e2 f7       	brpl	.-8      	; 0x1148 <motor_mode+0xd0>
    1150:	ad 01       	movw	r20, r26
    1152:	02 c0       	rjmp	.+4      	; 0x1158 <motor_mode+0xe0>
    1154:	22 0f       	add	r18, r18
    1156:	33 1f       	adc	r19, r19
    1158:	ea 95       	dec	r30
    115a:	e2 f7       	brpl	.-8      	; 0x1154 <motor_mode+0xdc>
    115c:	42 2b       	or	r20, r18
    115e:	48 2b       	or	r20, r24
    1160:	4b b9       	out	0x0b, r20	; 11
		*c_mode = mode;
    1162:	78 83       	st	Y, r23
	}
	
	#ifdef debug
	char mname;
	if (motor==LEFT)
    1164:	66 23       	and	r22, r22
    1166:	11 f0       	breq	.+4      	; 0x116c <motor_mode+0xf4>
    1168:	22 e5       	ldi	r18, 0x52	; 82
    116a:	01 c0       	rjmp	.+2      	; 0x116e <motor_mode+0xf6>
    116c:	2c e4       	ldi	r18, 0x4C	; 76
		mname='L';
	else
		mname='R';
	printf("\nMotor: %c mode: %d",mname,*c_mode);
    116e:	88 81       	ld	r24, Y
    1170:	90 e0       	ldi	r25, 0x00	; 0
    1172:	9f 93       	push	r25
    1174:	8f 93       	push	r24
    1176:	82 2f       	mov	r24, r18
    1178:	90 e0       	ldi	r25, 0x00	; 0
    117a:	9f 93       	push	r25
    117c:	8f 93       	push	r24
    117e:	80 e2       	ldi	r24, 0x20	; 32
    1180:	91 e0       	ldi	r25, 0x01	; 1
    1182:	9f 93       	push	r25
    1184:	8f 93       	push	r24
    1186:	0e 94 fe 08 	call	0x11fc	; 0x11fc <printf>
	#endif
	
	return *c_mode;
    118a:	88 81       	ld	r24, Y
    118c:	2d b7       	in	r18, 0x3d	; 61
    118e:	3e b7       	in	r19, 0x3e	; 62
    1190:	2a 5f       	subi	r18, 0xFA	; 250
    1192:	3f 4f       	sbci	r19, 0xFF	; 255
    1194:	0f b6       	in	r0, 0x3f	; 63
    1196:	f8 94       	cli
    1198:	3e bf       	out	0x3e, r19	; 62
    119a:	0f be       	out	0x3f, r0	; 63
    119c:	2d bf       	out	0x3d, r18	; 61
}
    119e:	df 91       	pop	r29
    11a0:	cf 91       	pop	r28
    11a2:	08 95       	ret

000011a4 <lf_stop_speed>:
	motor_set_speed(LF_MAX_SPEED,RIGHT);
	motor_mode(MOTOR_L_FWD,LEFT);
	motor_mode(MOTOR_L_FWD,RIGHT);
}

void lf_stop_speed(void) {
    11a4:	60 e0       	ldi	r22, 0x00	; 0
    11a6:	83 e0       	ldi	r24, 0x03	; 3
    11a8:	0e 94 3c 08 	call	0x1078	; 0x1078 <motor_mode>
	motor_mode(MOTOR_MODE_STOP,LEFT);
	motor_mode(MOTOR_MODE_STOP,RIGHT);
    11ac:	61 e0       	ldi	r22, 0x01	; 1
    11ae:	83 e0       	ldi	r24, 0x03	; 3
    11b0:	0e 94 3c 08 	call	0x1078	; 0x1078 <motor_mode>
	motor_set_speed(LF_MIN_SPEED,LEFT);
    11b4:	60 e0       	ldi	r22, 0x00	; 0
    11b6:	80 e0       	ldi	r24, 0x00	; 0
    11b8:	95 e0       	ldi	r25, 0x05	; 5
    11ba:	0e 94 89 07 	call	0xf12	; 0xf12 <motor_set_speed>
	motor_set_speed(LF_MIN_SPEED,RIGHT);
    11be:	61 e0       	ldi	r22, 0x01	; 1
    11c0:	80 e0       	ldi	r24, 0x00	; 0
    11c2:	95 e0       	ldi	r25, 0x05	; 5
    11c4:	0e 94 89 07 	call	0xf12	; 0xf12 <motor_set_speed>
}
    11c8:	08 95       	ret

000011ca <motors_init>:

void motors_init(void) {
    11ca:	8a b1       	in	r24, 0x0a	; 10
    11cc:	8a 6a       	ori	r24, 0xAA	; 170
    11ce:	8a b9       	out	0x0a, r24	; 10
	MOTOR_CTL_DDR|=((1<<M_AIN1)|(1<<M_AIN2)|(1<<M_BIN1)|(1<<M_BIN2));
	lf_stop_speed();
    11d0:	0e 94 d2 08 	call	0x11a4	; 0x11a4 <lf_stop_speed>
}
    11d4:	08 95       	ret

000011d6 <lf_full_speed>:
		dec_limit(&ml,inc_limit(&mr,inc,LF_MAX_SPEED),LF_MIN_SPEED);
	motor_set_speed(mr,RIGHT);
	motor_set_speed(ml,LEFT);
}

void lf_full_speed(void) {
    11d6:	60 e0       	ldi	r22, 0x00	; 0
    11d8:	80 e0       	ldi	r24, 0x00	; 0
    11da:	90 ec       	ldi	r25, 0xC0	; 192
    11dc:	0e 94 89 07 	call	0xf12	; 0xf12 <motor_set_speed>
	motor_set_speed(LF_MAX_SPEED,LEFT);
	motor_set_speed(LF_MAX_SPEED,RIGHT);
    11e0:	61 e0       	ldi	r22, 0x01	; 1
    11e2:	80 e0       	ldi	r24, 0x00	; 0
    11e4:	90 ec       	ldi	r25, 0xC0	; 192
    11e6:	0e 94 89 07 	call	0xf12	; 0xf12 <motor_set_speed>
	motor_mode(MOTOR_L_FWD,LEFT);
    11ea:	60 e0       	ldi	r22, 0x00	; 0
    11ec:	81 e0       	ldi	r24, 0x01	; 1
    11ee:	0e 94 3c 08 	call	0x1078	; 0x1078 <motor_mode>
	motor_mode(MOTOR_L_FWD,RIGHT);
    11f2:	61 e0       	ldi	r22, 0x01	; 1
    11f4:	81 e0       	ldi	r24, 0x01	; 1
    11f6:	0e 94 3c 08 	call	0x1078	; 0x1078 <motor_mode>
}
    11fa:	08 95       	ret

000011fc <printf>:
    11fc:	a0 e0       	ldi	r26, 0x00	; 0
    11fe:	b0 e0       	ldi	r27, 0x00	; 0
    1200:	e4 e0       	ldi	r30, 0x04	; 4
    1202:	f9 e0       	ldi	r31, 0x09	; 9
    1204:	0c 94 f6 0b 	jmp	0x17ec	; 0x17ec <__prologue_saves__+0x20>
    1208:	fe 01       	movw	r30, r28
    120a:	35 96       	adiw	r30, 0x05	; 5
    120c:	61 91       	ld	r22, Z+
    120e:	71 91       	ld	r23, Z+
    1210:	af 01       	movw	r20, r30
    1212:	80 91 d9 01 	lds	r24, 0x01D9
    1216:	90 91 da 01 	lds	r25, 0x01DA
    121a:	0e 94 40 09 	call	0x1280	; 0x1280 <vfprintf>
    121e:	20 96       	adiw	r28, 0x00	; 0
    1220:	e2 e0       	ldi	r30, 0x02	; 2
    1222:	0c 94 12 0c 	jmp	0x1824	; 0x1824 <__epilogue_restores__+0x20>

00001226 <printf_P>:
    1226:	a0 e0       	ldi	r26, 0x00	; 0
    1228:	b0 e0       	ldi	r27, 0x00	; 0
    122a:	e9 e1       	ldi	r30, 0x19	; 25
    122c:	f9 e0       	ldi	r31, 0x09	; 9
    122e:	0c 94 f6 0b 	jmp	0x17ec	; 0x17ec <__prologue_saves__+0x20>
    1232:	fe 01       	movw	r30, r28
    1234:	35 96       	adiw	r30, 0x05	; 5
    1236:	61 91       	ld	r22, Z+
    1238:	71 91       	ld	r23, Z+
    123a:	a0 91 d9 01 	lds	r26, 0x01D9
    123e:	b0 91 da 01 	lds	r27, 0x01DA
    1242:	13 96       	adiw	r26, 0x03	; 3
    1244:	8c 91       	ld	r24, X
    1246:	13 97       	sbiw	r26, 0x03	; 3
    1248:	88 60       	ori	r24, 0x08	; 8
    124a:	13 96       	adiw	r26, 0x03	; 3
    124c:	8c 93       	st	X, r24
    124e:	af 01       	movw	r20, r30
    1250:	80 91 d9 01 	lds	r24, 0x01D9
    1254:	90 91 da 01 	lds	r25, 0x01DA
    1258:	0e 94 40 09 	call	0x1280	; 0x1280 <vfprintf>
    125c:	e0 91 d9 01 	lds	r30, 0x01D9
    1260:	f0 91 da 01 	lds	r31, 0x01DA
    1264:	23 81       	ldd	r18, Z+3	; 0x03
    1266:	27 7f       	andi	r18, 0xF7	; 247
    1268:	23 83       	std	Z+3, r18	; 0x03
    126a:	20 96       	adiw	r28, 0x00	; 0
    126c:	e2 e0       	ldi	r30, 0x02	; 2
    126e:	0c 94 12 0c 	jmp	0x1824	; 0x1824 <__epilogue_restores__+0x20>

00001272 <putchar>:
    1272:	60 91 d9 01 	lds	r22, 0x01D9
    1276:	70 91 da 01 	lds	r23, 0x01DA
    127a:	0e 94 35 0b 	call	0x166a	; 0x166a <fputc>
    127e:	08 95       	ret

00001280 <vfprintf>:
    1280:	ab e0       	ldi	r26, 0x0B	; 11
    1282:	b0 e0       	ldi	r27, 0x00	; 0
    1284:	e6 e4       	ldi	r30, 0x46	; 70
    1286:	f9 e0       	ldi	r31, 0x09	; 9
    1288:	0c 94 e6 0b 	jmp	0x17cc	; 0x17cc <__prologue_saves__>
    128c:	3c 01       	movw	r6, r24
    128e:	2b 01       	movw	r4, r22
    1290:	5a 01       	movw	r10, r20
    1292:	fc 01       	movw	r30, r24
    1294:	17 82       	std	Z+7, r1	; 0x07
    1296:	16 82       	std	Z+6, r1	; 0x06
    1298:	83 81       	ldd	r24, Z+3	; 0x03
    129a:	81 fd       	sbrc	r24, 1
    129c:	03 c0       	rjmp	.+6      	; 0x12a4 <vfprintf+0x24>
    129e:	6f ef       	ldi	r22, 0xFF	; 255
    12a0:	7f ef       	ldi	r23, 0xFF	; 255
    12a2:	c8 c1       	rjmp	.+912    	; 0x1634 <vfprintf+0x3b4>
    12a4:	9a e0       	ldi	r25, 0x0A	; 10
    12a6:	89 2e       	mov	r8, r25
    12a8:	1e 01       	movw	r2, r28
    12aa:	08 94       	sec
    12ac:	21 1c       	adc	r2, r1
    12ae:	31 1c       	adc	r3, r1
    12b0:	f3 01       	movw	r30, r6
    12b2:	23 81       	ldd	r18, Z+3	; 0x03
    12b4:	f2 01       	movw	r30, r4
    12b6:	23 fd       	sbrc	r18, 3
    12b8:	85 91       	lpm	r24, Z+
    12ba:	23 ff       	sbrs	r18, 3
    12bc:	81 91       	ld	r24, Z+
    12be:	2f 01       	movw	r4, r30
    12c0:	88 23       	and	r24, r24
    12c2:	09 f4       	brne	.+2      	; 0x12c6 <vfprintf+0x46>
    12c4:	b4 c1       	rjmp	.+872    	; 0x162e <vfprintf+0x3ae>
    12c6:	85 32       	cpi	r24, 0x25	; 37
    12c8:	39 f4       	brne	.+14     	; 0x12d8 <vfprintf+0x58>
    12ca:	23 fd       	sbrc	r18, 3
    12cc:	85 91       	lpm	r24, Z+
    12ce:	23 ff       	sbrs	r18, 3
    12d0:	81 91       	ld	r24, Z+
    12d2:	2f 01       	movw	r4, r30
    12d4:	85 32       	cpi	r24, 0x25	; 37
    12d6:	29 f4       	brne	.+10     	; 0x12e2 <vfprintf+0x62>
    12d8:	b3 01       	movw	r22, r6
    12da:	90 e0       	ldi	r25, 0x00	; 0
    12dc:	0e 94 35 0b 	call	0x166a	; 0x166a <fputc>
    12e0:	e7 cf       	rjmp	.-50     	; 0x12b0 <vfprintf+0x30>
    12e2:	98 2f       	mov	r25, r24
    12e4:	dd 24       	eor	r13, r13
    12e6:	cc 24       	eor	r12, r12
    12e8:	99 24       	eor	r9, r9
    12ea:	ff e1       	ldi	r31, 0x1F	; 31
    12ec:	fd 15       	cp	r31, r13
    12ee:	d0 f0       	brcs	.+52     	; 0x1324 <vfprintf+0xa4>
    12f0:	9b 32       	cpi	r25, 0x2B	; 43
    12f2:	69 f0       	breq	.+26     	; 0x130e <vfprintf+0x8e>
    12f4:	9c 32       	cpi	r25, 0x2C	; 44
    12f6:	28 f4       	brcc	.+10     	; 0x1302 <vfprintf+0x82>
    12f8:	90 32       	cpi	r25, 0x20	; 32
    12fa:	59 f0       	breq	.+22     	; 0x1312 <vfprintf+0x92>
    12fc:	93 32       	cpi	r25, 0x23	; 35
    12fe:	91 f4       	brne	.+36     	; 0x1324 <vfprintf+0xa4>
    1300:	0e c0       	rjmp	.+28     	; 0x131e <vfprintf+0x9e>
    1302:	9d 32       	cpi	r25, 0x2D	; 45
    1304:	49 f0       	breq	.+18     	; 0x1318 <vfprintf+0x98>
    1306:	90 33       	cpi	r25, 0x30	; 48
    1308:	69 f4       	brne	.+26     	; 0x1324 <vfprintf+0xa4>
    130a:	41 e0       	ldi	r20, 0x01	; 1
    130c:	24 c0       	rjmp	.+72     	; 0x1356 <vfprintf+0xd6>
    130e:	52 e0       	ldi	r21, 0x02	; 2
    1310:	d5 2a       	or	r13, r21
    1312:	84 e0       	ldi	r24, 0x04	; 4
    1314:	d8 2a       	or	r13, r24
    1316:	28 c0       	rjmp	.+80     	; 0x1368 <vfprintf+0xe8>
    1318:	98 e0       	ldi	r25, 0x08	; 8
    131a:	d9 2a       	or	r13, r25
    131c:	25 c0       	rjmp	.+74     	; 0x1368 <vfprintf+0xe8>
    131e:	e0 e1       	ldi	r30, 0x10	; 16
    1320:	de 2a       	or	r13, r30
    1322:	22 c0       	rjmp	.+68     	; 0x1368 <vfprintf+0xe8>
    1324:	d7 fc       	sbrc	r13, 7
    1326:	29 c0       	rjmp	.+82     	; 0x137a <vfprintf+0xfa>
    1328:	89 2f       	mov	r24, r25
    132a:	80 53       	subi	r24, 0x30	; 48
    132c:	8a 30       	cpi	r24, 0x0A	; 10
    132e:	70 f4       	brcc	.+28     	; 0x134c <vfprintf+0xcc>
    1330:	d6 fe       	sbrs	r13, 6
    1332:	05 c0       	rjmp	.+10     	; 0x133e <vfprintf+0xbe>
    1334:	98 9c       	mul	r9, r8
    1336:	90 2c       	mov	r9, r0
    1338:	11 24       	eor	r1, r1
    133a:	98 0e       	add	r9, r24
    133c:	15 c0       	rjmp	.+42     	; 0x1368 <vfprintf+0xe8>
    133e:	c8 9c       	mul	r12, r8
    1340:	c0 2c       	mov	r12, r0
    1342:	11 24       	eor	r1, r1
    1344:	c8 0e       	add	r12, r24
    1346:	f0 e2       	ldi	r31, 0x20	; 32
    1348:	df 2a       	or	r13, r31
    134a:	0e c0       	rjmp	.+28     	; 0x1368 <vfprintf+0xe8>
    134c:	9e 32       	cpi	r25, 0x2E	; 46
    134e:	29 f4       	brne	.+10     	; 0x135a <vfprintf+0xda>
    1350:	d6 fc       	sbrc	r13, 6
    1352:	6d c1       	rjmp	.+730    	; 0x162e <vfprintf+0x3ae>
    1354:	40 e4       	ldi	r20, 0x40	; 64
    1356:	d4 2a       	or	r13, r20
    1358:	07 c0       	rjmp	.+14     	; 0x1368 <vfprintf+0xe8>
    135a:	9c 36       	cpi	r25, 0x6C	; 108
    135c:	19 f4       	brne	.+6      	; 0x1364 <vfprintf+0xe4>
    135e:	50 e8       	ldi	r21, 0x80	; 128
    1360:	d5 2a       	or	r13, r21
    1362:	02 c0       	rjmp	.+4      	; 0x1368 <vfprintf+0xe8>
    1364:	98 36       	cpi	r25, 0x68	; 104
    1366:	49 f4       	brne	.+18     	; 0x137a <vfprintf+0xfa>
    1368:	f2 01       	movw	r30, r4
    136a:	23 fd       	sbrc	r18, 3
    136c:	95 91       	lpm	r25, Z+
    136e:	23 ff       	sbrs	r18, 3
    1370:	91 91       	ld	r25, Z+
    1372:	2f 01       	movw	r4, r30
    1374:	99 23       	and	r25, r25
    1376:	09 f0       	breq	.+2      	; 0x137a <vfprintf+0xfa>
    1378:	b8 cf       	rjmp	.-144    	; 0x12ea <vfprintf+0x6a>
    137a:	89 2f       	mov	r24, r25
    137c:	85 54       	subi	r24, 0x45	; 69
    137e:	83 30       	cpi	r24, 0x03	; 3
    1380:	18 f0       	brcs	.+6      	; 0x1388 <vfprintf+0x108>
    1382:	80 52       	subi	r24, 0x20	; 32
    1384:	83 30       	cpi	r24, 0x03	; 3
    1386:	38 f4       	brcc	.+14     	; 0x1396 <vfprintf+0x116>
    1388:	44 e0       	ldi	r20, 0x04	; 4
    138a:	50 e0       	ldi	r21, 0x00	; 0
    138c:	a4 0e       	add	r10, r20
    138e:	b5 1e       	adc	r11, r21
    1390:	5f e3       	ldi	r21, 0x3F	; 63
    1392:	59 83       	std	Y+1, r21	; 0x01
    1394:	0f c0       	rjmp	.+30     	; 0x13b4 <vfprintf+0x134>
    1396:	93 36       	cpi	r25, 0x63	; 99
    1398:	31 f0       	breq	.+12     	; 0x13a6 <vfprintf+0x126>
    139a:	93 37       	cpi	r25, 0x73	; 115
    139c:	79 f0       	breq	.+30     	; 0x13bc <vfprintf+0x13c>
    139e:	93 35       	cpi	r25, 0x53	; 83
    13a0:	09 f0       	breq	.+2      	; 0x13a4 <vfprintf+0x124>
    13a2:	56 c0       	rjmp	.+172    	; 0x1450 <vfprintf+0x1d0>
    13a4:	20 c0       	rjmp	.+64     	; 0x13e6 <vfprintf+0x166>
    13a6:	f5 01       	movw	r30, r10
    13a8:	80 81       	ld	r24, Z
    13aa:	89 83       	std	Y+1, r24	; 0x01
    13ac:	42 e0       	ldi	r20, 0x02	; 2
    13ae:	50 e0       	ldi	r21, 0x00	; 0
    13b0:	a4 0e       	add	r10, r20
    13b2:	b5 1e       	adc	r11, r21
    13b4:	71 01       	movw	r14, r2
    13b6:	01 e0       	ldi	r16, 0x01	; 1
    13b8:	10 e0       	ldi	r17, 0x00	; 0
    13ba:	12 c0       	rjmp	.+36     	; 0x13e0 <vfprintf+0x160>
    13bc:	f5 01       	movw	r30, r10
    13be:	e0 80       	ld	r14, Z
    13c0:	f1 80       	ldd	r15, Z+1	; 0x01
    13c2:	d6 fc       	sbrc	r13, 6
    13c4:	03 c0       	rjmp	.+6      	; 0x13cc <vfprintf+0x14c>
    13c6:	6f ef       	ldi	r22, 0xFF	; 255
    13c8:	7f ef       	ldi	r23, 0xFF	; 255
    13ca:	02 c0       	rjmp	.+4      	; 0x13d0 <vfprintf+0x150>
    13cc:	69 2d       	mov	r22, r9
    13ce:	70 e0       	ldi	r23, 0x00	; 0
    13d0:	42 e0       	ldi	r20, 0x02	; 2
    13d2:	50 e0       	ldi	r21, 0x00	; 0
    13d4:	a4 0e       	add	r10, r20
    13d6:	b5 1e       	adc	r11, r21
    13d8:	c7 01       	movw	r24, r14
    13da:	0e 94 2a 0b 	call	0x1654	; 0x1654 <strnlen>
    13de:	8c 01       	movw	r16, r24
    13e0:	5f e7       	ldi	r21, 0x7F	; 127
    13e2:	d5 22       	and	r13, r21
    13e4:	14 c0       	rjmp	.+40     	; 0x140e <vfprintf+0x18e>
    13e6:	f5 01       	movw	r30, r10
    13e8:	e0 80       	ld	r14, Z
    13ea:	f1 80       	ldd	r15, Z+1	; 0x01
    13ec:	d6 fc       	sbrc	r13, 6
    13ee:	03 c0       	rjmp	.+6      	; 0x13f6 <vfprintf+0x176>
    13f0:	6f ef       	ldi	r22, 0xFF	; 255
    13f2:	7f ef       	ldi	r23, 0xFF	; 255
    13f4:	02 c0       	rjmp	.+4      	; 0x13fa <vfprintf+0x17a>
    13f6:	69 2d       	mov	r22, r9
    13f8:	70 e0       	ldi	r23, 0x00	; 0
    13fa:	42 e0       	ldi	r20, 0x02	; 2
    13fc:	50 e0       	ldi	r21, 0x00	; 0
    13fe:	a4 0e       	add	r10, r20
    1400:	b5 1e       	adc	r11, r21
    1402:	c7 01       	movw	r24, r14
    1404:	0e 94 1f 0b 	call	0x163e	; 0x163e <strnlen_P>
    1408:	8c 01       	movw	r16, r24
    140a:	50 e8       	ldi	r21, 0x80	; 128
    140c:	d5 2a       	or	r13, r21
    140e:	d3 fe       	sbrs	r13, 3
    1410:	07 c0       	rjmp	.+14     	; 0x1420 <vfprintf+0x1a0>
    1412:	1a c0       	rjmp	.+52     	; 0x1448 <vfprintf+0x1c8>
    1414:	b3 01       	movw	r22, r6
    1416:	80 e2       	ldi	r24, 0x20	; 32
    1418:	90 e0       	ldi	r25, 0x00	; 0
    141a:	0e 94 35 0b 	call	0x166a	; 0x166a <fputc>
    141e:	ca 94       	dec	r12
    1420:	8c 2d       	mov	r24, r12
    1422:	90 e0       	ldi	r25, 0x00	; 0
    1424:	08 17       	cp	r16, r24
    1426:	19 07       	cpc	r17, r25
    1428:	a8 f3       	brcs	.-22     	; 0x1414 <vfprintf+0x194>
    142a:	0e c0       	rjmp	.+28     	; 0x1448 <vfprintf+0x1c8>
    142c:	f7 01       	movw	r30, r14
    142e:	d7 fc       	sbrc	r13, 7
    1430:	85 91       	lpm	r24, Z+
    1432:	d7 fe       	sbrs	r13, 7
    1434:	81 91       	ld	r24, Z+
    1436:	7f 01       	movw	r14, r30
    1438:	b3 01       	movw	r22, r6
    143a:	90 e0       	ldi	r25, 0x00	; 0
    143c:	0e 94 35 0b 	call	0x166a	; 0x166a <fputc>
    1440:	c1 10       	cpse	r12, r1
    1442:	ca 94       	dec	r12
    1444:	01 50       	subi	r16, 0x01	; 1
    1446:	10 40       	sbci	r17, 0x00	; 0
    1448:	01 15       	cp	r16, r1
    144a:	11 05       	cpc	r17, r1
    144c:	79 f7       	brne	.-34     	; 0x142c <vfprintf+0x1ac>
    144e:	ec c0       	rjmp	.+472    	; 0x1628 <vfprintf+0x3a8>
    1450:	94 36       	cpi	r25, 0x64	; 100
    1452:	11 f0       	breq	.+4      	; 0x1458 <vfprintf+0x1d8>
    1454:	99 36       	cpi	r25, 0x69	; 105
    1456:	71 f5       	brne	.+92     	; 0x14b4 <vfprintf+0x234>
    1458:	d7 fe       	sbrs	r13, 7
    145a:	08 c0       	rjmp	.+16     	; 0x146c <vfprintf+0x1ec>
    145c:	f5 01       	movw	r30, r10
    145e:	e0 80       	ld	r14, Z
    1460:	f1 80       	ldd	r15, Z+1	; 0x01
    1462:	02 81       	ldd	r16, Z+2	; 0x02
    1464:	13 81       	ldd	r17, Z+3	; 0x03
    1466:	44 e0       	ldi	r20, 0x04	; 4
    1468:	50 e0       	ldi	r21, 0x00	; 0
    146a:	0a c0       	rjmp	.+20     	; 0x1480 <vfprintf+0x200>
    146c:	f5 01       	movw	r30, r10
    146e:	80 81       	ld	r24, Z
    1470:	91 81       	ldd	r25, Z+1	; 0x01
    1472:	7c 01       	movw	r14, r24
    1474:	00 27       	eor	r16, r16
    1476:	f7 fc       	sbrc	r15, 7
    1478:	00 95       	com	r16
    147a:	10 2f       	mov	r17, r16
    147c:	42 e0       	ldi	r20, 0x02	; 2
    147e:	50 e0       	ldi	r21, 0x00	; 0
    1480:	a4 0e       	add	r10, r20
    1482:	b5 1e       	adc	r11, r21
    1484:	5f e6       	ldi	r21, 0x6F	; 111
    1486:	d5 22       	and	r13, r21
    1488:	17 ff       	sbrs	r17, 7
    148a:	0a c0       	rjmp	.+20     	; 0x14a0 <vfprintf+0x220>
    148c:	10 95       	com	r17
    148e:	00 95       	com	r16
    1490:	f0 94       	com	r15
    1492:	e0 94       	com	r14
    1494:	e1 1c       	adc	r14, r1
    1496:	f1 1c       	adc	r15, r1
    1498:	01 1d       	adc	r16, r1
    149a:	11 1d       	adc	r17, r1
    149c:	80 e8       	ldi	r24, 0x80	; 128
    149e:	d8 2a       	or	r13, r24
    14a0:	2a e0       	ldi	r18, 0x0A	; 10
    14a2:	30 e0       	ldi	r19, 0x00	; 0
    14a4:	a1 01       	movw	r20, r2
    14a6:	c8 01       	movw	r24, r16
    14a8:	b7 01       	movw	r22, r14
    14aa:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <__ultoa_invert>
    14ae:	f8 2e       	mov	r15, r24
    14b0:	f2 18       	sub	r15, r2
    14b2:	40 c0       	rjmp	.+128    	; 0x1534 <vfprintf+0x2b4>
    14b4:	95 37       	cpi	r25, 0x75	; 117
    14b6:	29 f4       	brne	.+10     	; 0x14c2 <vfprintf+0x242>
    14b8:	1d 2d       	mov	r17, r13
    14ba:	1f 7e       	andi	r17, 0xEF	; 239
    14bc:	2a e0       	ldi	r18, 0x0A	; 10
    14be:	30 e0       	ldi	r19, 0x00	; 0
    14c0:	1d c0       	rjmp	.+58     	; 0x14fc <vfprintf+0x27c>
    14c2:	1d 2d       	mov	r17, r13
    14c4:	19 7f       	andi	r17, 0xF9	; 249
    14c6:	9f 36       	cpi	r25, 0x6F	; 111
    14c8:	61 f0       	breq	.+24     	; 0x14e2 <vfprintf+0x262>
    14ca:	90 37       	cpi	r25, 0x70	; 112
    14cc:	20 f4       	brcc	.+8      	; 0x14d6 <vfprintf+0x256>
    14ce:	98 35       	cpi	r25, 0x58	; 88
    14d0:	09 f0       	breq	.+2      	; 0x14d4 <vfprintf+0x254>
    14d2:	ad c0       	rjmp	.+346    	; 0x162e <vfprintf+0x3ae>
    14d4:	0f c0       	rjmp	.+30     	; 0x14f4 <vfprintf+0x274>
    14d6:	90 37       	cpi	r25, 0x70	; 112
    14d8:	39 f0       	breq	.+14     	; 0x14e8 <vfprintf+0x268>
    14da:	98 37       	cpi	r25, 0x78	; 120
    14dc:	09 f0       	breq	.+2      	; 0x14e0 <vfprintf+0x260>
    14de:	a7 c0       	rjmp	.+334    	; 0x162e <vfprintf+0x3ae>
    14e0:	04 c0       	rjmp	.+8      	; 0x14ea <vfprintf+0x26a>
    14e2:	28 e0       	ldi	r18, 0x08	; 8
    14e4:	30 e0       	ldi	r19, 0x00	; 0
    14e6:	0a c0       	rjmp	.+20     	; 0x14fc <vfprintf+0x27c>
    14e8:	10 61       	ori	r17, 0x10	; 16
    14ea:	14 fd       	sbrc	r17, 4
    14ec:	14 60       	ori	r17, 0x04	; 4
    14ee:	20 e1       	ldi	r18, 0x10	; 16
    14f0:	30 e0       	ldi	r19, 0x00	; 0
    14f2:	04 c0       	rjmp	.+8      	; 0x14fc <vfprintf+0x27c>
    14f4:	14 fd       	sbrc	r17, 4
    14f6:	16 60       	ori	r17, 0x06	; 6
    14f8:	20 e1       	ldi	r18, 0x10	; 16
    14fa:	32 e0       	ldi	r19, 0x02	; 2
    14fc:	17 ff       	sbrs	r17, 7
    14fe:	08 c0       	rjmp	.+16     	; 0x1510 <vfprintf+0x290>
    1500:	f5 01       	movw	r30, r10
    1502:	60 81       	ld	r22, Z
    1504:	71 81       	ldd	r23, Z+1	; 0x01
    1506:	82 81       	ldd	r24, Z+2	; 0x02
    1508:	93 81       	ldd	r25, Z+3	; 0x03
    150a:	44 e0       	ldi	r20, 0x04	; 4
    150c:	50 e0       	ldi	r21, 0x00	; 0
    150e:	08 c0       	rjmp	.+16     	; 0x1520 <vfprintf+0x2a0>
    1510:	f5 01       	movw	r30, r10
    1512:	80 81       	ld	r24, Z
    1514:	91 81       	ldd	r25, Z+1	; 0x01
    1516:	bc 01       	movw	r22, r24
    1518:	80 e0       	ldi	r24, 0x00	; 0
    151a:	90 e0       	ldi	r25, 0x00	; 0
    151c:	42 e0       	ldi	r20, 0x02	; 2
    151e:	50 e0       	ldi	r21, 0x00	; 0
    1520:	a4 0e       	add	r10, r20
    1522:	b5 1e       	adc	r11, r21
    1524:	a1 01       	movw	r20, r2
    1526:	0e 94 61 0b 	call	0x16c2	; 0x16c2 <__ultoa_invert>
    152a:	f8 2e       	mov	r15, r24
    152c:	f2 18       	sub	r15, r2
    152e:	8f e7       	ldi	r24, 0x7F	; 127
    1530:	d8 2e       	mov	r13, r24
    1532:	d1 22       	and	r13, r17
    1534:	d6 fe       	sbrs	r13, 6
    1536:	0b c0       	rjmp	.+22     	; 0x154e <vfprintf+0x2ce>
    1538:	5e ef       	ldi	r21, 0xFE	; 254
    153a:	d5 22       	and	r13, r21
    153c:	f9 14       	cp	r15, r9
    153e:	38 f4       	brcc	.+14     	; 0x154e <vfprintf+0x2ce>
    1540:	d4 fe       	sbrs	r13, 4
    1542:	07 c0       	rjmp	.+14     	; 0x1552 <vfprintf+0x2d2>
    1544:	d2 fc       	sbrc	r13, 2
    1546:	05 c0       	rjmp	.+10     	; 0x1552 <vfprintf+0x2d2>
    1548:	8f ee       	ldi	r24, 0xEF	; 239
    154a:	d8 22       	and	r13, r24
    154c:	02 c0       	rjmp	.+4      	; 0x1552 <vfprintf+0x2d2>
    154e:	1f 2d       	mov	r17, r15
    1550:	01 c0       	rjmp	.+2      	; 0x1554 <vfprintf+0x2d4>
    1552:	19 2d       	mov	r17, r9
    1554:	d4 fe       	sbrs	r13, 4
    1556:	0d c0       	rjmp	.+26     	; 0x1572 <vfprintf+0x2f2>
    1558:	fe 01       	movw	r30, r28
    155a:	ef 0d       	add	r30, r15
    155c:	f1 1d       	adc	r31, r1
    155e:	80 81       	ld	r24, Z
    1560:	80 33       	cpi	r24, 0x30	; 48
    1562:	19 f4       	brne	.+6      	; 0x156a <vfprintf+0x2ea>
    1564:	99 ee       	ldi	r25, 0xE9	; 233
    1566:	d9 22       	and	r13, r25
    1568:	08 c0       	rjmp	.+16     	; 0x157a <vfprintf+0x2fa>
    156a:	1f 5f       	subi	r17, 0xFF	; 255
    156c:	d2 fe       	sbrs	r13, 2
    156e:	05 c0       	rjmp	.+10     	; 0x157a <vfprintf+0x2fa>
    1570:	03 c0       	rjmp	.+6      	; 0x1578 <vfprintf+0x2f8>
    1572:	8d 2d       	mov	r24, r13
    1574:	86 78       	andi	r24, 0x86	; 134
    1576:	09 f0       	breq	.+2      	; 0x157a <vfprintf+0x2fa>
    1578:	1f 5f       	subi	r17, 0xFF	; 255
    157a:	0d 2d       	mov	r16, r13
    157c:	d3 fc       	sbrc	r13, 3
    157e:	14 c0       	rjmp	.+40     	; 0x15a8 <vfprintf+0x328>
    1580:	d0 fe       	sbrs	r13, 0
    1582:	0f c0       	rjmp	.+30     	; 0x15a2 <vfprintf+0x322>
    1584:	1c 15       	cp	r17, r12
    1586:	10 f0       	brcs	.+4      	; 0x158c <vfprintf+0x30c>
    1588:	9f 2c       	mov	r9, r15
    158a:	0b c0       	rjmp	.+22     	; 0x15a2 <vfprintf+0x322>
    158c:	9f 2c       	mov	r9, r15
    158e:	9c 0c       	add	r9, r12
    1590:	91 1a       	sub	r9, r17
    1592:	1c 2d       	mov	r17, r12
    1594:	06 c0       	rjmp	.+12     	; 0x15a2 <vfprintf+0x322>
    1596:	b3 01       	movw	r22, r6
    1598:	80 e2       	ldi	r24, 0x20	; 32
    159a:	90 e0       	ldi	r25, 0x00	; 0
    159c:	0e 94 35 0b 	call	0x166a	; 0x166a <fputc>
    15a0:	1f 5f       	subi	r17, 0xFF	; 255
    15a2:	1c 15       	cp	r17, r12
    15a4:	c0 f3       	brcs	.-16     	; 0x1596 <vfprintf+0x316>
    15a6:	04 c0       	rjmp	.+8      	; 0x15b0 <vfprintf+0x330>
    15a8:	1c 15       	cp	r17, r12
    15aa:	10 f4       	brcc	.+4      	; 0x15b0 <vfprintf+0x330>
    15ac:	c1 1a       	sub	r12, r17
    15ae:	01 c0       	rjmp	.+2      	; 0x15b2 <vfprintf+0x332>
    15b0:	cc 24       	eor	r12, r12
    15b2:	04 ff       	sbrs	r16, 4
    15b4:	10 c0       	rjmp	.+32     	; 0x15d6 <vfprintf+0x356>
    15b6:	b3 01       	movw	r22, r6
    15b8:	80 e3       	ldi	r24, 0x30	; 48
    15ba:	90 e0       	ldi	r25, 0x00	; 0
    15bc:	0e 94 35 0b 	call	0x166a	; 0x166a <fputc>
    15c0:	02 ff       	sbrs	r16, 2
    15c2:	1e c0       	rjmp	.+60     	; 0x1600 <vfprintf+0x380>
    15c4:	01 fd       	sbrc	r16, 1
    15c6:	03 c0       	rjmp	.+6      	; 0x15ce <vfprintf+0x34e>
    15c8:	88 e7       	ldi	r24, 0x78	; 120
    15ca:	90 e0       	ldi	r25, 0x00	; 0
    15cc:	02 c0       	rjmp	.+4      	; 0x15d2 <vfprintf+0x352>
    15ce:	88 e5       	ldi	r24, 0x58	; 88
    15d0:	90 e0       	ldi	r25, 0x00	; 0
    15d2:	b3 01       	movw	r22, r6
    15d4:	0c c0       	rjmp	.+24     	; 0x15ee <vfprintf+0x36e>
    15d6:	80 2f       	mov	r24, r16
    15d8:	86 78       	andi	r24, 0x86	; 134
    15da:	91 f0       	breq	.+36     	; 0x1600 <vfprintf+0x380>
    15dc:	01 ff       	sbrs	r16, 1
    15de:	02 c0       	rjmp	.+4      	; 0x15e4 <vfprintf+0x364>
    15e0:	8b e2       	ldi	r24, 0x2B	; 43
    15e2:	01 c0       	rjmp	.+2      	; 0x15e6 <vfprintf+0x366>
    15e4:	80 e2       	ldi	r24, 0x20	; 32
    15e6:	d7 fc       	sbrc	r13, 7
    15e8:	8d e2       	ldi	r24, 0x2D	; 45
    15ea:	b3 01       	movw	r22, r6
    15ec:	90 e0       	ldi	r25, 0x00	; 0
    15ee:	0e 94 35 0b 	call	0x166a	; 0x166a <fputc>
    15f2:	06 c0       	rjmp	.+12     	; 0x1600 <vfprintf+0x380>
    15f4:	b3 01       	movw	r22, r6
    15f6:	80 e3       	ldi	r24, 0x30	; 48
    15f8:	90 e0       	ldi	r25, 0x00	; 0
    15fa:	0e 94 35 0b 	call	0x166a	; 0x166a <fputc>
    15fe:	9a 94       	dec	r9
    1600:	f9 14       	cp	r15, r9
    1602:	c0 f3       	brcs	.-16     	; 0x15f4 <vfprintf+0x374>
    1604:	fa 94       	dec	r15
    1606:	f1 01       	movw	r30, r2
    1608:	ef 0d       	add	r30, r15
    160a:	f1 1d       	adc	r31, r1
    160c:	b3 01       	movw	r22, r6
    160e:	80 81       	ld	r24, Z
    1610:	90 e0       	ldi	r25, 0x00	; 0
    1612:	0e 94 35 0b 	call	0x166a	; 0x166a <fputc>
    1616:	ff 20       	and	r15, r15
    1618:	a9 f7       	brne	.-22     	; 0x1604 <vfprintf+0x384>
    161a:	06 c0       	rjmp	.+12     	; 0x1628 <vfprintf+0x3a8>
    161c:	b3 01       	movw	r22, r6
    161e:	80 e2       	ldi	r24, 0x20	; 32
    1620:	90 e0       	ldi	r25, 0x00	; 0
    1622:	0e 94 35 0b 	call	0x166a	; 0x166a <fputc>
    1626:	ca 94       	dec	r12
    1628:	cc 20       	and	r12, r12
    162a:	c1 f7       	brne	.-16     	; 0x161c <vfprintf+0x39c>
    162c:	41 ce       	rjmp	.-894    	; 0x12b0 <vfprintf+0x30>
    162e:	f3 01       	movw	r30, r6
    1630:	66 81       	ldd	r22, Z+6	; 0x06
    1632:	77 81       	ldd	r23, Z+7	; 0x07
    1634:	cb 01       	movw	r24, r22
    1636:	2b 96       	adiw	r28, 0x0b	; 11
    1638:	e2 e1       	ldi	r30, 0x12	; 18
    163a:	0c 94 02 0c 	jmp	0x1804	; 0x1804 <__epilogue_restores__>

0000163e <strnlen_P>:
    163e:	fc 01       	movw	r30, r24
    1640:	05 90       	lpm	r0, Z+
    1642:	61 50       	subi	r22, 0x01	; 1
    1644:	70 40       	sbci	r23, 0x00	; 0
    1646:	01 10       	cpse	r0, r1
    1648:	d8 f7       	brcc	.-10     	; 0x1640 <strnlen_P+0x2>
    164a:	80 95       	com	r24
    164c:	90 95       	com	r25
    164e:	8e 0f       	add	r24, r30
    1650:	9f 1f       	adc	r25, r31
    1652:	08 95       	ret

00001654 <strnlen>:
    1654:	fc 01       	movw	r30, r24
    1656:	61 50       	subi	r22, 0x01	; 1
    1658:	70 40       	sbci	r23, 0x00	; 0
    165a:	01 90       	ld	r0, Z+
    165c:	01 10       	cpse	r0, r1
    165e:	d8 f7       	brcc	.-10     	; 0x1656 <strnlen+0x2>
    1660:	80 95       	com	r24
    1662:	90 95       	com	r25
    1664:	8e 0f       	add	r24, r30
    1666:	9f 1f       	adc	r25, r31
    1668:	08 95       	ret

0000166a <fputc>:
    166a:	0f 93       	push	r16
    166c:	1f 93       	push	r17
    166e:	cf 93       	push	r28
    1670:	df 93       	push	r29
    1672:	8c 01       	movw	r16, r24
    1674:	eb 01       	movw	r28, r22
    1676:	8b 81       	ldd	r24, Y+3	; 0x03
    1678:	81 ff       	sbrs	r24, 1
    167a:	1b c0       	rjmp	.+54     	; 0x16b2 <fputc+0x48>
    167c:	82 ff       	sbrs	r24, 2
    167e:	0d c0       	rjmp	.+26     	; 0x169a <fputc+0x30>
    1680:	2e 81       	ldd	r18, Y+6	; 0x06
    1682:	3f 81       	ldd	r19, Y+7	; 0x07
    1684:	8c 81       	ldd	r24, Y+4	; 0x04
    1686:	9d 81       	ldd	r25, Y+5	; 0x05
    1688:	28 17       	cp	r18, r24
    168a:	39 07       	cpc	r19, r25
    168c:	64 f4       	brge	.+24     	; 0x16a6 <fputc+0x3c>
    168e:	e8 81       	ld	r30, Y
    1690:	f9 81       	ldd	r31, Y+1	; 0x01
    1692:	01 93       	st	Z+, r16
    1694:	f9 83       	std	Y+1, r31	; 0x01
    1696:	e8 83       	st	Y, r30
    1698:	06 c0       	rjmp	.+12     	; 0x16a6 <fputc+0x3c>
    169a:	e8 85       	ldd	r30, Y+8	; 0x08
    169c:	f9 85       	ldd	r31, Y+9	; 0x09
    169e:	80 2f       	mov	r24, r16
    16a0:	09 95       	icall
    16a2:	89 2b       	or	r24, r25
    16a4:	31 f4       	brne	.+12     	; 0x16b2 <fputc+0x48>
    16a6:	8e 81       	ldd	r24, Y+6	; 0x06
    16a8:	9f 81       	ldd	r25, Y+7	; 0x07
    16aa:	01 96       	adiw	r24, 0x01	; 1
    16ac:	9f 83       	std	Y+7, r25	; 0x07
    16ae:	8e 83       	std	Y+6, r24	; 0x06
    16b0:	02 c0       	rjmp	.+4      	; 0x16b6 <fputc+0x4c>
    16b2:	0f ef       	ldi	r16, 0xFF	; 255
    16b4:	1f ef       	ldi	r17, 0xFF	; 255
    16b6:	c8 01       	movw	r24, r16
    16b8:	df 91       	pop	r29
    16ba:	cf 91       	pop	r28
    16bc:	1f 91       	pop	r17
    16be:	0f 91       	pop	r16
    16c0:	08 95       	ret

000016c2 <__ultoa_invert>:
    16c2:	fa 01       	movw	r30, r20
    16c4:	aa 27       	eor	r26, r26
    16c6:	28 30       	cpi	r18, 0x08	; 8
    16c8:	51 f1       	breq	.+84     	; 0x171e <__ultoa_invert+0x5c>
    16ca:	20 31       	cpi	r18, 0x10	; 16
    16cc:	81 f1       	breq	.+96     	; 0x172e <__ultoa_invert+0x6c>
    16ce:	e8 94       	clt
    16d0:	6f 93       	push	r22
    16d2:	6e 7f       	andi	r22, 0xFE	; 254
    16d4:	6e 5f       	subi	r22, 0xFE	; 254
    16d6:	7f 4f       	sbci	r23, 0xFF	; 255
    16d8:	8f 4f       	sbci	r24, 0xFF	; 255
    16da:	9f 4f       	sbci	r25, 0xFF	; 255
    16dc:	af 4f       	sbci	r26, 0xFF	; 255
    16de:	b1 e0       	ldi	r27, 0x01	; 1
    16e0:	3e d0       	rcall	.+124    	; 0x175e <__ultoa_invert+0x9c>
    16e2:	b4 e0       	ldi	r27, 0x04	; 4
    16e4:	3c d0       	rcall	.+120    	; 0x175e <__ultoa_invert+0x9c>
    16e6:	67 0f       	add	r22, r23
    16e8:	78 1f       	adc	r23, r24
    16ea:	89 1f       	adc	r24, r25
    16ec:	9a 1f       	adc	r25, r26
    16ee:	a1 1d       	adc	r26, r1
    16f0:	68 0f       	add	r22, r24
    16f2:	79 1f       	adc	r23, r25
    16f4:	8a 1f       	adc	r24, r26
    16f6:	91 1d       	adc	r25, r1
    16f8:	a1 1d       	adc	r26, r1
    16fa:	6a 0f       	add	r22, r26
    16fc:	71 1d       	adc	r23, r1
    16fe:	81 1d       	adc	r24, r1
    1700:	91 1d       	adc	r25, r1
    1702:	a1 1d       	adc	r26, r1
    1704:	20 d0       	rcall	.+64     	; 0x1746 <__ultoa_invert+0x84>
    1706:	09 f4       	brne	.+2      	; 0x170a <__ultoa_invert+0x48>
    1708:	68 94       	set
    170a:	3f 91       	pop	r19
    170c:	2a e0       	ldi	r18, 0x0A	; 10
    170e:	26 9f       	mul	r18, r22
    1710:	11 24       	eor	r1, r1
    1712:	30 19       	sub	r19, r0
    1714:	30 5d       	subi	r19, 0xD0	; 208
    1716:	31 93       	st	Z+, r19
    1718:	de f6       	brtc	.-74     	; 0x16d0 <__ultoa_invert+0xe>
    171a:	cf 01       	movw	r24, r30
    171c:	08 95       	ret
    171e:	46 2f       	mov	r20, r22
    1720:	47 70       	andi	r20, 0x07	; 7
    1722:	40 5d       	subi	r20, 0xD0	; 208
    1724:	41 93       	st	Z+, r20
    1726:	b3 e0       	ldi	r27, 0x03	; 3
    1728:	0f d0       	rcall	.+30     	; 0x1748 <__ultoa_invert+0x86>
    172a:	c9 f7       	brne	.-14     	; 0x171e <__ultoa_invert+0x5c>
    172c:	f6 cf       	rjmp	.-20     	; 0x171a <__ultoa_invert+0x58>
    172e:	46 2f       	mov	r20, r22
    1730:	4f 70       	andi	r20, 0x0F	; 15
    1732:	40 5d       	subi	r20, 0xD0	; 208
    1734:	4a 33       	cpi	r20, 0x3A	; 58
    1736:	18 f0       	brcs	.+6      	; 0x173e <__ultoa_invert+0x7c>
    1738:	49 5d       	subi	r20, 0xD9	; 217
    173a:	31 fd       	sbrc	r19, 1
    173c:	40 52       	subi	r20, 0x20	; 32
    173e:	41 93       	st	Z+, r20
    1740:	02 d0       	rcall	.+4      	; 0x1746 <__ultoa_invert+0x84>
    1742:	a9 f7       	brne	.-22     	; 0x172e <__ultoa_invert+0x6c>
    1744:	ea cf       	rjmp	.-44     	; 0x171a <__ultoa_invert+0x58>
    1746:	b4 e0       	ldi	r27, 0x04	; 4
    1748:	a6 95       	lsr	r26
    174a:	97 95       	ror	r25
    174c:	87 95       	ror	r24
    174e:	77 95       	ror	r23
    1750:	67 95       	ror	r22
    1752:	ba 95       	dec	r27
    1754:	c9 f7       	brne	.-14     	; 0x1748 <__ultoa_invert+0x86>
    1756:	00 97       	sbiw	r24, 0x00	; 0
    1758:	61 05       	cpc	r22, r1
    175a:	71 05       	cpc	r23, r1
    175c:	08 95       	ret
    175e:	9b 01       	movw	r18, r22
    1760:	ac 01       	movw	r20, r24
    1762:	0a 2e       	mov	r0, r26
    1764:	06 94       	lsr	r0
    1766:	57 95       	ror	r21
    1768:	47 95       	ror	r20
    176a:	37 95       	ror	r19
    176c:	27 95       	ror	r18
    176e:	ba 95       	dec	r27
    1770:	c9 f7       	brne	.-14     	; 0x1764 <__ultoa_invert+0xa2>
    1772:	62 0f       	add	r22, r18
    1774:	73 1f       	adc	r23, r19
    1776:	84 1f       	adc	r24, r20
    1778:	95 1f       	adc	r25, r21
    177a:	a0 1d       	adc	r26, r0
    177c:	08 95       	ret

0000177e <__divmodhi4>:
    177e:	97 fb       	bst	r25, 7
    1780:	09 2e       	mov	r0, r25
    1782:	07 26       	eor	r0, r23
    1784:	0a d0       	rcall	.+20     	; 0x179a <__divmodhi4_neg1>
    1786:	77 fd       	sbrc	r23, 7
    1788:	04 d0       	rcall	.+8      	; 0x1792 <__divmodhi4_neg2>
    178a:	0c d0       	rcall	.+24     	; 0x17a4 <__udivmodhi4>
    178c:	06 d0       	rcall	.+12     	; 0x179a <__divmodhi4_neg1>
    178e:	00 20       	and	r0, r0
    1790:	1a f4       	brpl	.+6      	; 0x1798 <__divmodhi4_exit>

00001792 <__divmodhi4_neg2>:
    1792:	70 95       	com	r23
    1794:	61 95       	neg	r22
    1796:	7f 4f       	sbci	r23, 0xFF	; 255

00001798 <__divmodhi4_exit>:
    1798:	08 95       	ret

0000179a <__divmodhi4_neg1>:
    179a:	f6 f7       	brtc	.-4      	; 0x1798 <__divmodhi4_exit>
    179c:	90 95       	com	r25
    179e:	81 95       	neg	r24
    17a0:	9f 4f       	sbci	r25, 0xFF	; 255
    17a2:	08 95       	ret

000017a4 <__udivmodhi4>:
    17a4:	aa 1b       	sub	r26, r26
    17a6:	bb 1b       	sub	r27, r27
    17a8:	51 e1       	ldi	r21, 0x11	; 17
    17aa:	07 c0       	rjmp	.+14     	; 0x17ba <__udivmodhi4_ep>

000017ac <__udivmodhi4_loop>:
    17ac:	aa 1f       	adc	r26, r26
    17ae:	bb 1f       	adc	r27, r27
    17b0:	a6 17       	cp	r26, r22
    17b2:	b7 07       	cpc	r27, r23
    17b4:	10 f0       	brcs	.+4      	; 0x17ba <__udivmodhi4_ep>
    17b6:	a6 1b       	sub	r26, r22
    17b8:	b7 0b       	sbc	r27, r23

000017ba <__udivmodhi4_ep>:
    17ba:	88 1f       	adc	r24, r24
    17bc:	99 1f       	adc	r25, r25
    17be:	5a 95       	dec	r21
    17c0:	a9 f7       	brne	.-22     	; 0x17ac <__udivmodhi4_loop>
    17c2:	80 95       	com	r24
    17c4:	90 95       	com	r25
    17c6:	bc 01       	movw	r22, r24
    17c8:	cd 01       	movw	r24, r26
    17ca:	08 95       	ret

000017cc <__prologue_saves__>:
    17cc:	2f 92       	push	r2
    17ce:	3f 92       	push	r3
    17d0:	4f 92       	push	r4
    17d2:	5f 92       	push	r5
    17d4:	6f 92       	push	r6
    17d6:	7f 92       	push	r7
    17d8:	8f 92       	push	r8
    17da:	9f 92       	push	r9
    17dc:	af 92       	push	r10
    17de:	bf 92       	push	r11
    17e0:	cf 92       	push	r12
    17e2:	df 92       	push	r13
    17e4:	ef 92       	push	r14
    17e6:	ff 92       	push	r15
    17e8:	0f 93       	push	r16
    17ea:	1f 93       	push	r17
    17ec:	cf 93       	push	r28
    17ee:	df 93       	push	r29
    17f0:	cd b7       	in	r28, 0x3d	; 61
    17f2:	de b7       	in	r29, 0x3e	; 62
    17f4:	ca 1b       	sub	r28, r26
    17f6:	db 0b       	sbc	r29, r27
    17f8:	0f b6       	in	r0, 0x3f	; 63
    17fa:	f8 94       	cli
    17fc:	de bf       	out	0x3e, r29	; 62
    17fe:	0f be       	out	0x3f, r0	; 63
    1800:	cd bf       	out	0x3d, r28	; 61
    1802:	09 94       	ijmp

00001804 <__epilogue_restores__>:
    1804:	2a 88       	ldd	r2, Y+18	; 0x12
    1806:	39 88       	ldd	r3, Y+17	; 0x11
    1808:	48 88       	ldd	r4, Y+16	; 0x10
    180a:	5f 84       	ldd	r5, Y+15	; 0x0f
    180c:	6e 84       	ldd	r6, Y+14	; 0x0e
    180e:	7d 84       	ldd	r7, Y+13	; 0x0d
    1810:	8c 84       	ldd	r8, Y+12	; 0x0c
    1812:	9b 84       	ldd	r9, Y+11	; 0x0b
    1814:	aa 84       	ldd	r10, Y+10	; 0x0a
    1816:	b9 84       	ldd	r11, Y+9	; 0x09
    1818:	c8 84       	ldd	r12, Y+8	; 0x08
    181a:	df 80       	ldd	r13, Y+7	; 0x07
    181c:	ee 80       	ldd	r14, Y+6	; 0x06
    181e:	fd 80       	ldd	r15, Y+5	; 0x05
    1820:	0c 81       	ldd	r16, Y+4	; 0x04
    1822:	1b 81       	ldd	r17, Y+3	; 0x03
    1824:	aa 81       	ldd	r26, Y+2	; 0x02
    1826:	b9 81       	ldd	r27, Y+1	; 0x01
    1828:	ce 0f       	add	r28, r30
    182a:	d1 1d       	adc	r29, r1
    182c:	0f b6       	in	r0, 0x3f	; 63
    182e:	f8 94       	cli
    1830:	de bf       	out	0x3e, r29	; 62
    1832:	0f be       	out	0x3f, r0	; 63
    1834:	cd bf       	out	0x3d, r28	; 61
    1836:	ed 01       	movw	r28, r26
    1838:	08 95       	ret

0000183a <_exit>:
    183a:	f8 94       	cli

0000183c <__stop_program>:
    183c:	ff cf       	rjmp	.-2      	; 0x183c <__stop_program>
