#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu May 26 16:25:36 2022
# Process ID: 2664
# Current directory: C:/Users/antho/Documents/Programmes/S4APP2/new/pb_logique_seq
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12492 C:\Users\antho\Documents\Programmes\S4APP2\new\pb_logique_seq\pb_logique_seq.xpr
# Log file: C:/Users/antho/Documents/Programmes/S4APP2/new/pb_logique_seq/vivado.log
# Journal file: C:/Users/antho/Documents/Programmes/S4APP2/new/pb_logique_seq\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/antho/Documents/Programmes/S4APP2/new/pb_logique_seq/pb_logique_seq.xpr
update_module_reference design_1_mef_decod_i2s_v1b_0_0
update_compile_order -fileset sources_1
generate_target Simulation [get_files C:/Users/antho/Documents/Programmes/S4APP2/new/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd]
export_ip_user_files -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/new/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -no_script -sync -force -quiet
export_simulation -of_objects [get_files C:/Users/antho/Documents/Programmes/S4APP2/new/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd] -directory C:/Users/antho/Documents/Programmes/S4APP2/new/pb_logique_seq/pb_logique_seq.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/antho/Documents/Programmes/S4APP2/new/pb_logique_seq/pb_logique_seq.ip_user_files -ipstatic_source_dir C:/Users/antho/Documents/Programmes/S4APP2/new/pb_logique_seq/pb_logique_seq.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/antho/Documents/Programmes/S4APP2/new/pb_logique_seq/pb_logique_seq.cache/compile_simlib/modelsim} {questa=C:/Users/antho/Documents/Programmes/S4APP2/new/pb_logique_seq/pb_logique_seq.cache/compile_simlib/questa} {riviera=C:/Users/antho/Documents/Programmes/S4APP2/new/pb_logique_seq/pb_logique_seq.cache/compile_simlib/riviera} {activehdl=C:/Users/antho/Documents/Programmes/S4APP2/new/pb_logique_seq/pb_logique_seq.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
launch_simulation
source simul_module_sig_tb.tcl
report_drivers {/simul_module_sig_tb/UUT_decodeur/MEF_decodeur_i2s/o_cpt_bit_reset}
add_force {/simul_module_sig_tb/UUT_decodeur/MEF_decodeur_i2s/o_cpt_bit_reset} -radix bin {1 0ns}
run 10 ms
run 10 ms
run all
relaunch_sim
run 10 ms
relaunch_sim
run 10 ms
relaunch_sim
open_bd_design {C:/Users/antho/Documents/Programmes/S4APP2/new/pb_logique_seq/pb_logique_seq.srcs/sources_1/bd/design_1/design_1.bd}
update_module_reference design_1_mef_decod_i2s_v1b_0_0
delete_bd_objs [get_bd_nets M1_decodeur_i2s/mef_decod_i2s_v1b_0_o_cpt_bit_reset]
connect_bd_net [get_bd_pins M1_decodeur_i2s/MEF_decodeur_i2s/o_cpt_bit_reset] [get_bd_pins M1_decodeur_i2s/compteur_7bits/reset]
save_bd_design
relaunch_sim
set_msg_config -suppress -id {BD 41-759} -string {{CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. These pins are tied-off to all 0's to avoid error in Implementation flow.
Please check your design and connect them as needed: 
/M1_decodeur_i2s/registre_decalage_24bits/i_load
/M1_decodeur_i2s/registre_decalage_24bits/i_dat_load} } 
close_sim
