{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732779246726 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732779246726 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 28 04:34:06 2024 " "Processing started: Thu Nov 28 04:34:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732779246726 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779246726 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MIPS_DLX_pipeline -c MIPS_DLX_pipeline " "Command: quartus_map --read_settings_files=on --write_settings_files=off MIPS_DLX_pipeline -c MIPS_DLX_pipeline" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779246726 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1732779246912 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "14 14 " "Parallel compilation is enabled and will use 14 of the 14 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1732779246912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorCompleto_1bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorCompleto_1bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorCompleto_1bit-comportamento " "Found design unit 1: somadorCompleto_1bit-comportamento" {  } { { "somadorCompleto_1bit.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/somadorCompleto_1bit.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251807 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorCompleto_1bit " "Found entity 1: somadorCompleto_1bit" {  } { { "somadorCompleto_1bit.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/somadorCompleto_1bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ROMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ROMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROMMIPS-assincrona " "Found design unit 1: ROMMIPS-assincrona" {  } { { "ROMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ROMMIPS.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251807 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROMMIPS " "Found entity 1: ROMMIPS" {  } { { "ROMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ROMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULAMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULAMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULAMIPS-comportamento " "Found design unit 1: ULAMIPS-comportamento" {  } { { "ULAMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ULAMIPS.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251809 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULAMIPS " "Found entity 1: ULAMIPS" {  } { { "ULAMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ULAMIPS.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenerico2x1.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251809 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2x1.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenerico2x1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2x1_stdlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2x1_stdlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_stdlogic-comportamento " "Found design unit 1: muxGenerico2x1_stdlogic-comportamento" {  } { { "muxGenerico2x1_stdlogic.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenerico2x1_stdlogic.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251809 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_stdlogic " "Found entity 1: muxGenerico2x1_stdlogic" {  } { { "muxGenerico2x1_stdlogic.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenerico2x1_stdlogic.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/registradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251810 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TipoRIJ.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TipoRIJ.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 TipoRIJ-arquitetura " "Found design unit 1: TipoRIJ-arquitetura" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251810 ""} { "Info" "ISGN_ENTITY_NAME" "1 TipoRIJ " "Found entity 1: TipoRIJ" {  } { { "TipoRIJ.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/TipoRIJ.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251810 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251810 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251811 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenericoNx1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenericoNx1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenericoNx1-Behavioral " "Found design unit 1: muxGenericoNx1-Behavioral" {  } { { "muxGenericoNx1.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenericoNx1.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251811 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenericoNx1 " "Found entity 1: muxGenericoNx1" {  } { { "muxGenericoNx1.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenericoNx1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "somaConstante.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/somaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251811 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "somaConstante.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/somaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC_ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UC_ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC_ULA-comportamento " "Found design unit 1: UC_ULA-comportamento" {  } { { "UC_ULA.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/UC_ULA.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251812 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC_ULA " "Found entity 1: UC_ULA" {  } { { "UC_ULA.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/UC_ULA.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251812 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251812 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UC_FD.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UC_FD.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UC_FD-comportamento " "Found design unit 1: UC_FD-comportamento" {  } { { "UC_FD.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/UC_FD.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251813 ""} { "Info" "ISGN_ENTITY_NAME" "1 UC_FD " "Found entity 1: UC_FD" {  } { { "UC_FD.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/UC_FD.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "estendeSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file estendeSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/estendeSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251813 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "estendeSinalGenerico.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/estendeSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradores-comportamento " "Found design unit 1: bancoRegistradores-comportamento" {  } { { "bancoRegistradores.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/bancoRegistradores.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251813 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradores " "Found entity 1: bancoRegistradores" {  } { { "bancoRegistradores.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/bancoRegistradores.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico4x1_stdlogic.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico4x1_stdlogic.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_stdlogic-Behavioral " "Found design unit 1: muxGenerico4x1_stdlogic-Behavioral" {  } { { "muxGenerico4x1_stdlogic.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenerico4x1_stdlogic.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251814 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_stdlogic " "Found entity 1: muxGenerico4x1_stdlogic" {  } { { "muxGenerico4x1_stdlogic.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/muxGenerico4x1_stdlogic.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MIPS_DLX_pipeline.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MIPS_DLX_pipeline.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_DLX_pipeline-Behavioral " "Found design unit 1: MIPS_DLX_pipeline-Behavioral" {  } { { "MIPS_DLX_pipeline.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MIPS_DLX_pipeline.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251814 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_DLX_pipeline " "Found entity 1: MIPS_DLX_pipeline" {  } { { "MIPS_DLX_pipeline.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MIPS_DLX_pipeline.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "IFF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file IFF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 IFF-Behavioral " "Found design unit 1: IFF-Behavioral" {  } { { "IFF.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/IFF.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251815 ""} { "Info" "ISGN_ENTITY_NAME" "1 IFF " "Found entity 1: IFF" {  } { { "IFF.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/IFF.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ID.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ID.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ID-Behavioral " "Found design unit 1: ID-Behavioral" {  } { { "ID.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ID.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251815 ""} { "Info" "ISGN_ENTITY_NAME" "1 ID " "Found entity 1: ID" {  } { { "ID.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ID.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "EX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file EX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 EX-Behavioral " "Found design unit 1: EX-Behavioral" {  } { { "EX.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/EX.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251815 ""} { "Info" "ISGN_ENTITY_NAME" "1 EX " "Found entity 1: EX" {  } { { "EX.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/EX.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251815 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MEM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MEM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MEM-Behavioral " "Found design unit 1: MEM-Behavioral" {  } { { "MEM.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MEM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251816 ""} { "Info" "ISGN_ENTITY_NAME" "1 MEM " "Found entity 1: MEM" {  } { { "MEM.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MEM.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251816 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "WB.vhd 2 1 " "Found 2 design units, including 1 entities, in source file WB.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 WB-Behavioral " "Found design unit 1: WB-Behavioral" {  } { { "WB.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/WB.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251816 ""} { "Info" "ISGN_ENTITY_NAME" "1 WB " "Found entity 1: WB" {  } { { "WB.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/WB.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779251816 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779251816 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MIPS_DLX_pipeline " "Elaborating entity \"MIPS_DLX_pipeline\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1732779251859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:IF_ID " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:IF_ID\"" {  } { { "MIPS_DLX_pipeline.vhd" "IF_ID" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MIPS_DLX_pipeline.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251880 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:ID_EX " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:ID_EX\"" {  } { { "MIPS_DLX_pipeline.vhd" "ID_EX" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MIPS_DLX_pipeline.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251881 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:EX_MEM " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:EX_MEM\"" {  } { { "MIPS_DLX_pipeline.vhd" "EX_MEM" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MIPS_DLX_pipeline.vhd" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251882 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico registradorGenerico:MEM_WB " "Elaborating entity \"registradorGenerico\" for hierarchy \"registradorGenerico:MEM_WB\"" {  } { { "MIPS_DLX_pipeline.vhd" "MEM_WB" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MIPS_DLX_pipeline.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251883 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFF IFF:inst_IFF " "Elaborating entity \"IFF\" for hierarchy \"IFF:inst_IFF\"" {  } { { "MIPS_DLX_pipeline.vhd" "inst_IFF" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MIPS_DLX_pipeline.vhd" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 IFF:inst_IFF\|muxGenerico2x1:MUX_no_jump " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"IFF:inst_IFF\|muxGenerico2x1:MUX_no_jump\"" {  } { { "IFF.vhd" "MUX_no_jump" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/IFF.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico IFF:inst_IFF\|registradorGenerico:PC " "Elaborating entity \"registradorGenerico\" for hierarchy \"IFF:inst_IFF\|registradorGenerico:PC\"" {  } { { "IFF.vhd" "PC" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/IFF.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somaConstante IFF:inst_IFF\|somaConstante:proxPC " "Elaborating entity \"somaConstante\" for hierarchy \"IFF:inst_IFF\|somaConstante:proxPC\"" {  } { { "IFF.vhd" "proxPC" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/IFF.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251887 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROMMIPS IFF:inst_IFF\|ROMMIPS:ROM_MIPS " "Elaborating entity \"ROMMIPS\" for hierarchy \"IFF:inst_IFF\|ROMMIPS:ROM_MIPS\"" {  } { { "IFF.vhd" "ROM_MIPS" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/IFF.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251887 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "memROM ROMMIPS.vhd(18) " "VHDL Signal Declaration warning at ROMMIPS.vhd(18): used implicit default value for signal \"memROM\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ROMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ROMMIPS.vhd" 18 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1732779251888 "|TipoRIJ|ROMMIPS:ROM_MIPS"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ID ID:inst_ID " "Elaborating entity \"ID\" for hierarchy \"ID:inst_ID\"" {  } { { "MIPS_DLX_pipeline.vhd" "inst_ID" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MIPS_DLX_pipeline.vhd" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251888 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_FD ID:inst_ID\|UC_FD:unidade_de_controle_FD " "Elaborating entity \"UC_FD\" for hierarchy \"ID:inst_ID\|UC_FD:unidade_de_controle_FD\"" {  } { { "ID.vhd" "unidade_de_controle_FD" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ID.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bancoRegistradores ID:inst_ID\|bancoRegistradores:banco_regs " "Elaborating entity \"bancoRegistradores\" for hierarchy \"ID:inst_ID\|bancoRegistradores:banco_regs\"" {  } { { "ID.vhd" "banco_regs" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ID.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "estendeSinalGenerico ID:inst_ID\|estendeSinalGenerico:imediate_signal_extender " "Elaborating entity \"estendeSinalGenerico\" for hierarchy \"ID:inst_ID\|estendeSinalGenerico:imediate_signal_extender\"" {  } { { "ID.vhd" "imediate_signal_extender" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ID.vhd" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251891 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EX EX:inst_EX " "Elaborating entity \"EX\" for hierarchy \"EX:inst_EX\"" {  } { { "MIPS_DLX_pipeline.vhd" "inst_EX" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MIPS_DLX_pipeline.vhd" 111 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251892 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico EX:inst_EX\|somadorGenerico:add_extended_signal_and_PC " "Elaborating entity \"somadorGenerico\" for hierarchy \"EX:inst_EX\|somadorGenerico:add_extended_signal_and_PC\"" {  } { { "EX.vhd" "add_extended_signal_and_PC" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/EX.vhd" 41 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251899 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULAMIPS EX:inst_EX\|ULAMIPS:ula_bit_a_bit_MIPS " "Elaborating entity \"ULAMIPS\" for hierarchy \"EX:inst_EX\|ULAMIPS:ula_bit_a_bit_MIPS\"" {  } { { "EX.vhd" "ula_bit_a_bit_MIPS" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/EX.vhd" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251900 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_stdlogic EX:inst_EX\|ULAMIPS:ula_bit_a_bit_MIPS\|muxGenerico2x1_stdlogic:MUX_A_31 " "Elaborating entity \"muxGenerico2x1_stdlogic\" for hierarchy \"EX:inst_EX\|ULAMIPS:ula_bit_a_bit_MIPS\|muxGenerico2x1_stdlogic:MUX_A_31\"" {  } { { "ULAMIPS.vhd" "MUX_A_31" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ULAMIPS.vhd" 213 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorCompleto_1bit EX:inst_EX\|ULAMIPS:ula_bit_a_bit_MIPS\|somadorCompleto_1bit:SOMADOR_31 " "Elaborating entity \"somadorCompleto_1bit\" for hierarchy \"EX:inst_EX\|ULAMIPS:ula_bit_a_bit_MIPS\|somadorCompleto_1bit:SOMADOR_31\"" {  } { { "ULAMIPS.vhd" "SOMADOR_31" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ULAMIPS.vhd" 225 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251903 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1_stdlogic EX:inst_EX\|ULAMIPS:ula_bit_a_bit_MIPS\|muxGenerico4x1_stdlogic:MUX_reseultado31 " "Elaborating entity \"muxGenerico4x1_stdlogic\" for hierarchy \"EX:inst_EX\|ULAMIPS:ula_bit_a_bit_MIPS\|muxGenerico4x1_stdlogic:MUX_reseultado31\"" {  } { { "ULAMIPS.vhd" "MUX_reseultado31" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ULAMIPS.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251904 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC_ULA EX:inst_EX\|UC_ULA:unidade_de_controle_ULA " "Elaborating entity \"UC_ULA\" for hierarchy \"EX:inst_EX\|UC_ULA:unidade_de_controle_ULA\"" {  } { { "EX.vhd" "unidade_de_controle_ULA" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/EX.vhd" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1 EX:inst_EX\|muxGenerico2x1:MUX_register_bank_in " "Elaborating entity \"muxGenerico2x1\" for hierarchy \"EX:inst_EX\|muxGenerico2x1:MUX_register_bank_in\"" {  } { { "EX.vhd" "MUX_register_bank_in" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/EX.vhd" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251932 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MEM MEM:inst_MEM " "Elaborating entity \"MEM\" for hierarchy \"MEM:inst_MEM\"" {  } { { "MIPS_DLX_pipeline.vhd" "inst_MEM" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MIPS_DLX_pipeline.vhd" 119 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAMMIPS MEM:inst_MEM\|RAMMIPS:ram_mips " "Elaborating entity \"RAMMIPS\" for hierarchy \"MEM:inst_MEM\|RAMMIPS:ram_mips\"" {  } { { "MEM.vhd" "ram_mips" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MEM.vhd" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251934 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WB WB:inst_WB " "Elaborating entity \"WB\" for hierarchy \"WB:inst_WB\"" {  } { { "MIPS_DLX_pipeline.vhd" "inst_WB" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MIPS_DLX_pipeline.vhd" 128 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779251935 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID:inst_ID\|bancoRegistradores:banco_regs\|registrador_rtl_0 " "Inferred RAM node \"ID:inst_ID\|bancoRegistradores:banco_regs\|registrador_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1732779252282 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "ID:inst_ID\|bancoRegistradores:banco_regs\|registrador_rtl_1 " "Inferred RAM node \"ID:inst_ID\|bancoRegistradores:banco_regs\|registrador_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Analysis & Synthesis" 0 -1 1732779252283 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "MEM:inst_MEM\|RAMMIPS:ram_mips\|memRAM " "RAM logic \"MEM:inst_MEM\|RAMMIPS:ram_mips\|memRAM\" is uninferred due to asynchronous read logic" {  } { { "RAMMIPS.vhd" "memRAM" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 21 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1732779252284 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "IFF:inst_IFF\|ROMMIPS:ROM_MIPS\|memROM " "RAM logic \"IFF:inst_IFF\|ROMMIPS:ROM_MIPS\|memROM\" is uninferred due to inappropriate RAM size" {  } { { "ROMMIPS.vhd" "memROM" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/ROMMIPS.vhd" 18 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1732779252284 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1732779252284 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[12\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[12\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[11\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[11\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[10\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[10\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[9\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[9\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[8\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[8\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[7\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[7\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[6\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[6\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[5\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[5\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[4\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[4\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[3\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[3\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[2\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[2\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[1\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[1\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[0\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[0\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[13\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[13\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[14\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[14\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[15\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[15\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[16\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[16\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[17\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[17\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[18\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[18\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[19\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[19\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[20\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[20\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[21\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[21\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[22\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[22\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[23\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[23\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[24\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[24\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[25\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[25\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[26\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[26\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[27\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[27\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[28\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[28\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[29\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[29\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[30\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[30\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[31\] " "Converted tri-state buffer \"MEM:inst_MEM\|RAMMIPS:ram_mips\|Dado_out\[31\]\" feeding internal logic into a wire" {  } { { "RAMMIPS.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/RAMMIPS.vhd" 13 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1732779252290 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1732779252290 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID:inst_ID\|bancoRegistradores:banco_regs\|registrador_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"ID:inst_ID\|bancoRegistradores:banco_regs\|registrador_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS_DLX_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif " "Parameter INIT_FILE set to db/MIPS_DLX_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "ID:inst_ID\|bancoRegistradores:banco_regs\|registrador_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"ID:inst_ID\|bancoRegistradores:banco_regs\|registrador_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/MIPS_DLX_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif " "Parameter INIT_FILE set to db/MIPS_DLX_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Design Software" 0 -1 1732779252647 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Design Software" 0 -1 1732779252647 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1732779252647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID:inst_ID\|bancoRegistradores:banco_regs\|altsyncram:registrador_rtl_0 " "Elaborated megafunction instantiation \"ID:inst_ID\|bancoRegistradores:banco_regs\|altsyncram:registrador_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779252689 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID:inst_ID\|bancoRegistradores:banco_regs\|altsyncram:registrador_rtl_0 " "Instantiated megafunction \"ID:inst_ID\|bancoRegistradores:banco_regs\|altsyncram:registrador_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252689 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS_DLX_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS_DLX_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252689 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732779252689 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kep1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kep1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kep1 " "Found entity 1: altsyncram_kep1" {  } { { "db/altsyncram_kep1.tdf" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/db/altsyncram_kep1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1732779252721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779252721 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ID:inst_ID\|bancoRegistradores:banco_regs\|altsyncram:registrador_rtl_1 " "Elaborated megafunction instantiation \"ID:inst_ID\|bancoRegistradores:banco_regs\|altsyncram:registrador_rtl_1\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779252726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ID:inst_ID\|bancoRegistradores:banco_regs\|altsyncram:registrador_rtl_1 " "Instantiated megafunction \"ID:inst_ID\|bancoRegistradores:banco_regs\|altsyncram:registrador_rtl_1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/MIPS_DLX_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif " "Parameter \"INIT_FILE\" = \"db/MIPS_DLX_pipeline.ram0_bancoRegistradores_57a36dfc.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1732779252726 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1732779252726 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1732779253681 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1732779255617 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1732779255617 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "4 " "Design contains 4 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "MIPS_DLX_pipeline.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MIPS_DLX_pipeline.vhd" 16 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732779255842 "|MIPS_DLX_pipeline|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "MIPS_DLX_pipeline.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MIPS_DLX_pipeline.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732779255842 "|MIPS_DLX_pipeline|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "MIPS_DLX_pipeline.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MIPS_DLX_pipeline.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732779255842 "|MIPS_DLX_pipeline|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "MIPS_DLX_pipeline.vhd" "" { Text "/home/pedropcv/Semestres/6/DesComp/MIPS_DLX_pipeline/MIPS_DLX_pipeline.vhd" 17 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1732779255842 "|MIPS_DLX_pipeline|KEY[3]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1732779255842 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3722 " "Implemented 3722 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1732779255849 ""} { "Info" "ICUT_CUT_TM_OPINS" "96 " "Implemented 96 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1732779255849 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3557 " "Implemented 3557 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1732779255849 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1732779255849 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1732779255849 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 42 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 42 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "589 " "Peak virtual memory: 589 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732779255862 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 28 04:34:15 2024 " "Processing ended: Thu Nov 28 04:34:15 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732779255862 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732779255862 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732779255862 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1732779255862 ""}
