--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 4
-n 3 -fastpaths -xml dmd.twx dmd.ncd -o dmd.twr dmd.pcf -ucf dmd.ucf

Design file:              dmd.ncd
Physical constraint file: dmd.pcf
Device,package,speed:     xc3s200a,vq100,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "pixel_clock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  10.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "pixel_clock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 40.000ns
  Low pulse: 20.000ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: pixel_clock/DCM_SP_INST/CLKIN
  Logical resource: pixel_clock/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: pixel_clock/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 30.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 40.000ns
  High pulse: 20.000ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: pixel_clock/DCM_SP_INST/CLKIN
  Logical resource: pixel_clock/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: pixel_clock/CLKIN_IBUFG
--------------------------------------------------------------------------------
Slack: 36.001ns (period - min period limit)
  Period: 40.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: pixel_clock/DCM_SP_INST/CLKIN
  Logical resource: pixel_clock/DCM_SP_INST/CLKIN
  Location pin: DCM_X0Y0.CLKIN
  Clock network: pixel_clock/CLKIN_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "pixel_clock/CLKFX_BUF" derived from 
 NET "pixel_clock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;  divided by 1.60 to 25 
nS and duty cycle corrected to HIGH 12.500 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 254998 paths analyzed, 404 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  21.731ns.
--------------------------------------------------------------------------------

Paths for end point myHDMI/encode_G/balance_acc_3 (SLICE_X16Y44.F2), 11594 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.269ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myVideoGen/B_3 (FF)
  Destination:          myHDMI/encode_G/balance_acc_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.697ns (Levels of Logic = 16)
  Clock Path Skew:      -0.034ns (0.213 - 0.247)
  Source Clock:         clk35_OBUF rising at 0.000ns
  Destination Clock:    clk35_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myVideoGen/B_3 to myHDMI/encode_G/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y43.XQ      Tcko                  0.631   myVideoGen/B<3>
                                                       myVideoGen/B_3
    SLICE_X25Y46.G1      net (fanout=9)        1.001   myVideoGen/B<3>
    SLICE_X25Y46.X       Tif5x                 0.924   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>12
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>1_f5
    SLICE_X26Y45.G3      net (fanout=3)        0.442   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
    SLICE_X26Y45.Y       Tilo                  0.707   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1
    SLICE_X26Y45.F3      net (fanout=1)        0.043   myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1/O
    SLICE_X26Y45.X       Tilo                  0.692   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/XNOR65
    SLICE_X26Y44.BX      net (fanout=1)        0.450   myHDMI/encode_B/XNOR65
    SLICE_X26Y44.X       Tbxx                  0.860   myHDMI/encode_B/XNOR
                                                       myHDMI/encode_R/XNOR82
    SLICE_X15Y29.G1      net (fanout=20)       1.607   myHDMI/encode_B/XNOR
    SLICE_X15Y29.Y       Tilo                  0.648   myHDMI/encode_G/TMDS<1>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_0_xo<0>1
    SLICE_X20Y42.G3      net (fanout=4)        1.774   myHDMI/encode_B/q_m<1>
    SLICE_X20Y42.Y       Tilo                  0.707   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_2_xo<0>1
    SLICE_X20Y42.F4      net (fanout=6)        0.099   myHDMI/encode_B/q_m<3>
    SLICE_X20Y42.X       Tilo                  0.692   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_4_xo<0>1
    SLICE_X20Y44.G1      net (fanout=5)        0.493   myHDMI/encode_B/q_m<5>
    SLICE_X20Y44.Y       Tilo                  0.707   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_cy<0>11
    SLICE_X20Y44.F4      net (fanout=3)        0.135   myHDMI/encode_B/Madd_balance_addsub0004_Madd_cy<0>
    SLICE_X20Y44.X       Tilo                  0.692   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_xor<1>11
    SLICE_X22Y44.G2      net (fanout=3)        0.507   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
    SLICE_X22Y44.Y       Tilo                  0.707   myHDMI/encode_B/COND_8_or000057
                                                       myHDMI/encode_R/Madd_balance_addsub0005_cy<1>11
    SLICE_X22Y44.F4      net (fanout=2)        0.094   myHDMI/encode_B/Madd_balance_addsub0005_cy<1>
    SLICE_X22Y44.X       Tilo                  0.692   myHDMI/encode_B/COND_8_or000057
                                                       myHDMI/encode_R/Madd_balance_addsub0005_xor<2>11
    SLICE_X17Y47.G4      net (fanout=9)        0.959   myHDMI/encode_B/COND_8_or000057
    SLICE_X17Y47.Y       Tilo                  0.648   myHDMI/encode_G/Msub_balance_acc_inc_lut<0>
                                                       myHDMI/encode_G/COND_8_or000092
    SLICE_X17Y44.G1      net (fanout=4)        0.581   myHDMI/encode_G/COND_8_or0000
    SLICE_X17Y44.Y       Tilo                  0.648   myHDMI/encode_G/Maccum_balance_acc_lut<1>
                                                       myHDMI/encode_G/invert_q_m1
    SLICE_X17Y44.F1      net (fanout=13)       0.913   myHDMI/encode_G/invert_q_m
    SLICE_X17Y44.X       Tilo                  0.643   myHDMI/encode_G/Maccum_balance_acc_lut<1>
                                                       myHDMI/encode_G/Maccum_balance_acc_lut<1>1
    SLICE_X16Y44.G3      net (fanout=3)        0.157   myHDMI/encode_G/Maccum_balance_acc_lut<1>
    SLICE_X16Y44.Y       Tilo                  0.707   myHDMI/encode_G/balance_acc<3>
                                                       myHDMI/encode_G/Maccum_balance_acc_cy<1>1
    SLICE_X16Y44.F2      net (fanout=1)        0.335   myHDMI/encode_G/Maccum_balance_acc_cy<1>1/O
    SLICE_X16Y44.CLK     Tfck                  0.802   myHDMI/encode_G/balance_acc<3>
                                                       myHDMI/encode_G/Maccum_balance_acc_xor<3>11
                                                       myHDMI/encode_G/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                     21.697ns (12.107ns logic, 9.590ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myVideoGen/B_3 (FF)
  Destination:          myHDMI/encode_G/balance_acc_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.684ns (Levels of Logic = 16)
  Clock Path Skew:      -0.034ns (0.213 - 0.247)
  Source Clock:         clk35_OBUF rising at 0.000ns
  Destination Clock:    clk35_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myVideoGen/B_3 to myHDMI/encode_G/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y43.XQ      Tcko                  0.631   myVideoGen/B<3>
                                                       myVideoGen/B_3
    SLICE_X25Y46.F1      net (fanout=9)        0.988   myVideoGen/B<3>
    SLICE_X25Y46.X       Tif5x                 0.924   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>11
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>1_f5
    SLICE_X26Y45.G3      net (fanout=3)        0.442   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
    SLICE_X26Y45.Y       Tilo                  0.707   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1
    SLICE_X26Y45.F3      net (fanout=1)        0.043   myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1/O
    SLICE_X26Y45.X       Tilo                  0.692   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/XNOR65
    SLICE_X26Y44.BX      net (fanout=1)        0.450   myHDMI/encode_B/XNOR65
    SLICE_X26Y44.X       Tbxx                  0.860   myHDMI/encode_B/XNOR
                                                       myHDMI/encode_R/XNOR82
    SLICE_X15Y29.G1      net (fanout=20)       1.607   myHDMI/encode_B/XNOR
    SLICE_X15Y29.Y       Tilo                  0.648   myHDMI/encode_G/TMDS<1>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_0_xo<0>1
    SLICE_X20Y42.G3      net (fanout=4)        1.774   myHDMI/encode_B/q_m<1>
    SLICE_X20Y42.Y       Tilo                  0.707   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_2_xo<0>1
    SLICE_X20Y42.F4      net (fanout=6)        0.099   myHDMI/encode_B/q_m<3>
    SLICE_X20Y42.X       Tilo                  0.692   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_4_xo<0>1
    SLICE_X20Y44.G1      net (fanout=5)        0.493   myHDMI/encode_B/q_m<5>
    SLICE_X20Y44.Y       Tilo                  0.707   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_cy<0>11
    SLICE_X20Y44.F4      net (fanout=3)        0.135   myHDMI/encode_B/Madd_balance_addsub0004_Madd_cy<0>
    SLICE_X20Y44.X       Tilo                  0.692   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_xor<1>11
    SLICE_X22Y44.G2      net (fanout=3)        0.507   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
    SLICE_X22Y44.Y       Tilo                  0.707   myHDMI/encode_B/COND_8_or000057
                                                       myHDMI/encode_R/Madd_balance_addsub0005_cy<1>11
    SLICE_X22Y44.F4      net (fanout=2)        0.094   myHDMI/encode_B/Madd_balance_addsub0005_cy<1>
    SLICE_X22Y44.X       Tilo                  0.692   myHDMI/encode_B/COND_8_or000057
                                                       myHDMI/encode_R/Madd_balance_addsub0005_xor<2>11
    SLICE_X17Y47.G4      net (fanout=9)        0.959   myHDMI/encode_B/COND_8_or000057
    SLICE_X17Y47.Y       Tilo                  0.648   myHDMI/encode_G/Msub_balance_acc_inc_lut<0>
                                                       myHDMI/encode_G/COND_8_or000092
    SLICE_X17Y44.G1      net (fanout=4)        0.581   myHDMI/encode_G/COND_8_or0000
    SLICE_X17Y44.Y       Tilo                  0.648   myHDMI/encode_G/Maccum_balance_acc_lut<1>
                                                       myHDMI/encode_G/invert_q_m1
    SLICE_X17Y44.F1      net (fanout=13)       0.913   myHDMI/encode_G/invert_q_m
    SLICE_X17Y44.X       Tilo                  0.643   myHDMI/encode_G/Maccum_balance_acc_lut<1>
                                                       myHDMI/encode_G/Maccum_balance_acc_lut<1>1
    SLICE_X16Y44.G3      net (fanout=3)        0.157   myHDMI/encode_G/Maccum_balance_acc_lut<1>
    SLICE_X16Y44.Y       Tilo                  0.707   myHDMI/encode_G/balance_acc<3>
                                                       myHDMI/encode_G/Maccum_balance_acc_cy<1>1
    SLICE_X16Y44.F2      net (fanout=1)        0.335   myHDMI/encode_G/Maccum_balance_acc_cy<1>1/O
    SLICE_X16Y44.CLK     Tfck                  0.802   myHDMI/encode_G/balance_acc<3>
                                                       myHDMI/encode_G/Maccum_balance_acc_xor<3>11
                                                       myHDMI/encode_G/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                     21.684ns (12.107ns logic, 9.577ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.285ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myVideoGen/B_2 (FF)
  Destination:          myHDMI/encode_G/balance_acc_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.681ns (Levels of Logic = 16)
  Clock Path Skew:      -0.034ns (0.213 - 0.247)
  Source Clock:         clk35_OBUF rising at 0.000ns
  Destination Clock:    clk35_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myVideoGen/B_2 to myHDMI/encode_G/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y43.YQ      Tcko                  0.676   myVideoGen/B<3>
                                                       myVideoGen/B_2
    SLICE_X25Y46.F2      net (fanout=8)        0.940   myVideoGen/B<2>
    SLICE_X25Y46.X       Tif5x                 0.924   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>11
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>1_f5
    SLICE_X26Y45.G3      net (fanout=3)        0.442   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
    SLICE_X26Y45.Y       Tilo                  0.707   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1
    SLICE_X26Y45.F3      net (fanout=1)        0.043   myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1/O
    SLICE_X26Y45.X       Tilo                  0.692   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/XNOR65
    SLICE_X26Y44.BX      net (fanout=1)        0.450   myHDMI/encode_B/XNOR65
    SLICE_X26Y44.X       Tbxx                  0.860   myHDMI/encode_B/XNOR
                                                       myHDMI/encode_R/XNOR82
    SLICE_X15Y29.G1      net (fanout=20)       1.607   myHDMI/encode_B/XNOR
    SLICE_X15Y29.Y       Tilo                  0.648   myHDMI/encode_G/TMDS<1>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_0_xo<0>1
    SLICE_X20Y42.G3      net (fanout=4)        1.774   myHDMI/encode_B/q_m<1>
    SLICE_X20Y42.Y       Tilo                  0.707   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_2_xo<0>1
    SLICE_X20Y42.F4      net (fanout=6)        0.099   myHDMI/encode_B/q_m<3>
    SLICE_X20Y42.X       Tilo                  0.692   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_4_xo<0>1
    SLICE_X20Y44.G1      net (fanout=5)        0.493   myHDMI/encode_B/q_m<5>
    SLICE_X20Y44.Y       Tilo                  0.707   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_cy<0>11
    SLICE_X20Y44.F4      net (fanout=3)        0.135   myHDMI/encode_B/Madd_balance_addsub0004_Madd_cy<0>
    SLICE_X20Y44.X       Tilo                  0.692   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_xor<1>11
    SLICE_X22Y44.G2      net (fanout=3)        0.507   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
    SLICE_X22Y44.Y       Tilo                  0.707   myHDMI/encode_B/COND_8_or000057
                                                       myHDMI/encode_R/Madd_balance_addsub0005_cy<1>11
    SLICE_X22Y44.F4      net (fanout=2)        0.094   myHDMI/encode_B/Madd_balance_addsub0005_cy<1>
    SLICE_X22Y44.X       Tilo                  0.692   myHDMI/encode_B/COND_8_or000057
                                                       myHDMI/encode_R/Madd_balance_addsub0005_xor<2>11
    SLICE_X17Y47.G4      net (fanout=9)        0.959   myHDMI/encode_B/COND_8_or000057
    SLICE_X17Y47.Y       Tilo                  0.648   myHDMI/encode_G/Msub_balance_acc_inc_lut<0>
                                                       myHDMI/encode_G/COND_8_or000092
    SLICE_X17Y44.G1      net (fanout=4)        0.581   myHDMI/encode_G/COND_8_or0000
    SLICE_X17Y44.Y       Tilo                  0.648   myHDMI/encode_G/Maccum_balance_acc_lut<1>
                                                       myHDMI/encode_G/invert_q_m1
    SLICE_X17Y44.F1      net (fanout=13)       0.913   myHDMI/encode_G/invert_q_m
    SLICE_X17Y44.X       Tilo                  0.643   myHDMI/encode_G/Maccum_balance_acc_lut<1>
                                                       myHDMI/encode_G/Maccum_balance_acc_lut<1>1
    SLICE_X16Y44.G3      net (fanout=3)        0.157   myHDMI/encode_G/Maccum_balance_acc_lut<1>
    SLICE_X16Y44.Y       Tilo                  0.707   myHDMI/encode_G/balance_acc<3>
                                                       myHDMI/encode_G/Maccum_balance_acc_cy<1>1
    SLICE_X16Y44.F2      net (fanout=1)        0.335   myHDMI/encode_G/Maccum_balance_acc_cy<1>1/O
    SLICE_X16Y44.CLK     Tfck                  0.802   myHDMI/encode_G/balance_acc<3>
                                                       myHDMI/encode_G/Maccum_balance_acc_xor<3>11
                                                       myHDMI/encode_G/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                     21.681ns (12.152ns logic, 9.529ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------

Paths for end point myHDMI/encode_R/TMDS_9 (SLICE_X14Y34.SR), 2739 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.338ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myVideoGen/B_3 (FF)
  Destination:          myHDMI/encode_R/TMDS_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.612ns (Levels of Logic = 13)
  Clock Path Skew:      -0.050ns (0.589 - 0.639)
  Source Clock:         clk35_OBUF rising at 0.000ns
  Destination Clock:    clk35_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myVideoGen/B_3 to myHDMI/encode_R/TMDS_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y43.XQ      Tcko                  0.631   myVideoGen/B<3>
                                                       myVideoGen/B_3
    SLICE_X25Y46.G1      net (fanout=9)        1.001   myVideoGen/B<3>
    SLICE_X25Y46.X       Tif5x                 0.924   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>12
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>1_f5
    SLICE_X26Y45.G3      net (fanout=3)        0.442   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
    SLICE_X26Y45.Y       Tilo                  0.707   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1
    SLICE_X26Y45.F3      net (fanout=1)        0.043   myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1/O
    SLICE_X26Y45.X       Tilo                  0.692   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/XNOR65
    SLICE_X26Y44.BX      net (fanout=1)        0.450   myHDMI/encode_B/XNOR65
    SLICE_X26Y44.X       Tbxx                  0.860   myHDMI/encode_B/XNOR
                                                       myHDMI/encode_R/XNOR82
    SLICE_X15Y29.G1      net (fanout=20)       1.607   myHDMI/encode_B/XNOR
    SLICE_X15Y29.Y       Tilo                  0.648   myHDMI/encode_G/TMDS<1>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_0_xo<0>1
    SLICE_X20Y42.G3      net (fanout=4)        1.774   myHDMI/encode_B/q_m<1>
    SLICE_X20Y42.Y       Tilo                  0.707   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_2_xo<0>1
    SLICE_X20Y42.F4      net (fanout=6)        0.099   myHDMI/encode_B/q_m<3>
    SLICE_X20Y42.X       Tilo                  0.692   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_4_xo<0>1
    SLICE_X20Y44.G1      net (fanout=5)        0.493   myHDMI/encode_B/q_m<5>
    SLICE_X20Y44.Y       Tilo                  0.707   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_cy<0>11
    SLICE_X20Y44.F4      net (fanout=3)        0.135   myHDMI/encode_B/Madd_balance_addsub0004_Madd_cy<0>
    SLICE_X20Y44.X       Tilo                  0.692   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_xor<1>11
    SLICE_X22Y44.G2      net (fanout=3)        0.507   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
    SLICE_X22Y44.Y       Tilo                  0.707   myHDMI/encode_B/COND_8_or000057
                                                       myHDMI/encode_R/Madd_balance_addsub0005_cy<1>11
    SLICE_X22Y44.F4      net (fanout=2)        0.094   myHDMI/encode_B/Madd_balance_addsub0005_cy<1>
    SLICE_X22Y44.X       Tilo                  0.692   myHDMI/encode_B/COND_8_or000057
                                                       myHDMI/encode_R/Madd_balance_addsub0005_xor<2>11
    SLICE_X25Y49.G3      net (fanout=9)        0.956   myHDMI/encode_B/COND_8_or000057
    SLICE_X25Y49.Y       Tilo                  0.648   myHDMI/encode_R/Msub_balance_acc_inc_lut<0>
                                                       myHDMI/encode_R/COND_6_or000092
    SLICE_X24Y49.G1      net (fanout=4)        0.286   myHDMI/encode_R/COND_6_or0000
    SLICE_X24Y49.Y       Tilo                  0.707   myHDMI/encode_R/Maccum_balance_acc_lut<1>
                                                       myHDMI/encode_R/invert_q_m1
    SLICE_X14Y34.SR      net (fanout=13)       2.844   myHDMI/encode_R/invert_q_m
    SLICE_X14Y34.CLK     Tsrck                 0.867   myHDMI/encode_R/TMDS<9>
                                                       myHDMI/encode_R/TMDS_9
    -------------------------------------------------  ---------------------------
    Total                                     21.612ns (10.881ns logic, 10.731ns route)
                                                       (50.3% logic, 49.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myVideoGen/B_3 (FF)
  Destination:          myHDMI/encode_R/TMDS_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.599ns (Levels of Logic = 13)
  Clock Path Skew:      -0.050ns (0.589 - 0.639)
  Source Clock:         clk35_OBUF rising at 0.000ns
  Destination Clock:    clk35_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myVideoGen/B_3 to myHDMI/encode_R/TMDS_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y43.XQ      Tcko                  0.631   myVideoGen/B<3>
                                                       myVideoGen/B_3
    SLICE_X25Y46.F1      net (fanout=9)        0.988   myVideoGen/B<3>
    SLICE_X25Y46.X       Tif5x                 0.924   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>11
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>1_f5
    SLICE_X26Y45.G3      net (fanout=3)        0.442   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
    SLICE_X26Y45.Y       Tilo                  0.707   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1
    SLICE_X26Y45.F3      net (fanout=1)        0.043   myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1/O
    SLICE_X26Y45.X       Tilo                  0.692   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/XNOR65
    SLICE_X26Y44.BX      net (fanout=1)        0.450   myHDMI/encode_B/XNOR65
    SLICE_X26Y44.X       Tbxx                  0.860   myHDMI/encode_B/XNOR
                                                       myHDMI/encode_R/XNOR82
    SLICE_X15Y29.G1      net (fanout=20)       1.607   myHDMI/encode_B/XNOR
    SLICE_X15Y29.Y       Tilo                  0.648   myHDMI/encode_G/TMDS<1>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_0_xo<0>1
    SLICE_X20Y42.G3      net (fanout=4)        1.774   myHDMI/encode_B/q_m<1>
    SLICE_X20Y42.Y       Tilo                  0.707   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_2_xo<0>1
    SLICE_X20Y42.F4      net (fanout=6)        0.099   myHDMI/encode_B/q_m<3>
    SLICE_X20Y42.X       Tilo                  0.692   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_4_xo<0>1
    SLICE_X20Y44.G1      net (fanout=5)        0.493   myHDMI/encode_B/q_m<5>
    SLICE_X20Y44.Y       Tilo                  0.707   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_cy<0>11
    SLICE_X20Y44.F4      net (fanout=3)        0.135   myHDMI/encode_B/Madd_balance_addsub0004_Madd_cy<0>
    SLICE_X20Y44.X       Tilo                  0.692   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_xor<1>11
    SLICE_X22Y44.G2      net (fanout=3)        0.507   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
    SLICE_X22Y44.Y       Tilo                  0.707   myHDMI/encode_B/COND_8_or000057
                                                       myHDMI/encode_R/Madd_balance_addsub0005_cy<1>11
    SLICE_X22Y44.F4      net (fanout=2)        0.094   myHDMI/encode_B/Madd_balance_addsub0005_cy<1>
    SLICE_X22Y44.X       Tilo                  0.692   myHDMI/encode_B/COND_8_or000057
                                                       myHDMI/encode_R/Madd_balance_addsub0005_xor<2>11
    SLICE_X25Y49.G3      net (fanout=9)        0.956   myHDMI/encode_B/COND_8_or000057
    SLICE_X25Y49.Y       Tilo                  0.648   myHDMI/encode_R/Msub_balance_acc_inc_lut<0>
                                                       myHDMI/encode_R/COND_6_or000092
    SLICE_X24Y49.G1      net (fanout=4)        0.286   myHDMI/encode_R/COND_6_or0000
    SLICE_X24Y49.Y       Tilo                  0.707   myHDMI/encode_R/Maccum_balance_acc_lut<1>
                                                       myHDMI/encode_R/invert_q_m1
    SLICE_X14Y34.SR      net (fanout=13)       2.844   myHDMI/encode_R/invert_q_m
    SLICE_X14Y34.CLK     Tsrck                 0.867   myHDMI/encode_R/TMDS<9>
                                                       myHDMI/encode_R/TMDS_9
    -------------------------------------------------  ---------------------------
    Total                                     21.599ns (10.881ns logic, 10.718ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.354ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myVideoGen/B_2 (FF)
  Destination:          myHDMI/encode_R/TMDS_9 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.596ns (Levels of Logic = 13)
  Clock Path Skew:      -0.050ns (0.589 - 0.639)
  Source Clock:         clk35_OBUF rising at 0.000ns
  Destination Clock:    clk35_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myVideoGen/B_2 to myHDMI/encode_R/TMDS_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y43.YQ      Tcko                  0.676   myVideoGen/B<3>
                                                       myVideoGen/B_2
    SLICE_X25Y46.F2      net (fanout=8)        0.940   myVideoGen/B<2>
    SLICE_X25Y46.X       Tif5x                 0.924   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>11
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>1_f5
    SLICE_X26Y45.G3      net (fanout=3)        0.442   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
    SLICE_X26Y45.Y       Tilo                  0.707   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1
    SLICE_X26Y45.F3      net (fanout=1)        0.043   myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1/O
    SLICE_X26Y45.X       Tilo                  0.692   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/XNOR65
    SLICE_X26Y44.BX      net (fanout=1)        0.450   myHDMI/encode_B/XNOR65
    SLICE_X26Y44.X       Tbxx                  0.860   myHDMI/encode_B/XNOR
                                                       myHDMI/encode_R/XNOR82
    SLICE_X15Y29.G1      net (fanout=20)       1.607   myHDMI/encode_B/XNOR
    SLICE_X15Y29.Y       Tilo                  0.648   myHDMI/encode_G/TMDS<1>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_0_xo<0>1
    SLICE_X20Y42.G3      net (fanout=4)        1.774   myHDMI/encode_B/q_m<1>
    SLICE_X20Y42.Y       Tilo                  0.707   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_2_xo<0>1
    SLICE_X20Y42.F4      net (fanout=6)        0.099   myHDMI/encode_B/q_m<3>
    SLICE_X20Y42.X       Tilo                  0.692   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_4_xo<0>1
    SLICE_X20Y44.G1      net (fanout=5)        0.493   myHDMI/encode_B/q_m<5>
    SLICE_X20Y44.Y       Tilo                  0.707   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_cy<0>11
    SLICE_X20Y44.F4      net (fanout=3)        0.135   myHDMI/encode_B/Madd_balance_addsub0004_Madd_cy<0>
    SLICE_X20Y44.X       Tilo                  0.692   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_xor<1>11
    SLICE_X22Y44.G2      net (fanout=3)        0.507   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
    SLICE_X22Y44.Y       Tilo                  0.707   myHDMI/encode_B/COND_8_or000057
                                                       myHDMI/encode_R/Madd_balance_addsub0005_cy<1>11
    SLICE_X22Y44.F4      net (fanout=2)        0.094   myHDMI/encode_B/Madd_balance_addsub0005_cy<1>
    SLICE_X22Y44.X       Tilo                  0.692   myHDMI/encode_B/COND_8_or000057
                                                       myHDMI/encode_R/Madd_balance_addsub0005_xor<2>11
    SLICE_X25Y49.G3      net (fanout=9)        0.956   myHDMI/encode_B/COND_8_or000057
    SLICE_X25Y49.Y       Tilo                  0.648   myHDMI/encode_R/Msub_balance_acc_inc_lut<0>
                                                       myHDMI/encode_R/COND_6_or000092
    SLICE_X24Y49.G1      net (fanout=4)        0.286   myHDMI/encode_R/COND_6_or0000
    SLICE_X24Y49.Y       Tilo                  0.707   myHDMI/encode_R/Maccum_balance_acc_lut<1>
                                                       myHDMI/encode_R/invert_q_m1
    SLICE_X14Y34.SR      net (fanout=13)       2.844   myHDMI/encode_R/invert_q_m
    SLICE_X14Y34.CLK     Tsrck                 0.867   myHDMI/encode_R/TMDS<9>
                                                       myHDMI/encode_R/TMDS_9
    -------------------------------------------------  ---------------------------
    Total                                     21.596ns (10.926ns logic, 10.670ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point myHDMI/encode_G/balance_acc_3 (SLICE_X16Y44.F4), 7289 paths
--------------------------------------------------------------------------------
Slack (setup path):     3.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myVideoGen/B_3 (FF)
  Destination:          myHDMI/encode_G/balance_acc_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.549ns (Levels of Logic = 16)
  Clock Path Skew:      -0.034ns (0.213 - 0.247)
  Source Clock:         clk35_OBUF rising at 0.000ns
  Destination Clock:    clk35_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myVideoGen/B_3 to myHDMI/encode_G/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y43.XQ      Tcko                  0.631   myVideoGen/B<3>
                                                       myVideoGen/B_3
    SLICE_X25Y46.G1      net (fanout=9)        1.001   myVideoGen/B<3>
    SLICE_X25Y46.X       Tif5x                 0.924   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>12
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>1_f5
    SLICE_X26Y45.G3      net (fanout=3)        0.442   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
    SLICE_X26Y45.Y       Tilo                  0.707   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1
    SLICE_X26Y45.F3      net (fanout=1)        0.043   myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1/O
    SLICE_X26Y45.X       Tilo                  0.692   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/XNOR65
    SLICE_X26Y44.BX      net (fanout=1)        0.450   myHDMI/encode_B/XNOR65
    SLICE_X26Y44.X       Tbxx                  0.860   myHDMI/encode_B/XNOR
                                                       myHDMI/encode_R/XNOR82
    SLICE_X15Y29.G1      net (fanout=20)       1.607   myHDMI/encode_B/XNOR
    SLICE_X15Y29.Y       Tilo                  0.648   myHDMI/encode_G/TMDS<1>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_0_xo<0>1
    SLICE_X20Y42.G3      net (fanout=4)        1.774   myHDMI/encode_B/q_m<1>
    SLICE_X20Y42.Y       Tilo                  0.707   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_2_xo<0>1
    SLICE_X20Y42.F4      net (fanout=6)        0.099   myHDMI/encode_B/q_m<3>
    SLICE_X20Y42.X       Tilo                  0.692   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_4_xo<0>1
    SLICE_X20Y44.G1      net (fanout=5)        0.493   myHDMI/encode_B/q_m<5>
    SLICE_X20Y44.Y       Tilo                  0.707   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_cy<0>11
    SLICE_X20Y44.F4      net (fanout=3)        0.135   myHDMI/encode_B/Madd_balance_addsub0004_Madd_cy<0>
    SLICE_X20Y44.X       Tilo                  0.692   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_xor<1>11
    SLICE_X22Y44.G2      net (fanout=3)        0.507   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
    SLICE_X22Y44.Y       Tilo                  0.707   myHDMI/encode_B/COND_8_or000057
                                                       myHDMI/encode_R/Madd_balance_addsub0005_cy<1>11
    SLICE_X25Y44.G3      net (fanout=2)        0.419   myHDMI/encode_B/Madd_balance_addsub0005_cy<1>
    SLICE_X25Y44.Y       Tilo                  0.648   myHDMI/encode_R/N11
                                                       myHDMI/encode_R/Msub_balance_xor<3>11
    SLICE_X16Y46.G4      net (fanout=9)        1.023   myHDMI/encode_B/balance<3>
    SLICE_X16Y46.Y       Tilo                  0.707   myHDMI/encode_G/Msub_balance_acc_inc_cy<0>
                                                       myHDMI/encode_G/_and000011
    SLICE_X17Y47.F1      net (fanout=2)        0.215   myHDMI/encode_G/N11
    SLICE_X17Y47.X       Tilo                  0.643   myHDMI/encode_G/Msub_balance_acc_inc_lut<0>
                                                       myHDMI/encode_G/Msub_balance_acc_inc_lut<0>1
    SLICE_X16Y45.G2      net (fanout=4)        0.399   myHDMI/encode_G/Msub_balance_acc_inc_lut<0>
    SLICE_X16Y45.Y       Tilo                  0.707   myHDMI/encode_G/Maccum_balance_acc_lut<2>
                                                       myHDMI/encode_G/Msub_balance_acc_inc_cy<1>11
    SLICE_X18Y44.F2      net (fanout=2)        0.418   myHDMI/encode_G/Msub_balance_acc_inc_cy<1>
    SLICE_X18Y44.X       Tilo                  0.692   myHDMI/encode_G/Maccum_balance_acc_lut<3>
                                                       myHDMI/encode_G/Maccum_balance_acc_lut<3>
    SLICE_X16Y44.F4      net (fanout=1)        0.358   myHDMI/encode_G/Maccum_balance_acc_lut<3>
    SLICE_X16Y44.CLK     Tfck                  0.802   myHDMI/encode_G/balance_acc<3>
                                                       myHDMI/encode_G/Maccum_balance_acc_xor<3>11
                                                       myHDMI/encode_G/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                     21.549ns (12.166ns logic, 9.383ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.430ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myVideoGen/B_3 (FF)
  Destination:          myHDMI/encode_G/balance_acc_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.536ns (Levels of Logic = 16)
  Clock Path Skew:      -0.034ns (0.213 - 0.247)
  Source Clock:         clk35_OBUF rising at 0.000ns
  Destination Clock:    clk35_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myVideoGen/B_3 to myHDMI/encode_G/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y43.XQ      Tcko                  0.631   myVideoGen/B<3>
                                                       myVideoGen/B_3
    SLICE_X25Y46.F1      net (fanout=9)        0.988   myVideoGen/B<3>
    SLICE_X25Y46.X       Tif5x                 0.924   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>11
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>1_f5
    SLICE_X26Y45.G3      net (fanout=3)        0.442   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
    SLICE_X26Y45.Y       Tilo                  0.707   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1
    SLICE_X26Y45.F3      net (fanout=1)        0.043   myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1/O
    SLICE_X26Y45.X       Tilo                  0.692   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/XNOR65
    SLICE_X26Y44.BX      net (fanout=1)        0.450   myHDMI/encode_B/XNOR65
    SLICE_X26Y44.X       Tbxx                  0.860   myHDMI/encode_B/XNOR
                                                       myHDMI/encode_R/XNOR82
    SLICE_X15Y29.G1      net (fanout=20)       1.607   myHDMI/encode_B/XNOR
    SLICE_X15Y29.Y       Tilo                  0.648   myHDMI/encode_G/TMDS<1>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_0_xo<0>1
    SLICE_X20Y42.G3      net (fanout=4)        1.774   myHDMI/encode_B/q_m<1>
    SLICE_X20Y42.Y       Tilo                  0.707   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_2_xo<0>1
    SLICE_X20Y42.F4      net (fanout=6)        0.099   myHDMI/encode_B/q_m<3>
    SLICE_X20Y42.X       Tilo                  0.692   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_4_xo<0>1
    SLICE_X20Y44.G1      net (fanout=5)        0.493   myHDMI/encode_B/q_m<5>
    SLICE_X20Y44.Y       Tilo                  0.707   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_cy<0>11
    SLICE_X20Y44.F4      net (fanout=3)        0.135   myHDMI/encode_B/Madd_balance_addsub0004_Madd_cy<0>
    SLICE_X20Y44.X       Tilo                  0.692   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_xor<1>11
    SLICE_X22Y44.G2      net (fanout=3)        0.507   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
    SLICE_X22Y44.Y       Tilo                  0.707   myHDMI/encode_B/COND_8_or000057
                                                       myHDMI/encode_R/Madd_balance_addsub0005_cy<1>11
    SLICE_X25Y44.G3      net (fanout=2)        0.419   myHDMI/encode_B/Madd_balance_addsub0005_cy<1>
    SLICE_X25Y44.Y       Tilo                  0.648   myHDMI/encode_R/N11
                                                       myHDMI/encode_R/Msub_balance_xor<3>11
    SLICE_X16Y46.G4      net (fanout=9)        1.023   myHDMI/encode_B/balance<3>
    SLICE_X16Y46.Y       Tilo                  0.707   myHDMI/encode_G/Msub_balance_acc_inc_cy<0>
                                                       myHDMI/encode_G/_and000011
    SLICE_X17Y47.F1      net (fanout=2)        0.215   myHDMI/encode_G/N11
    SLICE_X17Y47.X       Tilo                  0.643   myHDMI/encode_G/Msub_balance_acc_inc_lut<0>
                                                       myHDMI/encode_G/Msub_balance_acc_inc_lut<0>1
    SLICE_X16Y45.G2      net (fanout=4)        0.399   myHDMI/encode_G/Msub_balance_acc_inc_lut<0>
    SLICE_X16Y45.Y       Tilo                  0.707   myHDMI/encode_G/Maccum_balance_acc_lut<2>
                                                       myHDMI/encode_G/Msub_balance_acc_inc_cy<1>11
    SLICE_X18Y44.F2      net (fanout=2)        0.418   myHDMI/encode_G/Msub_balance_acc_inc_cy<1>
    SLICE_X18Y44.X       Tilo                  0.692   myHDMI/encode_G/Maccum_balance_acc_lut<3>
                                                       myHDMI/encode_G/Maccum_balance_acc_lut<3>
    SLICE_X16Y44.F4      net (fanout=1)        0.358   myHDMI/encode_G/Maccum_balance_acc_lut<3>
    SLICE_X16Y44.CLK     Tfck                  0.802   myHDMI/encode_G/balance_acc<3>
                                                       myHDMI/encode_G/Maccum_balance_acc_xor<3>11
                                                       myHDMI/encode_G/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                     21.536ns (12.166ns logic, 9.370ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.433ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myVideoGen/B_2 (FF)
  Destination:          myHDMI/encode_G/balance_acc_3 (FF)
  Requirement:          25.000ns
  Data Path Delay:      21.533ns (Levels of Logic = 16)
  Clock Path Skew:      -0.034ns (0.213 - 0.247)
  Source Clock:         clk35_OBUF rising at 0.000ns
  Destination Clock:    clk35_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myVideoGen/B_2 to myHDMI/encode_G/balance_acc_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y43.YQ      Tcko                  0.676   myVideoGen/B<3>
                                                       myVideoGen/B_2
    SLICE_X25Y46.F2      net (fanout=8)        0.940   myVideoGen/B<2>
    SLICE_X25Y46.X       Tif5x                 0.924   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>11
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0004_Madd_lut<0>1_f5
    SLICE_X26Y45.G3      net (fanout=3)        0.442   myHDMI/encode_B/Madd_Nb1s_addsub0004_Madd_lut<0>
    SLICE_X26Y45.Y       Tilo                  0.707   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1
    SLICE_X26Y45.F3      net (fanout=1)        0.043   myHDMI/encode_R/Madd_Nb1s_addsub0005_lut<0>1/O
    SLICE_X26Y45.X       Tilo                  0.692   myHDMI/encode_B/XNOR65
                                                       myHDMI/encode_R/XNOR65
    SLICE_X26Y44.BX      net (fanout=1)        0.450   myHDMI/encode_B/XNOR65
    SLICE_X26Y44.X       Tbxx                  0.860   myHDMI/encode_B/XNOR
                                                       myHDMI/encode_R/XNOR82
    SLICE_X15Y29.G1      net (fanout=20)       1.607   myHDMI/encode_B/XNOR
    SLICE_X15Y29.Y       Tilo                  0.648   myHDMI/encode_G/TMDS<1>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_0_xo<0>1
    SLICE_X20Y42.G3      net (fanout=4)        1.774   myHDMI/encode_B/q_m<1>
    SLICE_X20Y42.Y       Tilo                  0.707   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_2_xo<0>1
    SLICE_X20Y42.F4      net (fanout=6)        0.099   myHDMI/encode_B/q_m<3>
    SLICE_X20Y42.X       Tilo                  0.692   myHDMI/encode_B/q_m<5>
                                                       myHDMI/encode_R/Mxor_q_m_xor0000_4_xo<0>1
    SLICE_X20Y44.G1      net (fanout=5)        0.493   myHDMI/encode_B/q_m<5>
    SLICE_X20Y44.Y       Tilo                  0.707   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_cy<0>11
    SLICE_X20Y44.F4      net (fanout=3)        0.135   myHDMI/encode_B/Madd_balance_addsub0004_Madd_cy<0>
    SLICE_X20Y44.X       Tilo                  0.692   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
                                                       myHDMI/encode_R/Madd_balance_addsub0004_Madd_xor<1>11
    SLICE_X22Y44.G2      net (fanout=3)        0.507   myHDMI/encode_B/Madd_balance_addsub0005_lut<1>
    SLICE_X22Y44.Y       Tilo                  0.707   myHDMI/encode_B/COND_8_or000057
                                                       myHDMI/encode_R/Madd_balance_addsub0005_cy<1>11
    SLICE_X25Y44.G3      net (fanout=2)        0.419   myHDMI/encode_B/Madd_balance_addsub0005_cy<1>
    SLICE_X25Y44.Y       Tilo                  0.648   myHDMI/encode_R/N11
                                                       myHDMI/encode_R/Msub_balance_xor<3>11
    SLICE_X16Y46.G4      net (fanout=9)        1.023   myHDMI/encode_B/balance<3>
    SLICE_X16Y46.Y       Tilo                  0.707   myHDMI/encode_G/Msub_balance_acc_inc_cy<0>
                                                       myHDMI/encode_G/_and000011
    SLICE_X17Y47.F1      net (fanout=2)        0.215   myHDMI/encode_G/N11
    SLICE_X17Y47.X       Tilo                  0.643   myHDMI/encode_G/Msub_balance_acc_inc_lut<0>
                                                       myHDMI/encode_G/Msub_balance_acc_inc_lut<0>1
    SLICE_X16Y45.G2      net (fanout=4)        0.399   myHDMI/encode_G/Msub_balance_acc_inc_lut<0>
    SLICE_X16Y45.Y       Tilo                  0.707   myHDMI/encode_G/Maccum_balance_acc_lut<2>
                                                       myHDMI/encode_G/Msub_balance_acc_inc_cy<1>11
    SLICE_X18Y44.F2      net (fanout=2)        0.418   myHDMI/encode_G/Msub_balance_acc_inc_cy<1>
    SLICE_X18Y44.X       Tilo                  0.692   myHDMI/encode_G/Maccum_balance_acc_lut<3>
                                                       myHDMI/encode_G/Maccum_balance_acc_lut<3>
    SLICE_X16Y44.F4      net (fanout=1)        0.358   myHDMI/encode_G/Maccum_balance_acc_lut<3>
    SLICE_X16Y44.CLK     Tfck                  0.802   myHDMI/encode_G/balance_acc<3>
                                                       myHDMI/encode_G/Maccum_balance_acc_xor<3>11
                                                       myHDMI/encode_G/balance_acc_3
    -------------------------------------------------  ---------------------------
    Total                                     21.533ns (12.211ns logic, 9.322ns route)
                                                       (56.7% logic, 43.3% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "pixel_clock/CLKFX_BUF" derived from
 NET "pixel_clock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 divided by 1.60 to 25 nS and duty cycle corrected to HIGH 12.500 nS 

--------------------------------------------------------------------------------

Paths for end point myVideoGen/x_count_0 (SLICE_X13Y24.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.993ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myVideoGen/x_count_0 (FF)
  Destination:          myVideoGen/x_count_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.993ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk35_OBUF rising at 25.000ns
  Destination Clock:    clk35_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: myVideoGen/x_count_0 to myVideoGen/x_count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.XQ      Tcko                  0.473   myVideoGen/x_count<0>
                                                       myVideoGen/x_count_0
    SLICE_X13Y24.BX      net (fanout=6)        0.436   myVideoGen/x_count<0>
    SLICE_X13Y24.CLK     Tckdi       (-Th)    -0.084   myVideoGen/x_count<0>
                                                       myVideoGen/x_count_0
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.557ns logic, 0.436ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point myVideoGen/x_count_2 (SLICE_X13Y26.G2), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myVideoGen/x_count_1 (FF)
  Destination:          myVideoGen/x_count_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.007ns (0.024 - 0.017)
  Source Clock:         clk35_OBUF rising at 25.000ns
  Destination Clock:    clk35_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: myVideoGen/x_count_1 to myVideoGen/x_count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.YQ      Tcko                  0.464   myVideoGen/x_count<0>
                                                       myVideoGen/x_count_1
    SLICE_X13Y26.G2      net (fanout=5)        0.366   myVideoGen/x_count<1>
    SLICE_X13Y26.CLK     Tckg        (-Th)    -0.470   myVideoGen/x_count<3>
                                                       myVideoGen/Mcount_x_count_xor<2>11
                                                       myVideoGen/x_count_2
    -------------------------------------------------  ---------------------------
    Total                                      1.300ns (0.934ns logic, 0.366ns route)
                                                       (71.8% logic, 28.2% route)

--------------------------------------------------------------------------------

Paths for end point myVideoGen/x_count_1 (SLICE_X13Y24.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myVideoGen/x_count_0 (FF)
  Destination:          myVideoGen/x_count_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk35_OBUF rising at 25.000ns
  Destination Clock:    clk35_OBUF rising at 25.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: myVideoGen/x_count_0 to myVideoGen/x_count_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y24.XQ      Tcko                  0.473   myVideoGen/x_count<0>
                                                       myVideoGen/x_count_0
    SLICE_X13Y24.G4      net (fanout=6)        0.361   myVideoGen/x_count<0>
    SLICE_X13Y24.CLK     Tckg        (-Th)    -0.470   myVideoGen/x_count<0>
                                                       myVideoGen/Mcount_x_count_xor<1>11
                                                       myVideoGen/x_count_1
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.943ns logic, 0.361ns route)
                                                       (72.3% logic, 27.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "pixel_clock/CLKFX_BUF" derived from
 NET "pixel_clock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%;
 divided by 1.60 to 25 nS and duty cycle corrected to HIGH 12.500 nS 

--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 25.000ns
  Low pulse: 12.500ns
  Low pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: myHDMI/DCM_TMDS_inst/CLKIN
  Logical resource: myHDMI/DCM_TMDS_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk35_OBUF
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 25.000ns
  High pulse: 12.500ns
  High pulse limit: 5.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: myHDMI/DCM_TMDS_inst/CLKIN
  Logical resource: myHDMI/DCM_TMDS_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk35_OBUF
--------------------------------------------------------------------------------
Slack: 21.001ns (period - min period limit)
  Period: 25.000ns
  Min period limit: 3.999ns (250.063MHz) (Tdcmpc)
  Physical resource: myHDMI/DCM_TMDS_inst/CLKIN
  Logical resource: myHDMI/DCM_TMDS_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: clk35_OBUF
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "myHDMI/DCM_TMDSp" derived from  
PERIOD analysis for net "pixel_clock/CLKFX_BUF" derived from NET 
"pixel_clock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%; divided by 1.60 to 25 nS and 
duty cycle corrected to HIGH 12.500 nS   divided by 10.00 to 2.500 nS and duty 
cycle corrected to HIGH 1.250 nS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 117 paths analyzed, 105 endpoints analyzed, 8 failing endpoints
 9 timing errors detected. (8 setup errors, 0 hold errors, 1 component switching limit error)
 Minimum period is   3.467ns.
--------------------------------------------------------------------------------

Paths for end point myHDMI/TMDS_cnt_0 (SLICE_X12Y29.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myHDMI/TMDS_cnt_2 (FF)
  Destination:          myHDMI/TMDS_cnt_0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      3.455ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.070 - 0.082)
  Source Clock:         myHDMI/clk_TMDS rising at 0.000ns
  Destination Clock:    myHDMI/clk_TMDS rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myHDMI/TMDS_cnt_2 to myHDMI/TMDS_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.YQ      Tcko                  0.676   myHDMI/TMDS_cnt<3>
                                                       myHDMI/TMDS_cnt_2
    SLICE_X13Y28.F1      net (fanout=4)        0.615   myHDMI/TMDS_cnt<2>
    SLICE_X13Y28.X       Tilo                  0.643   myHDMI/TMDS_shift_load
                                                       myHDMI/TMDS_shift_load_cmp_eq00001
    SLICE_X12Y29.SR      net (fanout=2)        0.654   myHDMI/TMDS_shift_load_cmp_eq0000
    SLICE_X12Y29.CLK     Tsrck                 0.867   myHDMI/TMDS_cnt<0>
                                                       myHDMI/TMDS_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (2.186ns logic, 1.269ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myHDMI/TMDS_cnt_1 (FF)
  Destination:          myHDMI/TMDS_cnt_0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      3.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         myHDMI/clk_TMDS rising at 0.000ns
  Destination Clock:    myHDMI/clk_TMDS rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myHDMI/TMDS_cnt_1 to myHDMI/TMDS_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.YQ      Tcko                  0.676   myHDMI/TMDS_cnt<0>
                                                       myHDMI/TMDS_cnt_1
    SLICE_X13Y28.F3      net (fanout=5)        0.551   myHDMI/TMDS_cnt<1>
    SLICE_X13Y28.X       Tilo                  0.643   myHDMI/TMDS_shift_load
                                                       myHDMI/TMDS_shift_load_cmp_eq00001
    SLICE_X12Y29.SR      net (fanout=2)        0.654   myHDMI/TMDS_shift_load_cmp_eq0000
    SLICE_X12Y29.CLK     Tsrck                 0.867   myHDMI/TMDS_cnt<0>
                                                       myHDMI/TMDS_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (2.186ns logic, 1.205ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myHDMI/TMDS_cnt_0 (FF)
  Destination:          myHDMI/TMDS_cnt_0 (FF)
  Requirement:          2.500ns
  Data Path Delay:      3.368ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         myHDMI/clk_TMDS rising at 0.000ns
  Destination Clock:    myHDMI/clk_TMDS rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myHDMI/TMDS_cnt_0 to myHDMI/TMDS_cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.XQ      Tcko                  0.631   myHDMI/TMDS_cnt<0>
                                                       myHDMI/TMDS_cnt_0
    SLICE_X13Y28.F4      net (fanout=6)        0.573   myHDMI/TMDS_cnt<0>
    SLICE_X13Y28.X       Tilo                  0.643   myHDMI/TMDS_shift_load
                                                       myHDMI/TMDS_shift_load_cmp_eq00001
    SLICE_X12Y29.SR      net (fanout=2)        0.654   myHDMI/TMDS_shift_load_cmp_eq0000
    SLICE_X12Y29.CLK     Tsrck                 0.867   myHDMI/TMDS_cnt<0>
                                                       myHDMI/TMDS_cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (2.141ns logic, 1.227ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point myHDMI/TMDS_cnt_1 (SLICE_X12Y29.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.967ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myHDMI/TMDS_cnt_2 (FF)
  Destination:          myHDMI/TMDS_cnt_1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      3.455ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.070 - 0.082)
  Source Clock:         myHDMI/clk_TMDS rising at 0.000ns
  Destination Clock:    myHDMI/clk_TMDS rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myHDMI/TMDS_cnt_2 to myHDMI/TMDS_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.YQ      Tcko                  0.676   myHDMI/TMDS_cnt<3>
                                                       myHDMI/TMDS_cnt_2
    SLICE_X13Y28.F1      net (fanout=4)        0.615   myHDMI/TMDS_cnt<2>
    SLICE_X13Y28.X       Tilo                  0.643   myHDMI/TMDS_shift_load
                                                       myHDMI/TMDS_shift_load_cmp_eq00001
    SLICE_X12Y29.SR      net (fanout=2)        0.654   myHDMI/TMDS_shift_load_cmp_eq0000
    SLICE_X12Y29.CLK     Tsrck                 0.867   myHDMI/TMDS_cnt<0>
                                                       myHDMI/TMDS_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (2.186ns logic, 1.269ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myHDMI/TMDS_cnt_1 (FF)
  Destination:          myHDMI/TMDS_cnt_1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      3.391ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         myHDMI/clk_TMDS rising at 0.000ns
  Destination Clock:    myHDMI/clk_TMDS rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myHDMI/TMDS_cnt_1 to myHDMI/TMDS_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.YQ      Tcko                  0.676   myHDMI/TMDS_cnt<0>
                                                       myHDMI/TMDS_cnt_1
    SLICE_X13Y28.F3      net (fanout=5)        0.551   myHDMI/TMDS_cnt<1>
    SLICE_X13Y28.X       Tilo                  0.643   myHDMI/TMDS_shift_load
                                                       myHDMI/TMDS_shift_load_cmp_eq00001
    SLICE_X12Y29.SR      net (fanout=2)        0.654   myHDMI/TMDS_shift_load_cmp_eq0000
    SLICE_X12Y29.CLK     Tsrck                 0.867   myHDMI/TMDS_cnt<0>
                                                       myHDMI/TMDS_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (2.186ns logic, 1.205ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.868ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myHDMI/TMDS_cnt_0 (FF)
  Destination:          myHDMI/TMDS_cnt_1 (FF)
  Requirement:          2.500ns
  Data Path Delay:      3.368ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         myHDMI/clk_TMDS rising at 0.000ns
  Destination Clock:    myHDMI/clk_TMDS rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myHDMI/TMDS_cnt_0 to myHDMI/TMDS_cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.XQ      Tcko                  0.631   myHDMI/TMDS_cnt<0>
                                                       myHDMI/TMDS_cnt_0
    SLICE_X13Y28.F4      net (fanout=6)        0.573   myHDMI/TMDS_cnt<0>
    SLICE_X13Y28.X       Tilo                  0.643   myHDMI/TMDS_shift_load
                                                       myHDMI/TMDS_shift_load_cmp_eq00001
    SLICE_X12Y29.SR      net (fanout=2)        0.654   myHDMI/TMDS_shift_load_cmp_eq0000
    SLICE_X12Y29.CLK     Tsrck                 0.867   myHDMI/TMDS_cnt<0>
                                                       myHDMI/TMDS_cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (2.141ns logic, 1.227ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Paths for end point myHDMI/TMDS_cnt_3 (SLICE_X12Y28.SR), 4 paths
--------------------------------------------------------------------------------
Slack (setup path):     -0.955ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myHDMI/TMDS_cnt_2 (FF)
  Destination:          myHDMI/TMDS_cnt_3 (FF)
  Requirement:          2.500ns
  Data Path Delay:      3.455ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         myHDMI/clk_TMDS rising at 0.000ns
  Destination Clock:    myHDMI/clk_TMDS rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myHDMI/TMDS_cnt_2 to myHDMI/TMDS_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y28.YQ      Tcko                  0.676   myHDMI/TMDS_cnt<3>
                                                       myHDMI/TMDS_cnt_2
    SLICE_X13Y28.F1      net (fanout=4)        0.615   myHDMI/TMDS_cnt<2>
    SLICE_X13Y28.X       Tilo                  0.643   myHDMI/TMDS_shift_load
                                                       myHDMI/TMDS_shift_load_cmp_eq00001
    SLICE_X12Y28.SR      net (fanout=2)        0.654   myHDMI/TMDS_shift_load_cmp_eq0000
    SLICE_X12Y28.CLK     Tsrck                 0.867   myHDMI/TMDS_cnt<3>
                                                       myHDMI/TMDS_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.455ns (2.186ns logic, 1.269ns route)
                                                       (63.3% logic, 36.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.903ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myHDMI/TMDS_cnt_1 (FF)
  Destination:          myHDMI/TMDS_cnt_3 (FF)
  Requirement:          2.500ns
  Data Path Delay:      3.391ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.070 - 0.082)
  Source Clock:         myHDMI/clk_TMDS rising at 0.000ns
  Destination Clock:    myHDMI/clk_TMDS rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myHDMI/TMDS_cnt_1 to myHDMI/TMDS_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.YQ      Tcko                  0.676   myHDMI/TMDS_cnt<0>
                                                       myHDMI/TMDS_cnt_1
    SLICE_X13Y28.F3      net (fanout=5)        0.551   myHDMI/TMDS_cnt<1>
    SLICE_X13Y28.X       Tilo                  0.643   myHDMI/TMDS_shift_load
                                                       myHDMI/TMDS_shift_load_cmp_eq00001
    SLICE_X12Y28.SR      net (fanout=2)        0.654   myHDMI/TMDS_shift_load_cmp_eq0000
    SLICE_X12Y28.CLK     Tsrck                 0.867   myHDMI/TMDS_cnt<3>
                                                       myHDMI/TMDS_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.391ns (2.186ns logic, 1.205ns route)
                                                       (64.5% logic, 35.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     -0.880ns (requirement - (data path - clock path skew + uncertainty))
  Source:               myHDMI/TMDS_cnt_0 (FF)
  Destination:          myHDMI/TMDS_cnt_3 (FF)
  Requirement:          2.500ns
  Data Path Delay:      3.368ns (Levels of Logic = 1)
  Clock Path Skew:      -0.012ns (0.070 - 0.082)
  Source Clock:         myHDMI/clk_TMDS rising at 0.000ns
  Destination Clock:    myHDMI/clk_TMDS rising at 2.500ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: myHDMI/TMDS_cnt_0 to myHDMI/TMDS_cnt_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X12Y29.XQ      Tcko                  0.631   myHDMI/TMDS_cnt<0>
                                                       myHDMI/TMDS_cnt_0
    SLICE_X13Y28.F4      net (fanout=6)        0.573   myHDMI/TMDS_cnt<0>
    SLICE_X13Y28.X       Tilo                  0.643   myHDMI/TMDS_shift_load
                                                       myHDMI/TMDS_shift_load_cmp_eq00001
    SLICE_X12Y28.SR      net (fanout=2)        0.654   myHDMI/TMDS_shift_load_cmp_eq0000
    SLICE_X12Y28.CLK     Tsrck                 0.867   myHDMI/TMDS_cnt<3>
                                                       myHDMI/TMDS_cnt_3
    -------------------------------------------------  ---------------------------
    Total                                      3.368ns (2.141ns logic, 1.227ns route)
                                                       (63.6% logic, 36.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "myHDMI/DCM_TMDSp" derived from
 PERIOD analysis for net "pixel_clock/CLKFX_BUF" derived from NET "pixel_clock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%; divided by 1.60 to 25 nS and duty cycle corrected to HIGH 12.500 nS 
 divided by 10.00 to 2.500 nS and duty cycle corrected to HIGH 1.250 nS 

--------------------------------------------------------------------------------

Paths for end point myHDMI/TMDS_shift_green_7 (SLICE_X13Y31.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.484ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myHDMI/encode_G/TMDS_7 (FF)
  Destination:          myHDMI/TMDS_shift_green_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      2.992ns (Levels of Logic = 1)
  Clock Path Skew:      2.508ns (3.358 - 0.850)
  Source Clock:         clk35_OBUF rising at 0.000ns
  Destination Clock:    myHDMI/clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: myHDMI/encode_G/TMDS_7 to myHDMI/TMDS_shift_green_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y33.XQ      Tcko                  0.473   myHDMI/encode_G/TMDS<7>
                                                       myHDMI/encode_G/TMDS_7
    SLICE_X13Y31.F3      net (fanout=1)        2.053   myHDMI/encode_G/TMDS<7>
    SLICE_X13Y31.CLK     Tckf        (-Th)    -0.466   myHDMI/TMDS_shift_green<7>
                                                       myHDMI/TMDS_shift_green_mux0000<7>1
                                                       myHDMI/TMDS_shift_green_7
    -------------------------------------------------  ---------------------------
    Total                                      2.992ns (0.939ns logic, 2.053ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------

Paths for end point myHDMI/TMDS_shift_green_1 (SLICE_X14Y26.F1), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.548ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myHDMI/encode_G/TMDS_1 (FF)
  Destination:          myHDMI/TMDS_shift_green_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.013ns (Levels of Logic = 1)
  Clock Path Skew:      2.465ns (3.314 - 0.849)
  Source Clock:         clk35_OBUF rising at 0.000ns
  Destination Clock:    myHDMI/clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: myHDMI/encode_G/TMDS_1 to myHDMI/TMDS_shift_green_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y29.XQ      Tcko                  0.473   myHDMI/encode_G/TMDS<1>
                                                       myHDMI/encode_G/TMDS_1
    SLICE_X14Y26.F1      net (fanout=1)        2.035   myHDMI/encode_G/TMDS<1>
    SLICE_X14Y26.CLK     Tckf        (-Th)    -0.505   myHDMI/TMDS_shift_green<1>
                                                       myHDMI/TMDS_shift_green_mux0000<1>1
                                                       myHDMI/TMDS_shift_green_1
    -------------------------------------------------  ---------------------------
    Total                                      3.013ns (0.978ns logic, 2.035ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------

Paths for end point myHDMI/TMDS_shift_red_3 (SLICE_X14Y28.F3), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.586ns (requirement - (clock path skew + uncertainty - data path))
  Source:               myHDMI/encode_R/TMDS_3 (FF)
  Destination:          myHDMI/TMDS_shift_red_3 (FF)
  Requirement:          0.000ns
  Data Path Delay:      3.062ns (Levels of Logic = 1)
  Clock Path Skew:      2.476ns (3.323 - 0.847)
  Source Clock:         clk35_OBUF rising at 0.000ns
  Destination Clock:    myHDMI/clk_TMDS rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: myHDMI/encode_R/TMDS_3 to myHDMI/TMDS_shift_red_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X18Y30.XQ      Tcko                  0.505   myHDMI/encode_R/TMDS<3>
                                                       myHDMI/encode_R/TMDS_3
    SLICE_X14Y28.F3      net (fanout=1)        2.052   myHDMI/encode_R/TMDS<3>
    SLICE_X14Y28.CLK     Tckf        (-Th)    -0.505   myHDMI/TMDS_shift_red<3>
                                                       myHDMI/TMDS_shift_red_mux0000<3>1
                                                       myHDMI/TMDS_shift_red_3
    -------------------------------------------------  ---------------------------
    Total                                      3.062ns (1.010ns logic, 2.052ns route)
                                                       (33.0% logic, 67.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "myHDMI/DCM_TMDSp" derived from
 PERIOD analysis for net "pixel_clock/CLKFX_BUF" derived from NET "pixel_clock/CLKIN_IBUFG" PERIOD = 40 ns HIGH 50%; divided by 1.60 to 25 nS and duty cycle corrected to HIGH 12.500 nS 
 divided by 10.00 to 2.500 nS and duty cycle corrected to HIGH 1.250 nS 

--------------------------------------------------------------------------------
Slack: -0.502ns (period - min period limit)
  Period: 2.500ns
  Min period limit: 3.002ns (333.111MHz) ()
  Physical resource: myHDMI/DCM_TMDS_inst/CLKFX
  Logical resource: myHDMI/DCM_TMDS_inst/CLKFX
  Location pin: DCM_X0Y1.CLKFX
  Clock network: myHDMI/DCM_TMDSp
--------------------------------------------------------------------------------
Slack: 0.898ns (period - (min low pulse limit / (low pulse / period)))
  Period: 2.500ns
  Low pulse: 1.250ns
  Low pulse limit: 0.801ns (Tcl)
  Physical resource: myHDMI/TMDS_shift_red<3>/CLK
  Logical resource: myHDMI/TMDS_shift_red_3/CK
  Location pin: SLICE_X14Y28.CLK
  Clock network: myHDMI/clk_TMDS
--------------------------------------------------------------------------------
Slack: 0.898ns (period - (min high pulse limit / (high pulse / period)))
  Period: 2.500ns
  High pulse: 1.250ns
  High pulse limit: 0.801ns (Tch)
  Physical resource: myHDMI/TMDS_shift_red<3>/CLK
  Logical resource: myHDMI/TMDS_shift_red_3/CK
  Location pin: SLICE_X14Y28.CLK
  Clock network: myHDMI/clk_TMDS
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for pixel_clock/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|pixel_clock/CLKIN_IBUFG        |     40.000ns|     10.000ns|     55.472ns|            0|            9|            0|       255115|
| pixel_clock/CLKFX_BUF         |     25.000ns|     21.731ns|     34.670ns|            0|            9|       254998|          117|
|  myHDMI/DCM_TMDSp             |      2.500ns|      3.467ns|          N/A|            9|            0|          117|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

1 constraint not met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk25
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk25          |   21.731|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 9  Score: 4897  (Setup/Max: 4395, Hold: 0, Component Switching Limit: 502)

Constraints cover 255115 paths, 0 nets, and 916 connections

Design statistics:
   Minimum period:  21.731ns{1}   (Maximum frequency:  46.017MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Apr 15 11:44:09 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 193 MB



