
reading lef ...

units:       1000
#layers:     13
#macros:     440
#vias:       25
#viarulegen: 25

reading def ...

design:      i2c_master_top
die area:    ( 0 0 ) ( 167840 178560 )
trackPts:    12
defvias:     4
#components: 3763
#terminals:  43
#snets:      2
#nets:       1342

reading guide ...

#guides:     10047
Warning: met2 does not have viaDef align with layer direction, generating new viaDef via2_FR...
Warning: met4 does not have viaDef align with layer direction, generating new viaDef via4_FR...
done initConstraintLayerIdx
List of default vias:
  Layer mcon
    default via: L1M1_PR_MR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: via2_FR
  Layer via3
    default via: M3M4_PR_M
  Layer via4
    default via: via4_FR
Writing reference output def...

libcell analysis ...

instance analysis ...
#unique instances = 162

init region query ...
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

FR_MASTERSLICE shape region query size = 0
FR_VIA shape region query size = 0
li1 shape region query size = 51000
mcon shape region query size = 40505
met1 shape region query size = 11743
via shape region query size = 580
met2 shape region query size = 310
via2 shape region query size = 580
met3 shape region query size = 303
via3 shape region query size = 580
met4 shape region query size = 168
via4 shape region query size = 13
met5 shape region query size = 23


start pin access
  complete 100 pins
  complete 200 pins
  complete 300 pins
  complete 400 pins
  complete 500 pins
  complete 593 pins
  complete 100 unique inst patterns
  complete 156 unique inst patterns
  complete 1000 groups
  complete 1236 groups
Expt1 runtime (pin-level access point gen): 1.6454
Expt2 runtime (design-level access pattern gen): 0.380113
#scanned instances     = 3763
#unique  instances     = 162
#stdCellGenAp          = 3618
#stdCellValidPlanarAp  = 76
#stdCellValidViaAp     = 2557
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4360
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0

complete pin access
cpu time = 00:00:07, elapsed time = 00:00:02, memory = 22.28 (MB), peak = 22.62 (MB)

post process guides ...
GCELLGRID X 0 DO 25 STEP 6900 ;
GCELLGRID Y 0 DO 24 STEP 6900 ;
  complete 10000 orig guides
  complete FR_MASTERSLICE
  complete FR_VIA
  complete li1
  complete mcon
  complete met1
  complete via
  complete met2
  complete via2
  complete met3
  complete via3
  complete met4
  complete via4
  complete met5

building cmap ... 

init guide query ...
  complete FR_MASTERSLICE (guide)
  complete FR_VIA (guide)
  complete li1 (guide)
  complete mcon (guide)
  complete met1 (guide)
  complete via (guide)
  complete met2 (guide)
  complete via2 (guide)
  complete met3 (guide)
  complete via3 (guide)
  complete met4 (guide)
  complete via4 (guide)
  complete met5 (guide)

FR_MASTERSLICE guide region query size = 0
FR_VIA guide region query size = 0
li1 guide region query size = 3730
mcon guide region query size = 0
met1 guide region query size = 3329
via guide region query size = 0
met2 guide region query size = 1784
via2 guide region query size = 0
met3 guide region query size = 48
via3 guide region query size = 0
met4 guide region query size = 6
via4 guide region query size = 0
met5 guide region query size = 0

init gr pin query ...


start track assignment
Done with 5520 vertical wires in 1 frboxes and 3377 horizontal wires in 1 frboxes.
Done with 909 vertical wires in 1 frboxes and 1817 horizontal wires in 1 frboxes.

complete track assignment
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 37.57 (MB), peak = 51.59 (MB)

post processing ...

start routing data preparation
initVia2ViaMinLen_minSpc li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minSpc met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minSpc met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minSpc met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minSpc met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minSpc met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut li1 (d2d, d2u, u2d, u2u) = (0, 0, 0, 370)
initVia2ViaMinLen_minimumcut li1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met1 (d2d, d2u, u2d, u2u) = (430, 445, 445, 460)
initVia2ViaMinLen_minimumcut met1 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met2 (d2d, d2u, u2d, u2u) = (460, 485, 485, 630)
initVia2ViaMinLen_minimumcut met2 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met3 (d2d, d2u, u2d, u2u) = (630, 655, 655, 680)
initVia2ViaMinLen_minimumcut met3 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met4 (d2d, d2u, u2d, u2u) = (630, 1055, 1055, 3020)
initVia2ViaMinLen_minimumcut met4 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLen_minimumcut met5 (d2d, d2u, u2d, u2u) = (1480, 0, 0, 0)
initVia2ViaMinLen_minimumcut met5 zerolen (b, b, b, b) = (1, 1, 1, 1)
initVia2ViaMinLenNew_minSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_minimumcut li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_minimumcut met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_minimumcut met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_minimumcut met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_minimumcut met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_minimumcut met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1480, 1480, 0, 0, 0, 0, 0, 0)
initVia2ViaMinLenNew_cutSpc li1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (0, 0, 0, 0, 0, 0, 430, 370)
initVia2ViaMinLenNew_cutSpc met1 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (430, 370, 445, 385, 445, 385, 460, 460)
initVia2ViaMinLenNew_cutSpc met2 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (460, 460, 410, 485, 410, 485, 630, 630)
initVia2ViaMinLenNew_cutSpc met3 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (630, 630, 655, 625, 655, 625, 680, 630)
initVia2ViaMinLenNew_cutSpc met4 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (680, 630, 1055, 1055, 1055, 1055, 3020, 3020)
initVia2ViaMinLenNew_cutSpc met5 (d2d-x, d2d-y, d2u-x, d2u-y, u2d-x, u2d-y, u2u-x, u2u-y) = (1600, 1600, 0, 0, 0, 0, 0, 0)
cpu time = 00:00:00, elapsed time = 00:00:00, memory = 37.57 (MB), peak = 51.59 (MB)

start detail routing ...
start 0th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:04, memory = 124.70 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:08, memory = 99.31 (MB)
    completing 30% with 410 violations
    elapsed time = 00:00:10, memory = 142.28 (MB)
    completing 40% with 410 violations
    elapsed time = 00:00:12, memory = 152.02 (MB)
    completing 50% with 410 violations
    elapsed time = 00:00:17, memory = 134.94 (MB)
    completing 60% with 856 violations
    elapsed time = 00:00:17, memory = 104.58 (MB)
    completing 70% with 856 violations
    elapsed time = 00:00:25, memory = 127.68 (MB)
    completing 80% with 1241 violations
    elapsed time = 00:00:26, memory = 94.32 (MB)
    completing 90% with 1241 violations
    elapsed time = 00:00:28, memory = 126.13 (MB)
    completing 100% with 1702 violations
    elapsed time = 00:00:34, memory = 82.56 (MB)
  number of violations = 1974
cpu time = 00:01:01, elapsed time = 00:00:35, memory = 420.03 (MB), peak = 420.27 (MB)
total wire length = 62912 um
total wire length on LAYER li1 = 68 um
total wire length on LAYER met1 = 30298 um
total wire length on LAYER met2 = 27326 um
total wire length on LAYER met3 = 4669 um
total wire length on LAYER met4 = 548 um
total wire length on LAYER met5 = 0 um
total number of vias = 10770
up-via summary (total 10770):

------------------------
 FR_MASTERSLICE        0
            li1     4275
           met1     5966
           met2      499
           met3       30
           met4        0
------------------------
                   10770


start 1st optimization iteration ...
    completing 10% with 1974 violations
    elapsed time = 00:00:01, memory = 481.11 (MB)
    completing 20% with 1974 violations
    elapsed time = 00:00:08, memory = 495.44 (MB)
    completing 30% with 1668 violations
    elapsed time = 00:00:10, memory = 495.20 (MB)
    completing 40% with 1668 violations
    elapsed time = 00:00:11, memory = 500.88 (MB)
    completing 50% with 1668 violations
    elapsed time = 00:00:14, memory = 501.01 (MB)
    completing 60% with 1462 violations
    elapsed time = 00:00:16, memory = 474.48 (MB)
    completing 70% with 1462 violations
    elapsed time = 00:00:21, memory = 482.73 (MB)
    completing 80% with 1241 violations
    elapsed time = 00:00:22, memory = 478.98 (MB)
    completing 90% with 1241 violations
    elapsed time = 00:00:24, memory = 489.40 (MB)
    completing 100% with 978 violations
    elapsed time = 00:00:26, memory = 426.35 (MB)
  number of violations = 978
cpu time = 00:00:51, elapsed time = 00:00:26, memory = 426.35 (MB), peak = 501.23 (MB)
total wire length = 62372 um
total wire length on LAYER li1 = 50 um
total wire length on LAYER met1 = 29683 um
total wire length on LAYER met2 = 27006 um
total wire length on LAYER met3 = 5058 um
total wire length on LAYER met4 = 572 um
total wire length on LAYER met5 = 0 um
total number of vias = 10704
up-via summary (total 10704):

------------------------
 FR_MASTERSLICE        0
            li1     4242
           met1     5880
           met2      549
           met3       33
           met4        0
------------------------
                   10704


start 2nd optimization iteration ...
    completing 10% with 978 violations
    elapsed time = 00:00:00, memory = 444.14 (MB)
    completing 20% with 978 violations
    elapsed time = 00:00:00, memory = 444.26 (MB)
    completing 30% with 978 violations
    elapsed time = 00:00:00, memory = 461.02 (MB)
    completing 40% with 961 violations
    elapsed time = 00:00:07, memory = 444.25 (MB)
    completing 50% with 961 violations
    elapsed time = 00:00:08, memory = 472.34 (MB)
    completing 60% with 961 violations
    elapsed time = 00:00:13, memory = 496.21 (MB)
    completing 70% with 950 violations
    elapsed time = 00:00:14, memory = 463.29 (MB)
    completing 80% with 950 violations
    elapsed time = 00:00:18, memory = 495.26 (MB)
    completing 90% with 880 violations
    elapsed time = 00:00:26, memory = 532.34 (MB)
    completing 100% with 853 violations
    elapsed time = 00:00:27, memory = 402.54 (MB)
  number of violations = 853
cpu time = 00:00:59, elapsed time = 00:00:27, memory = 402.54 (MB), peak = 532.34 (MB)
total wire length = 62160 um
total wire length on LAYER li1 = 34 um
total wire length on LAYER met1 = 29527 um
total wire length on LAYER met2 = 26720 um
total wire length on LAYER met3 = 5244 um
total wire length on LAYER met4 = 633 um
total wire length on LAYER met5 = 0 um
total number of vias = 10649
up-via summary (total 10649):

------------------------
 FR_MASTERSLICE        0
            li1     4227
           met1     5857
           met2      536
           met3       29
           met4        0
------------------------
                   10649


start 3rd optimization iteration ...
    completing 10% with 853 violations
    elapsed time = 00:00:01, memory = 524.22 (MB)
    completing 20% with 853 violations
    elapsed time = 00:00:03, memory = 524.22 (MB)
    completing 30% with 574 violations
    elapsed time = 00:00:03, memory = 462.11 (MB)
    completing 40% with 574 violations
    elapsed time = 00:00:04, memory = 507.23 (MB)
    completing 50% with 574 violations
    elapsed time = 00:00:08, memory = 508.64 (MB)
    completing 60% with 394 violations
    elapsed time = 00:00:10, memory = 469.29 (MB)
    completing 70% with 394 violations
    elapsed time = 00:00:14, memory = 469.38 (MB)
    completing 80% with 234 violations
    elapsed time = 00:00:14, memory = 440.86 (MB)
    completing 90% with 234 violations
    elapsed time = 00:00:15, memory = 450.80 (MB)
    completing 100% with 119 violations
    elapsed time = 00:00:19, memory = 451.04 (MB)
  number of violations = 119
cpu time = 00:00:34, elapsed time = 00:00:19, memory = 451.04 (MB), peak = 532.34 (MB)
total wire length = 61797 um
total wire length on LAYER li1 = 19 um
total wire length on LAYER met1 = 25918 um
total wire length on LAYER met2 = 26298 um
total wire length on LAYER met3 = 8653 um
total wire length on LAYER met4 = 907 um
total wire length on LAYER met5 = 0 um
total number of vias = 10910
up-via summary (total 10910):

------------------------
 FR_MASTERSLICE        0
            li1     4213
           met1     5769
           met2      869
           met3       59
           met4        0
------------------------
                   10910


start 4th optimization iteration ...
    completing 10% with 119 violations
    elapsed time = 00:00:00, memory = 493.32 (MB)
    completing 20% with 119 violations
    elapsed time = 00:00:01, memory = 505.20 (MB)
    completing 30% with 83 violations
    elapsed time = 00:00:01, memory = 441.91 (MB)
    completing 40% with 83 violations
    elapsed time = 00:00:01, memory = 454.79 (MB)
    completing 50% with 83 violations
    elapsed time = 00:00:01, memory = 454.95 (MB)
    completing 60% with 47 violations
    elapsed time = 00:00:02, memory = 461.39 (MB)
    completing 70% with 47 violations
    elapsed time = 00:00:02, memory = 477.93 (MB)
    completing 80% with 15 violations
    elapsed time = 00:00:02, memory = 439.85 (MB)
    completing 90% with 15 violations
    elapsed time = 00:00:03, memory = 469.75 (MB)
    completing 100% with 8 violations
    elapsed time = 00:00:03, memory = 432.49 (MB)
  number of violations = 8
cpu time = 00:00:06, elapsed time = 00:00:03, memory = 432.49 (MB), peak = 532.34 (MB)
total wire length = 61846 um
total wire length on LAYER li1 = 19 um
total wire length on LAYER met1 = 25843 um
total wire length on LAYER met2 = 26312 um
total wire length on LAYER met3 = 8742 um
total wire length on LAYER met4 = 928 um
total wire length on LAYER met5 = 0 um
total number of vias = 10945
up-via summary (total 10945):

------------------------
 FR_MASTERSLICE        0
            li1     4213
           met1     5776
           met2      893
           met3       63
           met4        0
------------------------
                   10945


start 5th optimization iteration ...
    completing 10% with 8 violations
    elapsed time = 00:00:00, memory = 447.96 (MB)
    completing 20% with 8 violations
    elapsed time = 00:00:00, memory = 469.97 (MB)
    completing 30% with 6 violations
    elapsed time = 00:00:00, memory = 443.52 (MB)
    completing 40% with 6 violations
    elapsed time = 00:00:00, memory = 453.05 (MB)
    completing 50% with 6 violations
    elapsed time = 00:00:00, memory = 466.16 (MB)
    completing 60% with 5 violations
    elapsed time = 00:00:00, memory = 452.05 (MB)
    completing 70% with 5 violations
    elapsed time = 00:00:00, memory = 453.08 (MB)
    completing 80% with 3 violations
    elapsed time = 00:00:01, memory = 453.10 (MB)
    completing 90% with 3 violations
    elapsed time = 00:00:01, memory = 453.10 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:03, memory = 438.36 (MB)
  number of violations = 0
cpu time = 00:00:04, elapsed time = 00:00:03, memory = 438.36 (MB), peak = 532.34 (MB)
total wire length = 61855 um
total wire length on LAYER li1 = 19 um
total wire length on LAYER met1 = 25786 um
total wire length on LAYER met2 = 26314 um
total wire length on LAYER met3 = 8807 um
total wire length on LAYER met4 = 928 um
total wire length on LAYER met5 = 0 um
total number of vias = 10946
up-via summary (total 10946):

------------------------
 FR_MASTERSLICE        0
            li1     4213
           met1     5770
           met2      900
           met3       63
           met4        0
------------------------
                   10946


start 17th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 441.46 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 445.07 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 445.68 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 453.15 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 453.15 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 453.34 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 453.34 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 453.34 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 453.59 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 453.59 (MB)
  number of violations = 0
cpu time = 00:00:01, elapsed time = 00:00:00, memory = 453.59 (MB), peak = 532.34 (MB)
total wire length = 61855 um
total wire length on LAYER li1 = 19 um
total wire length on LAYER met1 = 25786 um
total wire length on LAYER met2 = 26314 um
total wire length on LAYER met3 = 8807 um
total wire length on LAYER met4 = 928 um
total wire length on LAYER met5 = 0 um
total number of vias = 10946
up-via summary (total 10946):

------------------------
 FR_MASTERSLICE        0
            li1     4213
           met1     5770
           met2      900
           met3       63
           met4        0
------------------------
                   10946


start 25th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 453.59 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 453.59 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 453.73 (MB), peak = 532.34 (MB)
total wire length = 61855 um
total wire length on LAYER li1 = 19 um
total wire length on LAYER met1 = 25786 um
total wire length on LAYER met2 = 26314 um
total wire length on LAYER met3 = 8807 um
total wire length on LAYER met4 = 928 um
total wire length on LAYER met5 = 0 um
total number of vias = 10946
up-via summary (total 10946):

------------------------
 FR_MASTERSLICE        0
            li1     4213
           met1     5770
           met2      900
           met3       63
           met4        0
------------------------
                   10946


start 33rd optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 453.73 (MB), peak = 532.34 (MB)
total wire length = 61855 um
total wire length on LAYER li1 = 19 um
total wire length on LAYER met1 = 25786 um
total wire length on LAYER met2 = 26314 um
total wire length on LAYER met3 = 8807 um
total wire length on LAYER met4 = 928 um
total wire length on LAYER met5 = 0 um
total number of vias = 10946
up-via summary (total 10946):

------------------------
 FR_MASTERSLICE        0
            li1     4213
           met1     5770
           met2      900
           met3       63
           met4        0
------------------------
                   10946


start 41st optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 453.73 (MB), peak = 532.34 (MB)
total wire length = 61855 um
total wire length on LAYER li1 = 19 um
total wire length on LAYER met1 = 25786 um
total wire length on LAYER met2 = 26314 um
total wire length on LAYER met3 = 8807 um
total wire length on LAYER met4 = 928 um
total wire length on LAYER met5 = 0 um
total number of vias = 10946
up-via summary (total 10946):

------------------------
 FR_MASTERSLICE        0
            li1     4213
           met1     5770
           met2      900
           met3       63
           met4        0
------------------------
                   10946


start 49th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 453.73 (MB), peak = 532.34 (MB)
total wire length = 61855 um
total wire length on LAYER li1 = 19 um
total wire length on LAYER met1 = 25786 um
total wire length on LAYER met2 = 26314 um
total wire length on LAYER met3 = 8807 um
total wire length on LAYER met4 = 928 um
total wire length on LAYER met5 = 0 um
total number of vias = 10946
up-via summary (total 10946):

------------------------
 FR_MASTERSLICE        0
            li1     4213
           met1     5770
           met2      900
           met3       63
           met4        0
------------------------
                   10946


start 57th optimization iteration ...
    completing 10% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 20% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 30% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 40% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 50% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 60% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 70% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 80% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 90% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
    completing 100% with 0 violations
    elapsed time = 00:00:00, memory = 453.73 (MB)
  number of violations = 0
cpu time = 00:00:02, elapsed time = 00:00:00, memory = 453.73 (MB), peak = 532.34 (MB)
total wire length = 61855 um
total wire length on LAYER li1 = 19 um
total wire length on LAYER met1 = 25786 um
total wire length on LAYER met2 = 26314 um
total wire length on LAYER met3 = 8807 um
total wire length on LAYER met4 = 928 um
total wire length on LAYER met5 = 0 um
total number of vias = 10946
up-via summary (total 10946):

------------------------
 FR_MASTERSLICE        0
            li1     4213
           met1     5770
           met2      900
           met3       63
           met4        0
------------------------
                   10946


complete detail routing
total wire length = 61855 um
total wire length on LAYER li1 = 19 um
total wire length on LAYER met1 = 25786 um
total wire length on LAYER met2 = 26314 um
total wire length on LAYER met3 = 8807 um
total wire length on LAYER met4 = 928 um
total wire length on LAYER met5 = 0 um
total number of vias = 10946
up-via summary (total 10946):

------------------------
 FR_MASTERSLICE        0
            li1     4213
           met1     5770
           met2      900
           met3       63
           met4        0
------------------------
                   10946

cpu time = 00:03:50, elapsed time = 00:01:59, memory = 453.73 (MB), peak = 532.34 (MB)

post processing ...

Runtime taken (hrt): 123.952
