<us-patent-grant lang="EN" dtd-version="v4.2 2006-08-23" file="US07298028-20071120.XML" status="PRODUCTION" id="us-patent-grant" country="US" date-produced="20071106" date-publ="20071120">
<us-bibliographic-data-grant>
<publication-reference>
<document-id>
<country>US</country>
<doc-number>07298028</doc-number>
<kind>B2</kind>
<date>20071120</date>
</document-id>
</publication-reference>
<application-reference appl-type="utility">
<document-id>
<country>US</country>
<doc-number>11257593</doc-number>
<date>20051024</date>
</document-id>
</application-reference>
<us-application-series-code>11</us-application-series-code>
<priority-claims>
<priority-claim sequence="01" kind="national">
<country>TW</country>
<doc-number>94123888 A</doc-number>
<date>20050714</date>
</priority-claim>
</priority-claims>
<us-term-of-grant>
<us-term-extension>14</us-term-extension>
</us-term-of-grant>
<classifications-ipcr>
<classification-ipcr>
<ipc-version-indicator><date>20060101</date></ipc-version-indicator>
<classification-level>A</classification-level>
<section>H</section>
<class>01</class>
<subclass>L</subclass>
<main-group>23</main-group>
<subgroup>495</subgroup>
<symbol-position>F</symbol-position>
<classification-value>I</classification-value>
<action-date><date>20071120</date></action-date>
<generating-office><country>US</country></generating-office>
<classification-status>B</classification-status>
<classification-data-source>H</classification-data-source>
</classification-ipcr>
</classifications-ipcr>
<classification-national>
<country>US</country>
<main-classification>257675</main-classification>
<further-classification>257706</further-classification>
</classification-national>
<invention-title id="d0e71">Printed circuit board for thermal dissipation and electronic device using the same</invention-title>
<references-cited>
<citation>
<patcit num="00001">
<document-id>
<country>US</country>
<doc-number>3792318</doc-number>
<kind>A</kind>
<name>Fries et al.</name>
<date>19740200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>257715</main-classification></classification-national>
</citation>
<citation>
<patcit num="00002">
<document-id>
<country>US</country>
<doc-number>5773886</doc-number>
<kind>A</kind>
<name>Rostoker et al.</name>
<date>19980600</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>257718</main-classification></classification-national>
</citation>
<citation>
<patcit num="00003">
<document-id>
<country>US</country>
<doc-number>5933324</doc-number>
<kind>A</kind>
<name>Barrett</name>
<date>19990800</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>361703</main-classification></classification-national>
</citation>
<citation>
<patcit num="00004">
<document-id>
<country>US</country>
<doc-number>6373447</doc-number>
<kind>B1</kind>
<name>Rostoker et al.</name>
<date>20020400</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>343895</main-classification></classification-national>
</citation>
<citation>
<patcit num="00005">
<document-id>
<country>US</country>
<doc-number>6657296</doc-number>
<kind>B2</kind>
<name>Ho et al.</name>
<date>20031200</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>257720</main-classification></classification-national>
</citation>
<citation>
<patcit num="00006">
<document-id>
<country>US</country>
<doc-number>6700783</doc-number>
<kind>B1</kind>
<name>Liu et al.</name>
<date>20040300</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>361704</main-classification></classification-national>
</citation>
<citation>
<patcit num="00007">
<document-id>
<country>US</country>
<doc-number>7131487</doc-number>
<kind>B2</kind>
<name>Chang et al.</name>
<date>20061100</date>
</document-id>
</patcit>
<category>cited by examiner</category>
<classification-national><country>US</country><main-classification>16510433</main-classification></classification-national>
</citation>
<citation>
<patcit num="00008">
<document-id>
<country>CN</country>
<doc-number>1430254</doc-number>
<date>20030700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00009">
<document-id>
<country>EP</country>
<doc-number>0465693</doc-number>
<date>19900700</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00010">
<document-id>
<country>JP</country>
<doc-number>09008482</doc-number>
<date>19970100</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00011">
<document-id>
<country>JP</country>
<doc-number>2004095760</doc-number>
<date>20040300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<patcit num="00012">
<document-id>
<country>JP</country>
<doc-number>2004247396</doc-number>
<date>20040900</date>
</document-id>
</patcit>
<category>cited by examiner</category>
</citation>
<citation>
<patcit num="00013">
<document-id>
<country>TW</country>
<doc-number>524388</doc-number>
<date>20030300</date>
</document-id>
</patcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00014">
<othercit>Taiwan Office Action mailed Aug. 24, 2006.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
<citation>
<nplcit num="00015">
<othercit>China Office Action mailed Feb. 2, 2007.</othercit>
</nplcit>
<category>cited by other</category>
</citation>
</references-cited>
<number-of-claims>18</number-of-claims>
<us-exemplary-claim>1</us-exemplary-claim>
<us-field-of-classification-search>
<classification-national>
<country>US</country>
<main-classification>257706</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257712</main-classification>
</classification-national>
<classification-national>
<country>US</country>
<main-classification>257722</main-classification>
</classification-national>
</us-field-of-classification-search>
<figures>
<number-of-drawing-sheets>8</number-of-drawing-sheets>
<number-of-figures>14</number-of-figures>
</figures>
<us-related-documents>
<related-publication>
<document-id>
<country>US</country>
<doc-number>20070013045</doc-number>
<kind>A1</kind>
<date>20070118</date>
</document-id>
</related-publication>
</us-related-documents>
<parties>
<applicants>
<applicant sequence="001" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Lin</last-name>
<first-name>Chih-Hsiung</first-name>
<address>
<city>Taipei</city>
<country>TW</country>
</address>
</addressbook>
<nationality>
<country>TW</country>
</nationality>
<residence>
<country>TW</country>
</residence>
</applicant>
<applicant sequence="002" app-type="applicant-inventor" designation="us-only">
<addressbook>
<last-name>Chang</last-name>
<first-name>Nai-Shung</first-name>
<address>
<city>Taipei</city>
<country>TW</country>
</address>
</addressbook>
<nationality>
<country>TW</country>
</nationality>
<residence>
<country>TW</country>
</residence>
</applicant>
</applicants>
<agents>
<agent sequence="01" rep-type="attorney">
<addressbook>
<orgname>Thomas, Kayden, Horstemeyer &amp; Risley</orgname>
<address>
<country>unknown</country>
</address>
</addressbook>
</agent>
</agents>
</parties>
<assignees>
<assignee>
<addressbook>
<orgname>Via Technologies, Inc.</orgname>
<role>03</role>
<address>
<city>Taipei</city>
<country>TW</country>
</address>
</addressbook>
</assignee>
</assignees>
<examiners>
<primary-examiner>
<last-name>Coleman</last-name>
<first-name>W. David</first-name>
<department>2823</department>
</primary-examiner>
<assistant-examiner>
<last-name>Singal</last-name>
<first-name>Ankush</first-name>
</assistant-examiner>
</examiners>
</us-bibliographic-data-grant>
<abstract id="abstract">
<p id="p-0001" num="0000">A printed circuit board (PCB) for a package substrate of a multi-package module (MPM). The PCB comprises a substrate and a heat sink thereon. The heat sink comprises a first portion under the package substrate of the MPM. The heat sink further comprises a second portion adjacent to the first portion, comprising at least one fin.</p>
</abstract>
<drawings id="DRAWINGS">
<figure id="Fig-EMI-D00000" num="00000">
<img id="EMI-D00000" he="75.27mm" wi="170.60mm" file="US07298028-20071120-D00000.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00001" num="00001">
<img id="EMI-D00001" he="79.42mm" wi="108.20mm" file="US07298028-20071120-D00001.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00002" num="00002">
<img id="EMI-D00002" he="244.52mm" wi="174.75mm" file="US07298028-20071120-D00002.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00003" num="00003">
<img id="EMI-D00003" he="250.61mm" wi="123.44mm" file="US07298028-20071120-D00003.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00004" num="00004">
<img id="EMI-D00004" he="90.68mm" wi="110.32mm" file="US07298028-20071120-D00004.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00005" num="00005">
<img id="EMI-D00005" he="207.77mm" wi="108.97mm" file="US07298028-20071120-D00005.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00006" num="00006">
<img id="EMI-D00006" he="246.63mm" wi="180.34mm" file="US07298028-20071120-D00006.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00007" num="00007">
<img id="EMI-D00007" he="230.46mm" wi="132.59mm" file="US07298028-20071120-D00007.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
<figure id="Fig-EMI-D00008" num="00008">
<img id="EMI-D00008" he="107.78mm" wi="128.69mm" file="US07298028-20071120-D00008.TIF" alt="embedded image" img-content="drawing" img-format="tif"/>
</figure>
</drawings>
<description id="description">
<?BRFSUM description="Brief Summary" end="lead"?>
<heading id="h-0001" level="1">BACKGROUND</heading>
<p id="p-0002" num="0001">The invention relates to a circuit board and in particular to a printed circuit board (PCB) for a multi-package module for thermal dissipation and an electronic device using the same.</p>
<p id="p-0003" num="0002">Demand for small, high performance portable electronic products such as mobile phones, protable computers, and the like have driven the industry to increase integration on semiconductor dice. Accordingly, the industry is achieving high integration by turning to 3D packaging by combining assembly technologies including wire bonding or flip chip to stack die packages to form a multi-package module (MPM).</p>
<p id="p-0004" num="0003">MPM, a current assembly technology, integrates different dice functions, such as microprocessors or memory, logic, optic ICs, instead of placing individual packages onto a large printed circuit board (PCB). MPM, however, has a much higher power density than an individual single die package. Thus, thermal management is a key factor in its successful development.</p>
<p id="p-0005" num="0004"><figref idref="DRAWINGS">FIG. 1</figref> illustrates a conventional electronic device <b>100</b> with an MPM. The electronic device <b>100</b> comprises an MPM <b>20</b> mounted on a PCB <b>101</b>, comprising a package substrate <b>12</b>. The upper and lower surfaces of the package substrate <b>12</b> have dice <b>16</b> and <b>14</b> with different functions thereon, respectively, to create the MPM <b>20</b>. For example, the die <b>16</b> is mounted on the upper surface of the package substrate <b>12</b> by bumps (or solder balls) of a package substrate <b>12</b>â€². The die <b>14</b> is mounted on the lower surface of the package substrate <b>12</b> by flip chip. The lower surface of the package substrate <b>12</b> comprises a plurality of bumps <b>10</b> thereon to correspondingly connect to the bonding pads (not shown) on the PCB <b>101</b>. In the MPM <b>20</b>, heat generated from the die <b>16</b> can be dissipated by radiation and convection. The gap g between the die <b>14</b> and the PCB <b>101</b> is too narrow, however, to dissipate the generated heat by radiation and convection. Accordingly, the heat generated from the die <b>14</b> is dissipated by conduction only. Typically, a metal layer <b>102</b> is disposed on the PCB <b>101</b> corresponding to the die <b>14</b> and connected to the die <b>14</b> by a heat conductive paste <b>22</b>. That is, thermal dissipation is accomplished by a thermal conductive path created by the heat conductive paste <b>22</b>, the metal layer <b>102</b> and the PCB <b>101</b>.</p>
<p id="p-0006" num="0005">Passive cooling, however, cannot provide a higher rate of adequate thermal dissipation for high power dice which may generate higher heat. That is, generated heat cannot be rapidly dissipated from dice by conducting the heat to the PCB through the heat conductive paste and the metal layer.</p>
<heading id="h-0002" level="1">SUMMARY</heading>
<p id="p-0007" num="0006">A printed circuited board for thermal dissipation and an electronic device using the same are provided. An embodiment of a printed circuit board (PCB) for thermal dissipation comprises a substrate and a heat sink thereon. The heat sink comprises a first portion under the package substrate of the MPM. The heat sink further comprises a second portion adjacent to the first portion, comprising at least one fin.</p>
<p id="p-0008" num="0007">An exemplary embodiment of an electronic device comprises a package substrate, comprising a substrate having a die region and at least one thermal channel region outwardly extending to an edge of the substrate from the die region and an array of bumps arranged on the substrate except in the die and thermal channel regions. A circuit board comprises a plurality of bonding pads correspondingly connecting to the bumps. A heat sink is disposed between the circuit board and the package substrate, comprising a first portion corresponding to the die region and a second portion adjacent to the first portion, extending to the circuit board outside the package substrate along the thermal channel region and comprising at least one fin.</p>
<p id="p-0009" num="0008">Another embodiment of an electronic device comprises a package substrate, comprising a substrate having a die region and at least one thermal channel region outwardly extending to an edge of the substrate from the die region and an array of bumps arranged on the substrate except in the die and thermal channel regions. A circuit board comprises a plurality of bonding pads correspondingly connecting to the bumps and a metal layer underlying the package substrate. The metal layer comprises a first portion corresponding to the die region, a second portion adjacent to the first portion, extending to the circuit board outside the package substrate along the thermal channel region and comprising at least one fin, and a third portion adjacent to the end of the second portion outside the package substrate.</p>
<?BRFSUM description="Brief Summary" end="tail"?>
<?brief-description-of-drawings description="Brief Description of Drawings" end="lead"?>
<description-of-drawings>
<heading id="h-0003" level="1">DESCRIPTION OF THE DRAWINGS</heading>
<p id="p-0010" num="0009">The invention will become more fully understood from the detailed description given hereinbelow and the accompanying drawings, given by way of illustration only and thus not intended to be limitative of the invention.</p>
<p id="p-0011" num="0010"><figref idref="DRAWINGS">FIG. 1</figref> is a cross-section of a conventional electronic device with a multi-package module.</p>
<p id="p-0012" num="0011"><figref idref="DRAWINGS">FIG. 2A</figref> is a bottom planar view of an embodiment of electronic device with a multi-package module.</p>
<p id="p-0013" num="0012"><figref idref="DRAWINGS">FIG. 2B</figref> is a cross-section along line <b>2</b>B-<b>2</b>B of <figref idref="DRAWINGS">FIG. 2A</figref>.</p>
<p id="p-0014" num="0013"><figref idref="DRAWINGS">FIG. 2C</figref> is a planar view of an embodiment of a heat sink with alternately arranged fins.</p>
<p id="p-0015" num="0014"><figref idref="DRAWINGS">FIG. 2D</figref> is a planar view of an embodiment of a heat sink with triangular fins.</p>
<p id="p-0016" num="0015"><figref idref="DRAWINGS">FIG. 2E</figref> is a planar view of an embodiment of a heat sink with rectangular fins.</p>
<p id="p-0017" num="0016"><figref idref="DRAWINGS">FIG. 3A</figref> is a bottom planar view of an embodiment of a multi-package module.</p>
<p id="p-0018" num="0017"><figref idref="DRAWINGS">FIG. 3B</figref> is a cross-section along line <b>3</b>B-<b>3</b>B of <figref idref="DRAWINGS">FIG. 3A</figref>.</p>
<p id="p-0019" num="0018"><figref idref="DRAWINGS">FIG. 3C</figref> is a bottom planar view of an embodiment of a multi-package module.</p>
<p id="p-0020" num="0019"><figref idref="DRAWINGS">FIG. 4A</figref> is a bottom planar view of an embodiment of electronic device with a multi-package module.</p>
<p id="p-0021" num="0020"><figref idref="DRAWINGS">FIG. 4B</figref> is a cross-section along line <b>4</b>B-<b>4</b>B of <figref idref="DRAWINGS">FIG. 4A</figref>.</p>
<p id="p-0022" num="0021"><figref idref="DRAWINGS">FIG. 4C</figref> is a planar view of an embodiment of a metal layer with alternately arranged fins.</p>
<p id="p-0023" num="0022"><figref idref="DRAWINGS">FIG. 4D</figref> is a planar view of an embodiment of a metal layer with triangular fins.</p>
<p id="p-0024" num="0023"><figref idref="DRAWINGS">FIG. 4E</figref> is a planar view of an embodiment of a metal layer with rectangular fins.</p>
</description-of-drawings>
<?brief-description-of-drawings description="Brief Description of Drawings" end="tail"?>
<?DETDESC description="Detailed Description" end="lead"?>
<heading id="h-0004" level="1">DETAILED DESCRIPTION</heading>
<p id="p-0025" num="0024">An electronic device for multi-package module (MPM) for thermal dissipation will now be described in greater detail. <figref idref="DRAWINGS">FIGS. 2A and 2B</figref> illustrate an embodiment of an electronic device with an MPM, wherein <figref idref="DRAWINGS">FIG. 2A</figref> is a bottom planar view of the electronic device and <figref idref="DRAWINGS">FIG. 2B</figref> is a cross-section along line <b>2</b>B-<b>2</b>B of <figref idref="DRAWINGS">FIG. 2A</figref>. The electronic device comprises MPM <b>40</b>, a circuit board <b>200</b> and a heat sink <b>203</b>.</p>
<p id="p-0026" num="0025"><figref idref="DRAWINGS">FIGS. 3A and 3B</figref> illustrate an exemplary embodiment of an MPM <b>40</b>, wherein <figref idref="DRAWINGS">FIG. 3A</figref> is a bottom planar view of the MPM <b>40</b> and <figref idref="DRAWINGS">FIG. 3B</figref> is a cross-section along line <b>3</b>B-<b>3</b>B of <figref idref="DRAWINGS">FIG. 3A</figref>. The MPM <b>40</b> comprises a package substrate <b>32</b>. The lower surface of the package substrate <b>32</b> has a die region <b>32</b><i>a </i>and at least one thermal channel region <b>32</b><i>b </i>and the upper surface of the package substrate <b>32</b> also has a die region (not shown). Here, the lower surface represents a surface facing the surface of a circuit board, such as a printed circuit board (PCB) and the upper surface represents the surface opposite to the lower surface. In this embodiment, the package substrate <b>32</b> may comprise plastic, ceramic, inorganic or organic material. Typically, the die region <b>32</b><i>a </i>is substantially at the center of the package substrate <b>32</b>. Unlike the conventional package substrate, the package substrate <b>32</b> comprises at least one thermal channel region <b>32</b><i>b </i>outwardly extending to an edge of the package substrate <b>32</b> from the die region <b>32</b><i>a. </i>In some embodiments, the thermal channel region <b>32</b><i>b </i>may extend to an opposite edge of the package substrate <b>32</b> across the die region <b>32</b><i>a, </i>as shown in <figref idref="DRAWINGS">FIG. 3C</figref>. It will be apparent to those skilled in the art that the package substrate <b>32</b> may comprise one or more thermal channel regions extending to the edges of the package substrate <b>32</b> along different directions from the die region <b>32</b><i>a. </i>It is to be understood that the invention is not limited to <figref idref="DRAWINGS">FIGS. 3A and 3C</figref>.</p>
<p id="p-0027" num="0026">Dice <b>34</b> and <b>36</b> with different functions may be respectively mounted in the die region <b>32</b><i>a </i>of the lower surface and that of the upper surface of the package substrate <b>32</b> by the same or different electronic packages. For example, dice <b>34</b> and <b>36</b> may respectively be mounted on the package substrate <b>32</b> by flip chip or wire bonding.</p>
<p id="p-0028" num="0027">An array of bumps <b>30</b>, such as metal bump, solder balls, signal balls or similar, is arranged on the lower surface of the package substrate <b>32</b> except in the die region <b>32</b><i>a </i>and the thermal channel region <b>32</b><i>b, </i>to transmit signals to external circuits from the dice <b>34</b> and <b>36</b>. The interval between the bumps <b>30</b> is narrower than the width of the thermal channel region <b>32</b><i>b. </i></p>
<p id="p-0029" num="0028">A circuit board <b>200</b>, such as a PCB, comprises a substrate <b>201</b> and a plurality of bonding pads <b>202</b> thereon, correspondingly connected to the bumps <b>30</b>, thereby electronically connecting the circuit board <b>200</b> and the dice <b>34</b> and <b>36</b>. Typically, the circuit board <b>200</b> comprises at least one or more metal layers and at least one or more insulating layers, in which the metal layer may serve as a signal layer, a power layer, and/or a grounding layer. In order to simplify the diagram, a flat substrate <b>201</b> is depicted.</p>
<p id="p-0030" num="0029">A heat sink <b>203</b> is disposed on the circuit board <b>200</b> and between the circuit board <b>200</b> and the package substrate <b>32</b>, comprising first and second portions <b>204</b> and <b>206</b>. The first portion <b>204</b> corresponds to the die region <b>32</b><i>a </i>of the package substrate <b>32</b> and connected to the die <b>34</b> by a heat conductive paste <b>42</b>. The second portion <b>206</b> is adjacent to the first portion <b>204</b> and extends outside the package substrate <b>32</b> along the thermal channel region <b>32</b><i>b, </i>in which the second portion <b>206</b> on the circuit board <b>200</b> outside the package substrate <b>32</b> comprises at least one fin <b>206</b><i>a. </i>For example, the second portion <b>206</b> on the circuit board <b>200</b> outside the package substrate <b>32</b> comprises a plurality of round fins <b>206</b><i>a </i>which are symmetrically arranged on both sides of the second portion <b>206</b>. Moreover, the fins <b>206</b> extend substantially parallel to the surface of the circuit board <b>200</b>. In some embodiments, the fins <b>206</b><i>a </i>may be alternately arranged on both sides of the second portion <b>206</b>, as shown by the heat sink <b>203</b> in <figref idref="DRAWINGS">FIG. 2C</figref>. Additionally, in some embodiments, the fins <b>206</b><i>a </i>may be triangular (as shown in <figref idref="DRAWINGS">FIG. 2D</figref>), rectangular (as shown in <figref idref="DRAWINGS">FIG. 2E</figref>) or polygon (not shown). It will be apparent to those skilled in the art that the triangular or rectangular fins <b>206</b><i>a </i>may be alternately arranged on both sides of the second portion <b>206</b> and it is to be understood that the invention is not limited to <figref idref="DRAWINGS">FIGS. 2D and 2E</figref>. In this embodiment, the heat sink <b>203</b> comprises gold, silver or copper. Moreover, the first portion <b>204</b> of the heat sink <b>203</b> may partially or fully overlap the die <b>34</b> or the die region <b>32</b><i>a. </i>Here, only an example of the full overlap is depicted. Note that the shape of the heat sink <b>203</b> may be varied with the design of the thermal channel region <b>32</b><i>b. </i></p>
<p id="p-0031" num="0030">A thermal dissipation module <b>208</b> is disposed on the end of the second portion <b>206</b> of the heat sink <b>203</b> outside the package substrate <b>32</b>, providing active thermal dissipation. In this embodiment, the thermal dissipation module <b>208</b> may comprise a fan <b>207</b> and an underlying heat dissipating component <b>205</b>, such as a heat plate or pipe.</p>
<p id="p-0032" num="0031">According to the electronic device of the invention, the thermal channel region <b>32</b><i>b </i>can be formed by rearranging the bumps <b>30</b>. Moreover, since the heat sink <b>203</b> may extend outside the package substrate <b>32</b> along the thermal channel region <b>32</b><i>b, </i>the heat generated from the die <b>34</b> on the lower surface of the package substrate <b>32</b> can be dissipated by radiation and convection through the fins <b>206</b><i>a </i>for passive cooling. At the same time, the heat can be effectively and rapidly dissipated to the ambient environment by radiation, convection and conduction through the dissipating component <b>205</b>, as shown by the arrows in <figref idref="DRAWINGS">FIG. 3B</figref>. Additionally, if the die <b>34</b> is a high power die, the heat can be dissipated quickly by the fan <b>207</b> for active cooling. Compared to conventional thermal dissipation by conduction of the circuit board, the electronic device with MPM <b>40</b> of the invention has better thermal dissipation and a higher thermal dissipation rate.</p>
<p id="p-0033" num="0032"><figref idref="DRAWINGS">FIGS. 4A and 4B</figref> illustrate an embodiment of an electronic device with an MPM, wherein <figref idref="DRAWINGS">FIG. 4A</figref> is a bottom planar view of the electronic device and <figref idref="DRAWINGS">FIG. 4B</figref> is a cross-section along line <b>4</b>B-<b>4</b>B of <figref idref="DRAWINGS">FIG. 4A</figref>. The same reference numbers as <figref idref="DRAWINGS">FIGS. 2A and 2B</figref> are used, wherefrom like descriptions are omitted. Unlike the embodiment of <figref idref="DRAWINGS">FIGS. 2A and 2B</figref>, the thermal conductive path is formed by defining a metal layer <b>209</b> of the circuit board <b>200</b>. Here, the circuit board <b>200</b>, such as a PCB, comprises a substrate <b>201</b> and a metal layer <b>209</b> thereon. In this embodiment, the metal layer <b>209</b> comprises a first portion <b>210</b>, a second portion <b>212</b> and a third portion <b>214</b>. The first portion <b>210</b> of the metal layer <b>209</b> is under the die region <b>32</b><i>a </i>and is connected to the die <b>34</b> by a heat conductive paste <b>42</b>. The second portion <b>212</b> of the metal layer <b>209</b> is adjacent to the first portion <b>210</b> and extends outside the package substrate <b>32</b> along the thermal channel region <b>32</b><i>b, </i>in which the second portion <b>212</b> on the circuit board <b>200</b> outside the package substrate <b>32</b> comprises at least one fin <b>212</b><i>a. </i>The third portion <b>214</b> of the metal layer <b>209</b> is adjacent to the end of the second portion <b>212</b> on the circuit board <b>200</b> outside of the package substrate <b>32</b>. For example, the second portion <b>212</b> on the circuit board <b>200</b> outside the package substrate <b>32</b> comprises a plurality of round fin <b>212</b><i>a </i>which are symmetrically arranged on both sides of the second portion <b>212</b>. Moreover, the fins <b>212</b> extend-substantially parallel to the surface of the circuit board <b>200</b>. In some embodiments, the fins <b>212</b><i>a </i>may be alternately arranged on both sides of the second portion <b>212</b>, as shown by the metal layer <b>209</b> in <figref idref="DRAWINGS">FIG. 4C</figref>. Additionally, in some embodiments, the fins <b>206</b><i>a </i>may be triangular (as shown in <figref idref="DRAWINGS">FIG. 4D</figref>), rectangular (as shown in <figref idref="DRAWINGS">FIG. 4E</figref>) or polygon (not shown) It will be apparent to those skilled in the art that the triangular or rectangular fins <b>212</b><i>a </i>may be alternately arranged on both sides of the second portion <b>212</b> and it is to be understood that the invention is not limited to <figref idref="DRAWINGS">FIGS. 4D and 4E</figref>. In this embodiment, the metal layer <b>209</b> comprises gold, silver or copper. Moreover, the first portion <b>204</b> of the metal layer <b>209</b> may partially or fully overlap the die <b>34</b> or the die region <b>32</b><i>a. </i>Here, only an example of the full overlap is depicted. Note that the shape of the metal layer <b>209</b> may be varied with the design of the thermal channel region <b>32</b><i>b. </i>The first and second portions <b>210</b> and <b>212</b> of the metal layer <b>209</b> serve as a heat sink to conduct heat generated from the die <b>34</b> outside the package substrate <b>32</b>. The third portion <b>214</b> of the metal layer <b>209</b> serves as a heat dissipating component to dissipate heat to the ambient environment by a fan <b>207</b> disposed thereon, as shown by the arrows in <figref idref="DRAWINGS">FIG. 4B</figref>.</p>
<p id="p-0034" num="0033">In this embodiment, since the metal layer <b>209</b> may extend outside the package substrate <b>32</b> along the thermal channel region <b>32</b><i>b, </i>the heat generated from the die <b>34</b> on the lower surface of the package substrate <b>32</b> can be effectively and rapidly dissipated to the ambient environment by radiation, convection and conduction. Compared to the conventional thermal dissipation by conduction of the circuit board, the electronic device with MPM <b>40</b> has better thermal dissipation and a higher thermal dissipation rate. Moreover, since the metal layer <b>209</b> is included in the circuit board <b>200</b>, no additional heat sink or heat dissipating component are required.</p>
<p id="p-0035" num="0034">While the invention has been described by way of example and in terms of preferred embodiment, it is to be understood that the invention is not limited thereto. To the contrary, it is intended to cover various modifications and similar arrangements (as would be apparent to those skilled in the art). Therefore, the scope of the appended claims should be accorded the broadest interpretation to encompass all such modifications and similar arrangements.</p>
<?DETDESC description="Detailed Description" end="tail"?>
</description>
<us-claim-statement>What is claimed is:</us-claim-statement>
<claims id="claims">
<claim id="CLM-00001" num="00001">
<claim-text>1. An electronic device, comprising:
<claim-text>a package substrate, comprising:</claim-text>
<claim-text>a substrate having a die region and at least one thermal channel region outwardly extending to an edge of the substrate from the die region; and</claim-text>
<claim-text>an array of bumps arranged on the substrate except in the die and thermal channel regions;</claim-text>
<claim-text>a circuit board comprising a plurality of bonding pads correspondingly connected to the bumps; and</claim-text>
<claim-text>a heat sink disposed between the circuit board and the package substrate, comprising:
<claim-text>a first portion corresponding to the die region; and</claim-text>
<claim-text>a second portion adjacent to the first portion, extending to the circuit board outside the package substrate along the thermal channel region, wherein the second portion comprises at least one fin; and</claim-text>
</claim-text>
<claim-text>a die disposed in the die region and facing the first portion of the heat sink.</claim-text>
</claim-text>
</claim>
<claim id="CLM-00002" num="00002">
<claim-text>2. The electronic device as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the fin extends substantially parallel to the surface of the circuit board.</claim-text>
</claim>
<claim id="CLM-00003" num="00003">
<claim-text>3. The electronic device as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, further comprising a thermal dissipation module disposed on the end of the second portion of the heat sink outside the package substrate.</claim-text>
</claim>
<claim id="CLM-00004" num="00004">
<claim-text>4. The electronic device as claimed in <claim-ref idref="CLM-00003">claim 3</claim-ref>, wherein the thermal dissipation module comprises a heat plate or pipe contacted to the second portion of the heat sink.</claim-text>
</claim>
<claim id="CLM-00005" num="00005">
<claim-text>5. The electronic device as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the heat sink comprises gold, silver or copper.</claim-text>
</claim>
<claim id="CLM-00006" num="00006">
<claim-text>6. The electronic device as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the fin is round, triangular, rectangular or polygonal.</claim-text>
</claim>
<claim id="CLM-00007" num="00007">
<claim-text>7. The electronic device as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the second portion of the heat sink comprises two opposite sides and a plurality of fins are symmetrically or alternately arranged on the opposite sides of the second portion.</claim-text>
</claim>
<claim id="CLM-00008" num="00008">
<claim-text>8. The electronic device as claimed in <claim-ref idref="CLM-00001">claim 1</claim-ref>, wherein the first portion of the heat sink partially or completely overlaps the die region.</claim-text>
</claim>
<claim id="CLM-00009" num="00009">
<claim-text>9. An electronic device, comprising:
<claim-text>a package substrate, comprising:</claim-text>
<claim-text>a substrate having a die region and at least one thermal channel region outwardly extending to an edge of the substrate from the die region; and</claim-text>
<claim-text>an array of bumps arranged on the substrate except in the die and thermal channel regions;</claim-text>
<claim-text>a circuit board, comprising:</claim-text>
<claim-text>a plurality of bonding pads correspondingly connected to the bumps; and</claim-text>
<claim-text>a metal layer underlying the package substrate, comprising:
<claim-text>a first portion corresponding to the die region;</claim-text>
<claim-text>a second portion adjacent to the first portion, extending to the circuit board outside the package substrate along the thermal channel region, wherein the second portion outside the package substrate comprises at least one fin; and</claim-text>
<claim-text>a third portion adjacent to the end of the second portion outside the package substrate.</claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00010" num="00010">
<claim-text>10. The electronic device as claimed in <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the fin extends substantially parallel to the surface of the circuit board.</claim-text>
</claim>
<claim id="CLM-00011" num="00011">
<claim-text>11. The electronic device as claimed in <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the metal layer comprises gold, silver or copper.</claim-text>
</claim>
<claim id="CLM-00012" num="00012">
<claim-text>12. The electronic device as claimed in <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the fin is round, triangular, rectangular or polygonal.</claim-text>
</claim>
<claim id="CLM-00013" num="00013">
<claim-text>13. The electronic device as claimed in <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the second portion of the metal layer comprises two opposite sides and a plurality of fins are symmetrically or alternately arranged on the opposite sides of the second portion.</claim-text>
</claim>
<claim id="CLM-00014" num="00014">
<claim-text>14. The electronic device as claimed in <claim-ref idref="CLM-00009">claim 9</claim-ref>, wherein the first portion of the metal layer partially or completely overlaps the first die.</claim-text>
</claim>
<claim id="CLM-00015" num="00015">
<claim-text>15. A printed circuit board for a package substrate of a multi-package module having a die disposed on a lower surface thereof, comprising:
<claim-text>a printed circuit board; and</claim-text>
<claim-text>a heat sink on the printed circuit board, comprising:
<claim-text>a first portion under the package substrate, such that the die faces the first portion of the heat sink; and</claim-text>
<claim-text>a second portion adjacent to the first portion, comprising two opposite sides and a plurality of fins symmetrically or alternately arranged on the opposite sides of the second portion.</claim-text>
</claim-text>
</claim-text>
</claim>
<claim id="CLM-00016" num="00016">
<claim-text>16. The printed circuit board as claimed in <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the fin extends substantially parallel to the surface of the printed circuit board.</claim-text>
</claim>
<claim id="CLM-00017" num="00017">
<claim-text>17. The printed circuit board as claimed in <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the fin is round, triangular, rectangular or polygonal.</claim-text>
</claim>
<claim id="CLM-00018" num="00018">
<claim-text>18. The printed circuit board as claimed in <claim-ref idref="CLM-00015">claim 15</claim-ref>, wherein the heat sink comprises metal.</claim-text>
</claim>
</claims>
</us-patent-grant>
