Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Tue Nov 29 11:50:57 2022
| Host         : ClarkPC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file main_control_sets_placed.rpt
| Design       : main
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    35 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     4 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              19 |            6 |
| No           | No                    | Yes                    |               2 |            1 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |              47 |           23 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              65 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------+------------------------+------------------+----------------+--------------+
|  Clock Signal  |      Enable Signal     |    Set/Reset Signal    | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------+------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | sw_IBUF[9]             | t0/L_sec_3[0]_i_1_n_0  |                1 |              1 |         1.00 |
|  c5/CLK        |                        | reset_IBUF             |                1 |              2 |         2.00 |
|  clk_IBUF_BUFG | s0/L_sec_0[3]_i_1_n_0  | s0/tick[23]_i_1_n_0    |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | s0/L_sec_1             | s0/tick[23]_i_1_n_0    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | s0/L_sec_2[3]_i_2_n_0  | s0/L_sec_2[3]_i_1_n_0  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | s0/L_sec_3[3]_i_1_n_0  | s0/L_sec_2[3]_i_1_n_0  |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG | s0/on10_in             |                        |                7 |             16 |         2.29 |
|  clk_IBUF_BUFG |                        |                        |                6 |             19 |         3.17 |
|  clk_IBUF_BUFG | t0/tick[23]_i_2_n_0    | t0/tick[23]_i_1__0_n_0 |                5 |             24 |         4.80 |
|  clk_IBUF_BUFG | s0/tick[23]_i_2__0_n_0 | s0/tick[23]_i_1_n_0    |                9 |             24 |         2.67 |
|  clk_IBUF_BUFG | sw_IBUF[9]             |                        |               16 |             31 |         1.94 |
+----------------+------------------------+------------------------+------------------+----------------+--------------+


