{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1670594247898 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1670594247898 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec  9 16:57:27 2022 " "Processing started: Fri Dec  9 16:57:27 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1670594247898 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670594247898 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off VGA_Tester -c VGA_Tester " "Command: quartus_map --read_settings_files=on --write_settings_files=off VGA_Tester -c VGA_Tester" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670594247898 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1670594248009 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1670594248009 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screenSaverPattern.v 1 1 " "Found 1 design units, including 1 entities, in source file screenSaverPattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 screenSaverPattern " "Found entity 1: screenSaverPattern" {  } { { "screenSaverPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670594252711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670594252711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Monitor_Tester.v 1 1 " "Found 1 design units, including 1 entities, in source file Monitor_Tester.v" { { "Info" "ISGN_ENTITY_NAME" "1 Monitor_Tester " "Found entity 1: Monitor_Tester" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670594252712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670594252712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VGA.v 1 1 " "Found 1 design units, including 1 entities, in source file VGA.v" { { "Info" "ISGN_ENTITY_NAME" "1 VGA " "Found entity 1: VGA" {  } { { "VGA.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/VGA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670594252712 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670594252712 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 clock_divider " "Found entity 1: clock_divider" {  } { { "clock_divider.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/clock_divider.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670594252713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670594252713 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "tvPattern.v(8) " "Verilog HDL Event Control warning at tvPattern.v(8): event expression contains \"\|\" or \"\|\|\"" {  } { { "tvPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/tvPattern.v" 8 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1670594252713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tvPattern.v 1 1 " "Found 1 design units, including 1 entities, in source file tvPattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 tvPattern " "Found entity 1: tvPattern" {  } { { "tvPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/tvPattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670594252713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670594252713 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fillColorPattern.v 1 1 " "Found 1 design units, including 1 entities, in source file fillColorPattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 fillColorPattern " "Found entity 1: fillColorPattern" {  } { { "fillColorPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/fillColorPattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670594252713 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670594252713 ""}
{ "Warning" "WVRFX_VERI_OR_IN_EVENT_EXPRESSION" "gridPattern.v(9) " "Verilog HDL Event Control warning at gridPattern.v(9): event expression contains \"\|\" or \"\|\|\"" {  } { { "gridPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v" 9 0 0 } }  } 0 10263 "Verilog HDL Event Control warning at %1!s!: event expression contains \"\|\" or \"\|\|\"" 0 0 "Analysis & Synthesis" 0 -1 1670594252714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gridPattern.v 1 1 " "Found 1 design units, including 1 entities, in source file gridPattern.v" { { "Info" "ISGN_ENTITY_NAME" "1 gridPattern " "Found entity 1: gridPattern" {  } { { "gridPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/gridPattern.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670594252714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670594252714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debounce.v 3 3 " "Found 3 design units, including 3 entities, in source file debounce.v" { { "Info" "ISGN_ENTITY_NAME" "1 debounce " "Found entity 1: debounce" {  } { { "debounce.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670594252714 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_div " "Found entity 2: clock_div" {  } { { "debounce.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670594252714 ""} { "Info" "ISGN_ENTITY_NAME" "3 my_dff " "Found entity 3: my_dff" {  } { { "debounce.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/debounce.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1670594252714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1670594252714 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "btn_next Monitor_Tester.v(149) " "Verilog HDL Implicit Net warning at Monitor_Tester.v(149): created implicit net for \"btn_next\"" {  } { { "Monitor_Tester.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/Monitor_Tester.v" 149 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1670594252714 ""}
{ "Error" "EVRFX_VERI_UNDECLARED_OBJECT" "leftCollsion screenSaverPattern.v(31) " "Verilog HDL error at screenSaverPattern.v(31): object \"leftCollsion\" is not declared. Verify the object name is correct. If the name is correct, declare the object." {  } { { "screenSaverPattern.v" "" { Text "/home/nai1ka/intelFPGA_lite/21.1/VGA_Tester/screenSaverPattern.v" 31 0 0 } }  } 0 10161 "Verilog HDL error at %2!s!: object \"%1!s!\" is not declared. Verify the object name is correct. If the name is correct, declare the object." 0 0 "Analysis & Synthesis" 0 -1 1670594252714 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  4 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 4 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "367 " "Peak virtual memory: 367 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1670594252737 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Dec  9 16:57:32 2022 " "Processing ended: Fri Dec  9 16:57:32 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1670594252737 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1670594252737 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1670594252737 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670594252737 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 4 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 4 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1670594253365 ""}
