

================================================================
== Vivado HLS Report for 'load_weights_1x1_all'
================================================================
* Date:           Mon Sep 14 06:19:27 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        model
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.625 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       65|       65| 0.195 us | 0.195 us |   65|   65|   none  |
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       40|       40|        10|          -|          -|     4|    no    |
        |- Loop 2  |        8|        8|         2|          1|          1|     8|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 19 20 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 12 
10 --> 11 
11 --> 9 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 21 20 
20 --> 19 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.13>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weight_1x1_index_rea = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %weight_1x1_index)"   --->   Operation 22 'read' 'weight_1x1_index_rea' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%conv_weight_1x1_all_s = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %conv_weight_1x1_all_V_offset)"   --->   Operation 23 'read' 'conv_weight_1x1_all_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%zext_ln252 = zext i26 %conv_weight_1x1_all_s to i27" [net_hls.cc:252]   --->   Operation 24 'zext' 'zext_ln252' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln253 = zext i10 %weight_1x1_index_rea to i27" [net_hls.cc:253]   --->   Operation 25 'zext' 'zext_ln253' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.13ns)   --->   "%add_ln253 = add i27 %zext_ln252, %zext_ln253" [net_hls.cc:253]   --->   Operation 26 'add' 'add_ln253' <Predicate = true> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 2.62>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln253_1 = zext i27 %add_ln253 to i64" [net_hls.cc:253]   --->   Operation 27 'zext' 'zext_ln253_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%weights_all_V_addr_1 = getelementptr i512* %conv_weight_1x1_all_V, i64 %zext_ln253_1" [net_hls.cc:253]   --->   Operation 28 'getelementptr' 'weights_all_V_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [7/7] (2.62ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr_1, i32 4)" [net_hls.cc:253]   --->   Operation 29 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 2.62>
ST_3 : Operation 30 [6/7] (2.62ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr_1, i32 4)" [net_hls.cc:253]   --->   Operation 30 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 2.62>
ST_4 : Operation 31 [5/7] (2.62ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr_1, i32 4)" [net_hls.cc:253]   --->   Operation 31 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 2.62>
ST_5 : Operation 32 [4/7] (2.62ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr_1, i32 4)" [net_hls.cc:253]   --->   Operation 32 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 2.62>
ST_6 : Operation 33 [3/7] (2.62ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr_1, i32 4)" [net_hls.cc:253]   --->   Operation 33 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 2.62>
ST_7 : Operation 34 [2/7] (2.62ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr_1, i32 4)" [net_hls.cc:253]   --->   Operation 34 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 2.62>
ST_8 : Operation 35 [1/1] (0.00ns)   --->   "%weights_all_index_re = call i12 @_ssdm_op_Read.ap_auto.i12(i12 %weights_all_index)"   --->   Operation 35 'read' 'weights_all_index_re' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%weights_all_V_offset_2 = call i26 @_ssdm_op_Read.ap_auto.i26(i26 %weights_all_V_offset)"   --->   Operation 36 'read' 'weights_all_V_offset_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 37 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %conv_weight_1x1_all_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str1430, i32 0, i32 32000, [7 x i8]* @p_str42, [6 x i8]* @p_str41, [1 x i8]* @p_str1430, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1430)"   --->   Operation 37 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 38 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i512* %conv_weight_1x1_all_V, [6 x i8]* @p_str39, i32 0, i32 0, [1 x i8]* @p_str1430, i32 0, i32 32000, [7 x i8]* @p_str42, [6 x i8]* @p_str41, [1 x i8]* @p_str1430, i32 16, i32 16, i32 16, i32 16, [1 x i8]* @p_str1430, [1 x i8]* @p_str1430)"   --->   Operation 38 'specinterface' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 39 [1/7] (2.62ns)   --->   "%p_rd_req = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr_1, i32 4)" [net_hls.cc:253]   --->   Operation 39 'readreq' 'p_rd_req' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_8 : Operation 40 [1/1] (0.75ns)   --->   "br label %1" [net_hls.cc:252]   --->   Operation 40 'br' <Predicate = true> <Delay = 0.75>

State 9 <SV = 8> <Delay = 2.62>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%coff_0 = phi i3 [ 0, %0 ], [ %coff, %2 ]"   --->   Operation 41 'phi' 'coff_0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.69ns)   --->   "%icmp_ln252 = icmp eq i3 %coff_0, -4" [net_hls.cc:252]   --->   Operation 42 'icmp' 'icmp_ln252' <Predicate = true> <Delay = 0.69> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 4, i64 4, i64 4)"   --->   Operation 43 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.74ns)   --->   "%coff = add i3 %coff_0, 1" [net_hls.cc:252]   --->   Operation 44 'add' 'coff' <Predicate = true> <Delay = 0.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "br i1 %icmp_ln252, label %arrayctor.loop.preheader.preheader, label %2" [net_hls.cc:252]   --->   Operation 45 'br' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (2.62ns)   --->   "%weights_all_V_addr_1_1 = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %weights_all_V_addr_1)" [net_hls.cc:253]   --->   Operation 46 'read' 'weights_all_V_addr_1_1' <Predicate = (!icmp_ln252)> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%DATA_7_V = alloca i512"   --->   Operation 47 'alloca' 'DATA_7_V' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%DATA_7_V_6 = alloca i512"   --->   Operation 48 'alloca' 'DATA_7_V_6' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%DATA_7_V_7 = alloca i512"   --->   Operation 49 'alloca' 'DATA_7_V_7' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.00ns)   --->   "%DATA_7_V_8 = alloca i512"   --->   Operation 50 'alloca' 'DATA_7_V_8' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_9 : Operation 51 [1/1] (0.00ns)   --->   "%DATA_7_V_9 = alloca i512"   --->   Operation 51 'alloca' 'DATA_7_V_9' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_9 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln647 = zext i12 %weights_all_index_re to i27" [net_hls.cc:267]   --->   Operation 52 'zext' 'zext_ln647' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_9 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln647_3 = zext i26 %weights_all_V_offset_2 to i27" [net_hls.cc:267]   --->   Operation 53 'zext' 'zext_ln647_3' <Predicate = (icmp_ln252)> <Delay = 0.00>
ST_9 : Operation 54 [1/1] (1.13ns)   --->   "%add_ln647 = add i27 %zext_ln647, %zext_ln647_3" [net_hls.cc:267]   --->   Operation 54 'add' 'add_ln647' <Predicate = (icmp_ln252)> <Delay = 1.13> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 0.88>
ST_10 : Operation 55 [2/2] (0.88ns)   --->   "call fastcc void @load_weight_1x1_from([4 x i64]* @weight_buf_1x1_V_0, [4 x i64]* @weight_buf_1x1_V_1, [4 x i64]* @weight_buf_1x1_V_2, [4 x i64]* @weight_buf_1x1_V_3, [4 x i64]* @weight_buf_1x1_V_4, [4 x i64]* @weight_buf_1x1_V_5, [4 x i64]* @weight_buf_1x1_V_6, [4 x i64]* @weight_buf_1x1_V_7, [4 x i64]* @weight_buf_1x1_V_8, [4 x i64]* @weight_buf_1x1_V_9, [4 x i64]* @weight_buf_1x1_V_10, [4 x i64]* @weight_buf_1x1_V_11, [4 x i64]* @weight_buf_1x1_V_12, [4 x i64]* @weight_buf_1x1_V_13, [4 x i64]* @weight_buf_1x1_V_14, [4 x i64]* @weight_buf_1x1_V_15, [4 x i64]* @weight_buf_1x1_V_16, [4 x i64]* @weight_buf_1x1_V_17, [4 x i64]* @weight_buf_1x1_V_18, [4 x i64]* @weight_buf_1x1_V_19, [4 x i64]* @weight_buf_1x1_V_20, [4 x i64]* @weight_buf_1x1_V_21, [4 x i64]* @weight_buf_1x1_V_22, [4 x i64]* @weight_buf_1x1_V_23, [4 x i64]* @weight_buf_1x1_V_24, [4 x i64]* @weight_buf_1x1_V_25, [4 x i64]* @weight_buf_1x1_V_26, [4 x i64]* @weight_buf_1x1_V_27, [4 x i64]* @weight_buf_1x1_V_28, [4 x i64]* @weight_buf_1x1_V_29, [4 x i64]* @weight_buf_1x1_V_30, [4 x i64]* @weight_buf_1x1_V_31, i512 %weights_all_V_addr_1_1, i3 %coff_0)" [net_hls.cc:253]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.88> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 56 [1/2] (0.00ns)   --->   "call fastcc void @load_weight_1x1_from([4 x i64]* @weight_buf_1x1_V_0, [4 x i64]* @weight_buf_1x1_V_1, [4 x i64]* @weight_buf_1x1_V_2, [4 x i64]* @weight_buf_1x1_V_3, [4 x i64]* @weight_buf_1x1_V_4, [4 x i64]* @weight_buf_1x1_V_5, [4 x i64]* @weight_buf_1x1_V_6, [4 x i64]* @weight_buf_1x1_V_7, [4 x i64]* @weight_buf_1x1_V_8, [4 x i64]* @weight_buf_1x1_V_9, [4 x i64]* @weight_buf_1x1_V_10, [4 x i64]* @weight_buf_1x1_V_11, [4 x i64]* @weight_buf_1x1_V_12, [4 x i64]* @weight_buf_1x1_V_13, [4 x i64]* @weight_buf_1x1_V_14, [4 x i64]* @weight_buf_1x1_V_15, [4 x i64]* @weight_buf_1x1_V_16, [4 x i64]* @weight_buf_1x1_V_17, [4 x i64]* @weight_buf_1x1_V_18, [4 x i64]* @weight_buf_1x1_V_19, [4 x i64]* @weight_buf_1x1_V_20, [4 x i64]* @weight_buf_1x1_V_21, [4 x i64]* @weight_buf_1x1_V_22, [4 x i64]* @weight_buf_1x1_V_23, [4 x i64]* @weight_buf_1x1_V_24, [4 x i64]* @weight_buf_1x1_V_25, [4 x i64]* @weight_buf_1x1_V_26, [4 x i64]* @weight_buf_1x1_V_27, [4 x i64]* @weight_buf_1x1_V_28, [4 x i64]* @weight_buf_1x1_V_29, [4 x i64]* @weight_buf_1x1_V_30, [4 x i64]* @weight_buf_1x1_V_31, i512 %weights_all_V_addr_1_1, i3 %coff_0)" [net_hls.cc:253]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 57 [1/1] (0.00ns)   --->   "br label %1" [net_hls.cc:252]   --->   Operation 57 'br' <Predicate = true> <Delay = 0.00>

State 12 <SV = 9> <Delay = 2.62>
ST_12 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln647_4 = zext i27 %add_ln647 to i64" [net_hls.cc:267]   --->   Operation 58 'zext' 'zext_ln647_4' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 59 [1/1] (0.00ns)   --->   "%weights_all_V_addr = getelementptr i512* %conv_weight_1x1_all_V, i64 %zext_ln647_4" [net_hls.cc:267]   --->   Operation 59 'getelementptr' 'weights_all_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 60 [7/7] (2.62ns)   --->   "%weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)" [net_hls.cc:267]   --->   Operation 60 'readreq' 'weights_all_V_addr_r' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 13 <SV = 10> <Delay = 2.62>
ST_13 : Operation 61 [6/7] (2.62ns)   --->   "%weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)" [net_hls.cc:267]   --->   Operation 61 'readreq' 'weights_all_V_addr_r' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 14 <SV = 11> <Delay = 2.62>
ST_14 : Operation 62 [5/7] (2.62ns)   --->   "%weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)" [net_hls.cc:267]   --->   Operation 62 'readreq' 'weights_all_V_addr_r' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 15 <SV = 12> <Delay = 2.62>
ST_15 : Operation 63 [4/7] (2.62ns)   --->   "%weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)" [net_hls.cc:267]   --->   Operation 63 'readreq' 'weights_all_V_addr_r' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 16 <SV = 13> <Delay = 2.62>
ST_16 : Operation 64 [3/7] (2.62ns)   --->   "%weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)" [net_hls.cc:267]   --->   Operation 64 'readreq' 'weights_all_V_addr_r' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 17 <SV = 14> <Delay = 2.62>
ST_17 : Operation 65 [2/7] (2.62ns)   --->   "%weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)" [net_hls.cc:267]   --->   Operation 65 'readreq' 'weights_all_V_addr_r' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 18 <SV = 15> <Delay = 2.62>
ST_18 : Operation 66 [1/7] (2.62ns)   --->   "%weights_all_V_addr_r = call i1 @_ssdm_op_ReadReq.m_axi.i512P(i512* %weights_all_V_addr, i32 8)" [net_hls.cc:267]   --->   Operation 66 'readreq' 'weights_all_V_addr_r' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_18 : Operation 67 [1/1] (0.75ns)   --->   "br label %arrayctor.loop.preheader" [net_hls.cc:265]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.75>

State 19 <SV = 16> <Delay = 0.88>
ST_19 : Operation 68 [1/1] (0.00ns)   --->   "%i_0 = phi i4 [ %i, %hls_label_17_end ], [ 0, %arrayctor.loop.preheader.preheader ]"   --->   Operation 68 'phi' 'i_0' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 69 [1/1] (0.88ns)   --->   "%icmp_ln265 = icmp eq i4 %i_0, -8" [net_hls.cc:265]   --->   Operation 69 'icmp' 'icmp_ln265' <Predicate = true> <Delay = 0.88> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 70 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)"   --->   Operation 70 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 71 [1/1] (0.86ns)   --->   "%i = add i4 %i_0, 1" [net_hls.cc:265]   --->   Operation 71 'add' 'i' <Predicate = true> <Delay = 0.86> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.13> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %icmp_ln265, label %.preheader.preheader, label %hls_label_17_begin" [net_hls.cc:265]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 73 [1/1] (0.00ns)   --->   "%trunc_ln414 = trunc i4 %i_0 to i3" [net_hls.cc:267]   --->   Operation 73 'trunc' 'trunc_ln414' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_19 : Operation 74 [1/1] (0.87ns)   --->   "switch i3 %trunc_ln414, label %branch7 [
    i3 0, label %hls_label_17_end
    i3 1, label %hls_label_17_end
    i3 2, label %hls_label_17_end
    i3 3, label %branch3
    i3 -4, label %branch4
    i3 -3, label %branch5
    i3 -2, label %branch6
  ]" [net_hls.cc:267]   --->   Operation 74 'switch' <Predicate = (!icmp_ln265)> <Delay = 0.87>
ST_19 : Operation 75 [1/1] (0.00ns)   --->   "br label %hls_label_17_end" [net_hls.cc:267]   --->   Operation 75 'br' <Predicate = (!icmp_ln265 & trunc_ln414 == 6)> <Delay = 0.00>
ST_19 : Operation 76 [1/1] (0.00ns)   --->   "br label %hls_label_17_end" [net_hls.cc:267]   --->   Operation 76 'br' <Predicate = (!icmp_ln265 & trunc_ln414 == 5)> <Delay = 0.00>
ST_19 : Operation 77 [1/1] (0.00ns)   --->   "br label %hls_label_17_end" [net_hls.cc:267]   --->   Operation 77 'br' <Predicate = (!icmp_ln265 & trunc_ln414 == 4)> <Delay = 0.00>
ST_19 : Operation 78 [1/1] (0.00ns)   --->   "br label %hls_label_17_end" [net_hls.cc:267]   --->   Operation 78 'br' <Predicate = (!icmp_ln265 & trunc_ln414 == 3)> <Delay = 0.00>
ST_19 : Operation 79 [1/1] (0.00ns)   --->   "br label %hls_label_17_end" [net_hls.cc:267]   --->   Operation 79 'br' <Predicate = (!icmp_ln265 & trunc_ln414 == 7)> <Delay = 0.00>

State 20 <SV = 17> <Delay = 2.62>
ST_20 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_327 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)" [net_hls.cc:265]   --->   Operation 80 'specregionbegin' 'tmp_327' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 81 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1430) nounwind" [net_hls.cc:266]   --->   Operation 81 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 82 [1/1] (2.62ns)   --->   "%DATA_2_V = call i512 @_ssdm_op_Read.m_axi.i512P(i512* %weights_all_V_addr)" [net_hls.cc:267]   --->   Operation 82 'read' 'DATA_2_V' <Predicate = true> <Delay = 2.62> <Core = "m_axi">   --->   Core 9 'm_axi' <Latency = 6> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_20 : Operation 83 [1/1] (0.00ns)   --->   "store i512 %DATA_2_V, i512* %DATA_7_V_8" [net_hls.cc:267]   --->   Operation 83 'store' <Predicate = (trunc_ln414 == 6)> <Delay = 0.00>
ST_20 : Operation 84 [1/1] (0.00ns)   --->   "store i512 %DATA_2_V, i512* %DATA_7_V_7" [net_hls.cc:267]   --->   Operation 84 'store' <Predicate = (trunc_ln414 == 5)> <Delay = 0.00>
ST_20 : Operation 85 [1/1] (0.00ns)   --->   "store i512 %DATA_2_V, i512* %DATA_7_V_6" [net_hls.cc:267]   --->   Operation 85 'store' <Predicate = (trunc_ln414 == 4)> <Delay = 0.00>
ST_20 : Operation 86 [1/1] (0.00ns)   --->   "store i512 %DATA_2_V, i512* %DATA_7_V" [net_hls.cc:267]   --->   Operation 86 'store' <Predicate = (trunc_ln414 == 3)> <Delay = 0.00>
ST_20 : Operation 87 [1/1] (0.00ns)   --->   "store i512 %DATA_2_V, i512* %DATA_7_V_9" [net_hls.cc:267]   --->   Operation 87 'store' <Predicate = (trunc_ln414 == 7)> <Delay = 0.00>
ST_20 : Operation 88 [1/1] (0.00ns)   --->   "%empty_37 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_327)" [net_hls.cc:268]   --->   Operation 88 'specregionend' 'empty_37' <Predicate = (!icmp_ln265)> <Delay = 0.00>
ST_20 : Operation 89 [1/1] (0.00ns)   --->   "br label %arrayctor.loop.preheader" [net_hls.cc:265]   --->   Operation 89 'br' <Predicate = (!icmp_ln265)> <Delay = 0.00>

State 21 <SV = 17> <Delay = 2.12>
ST_21 : Operation 90 [1/1] (0.00ns)   --->   "%DATA_7_V_load = load i512* %DATA_7_V" [net_hls.cc:274]   --->   Operation 90 'load' 'DATA_7_V_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 91 [1/1] (0.00ns)   --->   "%DATA_7_V_6_load = load i512* %DATA_7_V_6" [net_hls.cc:275]   --->   Operation 91 'load' 'DATA_7_V_6_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 92 [1/1] (0.00ns)   --->   "%DATA_7_V_7_load = load i512* %DATA_7_V_7" [net_hls.cc:276]   --->   Operation 92 'load' 'DATA_7_V_7_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 93 [1/1] (0.00ns)   --->   "%DATA_7_V_8_load = load i512* %DATA_7_V_8" [net_hls.cc:277]   --->   Operation 93 'load' 'DATA_7_V_8_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 94 [1/1] (0.00ns)   --->   "%DATA_7_V_9_load = load i512* %DATA_7_V_9" [net_hls.cc:278]   --->   Operation 94 'load' 'DATA_7_V_9_load' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%trunc_ln746 = trunc i512 %DATA_7_V_load to i3" [net_hls.cc:274]   --->   Operation 95 'trunc' 'trunc_ln746' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%trunc_ln = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746, i7 0)" [net_hls.cc:274]   --->   Operation 96 'bitconcatenate' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%tmp_1137 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 3)" [net_hls.cc:274]   --->   Operation 97 'bitselect' 'tmp_1137' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 4, i32 10)" [net_hls.cc:274]   --->   Operation 98 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 99 [1/1] (0.86ns)   --->   "%icmp_ln785 = icmp ne i7 %tmp, 0" [net_hls.cc:274]   --->   Operation 99 'icmp' 'icmp_ln785' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node select_ln340)   --->   "%or_ln785 = or i1 %tmp_1137, %icmp_ln785" [net_hls.cc:274]   --->   Operation 100 'or' 'or_ln785' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 101 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340 = select i1 %or_ln785, i10 -1, i10 %trunc_ln" [net_hls.cc:274]   --->   Operation 101 'select' 'select_ln340' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln340 = zext i10 %select_ln340 to i11" [net_hls.cc:274]   --->   Operation 102 'zext' 'zext_ln340' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 103 [1/1] (0.79ns)   --->   "store i11 %zext_ln340, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_0, i64 0, i64 0), align 16" [net_hls.cc:274]   --->   Operation 103 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_333)   --->   "%trunc_ln746_317 = trunc i512 %DATA_7_V_6_load to i3" [net_hls.cc:275]   --->   Operation 104 'trunc' 'trunc_ln746_317' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_333)   --->   "%trunc_ln746_s = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_317, i7 0)" [net_hls.cc:275]   --->   Operation 105 'bitconcatenate' 'trunc_ln746_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_333)   --->   "%tmp_1138 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 3)" [net_hls.cc:275]   --->   Operation 106 'bitselect' 'tmp_1138' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_s = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 4, i32 10)" [net_hls.cc:275]   --->   Operation 107 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 108 [1/1] (0.86ns)   --->   "%icmp_ln785_160 = icmp ne i7 %tmp_s, 0" [net_hls.cc:275]   --->   Operation 108 'icmp' 'icmp_ln785_160' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_333)   --->   "%or_ln785_223 = or i1 %tmp_1138, %icmp_ln785_160" [net_hls.cc:275]   --->   Operation 109 'or' 'or_ln785_223' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 110 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_333 = select i1 %or_ln785_223, i10 -1, i10 %trunc_ln746_s" [net_hls.cc:275]   --->   Operation 110 'select' 'select_ln340_333' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln340_160 = zext i10 %select_ln340_333 to i11" [net_hls.cc:275]   --->   Operation 111 'zext' 'zext_ln340_160' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 112 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_160, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_0, i64 0, i64 0), align 16" [net_hls.cc:275]   --->   Operation 112 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 113 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_334)   --->   "%trunc_ln746_318 = trunc i512 %DATA_7_V_7_load to i3" [net_hls.cc:276]   --->   Operation 113 'trunc' 'trunc_ln746_318' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_334)   --->   "%trunc_ln746_159 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_318, i7 0)" [net_hls.cc:276]   --->   Operation 114 'bitconcatenate' 'trunc_ln746_159' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_334)   --->   "%tmp_1139 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 3)" [net_hls.cc:276]   --->   Operation 115 'bitselect' 'tmp_1139' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_169 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 4, i32 10)" [net_hls.cc:276]   --->   Operation 116 'partselect' 'tmp_169' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 117 [1/1] (0.86ns)   --->   "%icmp_ln785_161 = icmp ne i7 %tmp_169, 0" [net_hls.cc:276]   --->   Operation 117 'icmp' 'icmp_ln785_161' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_334)   --->   "%or_ln785_224 = or i1 %tmp_1139, %icmp_ln785_161" [net_hls.cc:276]   --->   Operation 118 'or' 'or_ln785_224' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 119 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_334 = select i1 %or_ln785_224, i10 -1, i10 %trunc_ln746_159" [net_hls.cc:276]   --->   Operation 119 'select' 'select_ln340_334' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln340_161 = zext i10 %select_ln340_334 to i11" [net_hls.cc:276]   --->   Operation 120 'zext' 'zext_ln340_161' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 121 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_161, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_0, i64 0, i64 0), align 16" [net_hls.cc:276]   --->   Operation 121 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 122 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_335)   --->   "%trunc_ln746_319 = trunc i512 %DATA_7_V_8_load to i3" [net_hls.cc:277]   --->   Operation 122 'trunc' 'trunc_ln746_319' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_335)   --->   "%trunc_ln746_160 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_319, i7 0)" [net_hls.cc:277]   --->   Operation 123 'bitconcatenate' 'trunc_ln746_160' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 124 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_335)   --->   "%tmp_1140 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 3)" [net_hls.cc:277]   --->   Operation 124 'bitselect' 'tmp_1140' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_170 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 4, i32 10)" [net_hls.cc:277]   --->   Operation 125 'partselect' 'tmp_170' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 126 [1/1] (0.86ns)   --->   "%icmp_ln785_162 = icmp ne i7 %tmp_170, 0" [net_hls.cc:277]   --->   Operation 126 'icmp' 'icmp_ln785_162' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 127 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_335)   --->   "%or_ln785_225 = or i1 %tmp_1140, %icmp_ln785_162" [net_hls.cc:277]   --->   Operation 127 'or' 'or_ln785_225' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 128 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_335 = select i1 %or_ln785_225, i10 -1, i10 %trunc_ln746_160" [net_hls.cc:277]   --->   Operation 128 'select' 'select_ln340_335' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln340_162 = zext i10 %select_ln340_335 to i11" [net_hls.cc:277]   --->   Operation 129 'zext' 'zext_ln340_162' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 130 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_162, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_0, i64 0, i64 0), align 16" [net_hls.cc:277]   --->   Operation 130 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_336)   --->   "%trunc_ln746_320 = trunc i512 %DATA_7_V_9_load to i3" [net_hls.cc:278]   --->   Operation 131 'trunc' 'trunc_ln746_320' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_336)   --->   "%trunc_ln746_161 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %trunc_ln746_320, i7 0)" [net_hls.cc:278]   --->   Operation 132 'bitconcatenate' 'trunc_ln746_161' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 133 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_336)   --->   "%tmp_1141 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 3)" [net_hls.cc:278]   --->   Operation 133 'bitselect' 'tmp_1141' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 134 [1/1] (0.00ns)   --->   "%tmp_171 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 4, i32 10)" [net_hls.cc:278]   --->   Operation 134 'partselect' 'tmp_171' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 135 [1/1] (0.86ns)   --->   "%icmp_ln785_163 = icmp ne i7 %tmp_171, 0" [net_hls.cc:278]   --->   Operation 135 'icmp' 'icmp_ln785_163' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_336)   --->   "%or_ln785_226 = or i1 %tmp_1141, %icmp_ln785_163" [net_hls.cc:278]   --->   Operation 136 'or' 'or_ln785_226' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 137 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_336 = select i1 %or_ln785_226, i10 -1, i10 %trunc_ln746_161" [net_hls.cc:278]   --->   Operation 137 'select' 'select_ln340_336' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 138 [1/1] (0.00ns)   --->   "%zext_ln340_163 = zext i10 %select_ln340_336 to i11" [net_hls.cc:278]   --->   Operation 138 'zext' 'zext_ln340_163' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 139 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_163, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_0, i64 0, i64 0), align 16" [net_hls.cc:278]   --->   Operation 139 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_337)   --->   "%tmp_328 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 16, i32 18)" [net_hls.cc:274]   --->   Operation 140 'partselect' 'tmp_328' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_337)   --->   "%trunc_ln746_162 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_328, i7 0)" [net_hls.cc:274]   --->   Operation 141 'bitconcatenate' 'trunc_ln746_162' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_337)   --->   "%tmp_1142 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 19)" [net_hls.cc:274]   --->   Operation 142 'bitselect' 'tmp_1142' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 143 [1/1] (0.00ns)   --->   "%tmp_172 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 20, i32 26)" [net_hls.cc:274]   --->   Operation 143 'partselect' 'tmp_172' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 144 [1/1] (0.86ns)   --->   "%icmp_ln785_164 = icmp ne i7 %tmp_172, 0" [net_hls.cc:274]   --->   Operation 144 'icmp' 'icmp_ln785_164' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_337)   --->   "%or_ln785_227 = or i1 %tmp_1142, %icmp_ln785_164" [net_hls.cc:274]   --->   Operation 145 'or' 'or_ln785_227' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 146 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_337 = select i1 %or_ln785_227, i10 -1, i10 %trunc_ln746_162" [net_hls.cc:274]   --->   Operation 146 'select' 'select_ln340_337' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 147 [1/1] (0.00ns)   --->   "%zext_ln340_164 = zext i10 %select_ln340_337 to i11" [net_hls.cc:274]   --->   Operation 147 'zext' 'zext_ln340_164' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 148 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_164, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_1, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 148 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_338)   --->   "%tmp_329 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 16, i32 18)" [net_hls.cc:275]   --->   Operation 149 'partselect' 'tmp_329' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 150 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_338)   --->   "%trunc_ln746_163 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_329, i7 0)" [net_hls.cc:275]   --->   Operation 150 'bitconcatenate' 'trunc_ln746_163' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 151 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_338)   --->   "%tmp_1143 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 19)" [net_hls.cc:275]   --->   Operation 151 'bitselect' 'tmp_1143' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 152 [1/1] (0.00ns)   --->   "%tmp_173 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 20, i32 26)" [net_hls.cc:275]   --->   Operation 152 'partselect' 'tmp_173' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 153 [1/1] (0.86ns)   --->   "%icmp_ln785_165 = icmp ne i7 %tmp_173, 0" [net_hls.cc:275]   --->   Operation 153 'icmp' 'icmp_ln785_165' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_338)   --->   "%or_ln785_228 = or i1 %tmp_1143, %icmp_ln785_165" [net_hls.cc:275]   --->   Operation 154 'or' 'or_ln785_228' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 155 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_338 = select i1 %or_ln785_228, i10 -1, i10 %trunc_ln746_163" [net_hls.cc:275]   --->   Operation 155 'select' 'select_ln340_338' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln340_165 = zext i10 %select_ln340_338 to i11" [net_hls.cc:275]   --->   Operation 156 'zext' 'zext_ln340_165' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 157 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_165, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_1, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 157 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 158 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_339)   --->   "%tmp_330 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 16, i32 18)" [net_hls.cc:276]   --->   Operation 158 'partselect' 'tmp_330' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 159 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_339)   --->   "%trunc_ln746_164 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_330, i7 0)" [net_hls.cc:276]   --->   Operation 159 'bitconcatenate' 'trunc_ln746_164' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_339)   --->   "%tmp_1144 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 19)" [net_hls.cc:276]   --->   Operation 160 'bitselect' 'tmp_1144' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 161 [1/1] (0.00ns)   --->   "%tmp_174 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 20, i32 26)" [net_hls.cc:276]   --->   Operation 161 'partselect' 'tmp_174' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 162 [1/1] (0.86ns)   --->   "%icmp_ln785_166 = icmp ne i7 %tmp_174, 0" [net_hls.cc:276]   --->   Operation 162 'icmp' 'icmp_ln785_166' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 163 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_339)   --->   "%or_ln785_229 = or i1 %tmp_1144, %icmp_ln785_166" [net_hls.cc:276]   --->   Operation 163 'or' 'or_ln785_229' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 164 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_339 = select i1 %or_ln785_229, i10 -1, i10 %trunc_ln746_164" [net_hls.cc:276]   --->   Operation 164 'select' 'select_ln340_339' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 165 [1/1] (0.00ns)   --->   "%zext_ln340_166 = zext i10 %select_ln340_339 to i11" [net_hls.cc:276]   --->   Operation 165 'zext' 'zext_ln340_166' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 166 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_166, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_1, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 166 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 167 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_340)   --->   "%tmp_331 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 16, i32 18)" [net_hls.cc:277]   --->   Operation 167 'partselect' 'tmp_331' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 168 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_340)   --->   "%trunc_ln746_165 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_331, i7 0)" [net_hls.cc:277]   --->   Operation 168 'bitconcatenate' 'trunc_ln746_165' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_340)   --->   "%tmp_1145 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 19)" [net_hls.cc:277]   --->   Operation 169 'bitselect' 'tmp_1145' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_175 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 20, i32 26)" [net_hls.cc:277]   --->   Operation 170 'partselect' 'tmp_175' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 171 [1/1] (0.86ns)   --->   "%icmp_ln785_167 = icmp ne i7 %tmp_175, 0" [net_hls.cc:277]   --->   Operation 171 'icmp' 'icmp_ln785_167' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_340)   --->   "%or_ln785_230 = or i1 %tmp_1145, %icmp_ln785_167" [net_hls.cc:277]   --->   Operation 172 'or' 'or_ln785_230' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 173 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_340 = select i1 %or_ln785_230, i10 -1, i10 %trunc_ln746_165" [net_hls.cc:277]   --->   Operation 173 'select' 'select_ln340_340' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "%zext_ln340_167 = zext i10 %select_ln340_340 to i11" [net_hls.cc:277]   --->   Operation 174 'zext' 'zext_ln340_167' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 175 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_167, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_1, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 175 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_341)   --->   "%tmp_332 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 16, i32 18)" [net_hls.cc:278]   --->   Operation 176 'partselect' 'tmp_332' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_341)   --->   "%trunc_ln746_166 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_332, i7 0)" [net_hls.cc:278]   --->   Operation 177 'bitconcatenate' 'trunc_ln746_166' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_341)   --->   "%tmp_1146 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 19)" [net_hls.cc:278]   --->   Operation 178 'bitselect' 'tmp_1146' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 179 [1/1] (0.00ns)   --->   "%tmp_176 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 20, i32 26)" [net_hls.cc:278]   --->   Operation 179 'partselect' 'tmp_176' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 180 [1/1] (0.86ns)   --->   "%icmp_ln785_168 = icmp ne i7 %tmp_176, 0" [net_hls.cc:278]   --->   Operation 180 'icmp' 'icmp_ln785_168' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 181 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_341)   --->   "%or_ln785_231 = or i1 %tmp_1146, %icmp_ln785_168" [net_hls.cc:278]   --->   Operation 181 'or' 'or_ln785_231' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 182 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_341 = select i1 %or_ln785_231, i10 -1, i10 %trunc_ln746_166" [net_hls.cc:278]   --->   Operation 182 'select' 'select_ln340_341' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln340_168 = zext i10 %select_ln340_341 to i11" [net_hls.cc:278]   --->   Operation 183 'zext' 'zext_ln340_168' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 184 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_168, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_1, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 184 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 185 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_342)   --->   "%tmp_333 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 32, i32 34)" [net_hls.cc:274]   --->   Operation 185 'partselect' 'tmp_333' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_342)   --->   "%trunc_ln746_167 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_333, i7 0)" [net_hls.cc:274]   --->   Operation 186 'bitconcatenate' 'trunc_ln746_167' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_342)   --->   "%tmp_1147 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 35)" [net_hls.cc:274]   --->   Operation 187 'bitselect' 'tmp_1147' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_177 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 36, i32 42)" [net_hls.cc:274]   --->   Operation 188 'partselect' 'tmp_177' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 189 [1/1] (0.86ns)   --->   "%icmp_ln785_169 = icmp ne i7 %tmp_177, 0" [net_hls.cc:274]   --->   Operation 189 'icmp' 'icmp_ln785_169' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 190 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_342)   --->   "%or_ln785_232 = or i1 %tmp_1147, %icmp_ln785_169" [net_hls.cc:274]   --->   Operation 190 'or' 'or_ln785_232' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 191 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_342 = select i1 %or_ln785_232, i10 -1, i10 %trunc_ln746_167" [net_hls.cc:274]   --->   Operation 191 'select' 'select_ln340_342' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln340_169 = zext i10 %select_ln340_342 to i11" [net_hls.cc:274]   --->   Operation 192 'zext' 'zext_ln340_169' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 193 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_169, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_2, i64 0, i64 0), align 4" [net_hls.cc:274]   --->   Operation 193 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 194 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_343)   --->   "%tmp_334 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 32, i32 34)" [net_hls.cc:275]   --->   Operation 194 'partselect' 'tmp_334' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_343)   --->   "%trunc_ln746_168 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_334, i7 0)" [net_hls.cc:275]   --->   Operation 195 'bitconcatenate' 'trunc_ln746_168' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 196 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_343)   --->   "%tmp_1148 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 35)" [net_hls.cc:275]   --->   Operation 196 'bitselect' 'tmp_1148' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 197 [1/1] (0.00ns)   --->   "%tmp_178 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 36, i32 42)" [net_hls.cc:275]   --->   Operation 197 'partselect' 'tmp_178' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 198 [1/1] (0.86ns)   --->   "%icmp_ln785_170 = icmp ne i7 %tmp_178, 0" [net_hls.cc:275]   --->   Operation 198 'icmp' 'icmp_ln785_170' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_343)   --->   "%or_ln785_233 = or i1 %tmp_1148, %icmp_ln785_170" [net_hls.cc:275]   --->   Operation 199 'or' 'or_ln785_233' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 200 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_343 = select i1 %or_ln785_233, i10 -1, i10 %trunc_ln746_168" [net_hls.cc:275]   --->   Operation 200 'select' 'select_ln340_343' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln340_170 = zext i10 %select_ln340_343 to i11" [net_hls.cc:275]   --->   Operation 201 'zext' 'zext_ln340_170' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 202 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_170, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_2, i64 0, i64 0), align 4" [net_hls.cc:275]   --->   Operation 202 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_344)   --->   "%tmp_335 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 32, i32 34)" [net_hls.cc:276]   --->   Operation 203 'partselect' 'tmp_335' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_344)   --->   "%trunc_ln746_169 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_335, i7 0)" [net_hls.cc:276]   --->   Operation 204 'bitconcatenate' 'trunc_ln746_169' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 205 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_344)   --->   "%tmp_1149 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 35)" [net_hls.cc:276]   --->   Operation 205 'bitselect' 'tmp_1149' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 206 [1/1] (0.00ns)   --->   "%tmp_179 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 36, i32 42)" [net_hls.cc:276]   --->   Operation 206 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 207 [1/1] (0.86ns)   --->   "%icmp_ln785_171 = icmp ne i7 %tmp_179, 0" [net_hls.cc:276]   --->   Operation 207 'icmp' 'icmp_ln785_171' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 208 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_344)   --->   "%or_ln785_234 = or i1 %tmp_1149, %icmp_ln785_171" [net_hls.cc:276]   --->   Operation 208 'or' 'or_ln785_234' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 209 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_344 = select i1 %or_ln785_234, i10 -1, i10 %trunc_ln746_169" [net_hls.cc:276]   --->   Operation 209 'select' 'select_ln340_344' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 210 [1/1] (0.00ns)   --->   "%zext_ln340_171 = zext i10 %select_ln340_344 to i11" [net_hls.cc:276]   --->   Operation 210 'zext' 'zext_ln340_171' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 211 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_171, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_2, i64 0, i64 0), align 4" [net_hls.cc:276]   --->   Operation 211 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_345)   --->   "%tmp_336 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 32, i32 34)" [net_hls.cc:277]   --->   Operation 212 'partselect' 'tmp_336' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_345)   --->   "%trunc_ln746_170 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_336, i7 0)" [net_hls.cc:277]   --->   Operation 213 'bitconcatenate' 'trunc_ln746_170' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_345)   --->   "%tmp_1150 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 35)" [net_hls.cc:277]   --->   Operation 214 'bitselect' 'tmp_1150' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 215 [1/1] (0.00ns)   --->   "%tmp_180 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 36, i32 42)" [net_hls.cc:277]   --->   Operation 215 'partselect' 'tmp_180' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 216 [1/1] (0.86ns)   --->   "%icmp_ln785_172 = icmp ne i7 %tmp_180, 0" [net_hls.cc:277]   --->   Operation 216 'icmp' 'icmp_ln785_172' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_345)   --->   "%or_ln785_235 = or i1 %tmp_1150, %icmp_ln785_172" [net_hls.cc:277]   --->   Operation 217 'or' 'or_ln785_235' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 218 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_345 = select i1 %or_ln785_235, i10 -1, i10 %trunc_ln746_170" [net_hls.cc:277]   --->   Operation 218 'select' 'select_ln340_345' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 219 [1/1] (0.00ns)   --->   "%zext_ln340_172 = zext i10 %select_ln340_345 to i11" [net_hls.cc:277]   --->   Operation 219 'zext' 'zext_ln340_172' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 220 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_172, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_2, i64 0, i64 0), align 4" [net_hls.cc:277]   --->   Operation 220 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_346)   --->   "%tmp_337 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 32, i32 34)" [net_hls.cc:278]   --->   Operation 221 'partselect' 'tmp_337' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_346)   --->   "%trunc_ln746_171 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_337, i7 0)" [net_hls.cc:278]   --->   Operation 222 'bitconcatenate' 'trunc_ln746_171' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_346)   --->   "%tmp_1151 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 35)" [net_hls.cc:278]   --->   Operation 223 'bitselect' 'tmp_1151' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 224 [1/1] (0.00ns)   --->   "%tmp_181 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 36, i32 42)" [net_hls.cc:278]   --->   Operation 224 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 225 [1/1] (0.86ns)   --->   "%icmp_ln785_173 = icmp ne i7 %tmp_181, 0" [net_hls.cc:278]   --->   Operation 225 'icmp' 'icmp_ln785_173' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_346)   --->   "%or_ln785_236 = or i1 %tmp_1151, %icmp_ln785_173" [net_hls.cc:278]   --->   Operation 226 'or' 'or_ln785_236' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 227 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_346 = select i1 %or_ln785_236, i10 -1, i10 %trunc_ln746_171" [net_hls.cc:278]   --->   Operation 227 'select' 'select_ln340_346' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 228 [1/1] (0.00ns)   --->   "%zext_ln340_173 = zext i10 %select_ln340_346 to i11" [net_hls.cc:278]   --->   Operation 228 'zext' 'zext_ln340_173' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 229 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_173, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_2, i64 0, i64 0), align 4" [net_hls.cc:278]   --->   Operation 229 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_347)   --->   "%tmp_338 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 48, i32 50)" [net_hls.cc:274]   --->   Operation 230 'partselect' 'tmp_338' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 231 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_347)   --->   "%trunc_ln746_172 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_338, i7 0)" [net_hls.cc:274]   --->   Operation 231 'bitconcatenate' 'trunc_ln746_172' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 232 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_347)   --->   "%tmp_1152 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 51)" [net_hls.cc:274]   --->   Operation 232 'bitselect' 'tmp_1152' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 233 [1/1] (0.00ns)   --->   "%tmp_182 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 52, i32 58)" [net_hls.cc:274]   --->   Operation 233 'partselect' 'tmp_182' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 234 [1/1] (0.86ns)   --->   "%icmp_ln785_174 = icmp ne i7 %tmp_182, 0" [net_hls.cc:274]   --->   Operation 234 'icmp' 'icmp_ln785_174' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_347)   --->   "%or_ln785_237 = or i1 %tmp_1152, %icmp_ln785_174" [net_hls.cc:274]   --->   Operation 235 'or' 'or_ln785_237' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 236 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_347 = select i1 %or_ln785_237, i10 -1, i10 %trunc_ln746_172" [net_hls.cc:274]   --->   Operation 236 'select' 'select_ln340_347' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 237 [1/1] (0.00ns)   --->   "%zext_ln340_174 = zext i10 %select_ln340_347 to i11" [net_hls.cc:274]   --->   Operation 237 'zext' 'zext_ln340_174' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 238 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_174, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_3, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 238 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_348)   --->   "%tmp_339 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 48, i32 50)" [net_hls.cc:275]   --->   Operation 239 'partselect' 'tmp_339' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 240 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_348)   --->   "%trunc_ln746_173 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_339, i7 0)" [net_hls.cc:275]   --->   Operation 240 'bitconcatenate' 'trunc_ln746_173' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_348)   --->   "%tmp_1153 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 51)" [net_hls.cc:275]   --->   Operation 241 'bitselect' 'tmp_1153' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 242 [1/1] (0.00ns)   --->   "%tmp_183 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 52, i32 58)" [net_hls.cc:275]   --->   Operation 242 'partselect' 'tmp_183' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 243 [1/1] (0.86ns)   --->   "%icmp_ln785_175 = icmp ne i7 %tmp_183, 0" [net_hls.cc:275]   --->   Operation 243 'icmp' 'icmp_ln785_175' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_348)   --->   "%or_ln785_238 = or i1 %tmp_1153, %icmp_ln785_175" [net_hls.cc:275]   --->   Operation 244 'or' 'or_ln785_238' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 245 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_348 = select i1 %or_ln785_238, i10 -1, i10 %trunc_ln746_173" [net_hls.cc:275]   --->   Operation 245 'select' 'select_ln340_348' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln340_175 = zext i10 %select_ln340_348 to i11" [net_hls.cc:275]   --->   Operation 246 'zext' 'zext_ln340_175' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 247 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_175, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_3, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 247 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_349)   --->   "%tmp_340 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 48, i32 50)" [net_hls.cc:276]   --->   Operation 248 'partselect' 'tmp_340' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_349)   --->   "%trunc_ln746_174 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_340, i7 0)" [net_hls.cc:276]   --->   Operation 249 'bitconcatenate' 'trunc_ln746_174' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_349)   --->   "%tmp_1154 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 51)" [net_hls.cc:276]   --->   Operation 250 'bitselect' 'tmp_1154' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 251 [1/1] (0.00ns)   --->   "%tmp_184 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 52, i32 58)" [net_hls.cc:276]   --->   Operation 251 'partselect' 'tmp_184' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 252 [1/1] (0.86ns)   --->   "%icmp_ln785_176 = icmp ne i7 %tmp_184, 0" [net_hls.cc:276]   --->   Operation 252 'icmp' 'icmp_ln785_176' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_349)   --->   "%or_ln785_239 = or i1 %tmp_1154, %icmp_ln785_176" [net_hls.cc:276]   --->   Operation 253 'or' 'or_ln785_239' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 254 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_349 = select i1 %or_ln785_239, i10 -1, i10 %trunc_ln746_174" [net_hls.cc:276]   --->   Operation 254 'select' 'select_ln340_349' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 255 [1/1] (0.00ns)   --->   "%zext_ln340_176 = zext i10 %select_ln340_349 to i11" [net_hls.cc:276]   --->   Operation 255 'zext' 'zext_ln340_176' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 256 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_176, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_3, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 256 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_350)   --->   "%tmp_341 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 48, i32 50)" [net_hls.cc:277]   --->   Operation 257 'partselect' 'tmp_341' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_350)   --->   "%trunc_ln746_175 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_341, i7 0)" [net_hls.cc:277]   --->   Operation 258 'bitconcatenate' 'trunc_ln746_175' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_350)   --->   "%tmp_1155 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 51)" [net_hls.cc:277]   --->   Operation 259 'bitselect' 'tmp_1155' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 260 [1/1] (0.00ns)   --->   "%tmp_185 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 52, i32 58)" [net_hls.cc:277]   --->   Operation 260 'partselect' 'tmp_185' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 261 [1/1] (0.86ns)   --->   "%icmp_ln785_177 = icmp ne i7 %tmp_185, 0" [net_hls.cc:277]   --->   Operation 261 'icmp' 'icmp_ln785_177' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 262 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_350)   --->   "%or_ln785_240 = or i1 %tmp_1155, %icmp_ln785_177" [net_hls.cc:277]   --->   Operation 262 'or' 'or_ln785_240' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 263 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_350 = select i1 %or_ln785_240, i10 -1, i10 %trunc_ln746_175" [net_hls.cc:277]   --->   Operation 263 'select' 'select_ln340_350' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 264 [1/1] (0.00ns)   --->   "%zext_ln340_177 = zext i10 %select_ln340_350 to i11" [net_hls.cc:277]   --->   Operation 264 'zext' 'zext_ln340_177' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 265 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_177, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_3, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 265 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_351)   --->   "%tmp_342 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 48, i32 50)" [net_hls.cc:278]   --->   Operation 266 'partselect' 'tmp_342' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 267 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_351)   --->   "%trunc_ln746_176 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_342, i7 0)" [net_hls.cc:278]   --->   Operation 267 'bitconcatenate' 'trunc_ln746_176' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_351)   --->   "%tmp_1156 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 51)" [net_hls.cc:278]   --->   Operation 268 'bitselect' 'tmp_1156' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 269 [1/1] (0.00ns)   --->   "%tmp_186 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 52, i32 58)" [net_hls.cc:278]   --->   Operation 269 'partselect' 'tmp_186' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 270 [1/1] (0.86ns)   --->   "%icmp_ln785_178 = icmp ne i7 %tmp_186, 0" [net_hls.cc:278]   --->   Operation 270 'icmp' 'icmp_ln785_178' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_351)   --->   "%or_ln785_241 = or i1 %tmp_1156, %icmp_ln785_178" [net_hls.cc:278]   --->   Operation 271 'or' 'or_ln785_241' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 272 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_351 = select i1 %or_ln785_241, i10 -1, i10 %trunc_ln746_176" [net_hls.cc:278]   --->   Operation 272 'select' 'select_ln340_351' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln340_178 = zext i10 %select_ln340_351 to i11" [net_hls.cc:278]   --->   Operation 273 'zext' 'zext_ln340_178' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 274 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_178, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_3, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 274 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_352)   --->   "%tmp_343 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 64, i32 66)" [net_hls.cc:274]   --->   Operation 275 'partselect' 'tmp_343' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_352)   --->   "%trunc_ln746_177 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_343, i7 0)" [net_hls.cc:274]   --->   Operation 276 'bitconcatenate' 'trunc_ln746_177' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_352)   --->   "%tmp_1157 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 67)" [net_hls.cc:274]   --->   Operation 277 'bitselect' 'tmp_1157' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 278 [1/1] (0.00ns)   --->   "%tmp_187 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 68, i32 74)" [net_hls.cc:274]   --->   Operation 278 'partselect' 'tmp_187' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 279 [1/1] (0.86ns)   --->   "%icmp_ln785_179 = icmp ne i7 %tmp_187, 0" [net_hls.cc:274]   --->   Operation 279 'icmp' 'icmp_ln785_179' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_352)   --->   "%or_ln785_242 = or i1 %tmp_1157, %icmp_ln785_179" [net_hls.cc:274]   --->   Operation 280 'or' 'or_ln785_242' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 281 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_352 = select i1 %or_ln785_242, i10 -1, i10 %trunc_ln746_177" [net_hls.cc:274]   --->   Operation 281 'select' 'select_ln340_352' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln340_179 = zext i10 %select_ln340_352 to i11" [net_hls.cc:274]   --->   Operation 282 'zext' 'zext_ln340_179' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_179, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_4, i64 0, i64 0), align 8" [net_hls.cc:274]   --->   Operation 283 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 284 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_353)   --->   "%tmp_344 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 64, i32 66)" [net_hls.cc:275]   --->   Operation 284 'partselect' 'tmp_344' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 285 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_353)   --->   "%trunc_ln746_178 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_344, i7 0)" [net_hls.cc:275]   --->   Operation 285 'bitconcatenate' 'trunc_ln746_178' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_353)   --->   "%tmp_1158 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 67)" [net_hls.cc:275]   --->   Operation 286 'bitselect' 'tmp_1158' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 287 [1/1] (0.00ns)   --->   "%tmp_188 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 68, i32 74)" [net_hls.cc:275]   --->   Operation 287 'partselect' 'tmp_188' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 288 [1/1] (0.86ns)   --->   "%icmp_ln785_180 = icmp ne i7 %tmp_188, 0" [net_hls.cc:275]   --->   Operation 288 'icmp' 'icmp_ln785_180' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 289 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_353)   --->   "%or_ln785_243 = or i1 %tmp_1158, %icmp_ln785_180" [net_hls.cc:275]   --->   Operation 289 'or' 'or_ln785_243' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 290 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_353 = select i1 %or_ln785_243, i10 -1, i10 %trunc_ln746_178" [net_hls.cc:275]   --->   Operation 290 'select' 'select_ln340_353' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 291 [1/1] (0.00ns)   --->   "%zext_ln340_180 = zext i10 %select_ln340_353 to i11" [net_hls.cc:275]   --->   Operation 291 'zext' 'zext_ln340_180' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 292 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_180, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_4, i64 0, i64 0), align 8" [net_hls.cc:275]   --->   Operation 292 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 293 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_354)   --->   "%tmp_345 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 64, i32 66)" [net_hls.cc:276]   --->   Operation 293 'partselect' 'tmp_345' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_354)   --->   "%trunc_ln746_179 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_345, i7 0)" [net_hls.cc:276]   --->   Operation 294 'bitconcatenate' 'trunc_ln746_179' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_354)   --->   "%tmp_1159 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 67)" [net_hls.cc:276]   --->   Operation 295 'bitselect' 'tmp_1159' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 296 [1/1] (0.00ns)   --->   "%tmp_189 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 68, i32 74)" [net_hls.cc:276]   --->   Operation 296 'partselect' 'tmp_189' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 297 [1/1] (0.86ns)   --->   "%icmp_ln785_181 = icmp ne i7 %tmp_189, 0" [net_hls.cc:276]   --->   Operation 297 'icmp' 'icmp_ln785_181' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_354)   --->   "%or_ln785_244 = or i1 %tmp_1159, %icmp_ln785_181" [net_hls.cc:276]   --->   Operation 298 'or' 'or_ln785_244' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 299 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_354 = select i1 %or_ln785_244, i10 -1, i10 %trunc_ln746_179" [net_hls.cc:276]   --->   Operation 299 'select' 'select_ln340_354' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 300 [1/1] (0.00ns)   --->   "%zext_ln340_181 = zext i10 %select_ln340_354 to i11" [net_hls.cc:276]   --->   Operation 300 'zext' 'zext_ln340_181' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 301 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_181, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_4, i64 0, i64 0), align 8" [net_hls.cc:276]   --->   Operation 301 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 302 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_355)   --->   "%tmp_346 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 64, i32 66)" [net_hls.cc:277]   --->   Operation 302 'partselect' 'tmp_346' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_355)   --->   "%trunc_ln746_180 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_346, i7 0)" [net_hls.cc:277]   --->   Operation 303 'bitconcatenate' 'trunc_ln746_180' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_355)   --->   "%tmp_1160 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 67)" [net_hls.cc:277]   --->   Operation 304 'bitselect' 'tmp_1160' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 305 [1/1] (0.00ns)   --->   "%tmp_190 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 68, i32 74)" [net_hls.cc:277]   --->   Operation 305 'partselect' 'tmp_190' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 306 [1/1] (0.86ns)   --->   "%icmp_ln785_182 = icmp ne i7 %tmp_190, 0" [net_hls.cc:277]   --->   Operation 306 'icmp' 'icmp_ln785_182' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 307 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_355)   --->   "%or_ln785_245 = or i1 %tmp_1160, %icmp_ln785_182" [net_hls.cc:277]   --->   Operation 307 'or' 'or_ln785_245' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 308 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_355 = select i1 %or_ln785_245, i10 -1, i10 %trunc_ln746_180" [net_hls.cc:277]   --->   Operation 308 'select' 'select_ln340_355' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln340_182 = zext i10 %select_ln340_355 to i11" [net_hls.cc:277]   --->   Operation 309 'zext' 'zext_ln340_182' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 310 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_182, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_4, i64 0, i64 0), align 8" [net_hls.cc:277]   --->   Operation 310 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_356)   --->   "%tmp_347 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 64, i32 66)" [net_hls.cc:278]   --->   Operation 311 'partselect' 'tmp_347' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 312 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_356)   --->   "%trunc_ln746_181 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_347, i7 0)" [net_hls.cc:278]   --->   Operation 312 'bitconcatenate' 'trunc_ln746_181' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_356)   --->   "%tmp_1161 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 67)" [net_hls.cc:278]   --->   Operation 313 'bitselect' 'tmp_1161' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 314 [1/1] (0.00ns)   --->   "%tmp_191 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 68, i32 74)" [net_hls.cc:278]   --->   Operation 314 'partselect' 'tmp_191' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 315 [1/1] (0.86ns)   --->   "%icmp_ln785_183 = icmp ne i7 %tmp_191, 0" [net_hls.cc:278]   --->   Operation 315 'icmp' 'icmp_ln785_183' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_356)   --->   "%or_ln785_246 = or i1 %tmp_1161, %icmp_ln785_183" [net_hls.cc:278]   --->   Operation 316 'or' 'or_ln785_246' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 317 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_356 = select i1 %or_ln785_246, i10 -1, i10 %trunc_ln746_181" [net_hls.cc:278]   --->   Operation 317 'select' 'select_ln340_356' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 318 [1/1] (0.00ns)   --->   "%zext_ln340_183 = zext i10 %select_ln340_356 to i11" [net_hls.cc:278]   --->   Operation 318 'zext' 'zext_ln340_183' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 319 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_183, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_4, i64 0, i64 0), align 8" [net_hls.cc:278]   --->   Operation 319 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_357)   --->   "%tmp_348 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 80, i32 82)" [net_hls.cc:274]   --->   Operation 320 'partselect' 'tmp_348' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 321 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_357)   --->   "%trunc_ln746_182 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_348, i7 0)" [net_hls.cc:274]   --->   Operation 321 'bitconcatenate' 'trunc_ln746_182' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_357)   --->   "%tmp_1162 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 83)" [net_hls.cc:274]   --->   Operation 322 'bitselect' 'tmp_1162' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 323 [1/1] (0.00ns)   --->   "%tmp_192 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 84, i32 90)" [net_hls.cc:274]   --->   Operation 323 'partselect' 'tmp_192' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 324 [1/1] (0.86ns)   --->   "%icmp_ln785_184 = icmp ne i7 %tmp_192, 0" [net_hls.cc:274]   --->   Operation 324 'icmp' 'icmp_ln785_184' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 325 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_357)   --->   "%or_ln785_247 = or i1 %tmp_1162, %icmp_ln785_184" [net_hls.cc:274]   --->   Operation 325 'or' 'or_ln785_247' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 326 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_357 = select i1 %or_ln785_247, i10 -1, i10 %trunc_ln746_182" [net_hls.cc:274]   --->   Operation 326 'select' 'select_ln340_357' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 327 [1/1] (0.00ns)   --->   "%zext_ln340_184 = zext i10 %select_ln340_357 to i11" [net_hls.cc:274]   --->   Operation 327 'zext' 'zext_ln340_184' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 328 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_184, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_5, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 328 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 329 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_358)   --->   "%tmp_349 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 80, i32 82)" [net_hls.cc:275]   --->   Operation 329 'partselect' 'tmp_349' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 330 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_358)   --->   "%trunc_ln746_183 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_349, i7 0)" [net_hls.cc:275]   --->   Operation 330 'bitconcatenate' 'trunc_ln746_183' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_358)   --->   "%tmp_1163 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 83)" [net_hls.cc:275]   --->   Operation 331 'bitselect' 'tmp_1163' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 332 [1/1] (0.00ns)   --->   "%tmp_193 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 84, i32 90)" [net_hls.cc:275]   --->   Operation 332 'partselect' 'tmp_193' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 333 [1/1] (0.86ns)   --->   "%icmp_ln785_185 = icmp ne i7 %tmp_193, 0" [net_hls.cc:275]   --->   Operation 333 'icmp' 'icmp_ln785_185' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 334 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_358)   --->   "%or_ln785_248 = or i1 %tmp_1163, %icmp_ln785_185" [net_hls.cc:275]   --->   Operation 334 'or' 'or_ln785_248' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 335 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_358 = select i1 %or_ln785_248, i10 -1, i10 %trunc_ln746_183" [net_hls.cc:275]   --->   Operation 335 'select' 'select_ln340_358' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 336 [1/1] (0.00ns)   --->   "%zext_ln340_185 = zext i10 %select_ln340_358 to i11" [net_hls.cc:275]   --->   Operation 336 'zext' 'zext_ln340_185' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 337 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_185, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_5, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 337 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 338 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_359)   --->   "%tmp_350 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 80, i32 82)" [net_hls.cc:276]   --->   Operation 338 'partselect' 'tmp_350' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 339 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_359)   --->   "%trunc_ln746_184 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_350, i7 0)" [net_hls.cc:276]   --->   Operation 339 'bitconcatenate' 'trunc_ln746_184' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 340 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_359)   --->   "%tmp_1164 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 83)" [net_hls.cc:276]   --->   Operation 340 'bitselect' 'tmp_1164' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 341 [1/1] (0.00ns)   --->   "%tmp_194 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 84, i32 90)" [net_hls.cc:276]   --->   Operation 341 'partselect' 'tmp_194' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 342 [1/1] (0.86ns)   --->   "%icmp_ln785_186 = icmp ne i7 %tmp_194, 0" [net_hls.cc:276]   --->   Operation 342 'icmp' 'icmp_ln785_186' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 343 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_359)   --->   "%or_ln785_249 = or i1 %tmp_1164, %icmp_ln785_186" [net_hls.cc:276]   --->   Operation 343 'or' 'or_ln785_249' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 344 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_359 = select i1 %or_ln785_249, i10 -1, i10 %trunc_ln746_184" [net_hls.cc:276]   --->   Operation 344 'select' 'select_ln340_359' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 345 [1/1] (0.00ns)   --->   "%zext_ln340_186 = zext i10 %select_ln340_359 to i11" [net_hls.cc:276]   --->   Operation 345 'zext' 'zext_ln340_186' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 346 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_186, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_5, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 346 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 347 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_360)   --->   "%tmp_351 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 80, i32 82)" [net_hls.cc:277]   --->   Operation 347 'partselect' 'tmp_351' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 348 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_360)   --->   "%trunc_ln746_185 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_351, i7 0)" [net_hls.cc:277]   --->   Operation 348 'bitconcatenate' 'trunc_ln746_185' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 349 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_360)   --->   "%tmp_1165 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 83)" [net_hls.cc:277]   --->   Operation 349 'bitselect' 'tmp_1165' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 350 [1/1] (0.00ns)   --->   "%tmp_195 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 84, i32 90)" [net_hls.cc:277]   --->   Operation 350 'partselect' 'tmp_195' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 351 [1/1] (0.86ns)   --->   "%icmp_ln785_187 = icmp ne i7 %tmp_195, 0" [net_hls.cc:277]   --->   Operation 351 'icmp' 'icmp_ln785_187' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 352 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_360)   --->   "%or_ln785_250 = or i1 %tmp_1165, %icmp_ln785_187" [net_hls.cc:277]   --->   Operation 352 'or' 'or_ln785_250' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 353 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_360 = select i1 %or_ln785_250, i10 -1, i10 %trunc_ln746_185" [net_hls.cc:277]   --->   Operation 353 'select' 'select_ln340_360' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln340_187 = zext i10 %select_ln340_360 to i11" [net_hls.cc:277]   --->   Operation 354 'zext' 'zext_ln340_187' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 355 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_187, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_5, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 355 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_361)   --->   "%tmp_352 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 80, i32 82)" [net_hls.cc:278]   --->   Operation 356 'partselect' 'tmp_352' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_361)   --->   "%trunc_ln746_186 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_352, i7 0)" [net_hls.cc:278]   --->   Operation 357 'bitconcatenate' 'trunc_ln746_186' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_361)   --->   "%tmp_1166 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 83)" [net_hls.cc:278]   --->   Operation 358 'bitselect' 'tmp_1166' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 359 [1/1] (0.00ns)   --->   "%tmp_196 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 84, i32 90)" [net_hls.cc:278]   --->   Operation 359 'partselect' 'tmp_196' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 360 [1/1] (0.86ns)   --->   "%icmp_ln785_188 = icmp ne i7 %tmp_196, 0" [net_hls.cc:278]   --->   Operation 360 'icmp' 'icmp_ln785_188' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 361 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_361)   --->   "%or_ln785_251 = or i1 %tmp_1166, %icmp_ln785_188" [net_hls.cc:278]   --->   Operation 361 'or' 'or_ln785_251' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 362 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_361 = select i1 %or_ln785_251, i10 -1, i10 %trunc_ln746_186" [net_hls.cc:278]   --->   Operation 362 'select' 'select_ln340_361' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 363 [1/1] (0.00ns)   --->   "%zext_ln340_188 = zext i10 %select_ln340_361 to i11" [net_hls.cc:278]   --->   Operation 363 'zext' 'zext_ln340_188' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 364 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_188, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_5, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 364 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_362)   --->   "%tmp_353 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 96, i32 98)" [net_hls.cc:274]   --->   Operation 365 'partselect' 'tmp_353' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 366 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_362)   --->   "%trunc_ln746_187 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_353, i7 0)" [net_hls.cc:274]   --->   Operation 366 'bitconcatenate' 'trunc_ln746_187' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_362)   --->   "%tmp_1167 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 99)" [net_hls.cc:274]   --->   Operation 367 'bitselect' 'tmp_1167' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 368 [1/1] (0.00ns)   --->   "%tmp_197 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 100, i32 106)" [net_hls.cc:274]   --->   Operation 368 'partselect' 'tmp_197' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 369 [1/1] (0.86ns)   --->   "%icmp_ln785_189 = icmp ne i7 %tmp_197, 0" [net_hls.cc:274]   --->   Operation 369 'icmp' 'icmp_ln785_189' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 370 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_362)   --->   "%or_ln785_252 = or i1 %tmp_1167, %icmp_ln785_189" [net_hls.cc:274]   --->   Operation 370 'or' 'or_ln785_252' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 371 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_362 = select i1 %or_ln785_252, i10 -1, i10 %trunc_ln746_187" [net_hls.cc:274]   --->   Operation 371 'select' 'select_ln340_362' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 372 [1/1] (0.00ns)   --->   "%zext_ln340_189 = zext i10 %select_ln340_362 to i11" [net_hls.cc:274]   --->   Operation 372 'zext' 'zext_ln340_189' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 373 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_189, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_6, i64 0, i64 0), align 4" [net_hls.cc:274]   --->   Operation 373 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 374 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_363)   --->   "%tmp_354 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 96, i32 98)" [net_hls.cc:275]   --->   Operation 374 'partselect' 'tmp_354' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_363)   --->   "%trunc_ln746_188 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_354, i7 0)" [net_hls.cc:275]   --->   Operation 375 'bitconcatenate' 'trunc_ln746_188' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 376 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_363)   --->   "%tmp_1168 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 99)" [net_hls.cc:275]   --->   Operation 376 'bitselect' 'tmp_1168' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 377 [1/1] (0.00ns)   --->   "%tmp_198 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 100, i32 106)" [net_hls.cc:275]   --->   Operation 377 'partselect' 'tmp_198' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 378 [1/1] (0.86ns)   --->   "%icmp_ln785_190 = icmp ne i7 %tmp_198, 0" [net_hls.cc:275]   --->   Operation 378 'icmp' 'icmp_ln785_190' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_363)   --->   "%or_ln785_253 = or i1 %tmp_1168, %icmp_ln785_190" [net_hls.cc:275]   --->   Operation 379 'or' 'or_ln785_253' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 380 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_363 = select i1 %or_ln785_253, i10 -1, i10 %trunc_ln746_188" [net_hls.cc:275]   --->   Operation 380 'select' 'select_ln340_363' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 381 [1/1] (0.00ns)   --->   "%zext_ln340_190 = zext i10 %select_ln340_363 to i11" [net_hls.cc:275]   --->   Operation 381 'zext' 'zext_ln340_190' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 382 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_190, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_6, i64 0, i64 0), align 4" [net_hls.cc:275]   --->   Operation 382 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_364)   --->   "%tmp_355 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 96, i32 98)" [net_hls.cc:276]   --->   Operation 383 'partselect' 'tmp_355' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_364)   --->   "%trunc_ln746_189 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_355, i7 0)" [net_hls.cc:276]   --->   Operation 384 'bitconcatenate' 'trunc_ln746_189' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 385 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_364)   --->   "%tmp_1169 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 99)" [net_hls.cc:276]   --->   Operation 385 'bitselect' 'tmp_1169' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 386 [1/1] (0.00ns)   --->   "%tmp_199 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 100, i32 106)" [net_hls.cc:276]   --->   Operation 386 'partselect' 'tmp_199' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 387 [1/1] (0.86ns)   --->   "%icmp_ln785_191 = icmp ne i7 %tmp_199, 0" [net_hls.cc:276]   --->   Operation 387 'icmp' 'icmp_ln785_191' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 388 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_364)   --->   "%or_ln785_254 = or i1 %tmp_1169, %icmp_ln785_191" [net_hls.cc:276]   --->   Operation 388 'or' 'or_ln785_254' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 389 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_364 = select i1 %or_ln785_254, i10 -1, i10 %trunc_ln746_189" [net_hls.cc:276]   --->   Operation 389 'select' 'select_ln340_364' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 390 [1/1] (0.00ns)   --->   "%zext_ln340_191 = zext i10 %select_ln340_364 to i11" [net_hls.cc:276]   --->   Operation 390 'zext' 'zext_ln340_191' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 391 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_191, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_6, i64 0, i64 0), align 4" [net_hls.cc:276]   --->   Operation 391 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 392 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_365)   --->   "%tmp_356 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 96, i32 98)" [net_hls.cc:277]   --->   Operation 392 'partselect' 'tmp_356' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 393 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_365)   --->   "%trunc_ln746_190 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_356, i7 0)" [net_hls.cc:277]   --->   Operation 393 'bitconcatenate' 'trunc_ln746_190' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 394 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_365)   --->   "%tmp_1170 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 99)" [net_hls.cc:277]   --->   Operation 394 'bitselect' 'tmp_1170' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 395 [1/1] (0.00ns)   --->   "%tmp_200 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 100, i32 106)" [net_hls.cc:277]   --->   Operation 395 'partselect' 'tmp_200' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 396 [1/1] (0.86ns)   --->   "%icmp_ln785_192 = icmp ne i7 %tmp_200, 0" [net_hls.cc:277]   --->   Operation 396 'icmp' 'icmp_ln785_192' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 397 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_365)   --->   "%or_ln785_255 = or i1 %tmp_1170, %icmp_ln785_192" [net_hls.cc:277]   --->   Operation 397 'or' 'or_ln785_255' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 398 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_365 = select i1 %or_ln785_255, i10 -1, i10 %trunc_ln746_190" [net_hls.cc:277]   --->   Operation 398 'select' 'select_ln340_365' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln340_192 = zext i10 %select_ln340_365 to i11" [net_hls.cc:277]   --->   Operation 399 'zext' 'zext_ln340_192' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 400 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_192, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_6, i64 0, i64 0), align 4" [net_hls.cc:277]   --->   Operation 400 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_366)   --->   "%tmp_357 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 96, i32 98)" [net_hls.cc:278]   --->   Operation 401 'partselect' 'tmp_357' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 402 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_366)   --->   "%trunc_ln746_191 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_357, i7 0)" [net_hls.cc:278]   --->   Operation 402 'bitconcatenate' 'trunc_ln746_191' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 403 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_366)   --->   "%tmp_1171 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 99)" [net_hls.cc:278]   --->   Operation 403 'bitselect' 'tmp_1171' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 404 [1/1] (0.00ns)   --->   "%tmp_201 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 100, i32 106)" [net_hls.cc:278]   --->   Operation 404 'partselect' 'tmp_201' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 405 [1/1] (0.86ns)   --->   "%icmp_ln785_193 = icmp ne i7 %tmp_201, 0" [net_hls.cc:278]   --->   Operation 405 'icmp' 'icmp_ln785_193' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_366)   --->   "%or_ln785_256 = or i1 %tmp_1171, %icmp_ln785_193" [net_hls.cc:278]   --->   Operation 406 'or' 'or_ln785_256' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 407 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_366 = select i1 %or_ln785_256, i10 -1, i10 %trunc_ln746_191" [net_hls.cc:278]   --->   Operation 407 'select' 'select_ln340_366' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 408 [1/1] (0.00ns)   --->   "%zext_ln340_193 = zext i10 %select_ln340_366 to i11" [net_hls.cc:278]   --->   Operation 408 'zext' 'zext_ln340_193' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 409 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_193, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_6, i64 0, i64 0), align 4" [net_hls.cc:278]   --->   Operation 409 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 410 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_367)   --->   "%tmp_358 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 112, i32 114)" [net_hls.cc:274]   --->   Operation 410 'partselect' 'tmp_358' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_367)   --->   "%trunc_ln746_192 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_358, i7 0)" [net_hls.cc:274]   --->   Operation 411 'bitconcatenate' 'trunc_ln746_192' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 412 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_367)   --->   "%tmp_1172 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 115)" [net_hls.cc:274]   --->   Operation 412 'bitselect' 'tmp_1172' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 413 [1/1] (0.00ns)   --->   "%tmp_202 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 116, i32 122)" [net_hls.cc:274]   --->   Operation 413 'partselect' 'tmp_202' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 414 [1/1] (0.86ns)   --->   "%icmp_ln785_194 = icmp ne i7 %tmp_202, 0" [net_hls.cc:274]   --->   Operation 414 'icmp' 'icmp_ln785_194' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 415 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_367)   --->   "%or_ln785_257 = or i1 %tmp_1172, %icmp_ln785_194" [net_hls.cc:274]   --->   Operation 415 'or' 'or_ln785_257' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 416 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_367 = select i1 %or_ln785_257, i10 -1, i10 %trunc_ln746_192" [net_hls.cc:274]   --->   Operation 416 'select' 'select_ln340_367' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 417 [1/1] (0.00ns)   --->   "%zext_ln340_194 = zext i10 %select_ln340_367 to i11" [net_hls.cc:274]   --->   Operation 417 'zext' 'zext_ln340_194' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 418 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_194, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_7, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 418 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 419 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_368)   --->   "%tmp_359 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 112, i32 114)" [net_hls.cc:275]   --->   Operation 419 'partselect' 'tmp_359' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 420 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_368)   --->   "%trunc_ln746_193 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_359, i7 0)" [net_hls.cc:275]   --->   Operation 420 'bitconcatenate' 'trunc_ln746_193' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 421 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_368)   --->   "%tmp_1173 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 115)" [net_hls.cc:275]   --->   Operation 421 'bitselect' 'tmp_1173' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 422 [1/1] (0.00ns)   --->   "%tmp_203 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 116, i32 122)" [net_hls.cc:275]   --->   Operation 422 'partselect' 'tmp_203' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 423 [1/1] (0.86ns)   --->   "%icmp_ln785_195 = icmp ne i7 %tmp_203, 0" [net_hls.cc:275]   --->   Operation 423 'icmp' 'icmp_ln785_195' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_368)   --->   "%or_ln785_258 = or i1 %tmp_1173, %icmp_ln785_195" [net_hls.cc:275]   --->   Operation 424 'or' 'or_ln785_258' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 425 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_368 = select i1 %or_ln785_258, i10 -1, i10 %trunc_ln746_193" [net_hls.cc:275]   --->   Operation 425 'select' 'select_ln340_368' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln340_195 = zext i10 %select_ln340_368 to i11" [net_hls.cc:275]   --->   Operation 426 'zext' 'zext_ln340_195' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 427 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_195, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_7, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 427 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 428 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_369)   --->   "%tmp_360 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 112, i32 114)" [net_hls.cc:276]   --->   Operation 428 'partselect' 'tmp_360' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_369)   --->   "%trunc_ln746_194 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_360, i7 0)" [net_hls.cc:276]   --->   Operation 429 'bitconcatenate' 'trunc_ln746_194' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 430 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_369)   --->   "%tmp_1174 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 115)" [net_hls.cc:276]   --->   Operation 430 'bitselect' 'tmp_1174' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 431 [1/1] (0.00ns)   --->   "%tmp_204 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 116, i32 122)" [net_hls.cc:276]   --->   Operation 431 'partselect' 'tmp_204' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 432 [1/1] (0.86ns)   --->   "%icmp_ln785_196 = icmp ne i7 %tmp_204, 0" [net_hls.cc:276]   --->   Operation 432 'icmp' 'icmp_ln785_196' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 433 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_369)   --->   "%or_ln785_259 = or i1 %tmp_1174, %icmp_ln785_196" [net_hls.cc:276]   --->   Operation 433 'or' 'or_ln785_259' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 434 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_369 = select i1 %or_ln785_259, i10 -1, i10 %trunc_ln746_194" [net_hls.cc:276]   --->   Operation 434 'select' 'select_ln340_369' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 435 [1/1] (0.00ns)   --->   "%zext_ln340_196 = zext i10 %select_ln340_369 to i11" [net_hls.cc:276]   --->   Operation 435 'zext' 'zext_ln340_196' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 436 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_196, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_7, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 436 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 437 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_370)   --->   "%tmp_361 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 112, i32 114)" [net_hls.cc:277]   --->   Operation 437 'partselect' 'tmp_361' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_370)   --->   "%trunc_ln746_195 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_361, i7 0)" [net_hls.cc:277]   --->   Operation 438 'bitconcatenate' 'trunc_ln746_195' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_370)   --->   "%tmp_1175 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 115)" [net_hls.cc:277]   --->   Operation 439 'bitselect' 'tmp_1175' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 440 [1/1] (0.00ns)   --->   "%tmp_205 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 116, i32 122)" [net_hls.cc:277]   --->   Operation 440 'partselect' 'tmp_205' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 441 [1/1] (0.86ns)   --->   "%icmp_ln785_197 = icmp ne i7 %tmp_205, 0" [net_hls.cc:277]   --->   Operation 441 'icmp' 'icmp_ln785_197' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_370)   --->   "%or_ln785_260 = or i1 %tmp_1175, %icmp_ln785_197" [net_hls.cc:277]   --->   Operation 442 'or' 'or_ln785_260' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 443 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_370 = select i1 %or_ln785_260, i10 -1, i10 %trunc_ln746_195" [net_hls.cc:277]   --->   Operation 443 'select' 'select_ln340_370' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 444 [1/1] (0.00ns)   --->   "%zext_ln340_197 = zext i10 %select_ln340_370 to i11" [net_hls.cc:277]   --->   Operation 444 'zext' 'zext_ln340_197' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 445 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_197, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_7, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 445 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_371)   --->   "%tmp_362 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 112, i32 114)" [net_hls.cc:278]   --->   Operation 446 'partselect' 'tmp_362' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_371)   --->   "%trunc_ln746_196 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_362, i7 0)" [net_hls.cc:278]   --->   Operation 447 'bitconcatenate' 'trunc_ln746_196' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 448 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_371)   --->   "%tmp_1176 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 115)" [net_hls.cc:278]   --->   Operation 448 'bitselect' 'tmp_1176' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 449 [1/1] (0.00ns)   --->   "%tmp_206 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 116, i32 122)" [net_hls.cc:278]   --->   Operation 449 'partselect' 'tmp_206' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 450 [1/1] (0.86ns)   --->   "%icmp_ln785_198 = icmp ne i7 %tmp_206, 0" [net_hls.cc:278]   --->   Operation 450 'icmp' 'icmp_ln785_198' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 451 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_371)   --->   "%or_ln785_261 = or i1 %tmp_1176, %icmp_ln785_198" [net_hls.cc:278]   --->   Operation 451 'or' 'or_ln785_261' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 452 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_371 = select i1 %or_ln785_261, i10 -1, i10 %trunc_ln746_196" [net_hls.cc:278]   --->   Operation 452 'select' 'select_ln340_371' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 453 [1/1] (0.00ns)   --->   "%zext_ln340_198 = zext i10 %select_ln340_371 to i11" [net_hls.cc:278]   --->   Operation 453 'zext' 'zext_ln340_198' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 454 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_198, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_7, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 454 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 455 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_372)   --->   "%tmp_363 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 128, i32 130)" [net_hls.cc:274]   --->   Operation 455 'partselect' 'tmp_363' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 456 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_372)   --->   "%trunc_ln746_197 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_363, i7 0)" [net_hls.cc:274]   --->   Operation 456 'bitconcatenate' 'trunc_ln746_197' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 457 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_372)   --->   "%tmp_1177 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 131)" [net_hls.cc:274]   --->   Operation 457 'bitselect' 'tmp_1177' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 458 [1/1] (0.00ns)   --->   "%tmp_207 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 132, i32 138)" [net_hls.cc:274]   --->   Operation 458 'partselect' 'tmp_207' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 459 [1/1] (0.86ns)   --->   "%icmp_ln785_199 = icmp ne i7 %tmp_207, 0" [net_hls.cc:274]   --->   Operation 459 'icmp' 'icmp_ln785_199' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_372)   --->   "%or_ln785_262 = or i1 %tmp_1177, %icmp_ln785_199" [net_hls.cc:274]   --->   Operation 460 'or' 'or_ln785_262' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 461 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_372 = select i1 %or_ln785_262, i10 -1, i10 %trunc_ln746_197" [net_hls.cc:274]   --->   Operation 461 'select' 'select_ln340_372' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 462 [1/1] (0.00ns)   --->   "%zext_ln340_199 = zext i10 %select_ln340_372 to i11" [net_hls.cc:274]   --->   Operation 462 'zext' 'zext_ln340_199' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 463 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_199, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_8, i64 0, i64 0), align 16" [net_hls.cc:274]   --->   Operation 463 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_373)   --->   "%tmp_364 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 128, i32 130)" [net_hls.cc:275]   --->   Operation 464 'partselect' 'tmp_364' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_373)   --->   "%trunc_ln746_198 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_364, i7 0)" [net_hls.cc:275]   --->   Operation 465 'bitconcatenate' 'trunc_ln746_198' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_373)   --->   "%tmp_1178 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 131)" [net_hls.cc:275]   --->   Operation 466 'bitselect' 'tmp_1178' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 467 [1/1] (0.00ns)   --->   "%tmp_208 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 132, i32 138)" [net_hls.cc:275]   --->   Operation 467 'partselect' 'tmp_208' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 468 [1/1] (0.86ns)   --->   "%icmp_ln785_200 = icmp ne i7 %tmp_208, 0" [net_hls.cc:275]   --->   Operation 468 'icmp' 'icmp_ln785_200' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_373)   --->   "%or_ln785_263 = or i1 %tmp_1178, %icmp_ln785_200" [net_hls.cc:275]   --->   Operation 469 'or' 'or_ln785_263' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 470 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_373 = select i1 %or_ln785_263, i10 -1, i10 %trunc_ln746_198" [net_hls.cc:275]   --->   Operation 470 'select' 'select_ln340_373' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 471 [1/1] (0.00ns)   --->   "%zext_ln340_200 = zext i10 %select_ln340_373 to i11" [net_hls.cc:275]   --->   Operation 471 'zext' 'zext_ln340_200' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 472 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_200, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_8, i64 0, i64 0), align 16" [net_hls.cc:275]   --->   Operation 472 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 473 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_374)   --->   "%tmp_365 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 128, i32 130)" [net_hls.cc:276]   --->   Operation 473 'partselect' 'tmp_365' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 474 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_374)   --->   "%trunc_ln746_199 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_365, i7 0)" [net_hls.cc:276]   --->   Operation 474 'bitconcatenate' 'trunc_ln746_199' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_374)   --->   "%tmp_1179 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 131)" [net_hls.cc:276]   --->   Operation 475 'bitselect' 'tmp_1179' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 476 [1/1] (0.00ns)   --->   "%tmp_209 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 132, i32 138)" [net_hls.cc:276]   --->   Operation 476 'partselect' 'tmp_209' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 477 [1/1] (0.86ns)   --->   "%icmp_ln785_201 = icmp ne i7 %tmp_209, 0" [net_hls.cc:276]   --->   Operation 477 'icmp' 'icmp_ln785_201' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_374)   --->   "%or_ln785_264 = or i1 %tmp_1179, %icmp_ln785_201" [net_hls.cc:276]   --->   Operation 478 'or' 'or_ln785_264' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 479 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_374 = select i1 %or_ln785_264, i10 -1, i10 %trunc_ln746_199" [net_hls.cc:276]   --->   Operation 479 'select' 'select_ln340_374' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln340_201 = zext i10 %select_ln340_374 to i11" [net_hls.cc:276]   --->   Operation 480 'zext' 'zext_ln340_201' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 481 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_201, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_8, i64 0, i64 0), align 16" [net_hls.cc:276]   --->   Operation 481 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_375)   --->   "%tmp_366 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 128, i32 130)" [net_hls.cc:277]   --->   Operation 482 'partselect' 'tmp_366' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_375)   --->   "%trunc_ln746_200 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_366, i7 0)" [net_hls.cc:277]   --->   Operation 483 'bitconcatenate' 'trunc_ln746_200' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 484 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_375)   --->   "%tmp_1180 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 131)" [net_hls.cc:277]   --->   Operation 484 'bitselect' 'tmp_1180' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 485 [1/1] (0.00ns)   --->   "%tmp_210 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 132, i32 138)" [net_hls.cc:277]   --->   Operation 485 'partselect' 'tmp_210' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 486 [1/1] (0.86ns)   --->   "%icmp_ln785_202 = icmp ne i7 %tmp_210, 0" [net_hls.cc:277]   --->   Operation 486 'icmp' 'icmp_ln785_202' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 487 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_375)   --->   "%or_ln785_265 = or i1 %tmp_1180, %icmp_ln785_202" [net_hls.cc:277]   --->   Operation 487 'or' 'or_ln785_265' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 488 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_375 = select i1 %or_ln785_265, i10 -1, i10 %trunc_ln746_200" [net_hls.cc:277]   --->   Operation 488 'select' 'select_ln340_375' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 489 [1/1] (0.00ns)   --->   "%zext_ln340_202 = zext i10 %select_ln340_375 to i11" [net_hls.cc:277]   --->   Operation 489 'zext' 'zext_ln340_202' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 490 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_202, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_8, i64 0, i64 0), align 16" [net_hls.cc:277]   --->   Operation 490 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 491 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_376)   --->   "%tmp_367 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 128, i32 130)" [net_hls.cc:278]   --->   Operation 491 'partselect' 'tmp_367' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 492 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_376)   --->   "%trunc_ln746_201 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_367, i7 0)" [net_hls.cc:278]   --->   Operation 492 'bitconcatenate' 'trunc_ln746_201' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_376)   --->   "%tmp_1181 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 131)" [net_hls.cc:278]   --->   Operation 493 'bitselect' 'tmp_1181' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 494 [1/1] (0.00ns)   --->   "%tmp_211 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 132, i32 138)" [net_hls.cc:278]   --->   Operation 494 'partselect' 'tmp_211' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 495 [1/1] (0.86ns)   --->   "%icmp_ln785_203 = icmp ne i7 %tmp_211, 0" [net_hls.cc:278]   --->   Operation 495 'icmp' 'icmp_ln785_203' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 496 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_376)   --->   "%or_ln785_266 = or i1 %tmp_1181, %icmp_ln785_203" [net_hls.cc:278]   --->   Operation 496 'or' 'or_ln785_266' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 497 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_376 = select i1 %or_ln785_266, i10 -1, i10 %trunc_ln746_201" [net_hls.cc:278]   --->   Operation 497 'select' 'select_ln340_376' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 498 [1/1] (0.00ns)   --->   "%zext_ln340_203 = zext i10 %select_ln340_376 to i11" [net_hls.cc:278]   --->   Operation 498 'zext' 'zext_ln340_203' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 499 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_203, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_8, i64 0, i64 0), align 16" [net_hls.cc:278]   --->   Operation 499 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 500 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_377)   --->   "%tmp_368 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 144, i32 146)" [net_hls.cc:274]   --->   Operation 500 'partselect' 'tmp_368' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 501 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_377)   --->   "%trunc_ln746_202 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_368, i7 0)" [net_hls.cc:274]   --->   Operation 501 'bitconcatenate' 'trunc_ln746_202' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 502 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_377)   --->   "%tmp_1182 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 147)" [net_hls.cc:274]   --->   Operation 502 'bitselect' 'tmp_1182' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 503 [1/1] (0.00ns)   --->   "%tmp_212 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 148, i32 154)" [net_hls.cc:274]   --->   Operation 503 'partselect' 'tmp_212' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 504 [1/1] (0.86ns)   --->   "%icmp_ln785_204 = icmp ne i7 %tmp_212, 0" [net_hls.cc:274]   --->   Operation 504 'icmp' 'icmp_ln785_204' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 505 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_377)   --->   "%or_ln785_267 = or i1 %tmp_1182, %icmp_ln785_204" [net_hls.cc:274]   --->   Operation 505 'or' 'or_ln785_267' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 506 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_377 = select i1 %or_ln785_267, i10 -1, i10 %trunc_ln746_202" [net_hls.cc:274]   --->   Operation 506 'select' 'select_ln340_377' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 507 [1/1] (0.00ns)   --->   "%zext_ln340_204 = zext i10 %select_ln340_377 to i11" [net_hls.cc:274]   --->   Operation 507 'zext' 'zext_ln340_204' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 508 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_204, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_9, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 508 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 509 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_378)   --->   "%tmp_369 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 144, i32 146)" [net_hls.cc:275]   --->   Operation 509 'partselect' 'tmp_369' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 510 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_378)   --->   "%trunc_ln746_203 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_369, i7 0)" [net_hls.cc:275]   --->   Operation 510 'bitconcatenate' 'trunc_ln746_203' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 511 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_378)   --->   "%tmp_1183 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 147)" [net_hls.cc:275]   --->   Operation 511 'bitselect' 'tmp_1183' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 512 [1/1] (0.00ns)   --->   "%tmp_213 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 148, i32 154)" [net_hls.cc:275]   --->   Operation 512 'partselect' 'tmp_213' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 513 [1/1] (0.86ns)   --->   "%icmp_ln785_205 = icmp ne i7 %tmp_213, 0" [net_hls.cc:275]   --->   Operation 513 'icmp' 'icmp_ln785_205' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_378)   --->   "%or_ln785_268 = or i1 %tmp_1183, %icmp_ln785_205" [net_hls.cc:275]   --->   Operation 514 'or' 'or_ln785_268' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 515 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_378 = select i1 %or_ln785_268, i10 -1, i10 %trunc_ln746_203" [net_hls.cc:275]   --->   Operation 515 'select' 'select_ln340_378' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 516 [1/1] (0.00ns)   --->   "%zext_ln340_205 = zext i10 %select_ln340_378 to i11" [net_hls.cc:275]   --->   Operation 516 'zext' 'zext_ln340_205' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 517 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_205, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_9, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 517 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_379)   --->   "%tmp_370 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 144, i32 146)" [net_hls.cc:276]   --->   Operation 518 'partselect' 'tmp_370' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_379)   --->   "%trunc_ln746_204 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_370, i7 0)" [net_hls.cc:276]   --->   Operation 519 'bitconcatenate' 'trunc_ln746_204' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_379)   --->   "%tmp_1184 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 147)" [net_hls.cc:276]   --->   Operation 520 'bitselect' 'tmp_1184' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 521 [1/1] (0.00ns)   --->   "%tmp_214 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 148, i32 154)" [net_hls.cc:276]   --->   Operation 521 'partselect' 'tmp_214' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 522 [1/1] (0.86ns)   --->   "%icmp_ln785_206 = icmp ne i7 %tmp_214, 0" [net_hls.cc:276]   --->   Operation 522 'icmp' 'icmp_ln785_206' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 523 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_379)   --->   "%or_ln785_269 = or i1 %tmp_1184, %icmp_ln785_206" [net_hls.cc:276]   --->   Operation 523 'or' 'or_ln785_269' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 524 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_379 = select i1 %or_ln785_269, i10 -1, i10 %trunc_ln746_204" [net_hls.cc:276]   --->   Operation 524 'select' 'select_ln340_379' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 525 [1/1] (0.00ns)   --->   "%zext_ln340_206 = zext i10 %select_ln340_379 to i11" [net_hls.cc:276]   --->   Operation 525 'zext' 'zext_ln340_206' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 526 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_206, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_9, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 526 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 527 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_380)   --->   "%tmp_371 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 144, i32 146)" [net_hls.cc:277]   --->   Operation 527 'partselect' 'tmp_371' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 528 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_380)   --->   "%trunc_ln746_205 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_371, i7 0)" [net_hls.cc:277]   --->   Operation 528 'bitconcatenate' 'trunc_ln746_205' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 529 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_380)   --->   "%tmp_1185 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 147)" [net_hls.cc:277]   --->   Operation 529 'bitselect' 'tmp_1185' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_215 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 148, i32 154)" [net_hls.cc:277]   --->   Operation 530 'partselect' 'tmp_215' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 531 [1/1] (0.86ns)   --->   "%icmp_ln785_207 = icmp ne i7 %tmp_215, 0" [net_hls.cc:277]   --->   Operation 531 'icmp' 'icmp_ln785_207' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 532 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_380)   --->   "%or_ln785_270 = or i1 %tmp_1185, %icmp_ln785_207" [net_hls.cc:277]   --->   Operation 532 'or' 'or_ln785_270' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 533 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_380 = select i1 %or_ln785_270, i10 -1, i10 %trunc_ln746_205" [net_hls.cc:277]   --->   Operation 533 'select' 'select_ln340_380' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln340_207 = zext i10 %select_ln340_380 to i11" [net_hls.cc:277]   --->   Operation 534 'zext' 'zext_ln340_207' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 535 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_207, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_9, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 535 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_381)   --->   "%tmp_372 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 144, i32 146)" [net_hls.cc:278]   --->   Operation 536 'partselect' 'tmp_372' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_381)   --->   "%trunc_ln746_206 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_372, i7 0)" [net_hls.cc:278]   --->   Operation 537 'bitconcatenate' 'trunc_ln746_206' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 538 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_381)   --->   "%tmp_1186 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 147)" [net_hls.cc:278]   --->   Operation 538 'bitselect' 'tmp_1186' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 539 [1/1] (0.00ns)   --->   "%tmp_216 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 148, i32 154)" [net_hls.cc:278]   --->   Operation 539 'partselect' 'tmp_216' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 540 [1/1] (0.86ns)   --->   "%icmp_ln785_208 = icmp ne i7 %tmp_216, 0" [net_hls.cc:278]   --->   Operation 540 'icmp' 'icmp_ln785_208' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_381)   --->   "%or_ln785_271 = or i1 %tmp_1186, %icmp_ln785_208" [net_hls.cc:278]   --->   Operation 541 'or' 'or_ln785_271' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 542 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_381 = select i1 %or_ln785_271, i10 -1, i10 %trunc_ln746_206" [net_hls.cc:278]   --->   Operation 542 'select' 'select_ln340_381' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 543 [1/1] (0.00ns)   --->   "%zext_ln340_208 = zext i10 %select_ln340_381 to i11" [net_hls.cc:278]   --->   Operation 543 'zext' 'zext_ln340_208' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 544 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_208, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_9, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 544 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 545 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_382)   --->   "%tmp_373 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 160, i32 162)" [net_hls.cc:274]   --->   Operation 545 'partselect' 'tmp_373' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_382)   --->   "%trunc_ln746_207 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_373, i7 0)" [net_hls.cc:274]   --->   Operation 546 'bitconcatenate' 'trunc_ln746_207' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_382)   --->   "%tmp_1187 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 163)" [net_hls.cc:274]   --->   Operation 547 'bitselect' 'tmp_1187' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 548 [1/1] (0.00ns)   --->   "%tmp_217 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 164, i32 170)" [net_hls.cc:274]   --->   Operation 548 'partselect' 'tmp_217' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 549 [1/1] (0.86ns)   --->   "%icmp_ln785_209 = icmp ne i7 %tmp_217, 0" [net_hls.cc:274]   --->   Operation 549 'icmp' 'icmp_ln785_209' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 550 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_382)   --->   "%or_ln785_272 = or i1 %tmp_1187, %icmp_ln785_209" [net_hls.cc:274]   --->   Operation 550 'or' 'or_ln785_272' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 551 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_382 = select i1 %or_ln785_272, i10 -1, i10 %trunc_ln746_207" [net_hls.cc:274]   --->   Operation 551 'select' 'select_ln340_382' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 552 [1/1] (0.00ns)   --->   "%zext_ln340_209 = zext i10 %select_ln340_382 to i11" [net_hls.cc:274]   --->   Operation 552 'zext' 'zext_ln340_209' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 553 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_209, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_10, i64 0, i64 0), align 4" [net_hls.cc:274]   --->   Operation 553 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_383)   --->   "%tmp_374 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 160, i32 162)" [net_hls.cc:275]   --->   Operation 554 'partselect' 'tmp_374' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_383)   --->   "%trunc_ln746_208 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_374, i7 0)" [net_hls.cc:275]   --->   Operation 555 'bitconcatenate' 'trunc_ln746_208' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 556 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_383)   --->   "%tmp_1188 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 163)" [net_hls.cc:275]   --->   Operation 556 'bitselect' 'tmp_1188' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 557 [1/1] (0.00ns)   --->   "%tmp_218 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 164, i32 170)" [net_hls.cc:275]   --->   Operation 557 'partselect' 'tmp_218' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 558 [1/1] (0.86ns)   --->   "%icmp_ln785_210 = icmp ne i7 %tmp_218, 0" [net_hls.cc:275]   --->   Operation 558 'icmp' 'icmp_ln785_210' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_383)   --->   "%or_ln785_273 = or i1 %tmp_1188, %icmp_ln785_210" [net_hls.cc:275]   --->   Operation 559 'or' 'or_ln785_273' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 560 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_383 = select i1 %or_ln785_273, i10 -1, i10 %trunc_ln746_208" [net_hls.cc:275]   --->   Operation 560 'select' 'select_ln340_383' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln340_210 = zext i10 %select_ln340_383 to i11" [net_hls.cc:275]   --->   Operation 561 'zext' 'zext_ln340_210' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 562 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_210, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_10, i64 0, i64 0), align 4" [net_hls.cc:275]   --->   Operation 562 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 563 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_384)   --->   "%tmp_375 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 160, i32 162)" [net_hls.cc:276]   --->   Operation 563 'partselect' 'tmp_375' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 564 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_384)   --->   "%trunc_ln746_209 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_375, i7 0)" [net_hls.cc:276]   --->   Operation 564 'bitconcatenate' 'trunc_ln746_209' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 565 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_384)   --->   "%tmp_1189 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 163)" [net_hls.cc:276]   --->   Operation 565 'bitselect' 'tmp_1189' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 566 [1/1] (0.00ns)   --->   "%tmp_219 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 164, i32 170)" [net_hls.cc:276]   --->   Operation 566 'partselect' 'tmp_219' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 567 [1/1] (0.86ns)   --->   "%icmp_ln785_211 = icmp ne i7 %tmp_219, 0" [net_hls.cc:276]   --->   Operation 567 'icmp' 'icmp_ln785_211' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 568 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_384)   --->   "%or_ln785_274 = or i1 %tmp_1189, %icmp_ln785_211" [net_hls.cc:276]   --->   Operation 568 'or' 'or_ln785_274' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 569 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_384 = select i1 %or_ln785_274, i10 -1, i10 %trunc_ln746_209" [net_hls.cc:276]   --->   Operation 569 'select' 'select_ln340_384' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln340_211 = zext i10 %select_ln340_384 to i11" [net_hls.cc:276]   --->   Operation 570 'zext' 'zext_ln340_211' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 571 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_211, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_10, i64 0, i64 0), align 4" [net_hls.cc:276]   --->   Operation 571 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_385)   --->   "%tmp_376 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 160, i32 162)" [net_hls.cc:277]   --->   Operation 572 'partselect' 'tmp_376' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 573 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_385)   --->   "%trunc_ln746_210 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_376, i7 0)" [net_hls.cc:277]   --->   Operation 573 'bitconcatenate' 'trunc_ln746_210' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 574 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_385)   --->   "%tmp_1190 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 163)" [net_hls.cc:277]   --->   Operation 574 'bitselect' 'tmp_1190' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 575 [1/1] (0.00ns)   --->   "%tmp_220 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 164, i32 170)" [net_hls.cc:277]   --->   Operation 575 'partselect' 'tmp_220' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 576 [1/1] (0.86ns)   --->   "%icmp_ln785_212 = icmp ne i7 %tmp_220, 0" [net_hls.cc:277]   --->   Operation 576 'icmp' 'icmp_ln785_212' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_385)   --->   "%or_ln785_275 = or i1 %tmp_1190, %icmp_ln785_212" [net_hls.cc:277]   --->   Operation 577 'or' 'or_ln785_275' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 578 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_385 = select i1 %or_ln785_275, i10 -1, i10 %trunc_ln746_210" [net_hls.cc:277]   --->   Operation 578 'select' 'select_ln340_385' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 579 [1/1] (0.00ns)   --->   "%zext_ln340_212 = zext i10 %select_ln340_385 to i11" [net_hls.cc:277]   --->   Operation 579 'zext' 'zext_ln340_212' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 580 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_212, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_10, i64 0, i64 0), align 4" [net_hls.cc:277]   --->   Operation 580 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 581 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_386)   --->   "%tmp_377 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 160, i32 162)" [net_hls.cc:278]   --->   Operation 581 'partselect' 'tmp_377' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_386)   --->   "%trunc_ln746_211 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_377, i7 0)" [net_hls.cc:278]   --->   Operation 582 'bitconcatenate' 'trunc_ln746_211' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 583 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_386)   --->   "%tmp_1191 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 163)" [net_hls.cc:278]   --->   Operation 583 'bitselect' 'tmp_1191' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 584 [1/1] (0.00ns)   --->   "%tmp_221 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 164, i32 170)" [net_hls.cc:278]   --->   Operation 584 'partselect' 'tmp_221' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 585 [1/1] (0.86ns)   --->   "%icmp_ln785_213 = icmp ne i7 %tmp_221, 0" [net_hls.cc:278]   --->   Operation 585 'icmp' 'icmp_ln785_213' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 586 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_386)   --->   "%or_ln785_276 = or i1 %tmp_1191, %icmp_ln785_213" [net_hls.cc:278]   --->   Operation 586 'or' 'or_ln785_276' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 587 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_386 = select i1 %or_ln785_276, i10 -1, i10 %trunc_ln746_211" [net_hls.cc:278]   --->   Operation 587 'select' 'select_ln340_386' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 588 [1/1] (0.00ns)   --->   "%zext_ln340_213 = zext i10 %select_ln340_386 to i11" [net_hls.cc:278]   --->   Operation 588 'zext' 'zext_ln340_213' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 589 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_213, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_10, i64 0, i64 0), align 4" [net_hls.cc:278]   --->   Operation 589 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 590 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_387)   --->   "%tmp_378 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 176, i32 178)" [net_hls.cc:274]   --->   Operation 590 'partselect' 'tmp_378' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 591 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_387)   --->   "%trunc_ln746_212 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_378, i7 0)" [net_hls.cc:274]   --->   Operation 591 'bitconcatenate' 'trunc_ln746_212' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_387)   --->   "%tmp_1192 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 179)" [net_hls.cc:274]   --->   Operation 592 'bitselect' 'tmp_1192' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 593 [1/1] (0.00ns)   --->   "%tmp_222 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 180, i32 186)" [net_hls.cc:274]   --->   Operation 593 'partselect' 'tmp_222' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 594 [1/1] (0.86ns)   --->   "%icmp_ln785_214 = icmp ne i7 %tmp_222, 0" [net_hls.cc:274]   --->   Operation 594 'icmp' 'icmp_ln785_214' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 595 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_387)   --->   "%or_ln785_277 = or i1 %tmp_1192, %icmp_ln785_214" [net_hls.cc:274]   --->   Operation 595 'or' 'or_ln785_277' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 596 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_387 = select i1 %or_ln785_277, i10 -1, i10 %trunc_ln746_212" [net_hls.cc:274]   --->   Operation 596 'select' 'select_ln340_387' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 597 [1/1] (0.00ns)   --->   "%zext_ln340_214 = zext i10 %select_ln340_387 to i11" [net_hls.cc:274]   --->   Operation 597 'zext' 'zext_ln340_214' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 598 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_214, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_11, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 598 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 599 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_388)   --->   "%tmp_379 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 176, i32 178)" [net_hls.cc:275]   --->   Operation 599 'partselect' 'tmp_379' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 600 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_388)   --->   "%trunc_ln746_213 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_379, i7 0)" [net_hls.cc:275]   --->   Operation 600 'bitconcatenate' 'trunc_ln746_213' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 601 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_388)   --->   "%tmp_1193 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 179)" [net_hls.cc:275]   --->   Operation 601 'bitselect' 'tmp_1193' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 602 [1/1] (0.00ns)   --->   "%tmp_223 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 180, i32 186)" [net_hls.cc:275]   --->   Operation 602 'partselect' 'tmp_223' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 603 [1/1] (0.86ns)   --->   "%icmp_ln785_215 = icmp ne i7 %tmp_223, 0" [net_hls.cc:275]   --->   Operation 603 'icmp' 'icmp_ln785_215' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_388)   --->   "%or_ln785_278 = or i1 %tmp_1193, %icmp_ln785_215" [net_hls.cc:275]   --->   Operation 604 'or' 'or_ln785_278' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 605 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_388 = select i1 %or_ln785_278, i10 -1, i10 %trunc_ln746_213" [net_hls.cc:275]   --->   Operation 605 'select' 'select_ln340_388' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 606 [1/1] (0.00ns)   --->   "%zext_ln340_215 = zext i10 %select_ln340_388 to i11" [net_hls.cc:275]   --->   Operation 606 'zext' 'zext_ln340_215' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 607 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_215, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_11, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 607 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_389)   --->   "%tmp_380 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 176, i32 178)" [net_hls.cc:276]   --->   Operation 608 'partselect' 'tmp_380' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 609 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_389)   --->   "%trunc_ln746_214 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_380, i7 0)" [net_hls.cc:276]   --->   Operation 609 'bitconcatenate' 'trunc_ln746_214' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_389)   --->   "%tmp_1194 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 179)" [net_hls.cc:276]   --->   Operation 610 'bitselect' 'tmp_1194' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 611 [1/1] (0.00ns)   --->   "%tmp_224 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 180, i32 186)" [net_hls.cc:276]   --->   Operation 611 'partselect' 'tmp_224' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 612 [1/1] (0.86ns)   --->   "%icmp_ln785_216 = icmp ne i7 %tmp_224, 0" [net_hls.cc:276]   --->   Operation 612 'icmp' 'icmp_ln785_216' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_389)   --->   "%or_ln785_279 = or i1 %tmp_1194, %icmp_ln785_216" [net_hls.cc:276]   --->   Operation 613 'or' 'or_ln785_279' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 614 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_389 = select i1 %or_ln785_279, i10 -1, i10 %trunc_ln746_214" [net_hls.cc:276]   --->   Operation 614 'select' 'select_ln340_389' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln340_216 = zext i10 %select_ln340_389 to i11" [net_hls.cc:276]   --->   Operation 615 'zext' 'zext_ln340_216' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 616 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_216, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_11, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 616 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_390)   --->   "%tmp_381 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 176, i32 178)" [net_hls.cc:277]   --->   Operation 617 'partselect' 'tmp_381' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 618 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_390)   --->   "%trunc_ln746_215 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_381, i7 0)" [net_hls.cc:277]   --->   Operation 618 'bitconcatenate' 'trunc_ln746_215' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 619 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_390)   --->   "%tmp_1195 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 179)" [net_hls.cc:277]   --->   Operation 619 'bitselect' 'tmp_1195' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 620 [1/1] (0.00ns)   --->   "%tmp_225 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 180, i32 186)" [net_hls.cc:277]   --->   Operation 620 'partselect' 'tmp_225' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 621 [1/1] (0.86ns)   --->   "%icmp_ln785_217 = icmp ne i7 %tmp_225, 0" [net_hls.cc:277]   --->   Operation 621 'icmp' 'icmp_ln785_217' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_390)   --->   "%or_ln785_280 = or i1 %tmp_1195, %icmp_ln785_217" [net_hls.cc:277]   --->   Operation 622 'or' 'or_ln785_280' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 623 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_390 = select i1 %or_ln785_280, i10 -1, i10 %trunc_ln746_215" [net_hls.cc:277]   --->   Operation 623 'select' 'select_ln340_390' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 624 [1/1] (0.00ns)   --->   "%zext_ln340_217 = zext i10 %select_ln340_390 to i11" [net_hls.cc:277]   --->   Operation 624 'zext' 'zext_ln340_217' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 625 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_217, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_11, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 625 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_391)   --->   "%tmp_382 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 176, i32 178)" [net_hls.cc:278]   --->   Operation 626 'partselect' 'tmp_382' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_391)   --->   "%trunc_ln746_216 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_382, i7 0)" [net_hls.cc:278]   --->   Operation 627 'bitconcatenate' 'trunc_ln746_216' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_391)   --->   "%tmp_1196 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 179)" [net_hls.cc:278]   --->   Operation 628 'bitselect' 'tmp_1196' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 629 [1/1] (0.00ns)   --->   "%tmp_226 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 180, i32 186)" [net_hls.cc:278]   --->   Operation 629 'partselect' 'tmp_226' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 630 [1/1] (0.86ns)   --->   "%icmp_ln785_218 = icmp ne i7 %tmp_226, 0" [net_hls.cc:278]   --->   Operation 630 'icmp' 'icmp_ln785_218' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 631 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_391)   --->   "%or_ln785_281 = or i1 %tmp_1196, %icmp_ln785_218" [net_hls.cc:278]   --->   Operation 631 'or' 'or_ln785_281' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 632 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_391 = select i1 %or_ln785_281, i10 -1, i10 %trunc_ln746_216" [net_hls.cc:278]   --->   Operation 632 'select' 'select_ln340_391' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 633 [1/1] (0.00ns)   --->   "%zext_ln340_218 = zext i10 %select_ln340_391 to i11" [net_hls.cc:278]   --->   Operation 633 'zext' 'zext_ln340_218' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 634 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_218, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_11, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 634 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_392)   --->   "%tmp_383 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 192, i32 194)" [net_hls.cc:274]   --->   Operation 635 'partselect' 'tmp_383' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 636 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_392)   --->   "%trunc_ln746_217 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_383, i7 0)" [net_hls.cc:274]   --->   Operation 636 'bitconcatenate' 'trunc_ln746_217' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_392)   --->   "%tmp_1197 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 195)" [net_hls.cc:274]   --->   Operation 637 'bitselect' 'tmp_1197' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 638 [1/1] (0.00ns)   --->   "%tmp_227 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 196, i32 202)" [net_hls.cc:274]   --->   Operation 638 'partselect' 'tmp_227' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 639 [1/1] (0.86ns)   --->   "%icmp_ln785_219 = icmp ne i7 %tmp_227, 0" [net_hls.cc:274]   --->   Operation 639 'icmp' 'icmp_ln785_219' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 640 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_392)   --->   "%or_ln785_282 = or i1 %tmp_1197, %icmp_ln785_219" [net_hls.cc:274]   --->   Operation 640 'or' 'or_ln785_282' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 641 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_392 = select i1 %or_ln785_282, i10 -1, i10 %trunc_ln746_217" [net_hls.cc:274]   --->   Operation 641 'select' 'select_ln340_392' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 642 [1/1] (0.00ns)   --->   "%zext_ln340_219 = zext i10 %select_ln340_392 to i11" [net_hls.cc:274]   --->   Operation 642 'zext' 'zext_ln340_219' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 643 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_219, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_12, i64 0, i64 0), align 8" [net_hls.cc:274]   --->   Operation 643 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 644 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_393)   --->   "%tmp_384 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 192, i32 194)" [net_hls.cc:275]   --->   Operation 644 'partselect' 'tmp_384' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 645 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_393)   --->   "%trunc_ln746_218 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_384, i7 0)" [net_hls.cc:275]   --->   Operation 645 'bitconcatenate' 'trunc_ln746_218' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 646 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_393)   --->   "%tmp_1198 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 195)" [net_hls.cc:275]   --->   Operation 646 'bitselect' 'tmp_1198' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 647 [1/1] (0.00ns)   --->   "%tmp_228 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 196, i32 202)" [net_hls.cc:275]   --->   Operation 647 'partselect' 'tmp_228' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 648 [1/1] (0.86ns)   --->   "%icmp_ln785_220 = icmp ne i7 %tmp_228, 0" [net_hls.cc:275]   --->   Operation 648 'icmp' 'icmp_ln785_220' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 649 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_393)   --->   "%or_ln785_283 = or i1 %tmp_1198, %icmp_ln785_220" [net_hls.cc:275]   --->   Operation 649 'or' 'or_ln785_283' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 650 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_393 = select i1 %or_ln785_283, i10 -1, i10 %trunc_ln746_218" [net_hls.cc:275]   --->   Operation 650 'select' 'select_ln340_393' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 651 [1/1] (0.00ns)   --->   "%zext_ln340_220 = zext i10 %select_ln340_393 to i11" [net_hls.cc:275]   --->   Operation 651 'zext' 'zext_ln340_220' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 652 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_220, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_12, i64 0, i64 0), align 8" [net_hls.cc:275]   --->   Operation 652 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 653 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_394)   --->   "%tmp_385 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 192, i32 194)" [net_hls.cc:276]   --->   Operation 653 'partselect' 'tmp_385' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 654 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_394)   --->   "%trunc_ln746_219 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_385, i7 0)" [net_hls.cc:276]   --->   Operation 654 'bitconcatenate' 'trunc_ln746_219' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 655 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_394)   --->   "%tmp_1199 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 195)" [net_hls.cc:276]   --->   Operation 655 'bitselect' 'tmp_1199' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 656 [1/1] (0.00ns)   --->   "%tmp_229 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 196, i32 202)" [net_hls.cc:276]   --->   Operation 656 'partselect' 'tmp_229' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 657 [1/1] (0.86ns)   --->   "%icmp_ln785_221 = icmp ne i7 %tmp_229, 0" [net_hls.cc:276]   --->   Operation 657 'icmp' 'icmp_ln785_221' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 658 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_394)   --->   "%or_ln785_284 = or i1 %tmp_1199, %icmp_ln785_221" [net_hls.cc:276]   --->   Operation 658 'or' 'or_ln785_284' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 659 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_394 = select i1 %or_ln785_284, i10 -1, i10 %trunc_ln746_219" [net_hls.cc:276]   --->   Operation 659 'select' 'select_ln340_394' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 660 [1/1] (0.00ns)   --->   "%zext_ln340_221 = zext i10 %select_ln340_394 to i11" [net_hls.cc:276]   --->   Operation 660 'zext' 'zext_ln340_221' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 661 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_221, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_12, i64 0, i64 0), align 8" [net_hls.cc:276]   --->   Operation 661 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 662 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_395)   --->   "%tmp_386 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 192, i32 194)" [net_hls.cc:277]   --->   Operation 662 'partselect' 'tmp_386' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 663 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_395)   --->   "%trunc_ln746_220 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_386, i7 0)" [net_hls.cc:277]   --->   Operation 663 'bitconcatenate' 'trunc_ln746_220' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 664 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_395)   --->   "%tmp_1200 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 195)" [net_hls.cc:277]   --->   Operation 664 'bitselect' 'tmp_1200' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 665 [1/1] (0.00ns)   --->   "%tmp_230 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 196, i32 202)" [net_hls.cc:277]   --->   Operation 665 'partselect' 'tmp_230' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 666 [1/1] (0.86ns)   --->   "%icmp_ln785_222 = icmp ne i7 %tmp_230, 0" [net_hls.cc:277]   --->   Operation 666 'icmp' 'icmp_ln785_222' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 667 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_395)   --->   "%or_ln785_285 = or i1 %tmp_1200, %icmp_ln785_222" [net_hls.cc:277]   --->   Operation 667 'or' 'or_ln785_285' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 668 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_395 = select i1 %or_ln785_285, i10 -1, i10 %trunc_ln746_220" [net_hls.cc:277]   --->   Operation 668 'select' 'select_ln340_395' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 669 [1/1] (0.00ns)   --->   "%zext_ln340_222 = zext i10 %select_ln340_395 to i11" [net_hls.cc:277]   --->   Operation 669 'zext' 'zext_ln340_222' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 670 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_222, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_12, i64 0, i64 0), align 8" [net_hls.cc:277]   --->   Operation 670 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 671 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_396)   --->   "%tmp_387 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 192, i32 194)" [net_hls.cc:278]   --->   Operation 671 'partselect' 'tmp_387' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 672 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_396)   --->   "%trunc_ln746_221 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_387, i7 0)" [net_hls.cc:278]   --->   Operation 672 'bitconcatenate' 'trunc_ln746_221' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 673 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_396)   --->   "%tmp_1201 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 195)" [net_hls.cc:278]   --->   Operation 673 'bitselect' 'tmp_1201' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 674 [1/1] (0.00ns)   --->   "%tmp_231 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 196, i32 202)" [net_hls.cc:278]   --->   Operation 674 'partselect' 'tmp_231' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 675 [1/1] (0.86ns)   --->   "%icmp_ln785_223 = icmp ne i7 %tmp_231, 0" [net_hls.cc:278]   --->   Operation 675 'icmp' 'icmp_ln785_223' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 676 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_396)   --->   "%or_ln785_286 = or i1 %tmp_1201, %icmp_ln785_223" [net_hls.cc:278]   --->   Operation 676 'or' 'or_ln785_286' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 677 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_396 = select i1 %or_ln785_286, i10 -1, i10 %trunc_ln746_221" [net_hls.cc:278]   --->   Operation 677 'select' 'select_ln340_396' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln340_223 = zext i10 %select_ln340_396 to i11" [net_hls.cc:278]   --->   Operation 678 'zext' 'zext_ln340_223' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 679 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_223, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_12, i64 0, i64 0), align 8" [net_hls.cc:278]   --->   Operation 679 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_397)   --->   "%tmp_388 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 208, i32 210)" [net_hls.cc:274]   --->   Operation 680 'partselect' 'tmp_388' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_397)   --->   "%trunc_ln746_222 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_388, i7 0)" [net_hls.cc:274]   --->   Operation 681 'bitconcatenate' 'trunc_ln746_222' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 682 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_397)   --->   "%tmp_1202 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 211)" [net_hls.cc:274]   --->   Operation 682 'bitselect' 'tmp_1202' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 683 [1/1] (0.00ns)   --->   "%tmp_232 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 212, i32 218)" [net_hls.cc:274]   --->   Operation 683 'partselect' 'tmp_232' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 684 [1/1] (0.86ns)   --->   "%icmp_ln785_224 = icmp ne i7 %tmp_232, 0" [net_hls.cc:274]   --->   Operation 684 'icmp' 'icmp_ln785_224' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_397)   --->   "%or_ln785_287 = or i1 %tmp_1202, %icmp_ln785_224" [net_hls.cc:274]   --->   Operation 685 'or' 'or_ln785_287' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 686 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_397 = select i1 %or_ln785_287, i10 -1, i10 %trunc_ln746_222" [net_hls.cc:274]   --->   Operation 686 'select' 'select_ln340_397' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 687 [1/1] (0.00ns)   --->   "%zext_ln340_224 = zext i10 %select_ln340_397 to i11" [net_hls.cc:274]   --->   Operation 687 'zext' 'zext_ln340_224' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 688 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_224, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_13, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 688 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_398)   --->   "%tmp_389 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 208, i32 210)" [net_hls.cc:275]   --->   Operation 689 'partselect' 'tmp_389' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_398)   --->   "%trunc_ln746_223 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_389, i7 0)" [net_hls.cc:275]   --->   Operation 690 'bitconcatenate' 'trunc_ln746_223' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 691 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_398)   --->   "%tmp_1203 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 211)" [net_hls.cc:275]   --->   Operation 691 'bitselect' 'tmp_1203' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 692 [1/1] (0.00ns)   --->   "%tmp_233 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 212, i32 218)" [net_hls.cc:275]   --->   Operation 692 'partselect' 'tmp_233' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 693 [1/1] (0.86ns)   --->   "%icmp_ln785_225 = icmp ne i7 %tmp_233, 0" [net_hls.cc:275]   --->   Operation 693 'icmp' 'icmp_ln785_225' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 694 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_398)   --->   "%or_ln785_288 = or i1 %tmp_1203, %icmp_ln785_225" [net_hls.cc:275]   --->   Operation 694 'or' 'or_ln785_288' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 695 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_398 = select i1 %or_ln785_288, i10 -1, i10 %trunc_ln746_223" [net_hls.cc:275]   --->   Operation 695 'select' 'select_ln340_398' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 696 [1/1] (0.00ns)   --->   "%zext_ln340_225 = zext i10 %select_ln340_398 to i11" [net_hls.cc:275]   --->   Operation 696 'zext' 'zext_ln340_225' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 697 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_225, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_13, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 697 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 698 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_399)   --->   "%tmp_390 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 208, i32 210)" [net_hls.cc:276]   --->   Operation 698 'partselect' 'tmp_390' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 699 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_399)   --->   "%trunc_ln746_224 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_390, i7 0)" [net_hls.cc:276]   --->   Operation 699 'bitconcatenate' 'trunc_ln746_224' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 700 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_399)   --->   "%tmp_1204 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 211)" [net_hls.cc:276]   --->   Operation 700 'bitselect' 'tmp_1204' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 701 [1/1] (0.00ns)   --->   "%tmp_234 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 212, i32 218)" [net_hls.cc:276]   --->   Operation 701 'partselect' 'tmp_234' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 702 [1/1] (0.86ns)   --->   "%icmp_ln785_226 = icmp ne i7 %tmp_234, 0" [net_hls.cc:276]   --->   Operation 702 'icmp' 'icmp_ln785_226' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_399)   --->   "%or_ln785_289 = or i1 %tmp_1204, %icmp_ln785_226" [net_hls.cc:276]   --->   Operation 703 'or' 'or_ln785_289' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 704 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_399 = select i1 %or_ln785_289, i10 -1, i10 %trunc_ln746_224" [net_hls.cc:276]   --->   Operation 704 'select' 'select_ln340_399' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln340_226 = zext i10 %select_ln340_399 to i11" [net_hls.cc:276]   --->   Operation 705 'zext' 'zext_ln340_226' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 706 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_226, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_13, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 706 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_400)   --->   "%tmp_391 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 208, i32 210)" [net_hls.cc:277]   --->   Operation 707 'partselect' 'tmp_391' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_400)   --->   "%trunc_ln746_225 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_391, i7 0)" [net_hls.cc:277]   --->   Operation 708 'bitconcatenate' 'trunc_ln746_225' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_400)   --->   "%tmp_1205 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 211)" [net_hls.cc:277]   --->   Operation 709 'bitselect' 'tmp_1205' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 710 [1/1] (0.00ns)   --->   "%tmp_235 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 212, i32 218)" [net_hls.cc:277]   --->   Operation 710 'partselect' 'tmp_235' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 711 [1/1] (0.86ns)   --->   "%icmp_ln785_227 = icmp ne i7 %tmp_235, 0" [net_hls.cc:277]   --->   Operation 711 'icmp' 'icmp_ln785_227' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_400)   --->   "%or_ln785_290 = or i1 %tmp_1205, %icmp_ln785_227" [net_hls.cc:277]   --->   Operation 712 'or' 'or_ln785_290' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 713 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_400 = select i1 %or_ln785_290, i10 -1, i10 %trunc_ln746_225" [net_hls.cc:277]   --->   Operation 713 'select' 'select_ln340_400' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln340_227 = zext i10 %select_ln340_400 to i11" [net_hls.cc:277]   --->   Operation 714 'zext' 'zext_ln340_227' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 715 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_227, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_13, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 715 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_401)   --->   "%tmp_392 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 208, i32 210)" [net_hls.cc:278]   --->   Operation 716 'partselect' 'tmp_392' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 717 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_401)   --->   "%trunc_ln746_226 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_392, i7 0)" [net_hls.cc:278]   --->   Operation 717 'bitconcatenate' 'trunc_ln746_226' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 718 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_401)   --->   "%tmp_1206 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 211)" [net_hls.cc:278]   --->   Operation 718 'bitselect' 'tmp_1206' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 719 [1/1] (0.00ns)   --->   "%tmp_236 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 212, i32 218)" [net_hls.cc:278]   --->   Operation 719 'partselect' 'tmp_236' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 720 [1/1] (0.86ns)   --->   "%icmp_ln785_228 = icmp ne i7 %tmp_236, 0" [net_hls.cc:278]   --->   Operation 720 'icmp' 'icmp_ln785_228' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_401)   --->   "%or_ln785_291 = or i1 %tmp_1206, %icmp_ln785_228" [net_hls.cc:278]   --->   Operation 721 'or' 'or_ln785_291' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 722 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_401 = select i1 %or_ln785_291, i10 -1, i10 %trunc_ln746_226" [net_hls.cc:278]   --->   Operation 722 'select' 'select_ln340_401' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln340_228 = zext i10 %select_ln340_401 to i11" [net_hls.cc:278]   --->   Operation 723 'zext' 'zext_ln340_228' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 724 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_228, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_13, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 724 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 725 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_402)   --->   "%tmp_393 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 224, i32 226)" [net_hls.cc:274]   --->   Operation 725 'partselect' 'tmp_393' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_402)   --->   "%trunc_ln746_227 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_393, i7 0)" [net_hls.cc:274]   --->   Operation 726 'bitconcatenate' 'trunc_ln746_227' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 727 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_402)   --->   "%tmp_1207 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 227)" [net_hls.cc:274]   --->   Operation 727 'bitselect' 'tmp_1207' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 728 [1/1] (0.00ns)   --->   "%tmp_237 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 228, i32 234)" [net_hls.cc:274]   --->   Operation 728 'partselect' 'tmp_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 729 [1/1] (0.86ns)   --->   "%icmp_ln785_229 = icmp ne i7 %tmp_237, 0" [net_hls.cc:274]   --->   Operation 729 'icmp' 'icmp_ln785_229' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 730 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_402)   --->   "%or_ln785_292 = or i1 %tmp_1207, %icmp_ln785_229" [net_hls.cc:274]   --->   Operation 730 'or' 'or_ln785_292' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 731 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_402 = select i1 %or_ln785_292, i10 -1, i10 %trunc_ln746_227" [net_hls.cc:274]   --->   Operation 731 'select' 'select_ln340_402' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 732 [1/1] (0.00ns)   --->   "%zext_ln340_229 = zext i10 %select_ln340_402 to i11" [net_hls.cc:274]   --->   Operation 732 'zext' 'zext_ln340_229' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 733 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_229, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_14, i64 0, i64 0), align 4" [net_hls.cc:274]   --->   Operation 733 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 734 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_403)   --->   "%tmp_394 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 224, i32 226)" [net_hls.cc:275]   --->   Operation 734 'partselect' 'tmp_394' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 735 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_403)   --->   "%trunc_ln746_228 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_394, i7 0)" [net_hls.cc:275]   --->   Operation 735 'bitconcatenate' 'trunc_ln746_228' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_403)   --->   "%tmp_1208 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 227)" [net_hls.cc:275]   --->   Operation 736 'bitselect' 'tmp_1208' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 737 [1/1] (0.00ns)   --->   "%tmp_238 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 228, i32 234)" [net_hls.cc:275]   --->   Operation 737 'partselect' 'tmp_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 738 [1/1] (0.86ns)   --->   "%icmp_ln785_230 = icmp ne i7 %tmp_238, 0" [net_hls.cc:275]   --->   Operation 738 'icmp' 'icmp_ln785_230' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 739 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_403)   --->   "%or_ln785_293 = or i1 %tmp_1208, %icmp_ln785_230" [net_hls.cc:275]   --->   Operation 739 'or' 'or_ln785_293' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 740 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_403 = select i1 %or_ln785_293, i10 -1, i10 %trunc_ln746_228" [net_hls.cc:275]   --->   Operation 740 'select' 'select_ln340_403' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 741 [1/1] (0.00ns)   --->   "%zext_ln340_230 = zext i10 %select_ln340_403 to i11" [net_hls.cc:275]   --->   Operation 741 'zext' 'zext_ln340_230' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 742 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_230, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_14, i64 0, i64 0), align 4" [net_hls.cc:275]   --->   Operation 742 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 743 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_404)   --->   "%tmp_395 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 224, i32 226)" [net_hls.cc:276]   --->   Operation 743 'partselect' 'tmp_395' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 744 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_404)   --->   "%trunc_ln746_229 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_395, i7 0)" [net_hls.cc:276]   --->   Operation 744 'bitconcatenate' 'trunc_ln746_229' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 745 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_404)   --->   "%tmp_1209 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 227)" [net_hls.cc:276]   --->   Operation 745 'bitselect' 'tmp_1209' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 746 [1/1] (0.00ns)   --->   "%tmp_239 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 228, i32 234)" [net_hls.cc:276]   --->   Operation 746 'partselect' 'tmp_239' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 747 [1/1] (0.86ns)   --->   "%icmp_ln785_231 = icmp ne i7 %tmp_239, 0" [net_hls.cc:276]   --->   Operation 747 'icmp' 'icmp_ln785_231' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 748 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_404)   --->   "%or_ln785_294 = or i1 %tmp_1209, %icmp_ln785_231" [net_hls.cc:276]   --->   Operation 748 'or' 'or_ln785_294' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 749 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_404 = select i1 %or_ln785_294, i10 -1, i10 %trunc_ln746_229" [net_hls.cc:276]   --->   Operation 749 'select' 'select_ln340_404' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 750 [1/1] (0.00ns)   --->   "%zext_ln340_231 = zext i10 %select_ln340_404 to i11" [net_hls.cc:276]   --->   Operation 750 'zext' 'zext_ln340_231' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 751 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_231, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_14, i64 0, i64 0), align 4" [net_hls.cc:276]   --->   Operation 751 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 752 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_405)   --->   "%tmp_396 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 224, i32 226)" [net_hls.cc:277]   --->   Operation 752 'partselect' 'tmp_396' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 753 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_405)   --->   "%trunc_ln746_230 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_396, i7 0)" [net_hls.cc:277]   --->   Operation 753 'bitconcatenate' 'trunc_ln746_230' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 754 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_405)   --->   "%tmp_1210 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 227)" [net_hls.cc:277]   --->   Operation 754 'bitselect' 'tmp_1210' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 755 [1/1] (0.00ns)   --->   "%tmp_240 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 228, i32 234)" [net_hls.cc:277]   --->   Operation 755 'partselect' 'tmp_240' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 756 [1/1] (0.86ns)   --->   "%icmp_ln785_232 = icmp ne i7 %tmp_240, 0" [net_hls.cc:277]   --->   Operation 756 'icmp' 'icmp_ln785_232' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 757 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_405)   --->   "%or_ln785_295 = or i1 %tmp_1210, %icmp_ln785_232" [net_hls.cc:277]   --->   Operation 757 'or' 'or_ln785_295' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 758 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_405 = select i1 %or_ln785_295, i10 -1, i10 %trunc_ln746_230" [net_hls.cc:277]   --->   Operation 758 'select' 'select_ln340_405' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln340_232 = zext i10 %select_ln340_405 to i11" [net_hls.cc:277]   --->   Operation 759 'zext' 'zext_ln340_232' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 760 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_232, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_14, i64 0, i64 0), align 4" [net_hls.cc:277]   --->   Operation 760 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_406)   --->   "%tmp_397 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 224, i32 226)" [net_hls.cc:278]   --->   Operation 761 'partselect' 'tmp_397' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_406)   --->   "%trunc_ln746_231 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_397, i7 0)" [net_hls.cc:278]   --->   Operation 762 'bitconcatenate' 'trunc_ln746_231' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 763 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_406)   --->   "%tmp_1211 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 227)" [net_hls.cc:278]   --->   Operation 763 'bitselect' 'tmp_1211' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 764 [1/1] (0.00ns)   --->   "%tmp_241 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 228, i32 234)" [net_hls.cc:278]   --->   Operation 764 'partselect' 'tmp_241' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 765 [1/1] (0.86ns)   --->   "%icmp_ln785_233 = icmp ne i7 %tmp_241, 0" [net_hls.cc:278]   --->   Operation 765 'icmp' 'icmp_ln785_233' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_406)   --->   "%or_ln785_296 = or i1 %tmp_1211, %icmp_ln785_233" [net_hls.cc:278]   --->   Operation 766 'or' 'or_ln785_296' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 767 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_406 = select i1 %or_ln785_296, i10 -1, i10 %trunc_ln746_231" [net_hls.cc:278]   --->   Operation 767 'select' 'select_ln340_406' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 768 [1/1] (0.00ns)   --->   "%zext_ln340_233 = zext i10 %select_ln340_406 to i11" [net_hls.cc:278]   --->   Operation 768 'zext' 'zext_ln340_233' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 769 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_233, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_14, i64 0, i64 0), align 4" [net_hls.cc:278]   --->   Operation 769 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 770 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_407)   --->   "%tmp_398 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 240, i32 242)" [net_hls.cc:274]   --->   Operation 770 'partselect' 'tmp_398' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_407)   --->   "%trunc_ln746_232 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_398, i7 0)" [net_hls.cc:274]   --->   Operation 771 'bitconcatenate' 'trunc_ln746_232' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 772 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_407)   --->   "%tmp_1212 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 243)" [net_hls.cc:274]   --->   Operation 772 'bitselect' 'tmp_1212' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 773 [1/1] (0.00ns)   --->   "%tmp_242 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 244, i32 250)" [net_hls.cc:274]   --->   Operation 773 'partselect' 'tmp_242' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 774 [1/1] (0.86ns)   --->   "%icmp_ln785_234 = icmp ne i7 %tmp_242, 0" [net_hls.cc:274]   --->   Operation 774 'icmp' 'icmp_ln785_234' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 775 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_407)   --->   "%or_ln785_297 = or i1 %tmp_1212, %icmp_ln785_234" [net_hls.cc:274]   --->   Operation 775 'or' 'or_ln785_297' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 776 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_407 = select i1 %or_ln785_297, i10 -1, i10 %trunc_ln746_232" [net_hls.cc:274]   --->   Operation 776 'select' 'select_ln340_407' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 777 [1/1] (0.00ns)   --->   "%zext_ln340_234 = zext i10 %select_ln340_407 to i11" [net_hls.cc:274]   --->   Operation 777 'zext' 'zext_ln340_234' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 778 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_234, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_15, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 778 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 779 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_408)   --->   "%tmp_399 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 240, i32 242)" [net_hls.cc:275]   --->   Operation 779 'partselect' 'tmp_399' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 780 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_408)   --->   "%trunc_ln746_233 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_399, i7 0)" [net_hls.cc:275]   --->   Operation 780 'bitconcatenate' 'trunc_ln746_233' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_408)   --->   "%tmp_1213 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 243)" [net_hls.cc:275]   --->   Operation 781 'bitselect' 'tmp_1213' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 782 [1/1] (0.00ns)   --->   "%tmp_243 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 244, i32 250)" [net_hls.cc:275]   --->   Operation 782 'partselect' 'tmp_243' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 783 [1/1] (0.86ns)   --->   "%icmp_ln785_235 = icmp ne i7 %tmp_243, 0" [net_hls.cc:275]   --->   Operation 783 'icmp' 'icmp_ln785_235' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 784 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_408)   --->   "%or_ln785_298 = or i1 %tmp_1213, %icmp_ln785_235" [net_hls.cc:275]   --->   Operation 784 'or' 'or_ln785_298' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 785 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_408 = select i1 %or_ln785_298, i10 -1, i10 %trunc_ln746_233" [net_hls.cc:275]   --->   Operation 785 'select' 'select_ln340_408' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 786 [1/1] (0.00ns)   --->   "%zext_ln340_235 = zext i10 %select_ln340_408 to i11" [net_hls.cc:275]   --->   Operation 786 'zext' 'zext_ln340_235' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 787 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_235, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_15, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 787 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_409)   --->   "%tmp_400 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 240, i32 242)" [net_hls.cc:276]   --->   Operation 788 'partselect' 'tmp_400' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_409)   --->   "%trunc_ln746_234 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_400, i7 0)" [net_hls.cc:276]   --->   Operation 789 'bitconcatenate' 'trunc_ln746_234' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 790 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_409)   --->   "%tmp_1214 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 243)" [net_hls.cc:276]   --->   Operation 790 'bitselect' 'tmp_1214' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 791 [1/1] (0.00ns)   --->   "%tmp_244 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 244, i32 250)" [net_hls.cc:276]   --->   Operation 791 'partselect' 'tmp_244' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 792 [1/1] (0.86ns)   --->   "%icmp_ln785_236 = icmp ne i7 %tmp_244, 0" [net_hls.cc:276]   --->   Operation 792 'icmp' 'icmp_ln785_236' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 793 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_409)   --->   "%or_ln785_299 = or i1 %tmp_1214, %icmp_ln785_236" [net_hls.cc:276]   --->   Operation 793 'or' 'or_ln785_299' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 794 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_409 = select i1 %or_ln785_299, i10 -1, i10 %trunc_ln746_234" [net_hls.cc:276]   --->   Operation 794 'select' 'select_ln340_409' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 795 [1/1] (0.00ns)   --->   "%zext_ln340_236 = zext i10 %select_ln340_409 to i11" [net_hls.cc:276]   --->   Operation 795 'zext' 'zext_ln340_236' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 796 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_236, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_15, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 796 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_410)   --->   "%tmp_401 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 240, i32 242)" [net_hls.cc:277]   --->   Operation 797 'partselect' 'tmp_401' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 798 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_410)   --->   "%trunc_ln746_235 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_401, i7 0)" [net_hls.cc:277]   --->   Operation 798 'bitconcatenate' 'trunc_ln746_235' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 799 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_410)   --->   "%tmp_1215 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 243)" [net_hls.cc:277]   --->   Operation 799 'bitselect' 'tmp_1215' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 800 [1/1] (0.00ns)   --->   "%tmp_245 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 244, i32 250)" [net_hls.cc:277]   --->   Operation 800 'partselect' 'tmp_245' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 801 [1/1] (0.86ns)   --->   "%icmp_ln785_237 = icmp ne i7 %tmp_245, 0" [net_hls.cc:277]   --->   Operation 801 'icmp' 'icmp_ln785_237' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_410)   --->   "%or_ln785_300 = or i1 %tmp_1215, %icmp_ln785_237" [net_hls.cc:277]   --->   Operation 802 'or' 'or_ln785_300' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 803 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_410 = select i1 %or_ln785_300, i10 -1, i10 %trunc_ln746_235" [net_hls.cc:277]   --->   Operation 803 'select' 'select_ln340_410' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 804 [1/1] (0.00ns)   --->   "%zext_ln340_237 = zext i10 %select_ln340_410 to i11" [net_hls.cc:277]   --->   Operation 804 'zext' 'zext_ln340_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 805 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_237, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_15, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 805 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 806 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_411)   --->   "%tmp_402 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 240, i32 242)" [net_hls.cc:278]   --->   Operation 806 'partselect' 'tmp_402' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_411)   --->   "%trunc_ln746_236 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_402, i7 0)" [net_hls.cc:278]   --->   Operation 807 'bitconcatenate' 'trunc_ln746_236' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_411)   --->   "%tmp_1216 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 243)" [net_hls.cc:278]   --->   Operation 808 'bitselect' 'tmp_1216' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 809 [1/1] (0.00ns)   --->   "%tmp_246 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 244, i32 250)" [net_hls.cc:278]   --->   Operation 809 'partselect' 'tmp_246' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 810 [1/1] (0.86ns)   --->   "%icmp_ln785_238 = icmp ne i7 %tmp_246, 0" [net_hls.cc:278]   --->   Operation 810 'icmp' 'icmp_ln785_238' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 811 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_411)   --->   "%or_ln785_301 = or i1 %tmp_1216, %icmp_ln785_238" [net_hls.cc:278]   --->   Operation 811 'or' 'or_ln785_301' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 812 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_411 = select i1 %or_ln785_301, i10 -1, i10 %trunc_ln746_236" [net_hls.cc:278]   --->   Operation 812 'select' 'select_ln340_411' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 813 [1/1] (0.00ns)   --->   "%zext_ln340_238 = zext i10 %select_ln340_411 to i11" [net_hls.cc:278]   --->   Operation 813 'zext' 'zext_ln340_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 814 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_238, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_15, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 814 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 815 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_412)   --->   "%tmp_403 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 256, i32 258)" [net_hls.cc:274]   --->   Operation 815 'partselect' 'tmp_403' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 816 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_412)   --->   "%trunc_ln746_237 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_403, i7 0)" [net_hls.cc:274]   --->   Operation 816 'bitconcatenate' 'trunc_ln746_237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_412)   --->   "%tmp_1217 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 259)" [net_hls.cc:274]   --->   Operation 817 'bitselect' 'tmp_1217' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 818 [1/1] (0.00ns)   --->   "%tmp_247 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 260, i32 266)" [net_hls.cc:274]   --->   Operation 818 'partselect' 'tmp_247' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 819 [1/1] (0.86ns)   --->   "%icmp_ln785_239 = icmp ne i7 %tmp_247, 0" [net_hls.cc:274]   --->   Operation 819 'icmp' 'icmp_ln785_239' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 820 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_412)   --->   "%or_ln785_302 = or i1 %tmp_1217, %icmp_ln785_239" [net_hls.cc:274]   --->   Operation 820 'or' 'or_ln785_302' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 821 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_412 = select i1 %or_ln785_302, i10 -1, i10 %trunc_ln746_237" [net_hls.cc:274]   --->   Operation 821 'select' 'select_ln340_412' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 822 [1/1] (0.00ns)   --->   "%zext_ln340_239 = zext i10 %select_ln340_412 to i11" [net_hls.cc:274]   --->   Operation 822 'zext' 'zext_ln340_239' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 823 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_239, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_16, i64 0, i64 0), align 16" [net_hls.cc:274]   --->   Operation 823 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 824 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_413)   --->   "%tmp_404 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 256, i32 258)" [net_hls.cc:275]   --->   Operation 824 'partselect' 'tmp_404' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 825 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_413)   --->   "%trunc_ln746_238 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_404, i7 0)" [net_hls.cc:275]   --->   Operation 825 'bitconcatenate' 'trunc_ln746_238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 826 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_413)   --->   "%tmp_1218 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 259)" [net_hls.cc:275]   --->   Operation 826 'bitselect' 'tmp_1218' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 827 [1/1] (0.00ns)   --->   "%tmp_248 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 260, i32 266)" [net_hls.cc:275]   --->   Operation 827 'partselect' 'tmp_248' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 828 [1/1] (0.86ns)   --->   "%icmp_ln785_240 = icmp ne i7 %tmp_248, 0" [net_hls.cc:275]   --->   Operation 828 'icmp' 'icmp_ln785_240' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 829 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_413)   --->   "%or_ln785_303 = or i1 %tmp_1218, %icmp_ln785_240" [net_hls.cc:275]   --->   Operation 829 'or' 'or_ln785_303' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 830 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_413 = select i1 %or_ln785_303, i10 -1, i10 %trunc_ln746_238" [net_hls.cc:275]   --->   Operation 830 'select' 'select_ln340_413' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln340_240 = zext i10 %select_ln340_413 to i11" [net_hls.cc:275]   --->   Operation 831 'zext' 'zext_ln340_240' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 832 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_240, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_16, i64 0, i64 0), align 16" [net_hls.cc:275]   --->   Operation 832 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_414)   --->   "%tmp_405 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 256, i32 258)" [net_hls.cc:276]   --->   Operation 833 'partselect' 'tmp_405' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 834 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_414)   --->   "%trunc_ln746_239 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_405, i7 0)" [net_hls.cc:276]   --->   Operation 834 'bitconcatenate' 'trunc_ln746_239' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_414)   --->   "%tmp_1219 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 259)" [net_hls.cc:276]   --->   Operation 835 'bitselect' 'tmp_1219' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 836 [1/1] (0.00ns)   --->   "%tmp_249 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 260, i32 266)" [net_hls.cc:276]   --->   Operation 836 'partselect' 'tmp_249' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 837 [1/1] (0.86ns)   --->   "%icmp_ln785_241 = icmp ne i7 %tmp_249, 0" [net_hls.cc:276]   --->   Operation 837 'icmp' 'icmp_ln785_241' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_414)   --->   "%or_ln785_304 = or i1 %tmp_1219, %icmp_ln785_241" [net_hls.cc:276]   --->   Operation 838 'or' 'or_ln785_304' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 839 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_414 = select i1 %or_ln785_304, i10 -1, i10 %trunc_ln746_239" [net_hls.cc:276]   --->   Operation 839 'select' 'select_ln340_414' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 840 [1/1] (0.00ns)   --->   "%zext_ln340_241 = zext i10 %select_ln340_414 to i11" [net_hls.cc:276]   --->   Operation 840 'zext' 'zext_ln340_241' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 841 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_241, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_16, i64 0, i64 0), align 16" [net_hls.cc:276]   --->   Operation 841 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_415)   --->   "%tmp_406 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 256, i32 258)" [net_hls.cc:277]   --->   Operation 842 'partselect' 'tmp_406' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 843 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_415)   --->   "%trunc_ln746_240 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_406, i7 0)" [net_hls.cc:277]   --->   Operation 843 'bitconcatenate' 'trunc_ln746_240' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_415)   --->   "%tmp_1220 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 259)" [net_hls.cc:277]   --->   Operation 844 'bitselect' 'tmp_1220' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 845 [1/1] (0.00ns)   --->   "%tmp_250 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 260, i32 266)" [net_hls.cc:277]   --->   Operation 845 'partselect' 'tmp_250' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 846 [1/1] (0.86ns)   --->   "%icmp_ln785_242 = icmp ne i7 %tmp_250, 0" [net_hls.cc:277]   --->   Operation 846 'icmp' 'icmp_ln785_242' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 847 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_415)   --->   "%or_ln785_305 = or i1 %tmp_1220, %icmp_ln785_242" [net_hls.cc:277]   --->   Operation 847 'or' 'or_ln785_305' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 848 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_415 = select i1 %or_ln785_305, i10 -1, i10 %trunc_ln746_240" [net_hls.cc:277]   --->   Operation 848 'select' 'select_ln340_415' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 849 [1/1] (0.00ns)   --->   "%zext_ln340_242 = zext i10 %select_ln340_415 to i11" [net_hls.cc:277]   --->   Operation 849 'zext' 'zext_ln340_242' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 850 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_242, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_16, i64 0, i64 0), align 16" [net_hls.cc:277]   --->   Operation 850 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_416)   --->   "%tmp_407 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 256, i32 258)" [net_hls.cc:278]   --->   Operation 851 'partselect' 'tmp_407' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 852 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_416)   --->   "%trunc_ln746_241 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_407, i7 0)" [net_hls.cc:278]   --->   Operation 852 'bitconcatenate' 'trunc_ln746_241' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 853 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_416)   --->   "%tmp_1221 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 259)" [net_hls.cc:278]   --->   Operation 853 'bitselect' 'tmp_1221' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 854 [1/1] (0.00ns)   --->   "%tmp_251 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 260, i32 266)" [net_hls.cc:278]   --->   Operation 854 'partselect' 'tmp_251' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 855 [1/1] (0.86ns)   --->   "%icmp_ln785_243 = icmp ne i7 %tmp_251, 0" [net_hls.cc:278]   --->   Operation 855 'icmp' 'icmp_ln785_243' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_416)   --->   "%or_ln785_306 = or i1 %tmp_1221, %icmp_ln785_243" [net_hls.cc:278]   --->   Operation 856 'or' 'or_ln785_306' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 857 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_416 = select i1 %or_ln785_306, i10 -1, i10 %trunc_ln746_241" [net_hls.cc:278]   --->   Operation 857 'select' 'select_ln340_416' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 858 [1/1] (0.00ns)   --->   "%zext_ln340_243 = zext i10 %select_ln340_416 to i11" [net_hls.cc:278]   --->   Operation 858 'zext' 'zext_ln340_243' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 859 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_243, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_16, i64 0, i64 0), align 16" [net_hls.cc:278]   --->   Operation 859 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_417)   --->   "%tmp_408 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 272, i32 274)" [net_hls.cc:274]   --->   Operation 860 'partselect' 'tmp_408' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_417)   --->   "%trunc_ln746_242 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_408, i7 0)" [net_hls.cc:274]   --->   Operation 861 'bitconcatenate' 'trunc_ln746_242' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_417)   --->   "%tmp_1222 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 275)" [net_hls.cc:274]   --->   Operation 862 'bitselect' 'tmp_1222' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 863 [1/1] (0.00ns)   --->   "%tmp_252 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 276, i32 282)" [net_hls.cc:274]   --->   Operation 863 'partselect' 'tmp_252' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 864 [1/1] (0.86ns)   --->   "%icmp_ln785_244 = icmp ne i7 %tmp_252, 0" [net_hls.cc:274]   --->   Operation 864 'icmp' 'icmp_ln785_244' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_417)   --->   "%or_ln785_307 = or i1 %tmp_1222, %icmp_ln785_244" [net_hls.cc:274]   --->   Operation 865 'or' 'or_ln785_307' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 866 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_417 = select i1 %or_ln785_307, i10 -1, i10 %trunc_ln746_242" [net_hls.cc:274]   --->   Operation 866 'select' 'select_ln340_417' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 867 [1/1] (0.00ns)   --->   "%zext_ln340_244 = zext i10 %select_ln340_417 to i11" [net_hls.cc:274]   --->   Operation 867 'zext' 'zext_ln340_244' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 868 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_244, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_17, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 868 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 869 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_418)   --->   "%tmp_409 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 272, i32 274)" [net_hls.cc:275]   --->   Operation 869 'partselect' 'tmp_409' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_418)   --->   "%trunc_ln746_243 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_409, i7 0)" [net_hls.cc:275]   --->   Operation 870 'bitconcatenate' 'trunc_ln746_243' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_418)   --->   "%tmp_1223 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 275)" [net_hls.cc:275]   --->   Operation 871 'bitselect' 'tmp_1223' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 872 [1/1] (0.00ns)   --->   "%tmp_253 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 276, i32 282)" [net_hls.cc:275]   --->   Operation 872 'partselect' 'tmp_253' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 873 [1/1] (0.86ns)   --->   "%icmp_ln785_245 = icmp ne i7 %tmp_253, 0" [net_hls.cc:275]   --->   Operation 873 'icmp' 'icmp_ln785_245' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_418)   --->   "%or_ln785_308 = or i1 %tmp_1223, %icmp_ln785_245" [net_hls.cc:275]   --->   Operation 874 'or' 'or_ln785_308' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 875 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_418 = select i1 %or_ln785_308, i10 -1, i10 %trunc_ln746_243" [net_hls.cc:275]   --->   Operation 875 'select' 'select_ln340_418' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 876 [1/1] (0.00ns)   --->   "%zext_ln340_245 = zext i10 %select_ln340_418 to i11" [net_hls.cc:275]   --->   Operation 876 'zext' 'zext_ln340_245' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 877 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_245, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_17, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 877 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_419)   --->   "%tmp_410 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 272, i32 274)" [net_hls.cc:276]   --->   Operation 878 'partselect' 'tmp_410' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_419)   --->   "%trunc_ln746_244 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_410, i7 0)" [net_hls.cc:276]   --->   Operation 879 'bitconcatenate' 'trunc_ln746_244' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 880 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_419)   --->   "%tmp_1224 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 275)" [net_hls.cc:276]   --->   Operation 880 'bitselect' 'tmp_1224' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 881 [1/1] (0.00ns)   --->   "%tmp_254 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 276, i32 282)" [net_hls.cc:276]   --->   Operation 881 'partselect' 'tmp_254' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 882 [1/1] (0.86ns)   --->   "%icmp_ln785_246 = icmp ne i7 %tmp_254, 0" [net_hls.cc:276]   --->   Operation 882 'icmp' 'icmp_ln785_246' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 883 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_419)   --->   "%or_ln785_309 = or i1 %tmp_1224, %icmp_ln785_246" [net_hls.cc:276]   --->   Operation 883 'or' 'or_ln785_309' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 884 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_419 = select i1 %or_ln785_309, i10 -1, i10 %trunc_ln746_244" [net_hls.cc:276]   --->   Operation 884 'select' 'select_ln340_419' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 885 [1/1] (0.00ns)   --->   "%zext_ln340_246 = zext i10 %select_ln340_419 to i11" [net_hls.cc:276]   --->   Operation 885 'zext' 'zext_ln340_246' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 886 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_246, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_17, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 886 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 887 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_420)   --->   "%tmp_411 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 272, i32 274)" [net_hls.cc:277]   --->   Operation 887 'partselect' 'tmp_411' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_420)   --->   "%trunc_ln746_245 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_411, i7 0)" [net_hls.cc:277]   --->   Operation 888 'bitconcatenate' 'trunc_ln746_245' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_420)   --->   "%tmp_1225 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 275)" [net_hls.cc:277]   --->   Operation 889 'bitselect' 'tmp_1225' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 890 [1/1] (0.00ns)   --->   "%tmp_255 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 276, i32 282)" [net_hls.cc:277]   --->   Operation 890 'partselect' 'tmp_255' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 891 [1/1] (0.86ns)   --->   "%icmp_ln785_247 = icmp ne i7 %tmp_255, 0" [net_hls.cc:277]   --->   Operation 891 'icmp' 'icmp_ln785_247' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 892 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_420)   --->   "%or_ln785_310 = or i1 %tmp_1225, %icmp_ln785_247" [net_hls.cc:277]   --->   Operation 892 'or' 'or_ln785_310' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 893 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_420 = select i1 %or_ln785_310, i10 -1, i10 %trunc_ln746_245" [net_hls.cc:277]   --->   Operation 893 'select' 'select_ln340_420' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 894 [1/1] (0.00ns)   --->   "%zext_ln340_247 = zext i10 %select_ln340_420 to i11" [net_hls.cc:277]   --->   Operation 894 'zext' 'zext_ln340_247' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 895 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_247, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_17, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 895 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_421)   --->   "%tmp_412 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 272, i32 274)" [net_hls.cc:278]   --->   Operation 896 'partselect' 'tmp_412' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 897 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_421)   --->   "%trunc_ln746_246 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_412, i7 0)" [net_hls.cc:278]   --->   Operation 897 'bitconcatenate' 'trunc_ln746_246' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 898 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_421)   --->   "%tmp_1226 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 275)" [net_hls.cc:278]   --->   Operation 898 'bitselect' 'tmp_1226' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 899 [1/1] (0.00ns)   --->   "%tmp_256 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 276, i32 282)" [net_hls.cc:278]   --->   Operation 899 'partselect' 'tmp_256' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 900 [1/1] (0.86ns)   --->   "%icmp_ln785_248 = icmp ne i7 %tmp_256, 0" [net_hls.cc:278]   --->   Operation 900 'icmp' 'icmp_ln785_248' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_421)   --->   "%or_ln785_311 = or i1 %tmp_1226, %icmp_ln785_248" [net_hls.cc:278]   --->   Operation 901 'or' 'or_ln785_311' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 902 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_421 = select i1 %or_ln785_311, i10 -1, i10 %trunc_ln746_246" [net_hls.cc:278]   --->   Operation 902 'select' 'select_ln340_421' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 903 [1/1] (0.00ns)   --->   "%zext_ln340_248 = zext i10 %select_ln340_421 to i11" [net_hls.cc:278]   --->   Operation 903 'zext' 'zext_ln340_248' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 904 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_248, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_17, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 904 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 905 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_422)   --->   "%tmp_413 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 288, i32 290)" [net_hls.cc:274]   --->   Operation 905 'partselect' 'tmp_413' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_422)   --->   "%trunc_ln746_247 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_413, i7 0)" [net_hls.cc:274]   --->   Operation 906 'bitconcatenate' 'trunc_ln746_247' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 907 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_422)   --->   "%tmp_1227 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 291)" [net_hls.cc:274]   --->   Operation 907 'bitselect' 'tmp_1227' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 908 [1/1] (0.00ns)   --->   "%tmp_257 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 292, i32 298)" [net_hls.cc:274]   --->   Operation 908 'partselect' 'tmp_257' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 909 [1/1] (0.86ns)   --->   "%icmp_ln785_249 = icmp ne i7 %tmp_257, 0" [net_hls.cc:274]   --->   Operation 909 'icmp' 'icmp_ln785_249' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 910 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_422)   --->   "%or_ln785_312 = or i1 %tmp_1227, %icmp_ln785_249" [net_hls.cc:274]   --->   Operation 910 'or' 'or_ln785_312' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 911 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_422 = select i1 %or_ln785_312, i10 -1, i10 %trunc_ln746_247" [net_hls.cc:274]   --->   Operation 911 'select' 'select_ln340_422' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 912 [1/1] (0.00ns)   --->   "%zext_ln340_249 = zext i10 %select_ln340_422 to i11" [net_hls.cc:274]   --->   Operation 912 'zext' 'zext_ln340_249' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 913 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_249, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_18, i64 0, i64 0), align 4" [net_hls.cc:274]   --->   Operation 913 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 914 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_423)   --->   "%tmp_414 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 288, i32 290)" [net_hls.cc:275]   --->   Operation 914 'partselect' 'tmp_414' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 915 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_423)   --->   "%trunc_ln746_248 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_414, i7 0)" [net_hls.cc:275]   --->   Operation 915 'bitconcatenate' 'trunc_ln746_248' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_423)   --->   "%tmp_1228 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 291)" [net_hls.cc:275]   --->   Operation 916 'bitselect' 'tmp_1228' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 917 [1/1] (0.00ns)   --->   "%tmp_258 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 292, i32 298)" [net_hls.cc:275]   --->   Operation 917 'partselect' 'tmp_258' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 918 [1/1] (0.86ns)   --->   "%icmp_ln785_250 = icmp ne i7 %tmp_258, 0" [net_hls.cc:275]   --->   Operation 918 'icmp' 'icmp_ln785_250' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 919 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_423)   --->   "%or_ln785_313 = or i1 %tmp_1228, %icmp_ln785_250" [net_hls.cc:275]   --->   Operation 919 'or' 'or_ln785_313' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 920 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_423 = select i1 %or_ln785_313, i10 -1, i10 %trunc_ln746_248" [net_hls.cc:275]   --->   Operation 920 'select' 'select_ln340_423' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 921 [1/1] (0.00ns)   --->   "%zext_ln340_250 = zext i10 %select_ln340_423 to i11" [net_hls.cc:275]   --->   Operation 921 'zext' 'zext_ln340_250' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 922 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_250, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_18, i64 0, i64 0), align 4" [net_hls.cc:275]   --->   Operation 922 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 923 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_424)   --->   "%tmp_415 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 288, i32 290)" [net_hls.cc:276]   --->   Operation 923 'partselect' 'tmp_415' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 924 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_424)   --->   "%trunc_ln746_249 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_415, i7 0)" [net_hls.cc:276]   --->   Operation 924 'bitconcatenate' 'trunc_ln746_249' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 925 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_424)   --->   "%tmp_1229 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 291)" [net_hls.cc:276]   --->   Operation 925 'bitselect' 'tmp_1229' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 926 [1/1] (0.00ns)   --->   "%tmp_259 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 292, i32 298)" [net_hls.cc:276]   --->   Operation 926 'partselect' 'tmp_259' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 927 [1/1] (0.86ns)   --->   "%icmp_ln785_251 = icmp ne i7 %tmp_259, 0" [net_hls.cc:276]   --->   Operation 927 'icmp' 'icmp_ln785_251' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_424)   --->   "%or_ln785_314 = or i1 %tmp_1229, %icmp_ln785_251" [net_hls.cc:276]   --->   Operation 928 'or' 'or_ln785_314' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 929 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_424 = select i1 %or_ln785_314, i10 -1, i10 %trunc_ln746_249" [net_hls.cc:276]   --->   Operation 929 'select' 'select_ln340_424' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 930 [1/1] (0.00ns)   --->   "%zext_ln340_251 = zext i10 %select_ln340_424 to i11" [net_hls.cc:276]   --->   Operation 930 'zext' 'zext_ln340_251' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 931 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_251, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_18, i64 0, i64 0), align 4" [net_hls.cc:276]   --->   Operation 931 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_425)   --->   "%tmp_416 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 288, i32 290)" [net_hls.cc:277]   --->   Operation 932 'partselect' 'tmp_416' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_425)   --->   "%trunc_ln746_250 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_416, i7 0)" [net_hls.cc:277]   --->   Operation 933 'bitconcatenate' 'trunc_ln746_250' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_425)   --->   "%tmp_1230 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 291)" [net_hls.cc:277]   --->   Operation 934 'bitselect' 'tmp_1230' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 935 [1/1] (0.00ns)   --->   "%tmp_260 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 292, i32 298)" [net_hls.cc:277]   --->   Operation 935 'partselect' 'tmp_260' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 936 [1/1] (0.86ns)   --->   "%icmp_ln785_252 = icmp ne i7 %tmp_260, 0" [net_hls.cc:277]   --->   Operation 936 'icmp' 'icmp_ln785_252' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_425)   --->   "%or_ln785_315 = or i1 %tmp_1230, %icmp_ln785_252" [net_hls.cc:277]   --->   Operation 937 'or' 'or_ln785_315' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 938 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_425 = select i1 %or_ln785_315, i10 -1, i10 %trunc_ln746_250" [net_hls.cc:277]   --->   Operation 938 'select' 'select_ln340_425' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 939 [1/1] (0.00ns)   --->   "%zext_ln340_252 = zext i10 %select_ln340_425 to i11" [net_hls.cc:277]   --->   Operation 939 'zext' 'zext_ln340_252' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 940 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_252, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_18, i64 0, i64 0), align 4" [net_hls.cc:277]   --->   Operation 940 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 941 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_426)   --->   "%tmp_417 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 288, i32 290)" [net_hls.cc:278]   --->   Operation 941 'partselect' 'tmp_417' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 942 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_426)   --->   "%trunc_ln746_251 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_417, i7 0)" [net_hls.cc:278]   --->   Operation 942 'bitconcatenate' 'trunc_ln746_251' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 943 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_426)   --->   "%tmp_1231 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 291)" [net_hls.cc:278]   --->   Operation 943 'bitselect' 'tmp_1231' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 944 [1/1] (0.00ns)   --->   "%tmp_261 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 292, i32 298)" [net_hls.cc:278]   --->   Operation 944 'partselect' 'tmp_261' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 945 [1/1] (0.86ns)   --->   "%icmp_ln785_253 = icmp ne i7 %tmp_261, 0" [net_hls.cc:278]   --->   Operation 945 'icmp' 'icmp_ln785_253' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 946 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_426)   --->   "%or_ln785_316 = or i1 %tmp_1231, %icmp_ln785_253" [net_hls.cc:278]   --->   Operation 946 'or' 'or_ln785_316' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 947 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_426 = select i1 %or_ln785_316, i10 -1, i10 %trunc_ln746_251" [net_hls.cc:278]   --->   Operation 947 'select' 'select_ln340_426' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln340_253 = zext i10 %select_ln340_426 to i11" [net_hls.cc:278]   --->   Operation 948 'zext' 'zext_ln340_253' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 949 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_253, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_18, i64 0, i64 0), align 4" [net_hls.cc:278]   --->   Operation 949 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_427)   --->   "%tmp_418 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 304, i32 306)" [net_hls.cc:274]   --->   Operation 950 'partselect' 'tmp_418' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_427)   --->   "%trunc_ln746_252 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_418, i7 0)" [net_hls.cc:274]   --->   Operation 951 'bitconcatenate' 'trunc_ln746_252' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_427)   --->   "%tmp_1232 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 307)" [net_hls.cc:274]   --->   Operation 952 'bitselect' 'tmp_1232' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 953 [1/1] (0.00ns)   --->   "%tmp_262 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 308, i32 314)" [net_hls.cc:274]   --->   Operation 953 'partselect' 'tmp_262' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 954 [1/1] (0.86ns)   --->   "%icmp_ln785_254 = icmp ne i7 %tmp_262, 0" [net_hls.cc:274]   --->   Operation 954 'icmp' 'icmp_ln785_254' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_427)   --->   "%or_ln785_317 = or i1 %tmp_1232, %icmp_ln785_254" [net_hls.cc:274]   --->   Operation 955 'or' 'or_ln785_317' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 956 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_427 = select i1 %or_ln785_317, i10 -1, i10 %trunc_ln746_252" [net_hls.cc:274]   --->   Operation 956 'select' 'select_ln340_427' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 957 [1/1] (0.00ns)   --->   "%zext_ln340_254 = zext i10 %select_ln340_427 to i11" [net_hls.cc:274]   --->   Operation 957 'zext' 'zext_ln340_254' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 958 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_254, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_19, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 958 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_428)   --->   "%tmp_419 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 304, i32 306)" [net_hls.cc:275]   --->   Operation 959 'partselect' 'tmp_419' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_428)   --->   "%trunc_ln746_253 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_419, i7 0)" [net_hls.cc:275]   --->   Operation 960 'bitconcatenate' 'trunc_ln746_253' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_428)   --->   "%tmp_1233 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 307)" [net_hls.cc:275]   --->   Operation 961 'bitselect' 'tmp_1233' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 962 [1/1] (0.00ns)   --->   "%tmp_263 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 308, i32 314)" [net_hls.cc:275]   --->   Operation 962 'partselect' 'tmp_263' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 963 [1/1] (0.86ns)   --->   "%icmp_ln785_255 = icmp ne i7 %tmp_263, 0" [net_hls.cc:275]   --->   Operation 963 'icmp' 'icmp_ln785_255' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_428)   --->   "%or_ln785_318 = or i1 %tmp_1233, %icmp_ln785_255" [net_hls.cc:275]   --->   Operation 964 'or' 'or_ln785_318' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 965 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_428 = select i1 %or_ln785_318, i10 -1, i10 %trunc_ln746_253" [net_hls.cc:275]   --->   Operation 965 'select' 'select_ln340_428' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 966 [1/1] (0.00ns)   --->   "%zext_ln340_255 = zext i10 %select_ln340_428 to i11" [net_hls.cc:275]   --->   Operation 966 'zext' 'zext_ln340_255' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 967 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_255, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_19, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 967 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 968 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_429)   --->   "%tmp_420 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 304, i32 306)" [net_hls.cc:276]   --->   Operation 968 'partselect' 'tmp_420' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_429)   --->   "%trunc_ln746_254 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_420, i7 0)" [net_hls.cc:276]   --->   Operation 969 'bitconcatenate' 'trunc_ln746_254' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_429)   --->   "%tmp_1234 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 307)" [net_hls.cc:276]   --->   Operation 970 'bitselect' 'tmp_1234' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 971 [1/1] (0.00ns)   --->   "%tmp_264 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 308, i32 314)" [net_hls.cc:276]   --->   Operation 971 'partselect' 'tmp_264' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 972 [1/1] (0.86ns)   --->   "%icmp_ln785_256 = icmp ne i7 %tmp_264, 0" [net_hls.cc:276]   --->   Operation 972 'icmp' 'icmp_ln785_256' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_429)   --->   "%or_ln785_319 = or i1 %tmp_1234, %icmp_ln785_256" [net_hls.cc:276]   --->   Operation 973 'or' 'or_ln785_319' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 974 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_429 = select i1 %or_ln785_319, i10 -1, i10 %trunc_ln746_254" [net_hls.cc:276]   --->   Operation 974 'select' 'select_ln340_429' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 975 [1/1] (0.00ns)   --->   "%zext_ln340_256 = zext i10 %select_ln340_429 to i11" [net_hls.cc:276]   --->   Operation 975 'zext' 'zext_ln340_256' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 976 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_256, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_19, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 976 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 977 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_430)   --->   "%tmp_421 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 304, i32 306)" [net_hls.cc:277]   --->   Operation 977 'partselect' 'tmp_421' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_430)   --->   "%trunc_ln746_255 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_421, i7 0)" [net_hls.cc:277]   --->   Operation 978 'bitconcatenate' 'trunc_ln746_255' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 979 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_430)   --->   "%tmp_1235 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 307)" [net_hls.cc:277]   --->   Operation 979 'bitselect' 'tmp_1235' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 980 [1/1] (0.00ns)   --->   "%tmp_265 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 308, i32 314)" [net_hls.cc:277]   --->   Operation 980 'partselect' 'tmp_265' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 981 [1/1] (0.86ns)   --->   "%icmp_ln785_257 = icmp ne i7 %tmp_265, 0" [net_hls.cc:277]   --->   Operation 981 'icmp' 'icmp_ln785_257' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 982 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_430)   --->   "%or_ln785_320 = or i1 %tmp_1235, %icmp_ln785_257" [net_hls.cc:277]   --->   Operation 982 'or' 'or_ln785_320' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 983 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_430 = select i1 %or_ln785_320, i10 -1, i10 %trunc_ln746_255" [net_hls.cc:277]   --->   Operation 983 'select' 'select_ln340_430' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln340_257 = zext i10 %select_ln340_430 to i11" [net_hls.cc:277]   --->   Operation 984 'zext' 'zext_ln340_257' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 985 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_257, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_19, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 985 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_431)   --->   "%tmp_422 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 304, i32 306)" [net_hls.cc:278]   --->   Operation 986 'partselect' 'tmp_422' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 987 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_431)   --->   "%trunc_ln746_256 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_422, i7 0)" [net_hls.cc:278]   --->   Operation 987 'bitconcatenate' 'trunc_ln746_256' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 988 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_431)   --->   "%tmp_1236 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 307)" [net_hls.cc:278]   --->   Operation 988 'bitselect' 'tmp_1236' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 989 [1/1] (0.00ns)   --->   "%tmp_266 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 308, i32 314)" [net_hls.cc:278]   --->   Operation 989 'partselect' 'tmp_266' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 990 [1/1] (0.86ns)   --->   "%icmp_ln785_258 = icmp ne i7 %tmp_266, 0" [net_hls.cc:278]   --->   Operation 990 'icmp' 'icmp_ln785_258' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_431)   --->   "%or_ln785_321 = or i1 %tmp_1236, %icmp_ln785_258" [net_hls.cc:278]   --->   Operation 991 'or' 'or_ln785_321' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 992 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_431 = select i1 %or_ln785_321, i10 -1, i10 %trunc_ln746_256" [net_hls.cc:278]   --->   Operation 992 'select' 'select_ln340_431' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 993 [1/1] (0.00ns)   --->   "%zext_ln340_258 = zext i10 %select_ln340_431 to i11" [net_hls.cc:278]   --->   Operation 993 'zext' 'zext_ln340_258' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 994 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_258, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_19, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 994 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 995 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_432)   --->   "%tmp_423 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 320, i32 322)" [net_hls.cc:274]   --->   Operation 995 'partselect' 'tmp_423' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_432)   --->   "%trunc_ln746_257 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_423, i7 0)" [net_hls.cc:274]   --->   Operation 996 'bitconcatenate' 'trunc_ln746_257' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 997 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_432)   --->   "%tmp_1237 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 323)" [net_hls.cc:274]   --->   Operation 997 'bitselect' 'tmp_1237' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 998 [1/1] (0.00ns)   --->   "%tmp_267 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 324, i32 330)" [net_hls.cc:274]   --->   Operation 998 'partselect' 'tmp_267' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 999 [1/1] (0.86ns)   --->   "%icmp_ln785_259 = icmp ne i7 %tmp_267, 0" [net_hls.cc:274]   --->   Operation 999 'icmp' 'icmp_ln785_259' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_432)   --->   "%or_ln785_322 = or i1 %tmp_1237, %icmp_ln785_259" [net_hls.cc:274]   --->   Operation 1000 'or' 'or_ln785_322' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1001 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_432 = select i1 %or_ln785_322, i10 -1, i10 %trunc_ln746_257" [net_hls.cc:274]   --->   Operation 1001 'select' 'select_ln340_432' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1002 [1/1] (0.00ns)   --->   "%zext_ln340_259 = zext i10 %select_ln340_432 to i11" [net_hls.cc:274]   --->   Operation 1002 'zext' 'zext_ln340_259' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1003 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_259, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_20, i64 0, i64 0), align 8" [net_hls.cc:274]   --->   Operation 1003 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_433)   --->   "%tmp_424 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 320, i32 322)" [net_hls.cc:275]   --->   Operation 1004 'partselect' 'tmp_424' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1005 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_433)   --->   "%trunc_ln746_258 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_424, i7 0)" [net_hls.cc:275]   --->   Operation 1005 'bitconcatenate' 'trunc_ln746_258' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_433)   --->   "%tmp_1238 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 323)" [net_hls.cc:275]   --->   Operation 1006 'bitselect' 'tmp_1238' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1007 [1/1] (0.00ns)   --->   "%tmp_268 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 324, i32 330)" [net_hls.cc:275]   --->   Operation 1007 'partselect' 'tmp_268' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1008 [1/1] (0.86ns)   --->   "%icmp_ln785_260 = icmp ne i7 %tmp_268, 0" [net_hls.cc:275]   --->   Operation 1008 'icmp' 'icmp_ln785_260' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_433)   --->   "%or_ln785_323 = or i1 %tmp_1238, %icmp_ln785_260" [net_hls.cc:275]   --->   Operation 1009 'or' 'or_ln785_323' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1010 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_433 = select i1 %or_ln785_323, i10 -1, i10 %trunc_ln746_258" [net_hls.cc:275]   --->   Operation 1010 'select' 'select_ln340_433' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1011 [1/1] (0.00ns)   --->   "%zext_ln340_260 = zext i10 %select_ln340_433 to i11" [net_hls.cc:275]   --->   Operation 1011 'zext' 'zext_ln340_260' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1012 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_260, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_20, i64 0, i64 0), align 8" [net_hls.cc:275]   --->   Operation 1012 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1013 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_434)   --->   "%tmp_425 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 320, i32 322)" [net_hls.cc:276]   --->   Operation 1013 'partselect' 'tmp_425' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_434)   --->   "%trunc_ln746_259 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_425, i7 0)" [net_hls.cc:276]   --->   Operation 1014 'bitconcatenate' 'trunc_ln746_259' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1015 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_434)   --->   "%tmp_1239 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 323)" [net_hls.cc:276]   --->   Operation 1015 'bitselect' 'tmp_1239' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1016 [1/1] (0.00ns)   --->   "%tmp_269 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 324, i32 330)" [net_hls.cc:276]   --->   Operation 1016 'partselect' 'tmp_269' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1017 [1/1] (0.86ns)   --->   "%icmp_ln785_261 = icmp ne i7 %tmp_269, 0" [net_hls.cc:276]   --->   Operation 1017 'icmp' 'icmp_ln785_261' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_434)   --->   "%or_ln785_324 = or i1 %tmp_1239, %icmp_ln785_261" [net_hls.cc:276]   --->   Operation 1018 'or' 'or_ln785_324' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1019 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_434 = select i1 %or_ln785_324, i10 -1, i10 %trunc_ln746_259" [net_hls.cc:276]   --->   Operation 1019 'select' 'select_ln340_434' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1020 [1/1] (0.00ns)   --->   "%zext_ln340_261 = zext i10 %select_ln340_434 to i11" [net_hls.cc:276]   --->   Operation 1020 'zext' 'zext_ln340_261' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1021 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_261, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_20, i64 0, i64 0), align 8" [net_hls.cc:276]   --->   Operation 1021 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_435)   --->   "%tmp_426 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 320, i32 322)" [net_hls.cc:277]   --->   Operation 1022 'partselect' 'tmp_426' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1023 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_435)   --->   "%trunc_ln746_260 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_426, i7 0)" [net_hls.cc:277]   --->   Operation 1023 'bitconcatenate' 'trunc_ln746_260' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_435)   --->   "%tmp_1240 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 323)" [net_hls.cc:277]   --->   Operation 1024 'bitselect' 'tmp_1240' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1025 [1/1] (0.00ns)   --->   "%tmp_270 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 324, i32 330)" [net_hls.cc:277]   --->   Operation 1025 'partselect' 'tmp_270' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1026 [1/1] (0.86ns)   --->   "%icmp_ln785_262 = icmp ne i7 %tmp_270, 0" [net_hls.cc:277]   --->   Operation 1026 'icmp' 'icmp_ln785_262' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1027 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_435)   --->   "%or_ln785_325 = or i1 %tmp_1240, %icmp_ln785_262" [net_hls.cc:277]   --->   Operation 1027 'or' 'or_ln785_325' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1028 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_435 = select i1 %or_ln785_325, i10 -1, i10 %trunc_ln746_260" [net_hls.cc:277]   --->   Operation 1028 'select' 'select_ln340_435' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1029 [1/1] (0.00ns)   --->   "%zext_ln340_262 = zext i10 %select_ln340_435 to i11" [net_hls.cc:277]   --->   Operation 1029 'zext' 'zext_ln340_262' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1030 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_262, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_20, i64 0, i64 0), align 8" [net_hls.cc:277]   --->   Operation 1030 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_436)   --->   "%tmp_427 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 320, i32 322)" [net_hls.cc:278]   --->   Operation 1031 'partselect' 'tmp_427' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1032 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_436)   --->   "%trunc_ln746_261 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_427, i7 0)" [net_hls.cc:278]   --->   Operation 1032 'bitconcatenate' 'trunc_ln746_261' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_436)   --->   "%tmp_1241 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 323)" [net_hls.cc:278]   --->   Operation 1033 'bitselect' 'tmp_1241' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1034 [1/1] (0.00ns)   --->   "%tmp_271 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 324, i32 330)" [net_hls.cc:278]   --->   Operation 1034 'partselect' 'tmp_271' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1035 [1/1] (0.86ns)   --->   "%icmp_ln785_263 = icmp ne i7 %tmp_271, 0" [net_hls.cc:278]   --->   Operation 1035 'icmp' 'icmp_ln785_263' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_436)   --->   "%or_ln785_326 = or i1 %tmp_1241, %icmp_ln785_263" [net_hls.cc:278]   --->   Operation 1036 'or' 'or_ln785_326' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1037 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_436 = select i1 %or_ln785_326, i10 -1, i10 %trunc_ln746_261" [net_hls.cc:278]   --->   Operation 1037 'select' 'select_ln340_436' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1038 [1/1] (0.00ns)   --->   "%zext_ln340_263 = zext i10 %select_ln340_436 to i11" [net_hls.cc:278]   --->   Operation 1038 'zext' 'zext_ln340_263' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1039 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_263, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_20, i64 0, i64 0), align 8" [net_hls.cc:278]   --->   Operation 1039 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_437)   --->   "%tmp_428 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 336, i32 338)" [net_hls.cc:274]   --->   Operation 1040 'partselect' 'tmp_428' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_437)   --->   "%trunc_ln746_262 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_428, i7 0)" [net_hls.cc:274]   --->   Operation 1041 'bitconcatenate' 'trunc_ln746_262' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_437)   --->   "%tmp_1242 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 339)" [net_hls.cc:274]   --->   Operation 1042 'bitselect' 'tmp_1242' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1043 [1/1] (0.00ns)   --->   "%tmp_272 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 340, i32 346)" [net_hls.cc:274]   --->   Operation 1043 'partselect' 'tmp_272' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1044 [1/1] (0.86ns)   --->   "%icmp_ln785_264 = icmp ne i7 %tmp_272, 0" [net_hls.cc:274]   --->   Operation 1044 'icmp' 'icmp_ln785_264' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1045 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_437)   --->   "%or_ln785_327 = or i1 %tmp_1242, %icmp_ln785_264" [net_hls.cc:274]   --->   Operation 1045 'or' 'or_ln785_327' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1046 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_437 = select i1 %or_ln785_327, i10 -1, i10 %trunc_ln746_262" [net_hls.cc:274]   --->   Operation 1046 'select' 'select_ln340_437' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1047 [1/1] (0.00ns)   --->   "%zext_ln340_264 = zext i10 %select_ln340_437 to i11" [net_hls.cc:274]   --->   Operation 1047 'zext' 'zext_ln340_264' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1048 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_264, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_21, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 1048 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_438)   --->   "%tmp_429 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 336, i32 338)" [net_hls.cc:275]   --->   Operation 1049 'partselect' 'tmp_429' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_438)   --->   "%trunc_ln746_263 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_429, i7 0)" [net_hls.cc:275]   --->   Operation 1050 'bitconcatenate' 'trunc_ln746_263' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1051 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_438)   --->   "%tmp_1243 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 339)" [net_hls.cc:275]   --->   Operation 1051 'bitselect' 'tmp_1243' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1052 [1/1] (0.00ns)   --->   "%tmp_273 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 340, i32 346)" [net_hls.cc:275]   --->   Operation 1052 'partselect' 'tmp_273' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1053 [1/1] (0.86ns)   --->   "%icmp_ln785_265 = icmp ne i7 %tmp_273, 0" [net_hls.cc:275]   --->   Operation 1053 'icmp' 'icmp_ln785_265' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1054 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_438)   --->   "%or_ln785_328 = or i1 %tmp_1243, %icmp_ln785_265" [net_hls.cc:275]   --->   Operation 1054 'or' 'or_ln785_328' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1055 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_438 = select i1 %or_ln785_328, i10 -1, i10 %trunc_ln746_263" [net_hls.cc:275]   --->   Operation 1055 'select' 'select_ln340_438' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1056 [1/1] (0.00ns)   --->   "%zext_ln340_265 = zext i10 %select_ln340_438 to i11" [net_hls.cc:275]   --->   Operation 1056 'zext' 'zext_ln340_265' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1057 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_265, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_21, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 1057 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1058 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_439)   --->   "%tmp_430 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 336, i32 338)" [net_hls.cc:276]   --->   Operation 1058 'partselect' 'tmp_430' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1059 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_439)   --->   "%trunc_ln746_264 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_430, i7 0)" [net_hls.cc:276]   --->   Operation 1059 'bitconcatenate' 'trunc_ln746_264' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1060 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_439)   --->   "%tmp_1244 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 339)" [net_hls.cc:276]   --->   Operation 1060 'bitselect' 'tmp_1244' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1061 [1/1] (0.00ns)   --->   "%tmp_274 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 340, i32 346)" [net_hls.cc:276]   --->   Operation 1061 'partselect' 'tmp_274' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1062 [1/1] (0.86ns)   --->   "%icmp_ln785_266 = icmp ne i7 %tmp_274, 0" [net_hls.cc:276]   --->   Operation 1062 'icmp' 'icmp_ln785_266' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1063 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_439)   --->   "%or_ln785_329 = or i1 %tmp_1244, %icmp_ln785_266" [net_hls.cc:276]   --->   Operation 1063 'or' 'or_ln785_329' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1064 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_439 = select i1 %or_ln785_329, i10 -1, i10 %trunc_ln746_264" [net_hls.cc:276]   --->   Operation 1064 'select' 'select_ln340_439' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1065 [1/1] (0.00ns)   --->   "%zext_ln340_266 = zext i10 %select_ln340_439 to i11" [net_hls.cc:276]   --->   Operation 1065 'zext' 'zext_ln340_266' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1066 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_266, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_21, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 1066 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_440)   --->   "%tmp_431 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 336, i32 338)" [net_hls.cc:277]   --->   Operation 1067 'partselect' 'tmp_431' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1068 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_440)   --->   "%trunc_ln746_265 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_431, i7 0)" [net_hls.cc:277]   --->   Operation 1068 'bitconcatenate' 'trunc_ln746_265' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1069 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_440)   --->   "%tmp_1245 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 339)" [net_hls.cc:277]   --->   Operation 1069 'bitselect' 'tmp_1245' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1070 [1/1] (0.00ns)   --->   "%tmp_275 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 340, i32 346)" [net_hls.cc:277]   --->   Operation 1070 'partselect' 'tmp_275' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1071 [1/1] (0.86ns)   --->   "%icmp_ln785_267 = icmp ne i7 %tmp_275, 0" [net_hls.cc:277]   --->   Operation 1071 'icmp' 'icmp_ln785_267' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_440)   --->   "%or_ln785_330 = or i1 %tmp_1245, %icmp_ln785_267" [net_hls.cc:277]   --->   Operation 1072 'or' 'or_ln785_330' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1073 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_440 = select i1 %or_ln785_330, i10 -1, i10 %trunc_ln746_265" [net_hls.cc:277]   --->   Operation 1073 'select' 'select_ln340_440' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln340_267 = zext i10 %select_ln340_440 to i11" [net_hls.cc:277]   --->   Operation 1074 'zext' 'zext_ln340_267' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1075 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_267, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_21, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 1075 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1076 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_441)   --->   "%tmp_432 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 336, i32 338)" [net_hls.cc:278]   --->   Operation 1076 'partselect' 'tmp_432' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_441)   --->   "%trunc_ln746_266 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_432, i7 0)" [net_hls.cc:278]   --->   Operation 1077 'bitconcatenate' 'trunc_ln746_266' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1078 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_441)   --->   "%tmp_1246 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 339)" [net_hls.cc:278]   --->   Operation 1078 'bitselect' 'tmp_1246' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1079 [1/1] (0.00ns)   --->   "%tmp_276 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 340, i32 346)" [net_hls.cc:278]   --->   Operation 1079 'partselect' 'tmp_276' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1080 [1/1] (0.86ns)   --->   "%icmp_ln785_268 = icmp ne i7 %tmp_276, 0" [net_hls.cc:278]   --->   Operation 1080 'icmp' 'icmp_ln785_268' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1081 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_441)   --->   "%or_ln785_331 = or i1 %tmp_1246, %icmp_ln785_268" [net_hls.cc:278]   --->   Operation 1081 'or' 'or_ln785_331' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1082 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_441 = select i1 %or_ln785_331, i10 -1, i10 %trunc_ln746_266" [net_hls.cc:278]   --->   Operation 1082 'select' 'select_ln340_441' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1083 [1/1] (0.00ns)   --->   "%zext_ln340_268 = zext i10 %select_ln340_441 to i11" [net_hls.cc:278]   --->   Operation 1083 'zext' 'zext_ln340_268' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1084 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_268, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_21, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 1084 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_442)   --->   "%tmp_433 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 352, i32 354)" [net_hls.cc:274]   --->   Operation 1085 'partselect' 'tmp_433' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1086 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_442)   --->   "%trunc_ln746_267 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_433, i7 0)" [net_hls.cc:274]   --->   Operation 1086 'bitconcatenate' 'trunc_ln746_267' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_442)   --->   "%tmp_1247 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 355)" [net_hls.cc:274]   --->   Operation 1087 'bitselect' 'tmp_1247' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1088 [1/1] (0.00ns)   --->   "%tmp_277 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 356, i32 362)" [net_hls.cc:274]   --->   Operation 1088 'partselect' 'tmp_277' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1089 [1/1] (0.86ns)   --->   "%icmp_ln785_269 = icmp ne i7 %tmp_277, 0" [net_hls.cc:274]   --->   Operation 1089 'icmp' 'icmp_ln785_269' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1090 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_442)   --->   "%or_ln785_332 = or i1 %tmp_1247, %icmp_ln785_269" [net_hls.cc:274]   --->   Operation 1090 'or' 'or_ln785_332' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1091 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_442 = select i1 %or_ln785_332, i10 -1, i10 %trunc_ln746_267" [net_hls.cc:274]   --->   Operation 1091 'select' 'select_ln340_442' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1092 [1/1] (0.00ns)   --->   "%zext_ln340_269 = zext i10 %select_ln340_442 to i11" [net_hls.cc:274]   --->   Operation 1092 'zext' 'zext_ln340_269' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1093 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_269, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_22, i64 0, i64 0), align 4" [net_hls.cc:274]   --->   Operation 1093 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_443)   --->   "%tmp_434 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 352, i32 354)" [net_hls.cc:275]   --->   Operation 1094 'partselect' 'tmp_434' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_443)   --->   "%trunc_ln746_268 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_434, i7 0)" [net_hls.cc:275]   --->   Operation 1095 'bitconcatenate' 'trunc_ln746_268' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1096 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_443)   --->   "%tmp_1248 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 355)" [net_hls.cc:275]   --->   Operation 1096 'bitselect' 'tmp_1248' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1097 [1/1] (0.00ns)   --->   "%tmp_278 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 356, i32 362)" [net_hls.cc:275]   --->   Operation 1097 'partselect' 'tmp_278' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1098 [1/1] (0.86ns)   --->   "%icmp_ln785_270 = icmp ne i7 %tmp_278, 0" [net_hls.cc:275]   --->   Operation 1098 'icmp' 'icmp_ln785_270' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_443)   --->   "%or_ln785_333 = or i1 %tmp_1248, %icmp_ln785_270" [net_hls.cc:275]   --->   Operation 1099 'or' 'or_ln785_333' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1100 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_443 = select i1 %or_ln785_333, i10 -1, i10 %trunc_ln746_268" [net_hls.cc:275]   --->   Operation 1100 'select' 'select_ln340_443' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln340_270 = zext i10 %select_ln340_443 to i11" [net_hls.cc:275]   --->   Operation 1101 'zext' 'zext_ln340_270' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1102 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_270, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_22, i64 0, i64 0), align 4" [net_hls.cc:275]   --->   Operation 1102 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_444)   --->   "%tmp_435 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 352, i32 354)" [net_hls.cc:276]   --->   Operation 1103 'partselect' 'tmp_435' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1104 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_444)   --->   "%trunc_ln746_269 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_435, i7 0)" [net_hls.cc:276]   --->   Operation 1104 'bitconcatenate' 'trunc_ln746_269' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_444)   --->   "%tmp_1249 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 355)" [net_hls.cc:276]   --->   Operation 1105 'bitselect' 'tmp_1249' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1106 [1/1] (0.00ns)   --->   "%tmp_279 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 356, i32 362)" [net_hls.cc:276]   --->   Operation 1106 'partselect' 'tmp_279' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1107 [1/1] (0.86ns)   --->   "%icmp_ln785_271 = icmp ne i7 %tmp_279, 0" [net_hls.cc:276]   --->   Operation 1107 'icmp' 'icmp_ln785_271' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_444)   --->   "%or_ln785_334 = or i1 %tmp_1249, %icmp_ln785_271" [net_hls.cc:276]   --->   Operation 1108 'or' 'or_ln785_334' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1109 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_444 = select i1 %or_ln785_334, i10 -1, i10 %trunc_ln746_269" [net_hls.cc:276]   --->   Operation 1109 'select' 'select_ln340_444' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1110 [1/1] (0.00ns)   --->   "%zext_ln340_271 = zext i10 %select_ln340_444 to i11" [net_hls.cc:276]   --->   Operation 1110 'zext' 'zext_ln340_271' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1111 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_271, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_22, i64 0, i64 0), align 4" [net_hls.cc:276]   --->   Operation 1111 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_445)   --->   "%tmp_436 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 352, i32 354)" [net_hls.cc:277]   --->   Operation 1112 'partselect' 'tmp_436' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1113 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_445)   --->   "%trunc_ln746_270 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_436, i7 0)" [net_hls.cc:277]   --->   Operation 1113 'bitconcatenate' 'trunc_ln746_270' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_445)   --->   "%tmp_1250 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 355)" [net_hls.cc:277]   --->   Operation 1114 'bitselect' 'tmp_1250' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1115 [1/1] (0.00ns)   --->   "%tmp_280 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 356, i32 362)" [net_hls.cc:277]   --->   Operation 1115 'partselect' 'tmp_280' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1116 [1/1] (0.86ns)   --->   "%icmp_ln785_272 = icmp ne i7 %tmp_280, 0" [net_hls.cc:277]   --->   Operation 1116 'icmp' 'icmp_ln785_272' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_445)   --->   "%or_ln785_335 = or i1 %tmp_1250, %icmp_ln785_272" [net_hls.cc:277]   --->   Operation 1117 'or' 'or_ln785_335' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1118 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_445 = select i1 %or_ln785_335, i10 -1, i10 %trunc_ln746_270" [net_hls.cc:277]   --->   Operation 1118 'select' 'select_ln340_445' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1119 [1/1] (0.00ns)   --->   "%zext_ln340_272 = zext i10 %select_ln340_445 to i11" [net_hls.cc:277]   --->   Operation 1119 'zext' 'zext_ln340_272' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1120 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_272, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_22, i64 0, i64 0), align 4" [net_hls.cc:277]   --->   Operation 1120 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_446)   --->   "%tmp_437 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 352, i32 354)" [net_hls.cc:278]   --->   Operation 1121 'partselect' 'tmp_437' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_446)   --->   "%trunc_ln746_271 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_437, i7 0)" [net_hls.cc:278]   --->   Operation 1122 'bitconcatenate' 'trunc_ln746_271' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_446)   --->   "%tmp_1251 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 355)" [net_hls.cc:278]   --->   Operation 1123 'bitselect' 'tmp_1251' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1124 [1/1] (0.00ns)   --->   "%tmp_281 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 356, i32 362)" [net_hls.cc:278]   --->   Operation 1124 'partselect' 'tmp_281' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1125 [1/1] (0.86ns)   --->   "%icmp_ln785_273 = icmp ne i7 %tmp_281, 0" [net_hls.cc:278]   --->   Operation 1125 'icmp' 'icmp_ln785_273' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_446)   --->   "%or_ln785_336 = or i1 %tmp_1251, %icmp_ln785_273" [net_hls.cc:278]   --->   Operation 1126 'or' 'or_ln785_336' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1127 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_446 = select i1 %or_ln785_336, i10 -1, i10 %trunc_ln746_271" [net_hls.cc:278]   --->   Operation 1127 'select' 'select_ln340_446' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1128 [1/1] (0.00ns)   --->   "%zext_ln340_273 = zext i10 %select_ln340_446 to i11" [net_hls.cc:278]   --->   Operation 1128 'zext' 'zext_ln340_273' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1129 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_273, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_22, i64 0, i64 0), align 4" [net_hls.cc:278]   --->   Operation 1129 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_447)   --->   "%tmp_438 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 368, i32 370)" [net_hls.cc:274]   --->   Operation 1130 'partselect' 'tmp_438' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1131 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_447)   --->   "%trunc_ln746_272 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_438, i7 0)" [net_hls.cc:274]   --->   Operation 1131 'bitconcatenate' 'trunc_ln746_272' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1132 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_447)   --->   "%tmp_1252 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 371)" [net_hls.cc:274]   --->   Operation 1132 'bitselect' 'tmp_1252' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1133 [1/1] (0.00ns)   --->   "%tmp_282 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 372, i32 378)" [net_hls.cc:274]   --->   Operation 1133 'partselect' 'tmp_282' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1134 [1/1] (0.86ns)   --->   "%icmp_ln785_274 = icmp ne i7 %tmp_282, 0" [net_hls.cc:274]   --->   Operation 1134 'icmp' 'icmp_ln785_274' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_447)   --->   "%or_ln785_337 = or i1 %tmp_1252, %icmp_ln785_274" [net_hls.cc:274]   --->   Operation 1135 'or' 'or_ln785_337' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1136 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_447 = select i1 %or_ln785_337, i10 -1, i10 %trunc_ln746_272" [net_hls.cc:274]   --->   Operation 1136 'select' 'select_ln340_447' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1137 [1/1] (0.00ns)   --->   "%zext_ln340_274 = zext i10 %select_ln340_447 to i11" [net_hls.cc:274]   --->   Operation 1137 'zext' 'zext_ln340_274' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1138 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_274, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_23, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 1138 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1139 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_448)   --->   "%tmp_439 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 368, i32 370)" [net_hls.cc:275]   --->   Operation 1139 'partselect' 'tmp_439' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_448)   --->   "%trunc_ln746_273 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_439, i7 0)" [net_hls.cc:275]   --->   Operation 1140 'bitconcatenate' 'trunc_ln746_273' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1141 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_448)   --->   "%tmp_1253 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 371)" [net_hls.cc:275]   --->   Operation 1141 'bitselect' 'tmp_1253' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1142 [1/1] (0.00ns)   --->   "%tmp_283 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 372, i32 378)" [net_hls.cc:275]   --->   Operation 1142 'partselect' 'tmp_283' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1143 [1/1] (0.86ns)   --->   "%icmp_ln785_275 = icmp ne i7 %tmp_283, 0" [net_hls.cc:275]   --->   Operation 1143 'icmp' 'icmp_ln785_275' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1144 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_448)   --->   "%or_ln785_338 = or i1 %tmp_1253, %icmp_ln785_275" [net_hls.cc:275]   --->   Operation 1144 'or' 'or_ln785_338' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1145 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_448 = select i1 %or_ln785_338, i10 -1, i10 %trunc_ln746_273" [net_hls.cc:275]   --->   Operation 1145 'select' 'select_ln340_448' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1146 [1/1] (0.00ns)   --->   "%zext_ln340_275 = zext i10 %select_ln340_448 to i11" [net_hls.cc:275]   --->   Operation 1146 'zext' 'zext_ln340_275' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1147 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_275, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_23, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 1147 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1148 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_449)   --->   "%tmp_440 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 368, i32 370)" [net_hls.cc:276]   --->   Operation 1148 'partselect' 'tmp_440' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1149 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_449)   --->   "%trunc_ln746_274 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_440, i7 0)" [net_hls.cc:276]   --->   Operation 1149 'bitconcatenate' 'trunc_ln746_274' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1150 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_449)   --->   "%tmp_1254 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 371)" [net_hls.cc:276]   --->   Operation 1150 'bitselect' 'tmp_1254' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1151 [1/1] (0.00ns)   --->   "%tmp_284 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 372, i32 378)" [net_hls.cc:276]   --->   Operation 1151 'partselect' 'tmp_284' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1152 [1/1] (0.86ns)   --->   "%icmp_ln785_276 = icmp ne i7 %tmp_284, 0" [net_hls.cc:276]   --->   Operation 1152 'icmp' 'icmp_ln785_276' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1153 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_449)   --->   "%or_ln785_339 = or i1 %tmp_1254, %icmp_ln785_276" [net_hls.cc:276]   --->   Operation 1153 'or' 'or_ln785_339' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1154 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_449 = select i1 %or_ln785_339, i10 -1, i10 %trunc_ln746_274" [net_hls.cc:276]   --->   Operation 1154 'select' 'select_ln340_449' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln340_276 = zext i10 %select_ln340_449 to i11" [net_hls.cc:276]   --->   Operation 1155 'zext' 'zext_ln340_276' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1156 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_276, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_23, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 1156 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_450)   --->   "%tmp_441 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 368, i32 370)" [net_hls.cc:277]   --->   Operation 1157 'partselect' 'tmp_441' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1158 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_450)   --->   "%trunc_ln746_275 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_441, i7 0)" [net_hls.cc:277]   --->   Operation 1158 'bitconcatenate' 'trunc_ln746_275' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_450)   --->   "%tmp_1255 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 371)" [net_hls.cc:277]   --->   Operation 1159 'bitselect' 'tmp_1255' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1160 [1/1] (0.00ns)   --->   "%tmp_285 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 372, i32 378)" [net_hls.cc:277]   --->   Operation 1160 'partselect' 'tmp_285' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1161 [1/1] (0.86ns)   --->   "%icmp_ln785_277 = icmp ne i7 %tmp_285, 0" [net_hls.cc:277]   --->   Operation 1161 'icmp' 'icmp_ln785_277' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_450)   --->   "%or_ln785_340 = or i1 %tmp_1255, %icmp_ln785_277" [net_hls.cc:277]   --->   Operation 1162 'or' 'or_ln785_340' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1163 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_450 = select i1 %or_ln785_340, i10 -1, i10 %trunc_ln746_275" [net_hls.cc:277]   --->   Operation 1163 'select' 'select_ln340_450' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1164 [1/1] (0.00ns)   --->   "%zext_ln340_277 = zext i10 %select_ln340_450 to i11" [net_hls.cc:277]   --->   Operation 1164 'zext' 'zext_ln340_277' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1165 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_277, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_23, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 1165 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_451)   --->   "%tmp_442 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 368, i32 370)" [net_hls.cc:278]   --->   Operation 1166 'partselect' 'tmp_442' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_451)   --->   "%trunc_ln746_276 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_442, i7 0)" [net_hls.cc:278]   --->   Operation 1167 'bitconcatenate' 'trunc_ln746_276' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_451)   --->   "%tmp_1256 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 371)" [net_hls.cc:278]   --->   Operation 1168 'bitselect' 'tmp_1256' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1169 [1/1] (0.00ns)   --->   "%tmp_286 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 372, i32 378)" [net_hls.cc:278]   --->   Operation 1169 'partselect' 'tmp_286' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1170 [1/1] (0.86ns)   --->   "%icmp_ln785_278 = icmp ne i7 %tmp_286, 0" [net_hls.cc:278]   --->   Operation 1170 'icmp' 'icmp_ln785_278' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1171 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_451)   --->   "%or_ln785_341 = or i1 %tmp_1256, %icmp_ln785_278" [net_hls.cc:278]   --->   Operation 1171 'or' 'or_ln785_341' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1172 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_451 = select i1 %or_ln785_341, i10 -1, i10 %trunc_ln746_276" [net_hls.cc:278]   --->   Operation 1172 'select' 'select_ln340_451' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln340_278 = zext i10 %select_ln340_451 to i11" [net_hls.cc:278]   --->   Operation 1173 'zext' 'zext_ln340_278' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1174 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_278, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_23, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 1174 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_452)   --->   "%tmp_443 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 384, i32 386)" [net_hls.cc:274]   --->   Operation 1175 'partselect' 'tmp_443' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1176 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_452)   --->   "%trunc_ln746_277 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_443, i7 0)" [net_hls.cc:274]   --->   Operation 1176 'bitconcatenate' 'trunc_ln746_277' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_452)   --->   "%tmp_1257 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 387)" [net_hls.cc:274]   --->   Operation 1177 'bitselect' 'tmp_1257' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1178 [1/1] (0.00ns)   --->   "%tmp_287 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 388, i32 394)" [net_hls.cc:274]   --->   Operation 1178 'partselect' 'tmp_287' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1179 [1/1] (0.86ns)   --->   "%icmp_ln785_279 = icmp ne i7 %tmp_287, 0" [net_hls.cc:274]   --->   Operation 1179 'icmp' 'icmp_ln785_279' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_452)   --->   "%or_ln785_342 = or i1 %tmp_1257, %icmp_ln785_279" [net_hls.cc:274]   --->   Operation 1180 'or' 'or_ln785_342' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1181 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_452 = select i1 %or_ln785_342, i10 -1, i10 %trunc_ln746_277" [net_hls.cc:274]   --->   Operation 1181 'select' 'select_ln340_452' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1182 [1/1] (0.00ns)   --->   "%zext_ln340_279 = zext i10 %select_ln340_452 to i11" [net_hls.cc:274]   --->   Operation 1182 'zext' 'zext_ln340_279' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1183 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_279, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_24, i64 0, i64 0), align 16" [net_hls.cc:274]   --->   Operation 1183 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_453)   --->   "%tmp_444 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 384, i32 386)" [net_hls.cc:275]   --->   Operation 1184 'partselect' 'tmp_444' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1185 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_453)   --->   "%trunc_ln746_278 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_444, i7 0)" [net_hls.cc:275]   --->   Operation 1185 'bitconcatenate' 'trunc_ln746_278' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_453)   --->   "%tmp_1258 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 387)" [net_hls.cc:275]   --->   Operation 1186 'bitselect' 'tmp_1258' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1187 [1/1] (0.00ns)   --->   "%tmp_288 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 388, i32 394)" [net_hls.cc:275]   --->   Operation 1187 'partselect' 'tmp_288' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1188 [1/1] (0.86ns)   --->   "%icmp_ln785_280 = icmp ne i7 %tmp_288, 0" [net_hls.cc:275]   --->   Operation 1188 'icmp' 'icmp_ln785_280' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_453)   --->   "%or_ln785_343 = or i1 %tmp_1258, %icmp_ln785_280" [net_hls.cc:275]   --->   Operation 1189 'or' 'or_ln785_343' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1190 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_453 = select i1 %or_ln785_343, i10 -1, i10 %trunc_ln746_278" [net_hls.cc:275]   --->   Operation 1190 'select' 'select_ln340_453' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1191 [1/1] (0.00ns)   --->   "%zext_ln340_280 = zext i10 %select_ln340_453 to i11" [net_hls.cc:275]   --->   Operation 1191 'zext' 'zext_ln340_280' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1192 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_280, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_24, i64 0, i64 0), align 16" [net_hls.cc:275]   --->   Operation 1192 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1193 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_454)   --->   "%tmp_445 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 384, i32 386)" [net_hls.cc:276]   --->   Operation 1193 'partselect' 'tmp_445' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_454)   --->   "%trunc_ln746_279 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_445, i7 0)" [net_hls.cc:276]   --->   Operation 1194 'bitconcatenate' 'trunc_ln746_279' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_454)   --->   "%tmp_1259 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 387)" [net_hls.cc:276]   --->   Operation 1195 'bitselect' 'tmp_1259' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1196 [1/1] (0.00ns)   --->   "%tmp_289 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 388, i32 394)" [net_hls.cc:276]   --->   Operation 1196 'partselect' 'tmp_289' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1197 [1/1] (0.86ns)   --->   "%icmp_ln785_281 = icmp ne i7 %tmp_289, 0" [net_hls.cc:276]   --->   Operation 1197 'icmp' 'icmp_ln785_281' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_454)   --->   "%or_ln785_344 = or i1 %tmp_1259, %icmp_ln785_281" [net_hls.cc:276]   --->   Operation 1198 'or' 'or_ln785_344' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1199 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_454 = select i1 %or_ln785_344, i10 -1, i10 %trunc_ln746_279" [net_hls.cc:276]   --->   Operation 1199 'select' 'select_ln340_454' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1200 [1/1] (0.00ns)   --->   "%zext_ln340_281 = zext i10 %select_ln340_454 to i11" [net_hls.cc:276]   --->   Operation 1200 'zext' 'zext_ln340_281' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1201 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_281, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_24, i64 0, i64 0), align 16" [net_hls.cc:276]   --->   Operation 1201 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_455)   --->   "%tmp_446 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 384, i32 386)" [net_hls.cc:277]   --->   Operation 1202 'partselect' 'tmp_446' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_455)   --->   "%trunc_ln746_280 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_446, i7 0)" [net_hls.cc:277]   --->   Operation 1203 'bitconcatenate' 'trunc_ln746_280' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1204 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_455)   --->   "%tmp_1260 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 387)" [net_hls.cc:277]   --->   Operation 1204 'bitselect' 'tmp_1260' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1205 [1/1] (0.00ns)   --->   "%tmp_290 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 388, i32 394)" [net_hls.cc:277]   --->   Operation 1205 'partselect' 'tmp_290' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1206 [1/1] (0.86ns)   --->   "%icmp_ln785_282 = icmp ne i7 %tmp_290, 0" [net_hls.cc:277]   --->   Operation 1206 'icmp' 'icmp_ln785_282' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_455)   --->   "%or_ln785_345 = or i1 %tmp_1260, %icmp_ln785_282" [net_hls.cc:277]   --->   Operation 1207 'or' 'or_ln785_345' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1208 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_455 = select i1 %or_ln785_345, i10 -1, i10 %trunc_ln746_280" [net_hls.cc:277]   --->   Operation 1208 'select' 'select_ln340_455' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1209 [1/1] (0.00ns)   --->   "%zext_ln340_282 = zext i10 %select_ln340_455 to i11" [net_hls.cc:277]   --->   Operation 1209 'zext' 'zext_ln340_282' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1210 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_282, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_24, i64 0, i64 0), align 16" [net_hls.cc:277]   --->   Operation 1210 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1211 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_456)   --->   "%tmp_447 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 384, i32 386)" [net_hls.cc:278]   --->   Operation 1211 'partselect' 'tmp_447' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_456)   --->   "%trunc_ln746_281 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_447, i7 0)" [net_hls.cc:278]   --->   Operation 1212 'bitconcatenate' 'trunc_ln746_281' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_456)   --->   "%tmp_1261 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 387)" [net_hls.cc:278]   --->   Operation 1213 'bitselect' 'tmp_1261' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1214 [1/1] (0.00ns)   --->   "%tmp_291 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 388, i32 394)" [net_hls.cc:278]   --->   Operation 1214 'partselect' 'tmp_291' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1215 [1/1] (0.86ns)   --->   "%icmp_ln785_283 = icmp ne i7 %tmp_291, 0" [net_hls.cc:278]   --->   Operation 1215 'icmp' 'icmp_ln785_283' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_456)   --->   "%or_ln785_346 = or i1 %tmp_1261, %icmp_ln785_283" [net_hls.cc:278]   --->   Operation 1216 'or' 'or_ln785_346' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1217 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_456 = select i1 %or_ln785_346, i10 -1, i10 %trunc_ln746_281" [net_hls.cc:278]   --->   Operation 1217 'select' 'select_ln340_456' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln340_283 = zext i10 %select_ln340_456 to i11" [net_hls.cc:278]   --->   Operation 1218 'zext' 'zext_ln340_283' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1219 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_283, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_24, i64 0, i64 0), align 16" [net_hls.cc:278]   --->   Operation 1219 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_457)   --->   "%tmp_448 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 400, i32 402)" [net_hls.cc:274]   --->   Operation 1220 'partselect' 'tmp_448' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1221 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_457)   --->   "%trunc_ln746_282 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_448, i7 0)" [net_hls.cc:274]   --->   Operation 1221 'bitconcatenate' 'trunc_ln746_282' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_457)   --->   "%tmp_1262 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 403)" [net_hls.cc:274]   --->   Operation 1222 'bitselect' 'tmp_1262' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1223 [1/1] (0.00ns)   --->   "%tmp_292 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 404, i32 410)" [net_hls.cc:274]   --->   Operation 1223 'partselect' 'tmp_292' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1224 [1/1] (0.86ns)   --->   "%icmp_ln785_284 = icmp ne i7 %tmp_292, 0" [net_hls.cc:274]   --->   Operation 1224 'icmp' 'icmp_ln785_284' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1225 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_457)   --->   "%or_ln785_347 = or i1 %tmp_1262, %icmp_ln785_284" [net_hls.cc:274]   --->   Operation 1225 'or' 'or_ln785_347' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1226 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_457 = select i1 %or_ln785_347, i10 -1, i10 %trunc_ln746_282" [net_hls.cc:274]   --->   Operation 1226 'select' 'select_ln340_457' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1227 [1/1] (0.00ns)   --->   "%zext_ln340_284 = zext i10 %select_ln340_457 to i11" [net_hls.cc:274]   --->   Operation 1227 'zext' 'zext_ln340_284' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1228 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_284, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_25, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 1228 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_458)   --->   "%tmp_449 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 400, i32 402)" [net_hls.cc:275]   --->   Operation 1229 'partselect' 'tmp_449' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1230 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_458)   --->   "%trunc_ln746_283 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_449, i7 0)" [net_hls.cc:275]   --->   Operation 1230 'bitconcatenate' 'trunc_ln746_283' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1231 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_458)   --->   "%tmp_1263 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 403)" [net_hls.cc:275]   --->   Operation 1231 'bitselect' 'tmp_1263' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1232 [1/1] (0.00ns)   --->   "%tmp_293 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 404, i32 410)" [net_hls.cc:275]   --->   Operation 1232 'partselect' 'tmp_293' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1233 [1/1] (0.86ns)   --->   "%icmp_ln785_285 = icmp ne i7 %tmp_293, 0" [net_hls.cc:275]   --->   Operation 1233 'icmp' 'icmp_ln785_285' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_458)   --->   "%or_ln785_348 = or i1 %tmp_1263, %icmp_ln785_285" [net_hls.cc:275]   --->   Operation 1234 'or' 'or_ln785_348' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1235 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_458 = select i1 %or_ln785_348, i10 -1, i10 %trunc_ln746_283" [net_hls.cc:275]   --->   Operation 1235 'select' 'select_ln340_458' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1236 [1/1] (0.00ns)   --->   "%zext_ln340_285 = zext i10 %select_ln340_458 to i11" [net_hls.cc:275]   --->   Operation 1236 'zext' 'zext_ln340_285' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1237 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_285, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_25, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 1237 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1238 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_459)   --->   "%tmp_450 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 400, i32 402)" [net_hls.cc:276]   --->   Operation 1238 'partselect' 'tmp_450' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1239 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_459)   --->   "%trunc_ln746_284 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_450, i7 0)" [net_hls.cc:276]   --->   Operation 1239 'bitconcatenate' 'trunc_ln746_284' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1240 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_459)   --->   "%tmp_1264 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 403)" [net_hls.cc:276]   --->   Operation 1240 'bitselect' 'tmp_1264' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1241 [1/1] (0.00ns)   --->   "%tmp_294 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 404, i32 410)" [net_hls.cc:276]   --->   Operation 1241 'partselect' 'tmp_294' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1242 [1/1] (0.86ns)   --->   "%icmp_ln785_286 = icmp ne i7 %tmp_294, 0" [net_hls.cc:276]   --->   Operation 1242 'icmp' 'icmp_ln785_286' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1243 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_459)   --->   "%or_ln785_349 = or i1 %tmp_1264, %icmp_ln785_286" [net_hls.cc:276]   --->   Operation 1243 'or' 'or_ln785_349' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1244 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_459 = select i1 %or_ln785_349, i10 -1, i10 %trunc_ln746_284" [net_hls.cc:276]   --->   Operation 1244 'select' 'select_ln340_459' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln340_286 = zext i10 %select_ln340_459 to i11" [net_hls.cc:276]   --->   Operation 1245 'zext' 'zext_ln340_286' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1246 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_286, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_25, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 1246 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_460)   --->   "%tmp_451 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 400, i32 402)" [net_hls.cc:277]   --->   Operation 1247 'partselect' 'tmp_451' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_460)   --->   "%trunc_ln746_285 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_451, i7 0)" [net_hls.cc:277]   --->   Operation 1248 'bitconcatenate' 'trunc_ln746_285' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1249 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_460)   --->   "%tmp_1265 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 403)" [net_hls.cc:277]   --->   Operation 1249 'bitselect' 'tmp_1265' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1250 [1/1] (0.00ns)   --->   "%tmp_295 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 404, i32 410)" [net_hls.cc:277]   --->   Operation 1250 'partselect' 'tmp_295' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1251 [1/1] (0.86ns)   --->   "%icmp_ln785_287 = icmp ne i7 %tmp_295, 0" [net_hls.cc:277]   --->   Operation 1251 'icmp' 'icmp_ln785_287' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1252 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_460)   --->   "%or_ln785_350 = or i1 %tmp_1265, %icmp_ln785_287" [net_hls.cc:277]   --->   Operation 1252 'or' 'or_ln785_350' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1253 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_460 = select i1 %or_ln785_350, i10 -1, i10 %trunc_ln746_285" [net_hls.cc:277]   --->   Operation 1253 'select' 'select_ln340_460' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1254 [1/1] (0.00ns)   --->   "%zext_ln340_287 = zext i10 %select_ln340_460 to i11" [net_hls.cc:277]   --->   Operation 1254 'zext' 'zext_ln340_287' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1255 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_287, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_25, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 1255 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1256 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_461)   --->   "%tmp_452 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 400, i32 402)" [net_hls.cc:278]   --->   Operation 1256 'partselect' 'tmp_452' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_461)   --->   "%trunc_ln746_286 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_452, i7 0)" [net_hls.cc:278]   --->   Operation 1257 'bitconcatenate' 'trunc_ln746_286' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1258 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_461)   --->   "%tmp_1266 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 403)" [net_hls.cc:278]   --->   Operation 1258 'bitselect' 'tmp_1266' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_296 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 404, i32 410)" [net_hls.cc:278]   --->   Operation 1259 'partselect' 'tmp_296' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1260 [1/1] (0.86ns)   --->   "%icmp_ln785_288 = icmp ne i7 %tmp_296, 0" [net_hls.cc:278]   --->   Operation 1260 'icmp' 'icmp_ln785_288' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_461)   --->   "%or_ln785_351 = or i1 %tmp_1266, %icmp_ln785_288" [net_hls.cc:278]   --->   Operation 1261 'or' 'or_ln785_351' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1262 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_461 = select i1 %or_ln785_351, i10 -1, i10 %trunc_ln746_286" [net_hls.cc:278]   --->   Operation 1262 'select' 'select_ln340_461' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln340_288 = zext i10 %select_ln340_461 to i11" [net_hls.cc:278]   --->   Operation 1263 'zext' 'zext_ln340_288' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1264 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_288, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_25, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 1264 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1265 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_462)   --->   "%tmp_453 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 416, i32 418)" [net_hls.cc:274]   --->   Operation 1265 'partselect' 'tmp_453' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_462)   --->   "%trunc_ln746_287 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_453, i7 0)" [net_hls.cc:274]   --->   Operation 1266 'bitconcatenate' 'trunc_ln746_287' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1267 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_462)   --->   "%tmp_1267 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 419)" [net_hls.cc:274]   --->   Operation 1267 'bitselect' 'tmp_1267' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1268 [1/1] (0.00ns)   --->   "%tmp_297 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 420, i32 426)" [net_hls.cc:274]   --->   Operation 1268 'partselect' 'tmp_297' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1269 [1/1] (0.86ns)   --->   "%icmp_ln785_289 = icmp ne i7 %tmp_297, 0" [net_hls.cc:274]   --->   Operation 1269 'icmp' 'icmp_ln785_289' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_462)   --->   "%or_ln785_352 = or i1 %tmp_1267, %icmp_ln785_289" [net_hls.cc:274]   --->   Operation 1270 'or' 'or_ln785_352' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1271 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_462 = select i1 %or_ln785_352, i10 -1, i10 %trunc_ln746_287" [net_hls.cc:274]   --->   Operation 1271 'select' 'select_ln340_462' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1272 [1/1] (0.00ns)   --->   "%zext_ln340_289 = zext i10 %select_ln340_462 to i11" [net_hls.cc:274]   --->   Operation 1272 'zext' 'zext_ln340_289' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1273 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_289, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_26, i64 0, i64 0), align 4" [net_hls.cc:274]   --->   Operation 1273 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_463)   --->   "%tmp_454 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 416, i32 418)" [net_hls.cc:275]   --->   Operation 1274 'partselect' 'tmp_454' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_463)   --->   "%trunc_ln746_288 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_454, i7 0)" [net_hls.cc:275]   --->   Operation 1275 'bitconcatenate' 'trunc_ln746_288' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_463)   --->   "%tmp_1268 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 419)" [net_hls.cc:275]   --->   Operation 1276 'bitselect' 'tmp_1268' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1277 [1/1] (0.00ns)   --->   "%tmp_298 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 420, i32 426)" [net_hls.cc:275]   --->   Operation 1277 'partselect' 'tmp_298' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1278 [1/1] (0.86ns)   --->   "%icmp_ln785_290 = icmp ne i7 %tmp_298, 0" [net_hls.cc:275]   --->   Operation 1278 'icmp' 'icmp_ln785_290' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1279 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_463)   --->   "%or_ln785_353 = or i1 %tmp_1268, %icmp_ln785_290" [net_hls.cc:275]   --->   Operation 1279 'or' 'or_ln785_353' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1280 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_463 = select i1 %or_ln785_353, i10 -1, i10 %trunc_ln746_288" [net_hls.cc:275]   --->   Operation 1280 'select' 'select_ln340_463' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1281 [1/1] (0.00ns)   --->   "%zext_ln340_290 = zext i10 %select_ln340_463 to i11" [net_hls.cc:275]   --->   Operation 1281 'zext' 'zext_ln340_290' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1282 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_290, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_26, i64 0, i64 0), align 4" [net_hls.cc:275]   --->   Operation 1282 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_464)   --->   "%tmp_455 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 416, i32 418)" [net_hls.cc:276]   --->   Operation 1283 'partselect' 'tmp_455' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_464)   --->   "%trunc_ln746_289 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_455, i7 0)" [net_hls.cc:276]   --->   Operation 1284 'bitconcatenate' 'trunc_ln746_289' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_464)   --->   "%tmp_1269 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 419)" [net_hls.cc:276]   --->   Operation 1285 'bitselect' 'tmp_1269' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1286 [1/1] (0.00ns)   --->   "%tmp_299 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 420, i32 426)" [net_hls.cc:276]   --->   Operation 1286 'partselect' 'tmp_299' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1287 [1/1] (0.86ns)   --->   "%icmp_ln785_291 = icmp ne i7 %tmp_299, 0" [net_hls.cc:276]   --->   Operation 1287 'icmp' 'icmp_ln785_291' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_464)   --->   "%or_ln785_354 = or i1 %tmp_1269, %icmp_ln785_291" [net_hls.cc:276]   --->   Operation 1288 'or' 'or_ln785_354' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1289 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_464 = select i1 %or_ln785_354, i10 -1, i10 %trunc_ln746_289" [net_hls.cc:276]   --->   Operation 1289 'select' 'select_ln340_464' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1290 [1/1] (0.00ns)   --->   "%zext_ln340_291 = zext i10 %select_ln340_464 to i11" [net_hls.cc:276]   --->   Operation 1290 'zext' 'zext_ln340_291' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1291 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_291, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_26, i64 0, i64 0), align 4" [net_hls.cc:276]   --->   Operation 1291 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1292 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_465)   --->   "%tmp_456 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 416, i32 418)" [net_hls.cc:277]   --->   Operation 1292 'partselect' 'tmp_456' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1293 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_465)   --->   "%trunc_ln746_290 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_456, i7 0)" [net_hls.cc:277]   --->   Operation 1293 'bitconcatenate' 'trunc_ln746_290' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1294 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_465)   --->   "%tmp_1270 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 419)" [net_hls.cc:277]   --->   Operation 1294 'bitselect' 'tmp_1270' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1295 [1/1] (0.00ns)   --->   "%tmp_300 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 420, i32 426)" [net_hls.cc:277]   --->   Operation 1295 'partselect' 'tmp_300' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1296 [1/1] (0.86ns)   --->   "%icmp_ln785_292 = icmp ne i7 %tmp_300, 0" [net_hls.cc:277]   --->   Operation 1296 'icmp' 'icmp_ln785_292' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_465)   --->   "%or_ln785_355 = or i1 %tmp_1270, %icmp_ln785_292" [net_hls.cc:277]   --->   Operation 1297 'or' 'or_ln785_355' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1298 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_465 = select i1 %or_ln785_355, i10 -1, i10 %trunc_ln746_290" [net_hls.cc:277]   --->   Operation 1298 'select' 'select_ln340_465' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1299 [1/1] (0.00ns)   --->   "%zext_ln340_292 = zext i10 %select_ln340_465 to i11" [net_hls.cc:277]   --->   Operation 1299 'zext' 'zext_ln340_292' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1300 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_292, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_26, i64 0, i64 0), align 4" [net_hls.cc:277]   --->   Operation 1300 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1301 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_466)   --->   "%tmp_457 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 416, i32 418)" [net_hls.cc:278]   --->   Operation 1301 'partselect' 'tmp_457' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_466)   --->   "%trunc_ln746_291 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_457, i7 0)" [net_hls.cc:278]   --->   Operation 1302 'bitconcatenate' 'trunc_ln746_291' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1303 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_466)   --->   "%tmp_1271 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 419)" [net_hls.cc:278]   --->   Operation 1303 'bitselect' 'tmp_1271' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1304 [1/1] (0.00ns)   --->   "%tmp_301 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 420, i32 426)" [net_hls.cc:278]   --->   Operation 1304 'partselect' 'tmp_301' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1305 [1/1] (0.86ns)   --->   "%icmp_ln785_293 = icmp ne i7 %tmp_301, 0" [net_hls.cc:278]   --->   Operation 1305 'icmp' 'icmp_ln785_293' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1306 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_466)   --->   "%or_ln785_356 = or i1 %tmp_1271, %icmp_ln785_293" [net_hls.cc:278]   --->   Operation 1306 'or' 'or_ln785_356' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1307 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_466 = select i1 %or_ln785_356, i10 -1, i10 %trunc_ln746_291" [net_hls.cc:278]   --->   Operation 1307 'select' 'select_ln340_466' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln340_293 = zext i10 %select_ln340_466 to i11" [net_hls.cc:278]   --->   Operation 1308 'zext' 'zext_ln340_293' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1309 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_293, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_26, i64 0, i64 0), align 4" [net_hls.cc:278]   --->   Operation 1309 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1310 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_467)   --->   "%tmp_458 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 432, i32 434)" [net_hls.cc:274]   --->   Operation 1310 'partselect' 'tmp_458' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_467)   --->   "%trunc_ln746_292 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_458, i7 0)" [net_hls.cc:274]   --->   Operation 1311 'bitconcatenate' 'trunc_ln746_292' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1312 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_467)   --->   "%tmp_1272 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 435)" [net_hls.cc:274]   --->   Operation 1312 'bitselect' 'tmp_1272' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1313 [1/1] (0.00ns)   --->   "%tmp_302 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 436, i32 442)" [net_hls.cc:274]   --->   Operation 1313 'partselect' 'tmp_302' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1314 [1/1] (0.86ns)   --->   "%icmp_ln785_294 = icmp ne i7 %tmp_302, 0" [net_hls.cc:274]   --->   Operation 1314 'icmp' 'icmp_ln785_294' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1315 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_467)   --->   "%or_ln785_357 = or i1 %tmp_1272, %icmp_ln785_294" [net_hls.cc:274]   --->   Operation 1315 'or' 'or_ln785_357' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1316 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_467 = select i1 %or_ln785_357, i10 -1, i10 %trunc_ln746_292" [net_hls.cc:274]   --->   Operation 1316 'select' 'select_ln340_467' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1317 [1/1] (0.00ns)   --->   "%zext_ln340_294 = zext i10 %select_ln340_467 to i11" [net_hls.cc:274]   --->   Operation 1317 'zext' 'zext_ln340_294' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1318 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_294, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_27, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 1318 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_468)   --->   "%tmp_459 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 432, i32 434)" [net_hls.cc:275]   --->   Operation 1319 'partselect' 'tmp_459' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1320 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_468)   --->   "%trunc_ln746_293 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_459, i7 0)" [net_hls.cc:275]   --->   Operation 1320 'bitconcatenate' 'trunc_ln746_293' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_468)   --->   "%tmp_1273 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 435)" [net_hls.cc:275]   --->   Operation 1321 'bitselect' 'tmp_1273' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1322 [1/1] (0.00ns)   --->   "%tmp_303 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 436, i32 442)" [net_hls.cc:275]   --->   Operation 1322 'partselect' 'tmp_303' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1323 [1/1] (0.86ns)   --->   "%icmp_ln785_295 = icmp ne i7 %tmp_303, 0" [net_hls.cc:275]   --->   Operation 1323 'icmp' 'icmp_ln785_295' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_468)   --->   "%or_ln785_358 = or i1 %tmp_1273, %icmp_ln785_295" [net_hls.cc:275]   --->   Operation 1324 'or' 'or_ln785_358' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1325 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_468 = select i1 %or_ln785_358, i10 -1, i10 %trunc_ln746_293" [net_hls.cc:275]   --->   Operation 1325 'select' 'select_ln340_468' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1326 [1/1] (0.00ns)   --->   "%zext_ln340_295 = zext i10 %select_ln340_468 to i11" [net_hls.cc:275]   --->   Operation 1326 'zext' 'zext_ln340_295' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1327 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_295, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_27, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 1327 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_469)   --->   "%tmp_460 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 432, i32 434)" [net_hls.cc:276]   --->   Operation 1328 'partselect' 'tmp_460' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_469)   --->   "%trunc_ln746_294 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_460, i7 0)" [net_hls.cc:276]   --->   Operation 1329 'bitconcatenate' 'trunc_ln746_294' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1330 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_469)   --->   "%tmp_1274 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 435)" [net_hls.cc:276]   --->   Operation 1330 'bitselect' 'tmp_1274' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1331 [1/1] (0.00ns)   --->   "%tmp_304 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 436, i32 442)" [net_hls.cc:276]   --->   Operation 1331 'partselect' 'tmp_304' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1332 [1/1] (0.86ns)   --->   "%icmp_ln785_296 = icmp ne i7 %tmp_304, 0" [net_hls.cc:276]   --->   Operation 1332 'icmp' 'icmp_ln785_296' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1333 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_469)   --->   "%or_ln785_359 = or i1 %tmp_1274, %icmp_ln785_296" [net_hls.cc:276]   --->   Operation 1333 'or' 'or_ln785_359' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1334 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_469 = select i1 %or_ln785_359, i10 -1, i10 %trunc_ln746_294" [net_hls.cc:276]   --->   Operation 1334 'select' 'select_ln340_469' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1335 [1/1] (0.00ns)   --->   "%zext_ln340_296 = zext i10 %select_ln340_469 to i11" [net_hls.cc:276]   --->   Operation 1335 'zext' 'zext_ln340_296' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1336 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_296, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_27, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 1336 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1337 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_470)   --->   "%tmp_461 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 432, i32 434)" [net_hls.cc:277]   --->   Operation 1337 'partselect' 'tmp_461' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_470)   --->   "%trunc_ln746_295 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_461, i7 0)" [net_hls.cc:277]   --->   Operation 1338 'bitconcatenate' 'trunc_ln746_295' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_470)   --->   "%tmp_1275 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 435)" [net_hls.cc:277]   --->   Operation 1339 'bitselect' 'tmp_1275' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1340 [1/1] (0.00ns)   --->   "%tmp_305 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 436, i32 442)" [net_hls.cc:277]   --->   Operation 1340 'partselect' 'tmp_305' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1341 [1/1] (0.86ns)   --->   "%icmp_ln785_297 = icmp ne i7 %tmp_305, 0" [net_hls.cc:277]   --->   Operation 1341 'icmp' 'icmp_ln785_297' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1342 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_470)   --->   "%or_ln785_360 = or i1 %tmp_1275, %icmp_ln785_297" [net_hls.cc:277]   --->   Operation 1342 'or' 'or_ln785_360' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1343 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_470 = select i1 %or_ln785_360, i10 -1, i10 %trunc_ln746_295" [net_hls.cc:277]   --->   Operation 1343 'select' 'select_ln340_470' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1344 [1/1] (0.00ns)   --->   "%zext_ln340_297 = zext i10 %select_ln340_470 to i11" [net_hls.cc:277]   --->   Operation 1344 'zext' 'zext_ln340_297' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1345 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_297, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_27, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 1345 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1346 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_471)   --->   "%tmp_462 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 432, i32 434)" [net_hls.cc:278]   --->   Operation 1346 'partselect' 'tmp_462' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_471)   --->   "%trunc_ln746_296 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_462, i7 0)" [net_hls.cc:278]   --->   Operation 1347 'bitconcatenate' 'trunc_ln746_296' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_471)   --->   "%tmp_1276 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 435)" [net_hls.cc:278]   --->   Operation 1348 'bitselect' 'tmp_1276' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1349 [1/1] (0.00ns)   --->   "%tmp_306 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 436, i32 442)" [net_hls.cc:278]   --->   Operation 1349 'partselect' 'tmp_306' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1350 [1/1] (0.86ns)   --->   "%icmp_ln785_298 = icmp ne i7 %tmp_306, 0" [net_hls.cc:278]   --->   Operation 1350 'icmp' 'icmp_ln785_298' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1351 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_471)   --->   "%or_ln785_361 = or i1 %tmp_1276, %icmp_ln785_298" [net_hls.cc:278]   --->   Operation 1351 'or' 'or_ln785_361' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1352 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_471 = select i1 %or_ln785_361, i10 -1, i10 %trunc_ln746_296" [net_hls.cc:278]   --->   Operation 1352 'select' 'select_ln340_471' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1353 [1/1] (0.00ns)   --->   "%zext_ln340_298 = zext i10 %select_ln340_471 to i11" [net_hls.cc:278]   --->   Operation 1353 'zext' 'zext_ln340_298' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1354 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_298, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_27, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 1354 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_472)   --->   "%tmp_463 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 448, i32 450)" [net_hls.cc:274]   --->   Operation 1355 'partselect' 'tmp_463' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_472)   --->   "%trunc_ln746_297 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_463, i7 0)" [net_hls.cc:274]   --->   Operation 1356 'bitconcatenate' 'trunc_ln746_297' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_472)   --->   "%tmp_1277 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 451)" [net_hls.cc:274]   --->   Operation 1357 'bitselect' 'tmp_1277' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1358 [1/1] (0.00ns)   --->   "%tmp_307 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 452, i32 458)" [net_hls.cc:274]   --->   Operation 1358 'partselect' 'tmp_307' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1359 [1/1] (0.86ns)   --->   "%icmp_ln785_299 = icmp ne i7 %tmp_307, 0" [net_hls.cc:274]   --->   Operation 1359 'icmp' 'icmp_ln785_299' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1360 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_472)   --->   "%or_ln785_362 = or i1 %tmp_1277, %icmp_ln785_299" [net_hls.cc:274]   --->   Operation 1360 'or' 'or_ln785_362' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1361 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_472 = select i1 %or_ln785_362, i10 -1, i10 %trunc_ln746_297" [net_hls.cc:274]   --->   Operation 1361 'select' 'select_ln340_472' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1362 [1/1] (0.00ns)   --->   "%zext_ln340_299 = zext i10 %select_ln340_472 to i11" [net_hls.cc:274]   --->   Operation 1362 'zext' 'zext_ln340_299' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1363 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_299, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_28, i64 0, i64 0), align 8" [net_hls.cc:274]   --->   Operation 1363 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_473)   --->   "%tmp_464 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 448, i32 450)" [net_hls.cc:275]   --->   Operation 1364 'partselect' 'tmp_464' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_473)   --->   "%trunc_ln746_298 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_464, i7 0)" [net_hls.cc:275]   --->   Operation 1365 'bitconcatenate' 'trunc_ln746_298' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1366 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_473)   --->   "%tmp_1278 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 451)" [net_hls.cc:275]   --->   Operation 1366 'bitselect' 'tmp_1278' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1367 [1/1] (0.00ns)   --->   "%tmp_308 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 452, i32 458)" [net_hls.cc:275]   --->   Operation 1367 'partselect' 'tmp_308' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1368 [1/1] (0.86ns)   --->   "%icmp_ln785_300 = icmp ne i7 %tmp_308, 0" [net_hls.cc:275]   --->   Operation 1368 'icmp' 'icmp_ln785_300' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1369 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_473)   --->   "%or_ln785_363 = or i1 %tmp_1278, %icmp_ln785_300" [net_hls.cc:275]   --->   Operation 1369 'or' 'or_ln785_363' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1370 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_473 = select i1 %or_ln785_363, i10 -1, i10 %trunc_ln746_298" [net_hls.cc:275]   --->   Operation 1370 'select' 'select_ln340_473' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln340_300 = zext i10 %select_ln340_473 to i11" [net_hls.cc:275]   --->   Operation 1371 'zext' 'zext_ln340_300' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1372 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_300, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_28, i64 0, i64 0), align 8" [net_hls.cc:275]   --->   Operation 1372 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_474)   --->   "%tmp_465 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 448, i32 450)" [net_hls.cc:276]   --->   Operation 1373 'partselect' 'tmp_465' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1374 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_474)   --->   "%trunc_ln746_299 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_465, i7 0)" [net_hls.cc:276]   --->   Operation 1374 'bitconcatenate' 'trunc_ln746_299' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1375 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_474)   --->   "%tmp_1279 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 451)" [net_hls.cc:276]   --->   Operation 1375 'bitselect' 'tmp_1279' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1376 [1/1] (0.00ns)   --->   "%tmp_309 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 452, i32 458)" [net_hls.cc:276]   --->   Operation 1376 'partselect' 'tmp_309' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1377 [1/1] (0.86ns)   --->   "%icmp_ln785_301 = icmp ne i7 %tmp_309, 0" [net_hls.cc:276]   --->   Operation 1377 'icmp' 'icmp_ln785_301' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_474)   --->   "%or_ln785_364 = or i1 %tmp_1279, %icmp_ln785_301" [net_hls.cc:276]   --->   Operation 1378 'or' 'or_ln785_364' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1379 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_474 = select i1 %or_ln785_364, i10 -1, i10 %trunc_ln746_299" [net_hls.cc:276]   --->   Operation 1379 'select' 'select_ln340_474' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1380 [1/1] (0.00ns)   --->   "%zext_ln340_301 = zext i10 %select_ln340_474 to i11" [net_hls.cc:276]   --->   Operation 1380 'zext' 'zext_ln340_301' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1381 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_301, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_28, i64 0, i64 0), align 8" [net_hls.cc:276]   --->   Operation 1381 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1382 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_475)   --->   "%tmp_466 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 448, i32 450)" [net_hls.cc:277]   --->   Operation 1382 'partselect' 'tmp_466' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1383 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_475)   --->   "%trunc_ln746_300 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_466, i7 0)" [net_hls.cc:277]   --->   Operation 1383 'bitconcatenate' 'trunc_ln746_300' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_475)   --->   "%tmp_1280 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 451)" [net_hls.cc:277]   --->   Operation 1384 'bitselect' 'tmp_1280' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1385 [1/1] (0.00ns)   --->   "%tmp_310 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 452, i32 458)" [net_hls.cc:277]   --->   Operation 1385 'partselect' 'tmp_310' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1386 [1/1] (0.86ns)   --->   "%icmp_ln785_302 = icmp ne i7 %tmp_310, 0" [net_hls.cc:277]   --->   Operation 1386 'icmp' 'icmp_ln785_302' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_475)   --->   "%or_ln785_365 = or i1 %tmp_1280, %icmp_ln785_302" [net_hls.cc:277]   --->   Operation 1387 'or' 'or_ln785_365' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1388 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_475 = select i1 %or_ln785_365, i10 -1, i10 %trunc_ln746_300" [net_hls.cc:277]   --->   Operation 1388 'select' 'select_ln340_475' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1389 [1/1] (0.00ns)   --->   "%zext_ln340_302 = zext i10 %select_ln340_475 to i11" [net_hls.cc:277]   --->   Operation 1389 'zext' 'zext_ln340_302' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1390 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_302, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_28, i64 0, i64 0), align 8" [net_hls.cc:277]   --->   Operation 1390 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1391 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_476)   --->   "%tmp_467 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 448, i32 450)" [net_hls.cc:278]   --->   Operation 1391 'partselect' 'tmp_467' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1392 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_476)   --->   "%trunc_ln746_301 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_467, i7 0)" [net_hls.cc:278]   --->   Operation 1392 'bitconcatenate' 'trunc_ln746_301' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_476)   --->   "%tmp_1281 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 451)" [net_hls.cc:278]   --->   Operation 1393 'bitselect' 'tmp_1281' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1394 [1/1] (0.00ns)   --->   "%tmp_311 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 452, i32 458)" [net_hls.cc:278]   --->   Operation 1394 'partselect' 'tmp_311' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1395 [1/1] (0.86ns)   --->   "%icmp_ln785_303 = icmp ne i7 %tmp_311, 0" [net_hls.cc:278]   --->   Operation 1395 'icmp' 'icmp_ln785_303' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1396 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_476)   --->   "%or_ln785_366 = or i1 %tmp_1281, %icmp_ln785_303" [net_hls.cc:278]   --->   Operation 1396 'or' 'or_ln785_366' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1397 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_476 = select i1 %or_ln785_366, i10 -1, i10 %trunc_ln746_301" [net_hls.cc:278]   --->   Operation 1397 'select' 'select_ln340_476' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1398 [1/1] (0.00ns)   --->   "%zext_ln340_303 = zext i10 %select_ln340_476 to i11" [net_hls.cc:278]   --->   Operation 1398 'zext' 'zext_ln340_303' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1399 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_303, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_28, i64 0, i64 0), align 8" [net_hls.cc:278]   --->   Operation 1399 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1400 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_477)   --->   "%tmp_468 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 464, i32 466)" [net_hls.cc:274]   --->   Operation 1400 'partselect' 'tmp_468' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_477)   --->   "%trunc_ln746_302 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_468, i7 0)" [net_hls.cc:274]   --->   Operation 1401 'bitconcatenate' 'trunc_ln746_302' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_477)   --->   "%tmp_1282 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 467)" [net_hls.cc:274]   --->   Operation 1402 'bitselect' 'tmp_1282' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1403 [1/1] (0.00ns)   --->   "%tmp_312 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 468, i32 474)" [net_hls.cc:274]   --->   Operation 1403 'partselect' 'tmp_312' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1404 [1/1] (0.86ns)   --->   "%icmp_ln785_304 = icmp ne i7 %tmp_312, 0" [net_hls.cc:274]   --->   Operation 1404 'icmp' 'icmp_ln785_304' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_477)   --->   "%or_ln785_367 = or i1 %tmp_1282, %icmp_ln785_304" [net_hls.cc:274]   --->   Operation 1405 'or' 'or_ln785_367' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1406 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_477 = select i1 %or_ln785_367, i10 -1, i10 %trunc_ln746_302" [net_hls.cc:274]   --->   Operation 1406 'select' 'select_ln340_477' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1407 [1/1] (0.00ns)   --->   "%zext_ln340_304 = zext i10 %select_ln340_477 to i11" [net_hls.cc:274]   --->   Operation 1407 'zext' 'zext_ln340_304' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1408 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_304, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_29, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 1408 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1409 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_478)   --->   "%tmp_469 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 464, i32 466)" [net_hls.cc:275]   --->   Operation 1409 'partselect' 'tmp_469' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_478)   --->   "%trunc_ln746_303 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_469, i7 0)" [net_hls.cc:275]   --->   Operation 1410 'bitconcatenate' 'trunc_ln746_303' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1411 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_478)   --->   "%tmp_1283 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 467)" [net_hls.cc:275]   --->   Operation 1411 'bitselect' 'tmp_1283' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1412 [1/1] (0.00ns)   --->   "%tmp_313 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 468, i32 474)" [net_hls.cc:275]   --->   Operation 1412 'partselect' 'tmp_313' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1413 [1/1] (0.86ns)   --->   "%icmp_ln785_305 = icmp ne i7 %tmp_313, 0" [net_hls.cc:275]   --->   Operation 1413 'icmp' 'icmp_ln785_305' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_478)   --->   "%or_ln785_368 = or i1 %tmp_1283, %icmp_ln785_305" [net_hls.cc:275]   --->   Operation 1414 'or' 'or_ln785_368' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1415 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_478 = select i1 %or_ln785_368, i10 -1, i10 %trunc_ln746_303" [net_hls.cc:275]   --->   Operation 1415 'select' 'select_ln340_478' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1416 [1/1] (0.00ns)   --->   "%zext_ln340_305 = zext i10 %select_ln340_478 to i11" [net_hls.cc:275]   --->   Operation 1416 'zext' 'zext_ln340_305' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1417 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_305, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_29, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 1417 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1418 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_479)   --->   "%tmp_470 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 464, i32 466)" [net_hls.cc:276]   --->   Operation 1418 'partselect' 'tmp_470' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1419 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_479)   --->   "%trunc_ln746_304 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_470, i7 0)" [net_hls.cc:276]   --->   Operation 1419 'bitconcatenate' 'trunc_ln746_304' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_479)   --->   "%tmp_1284 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 467)" [net_hls.cc:276]   --->   Operation 1420 'bitselect' 'tmp_1284' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1421 [1/1] (0.00ns)   --->   "%tmp_314 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 468, i32 474)" [net_hls.cc:276]   --->   Operation 1421 'partselect' 'tmp_314' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1422 [1/1] (0.86ns)   --->   "%icmp_ln785_306 = icmp ne i7 %tmp_314, 0" [net_hls.cc:276]   --->   Operation 1422 'icmp' 'icmp_ln785_306' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1423 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_479)   --->   "%or_ln785_369 = or i1 %tmp_1284, %icmp_ln785_306" [net_hls.cc:276]   --->   Operation 1423 'or' 'or_ln785_369' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1424 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_479 = select i1 %or_ln785_369, i10 -1, i10 %trunc_ln746_304" [net_hls.cc:276]   --->   Operation 1424 'select' 'select_ln340_479' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1425 [1/1] (0.00ns)   --->   "%zext_ln340_306 = zext i10 %select_ln340_479 to i11" [net_hls.cc:276]   --->   Operation 1425 'zext' 'zext_ln340_306' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1426 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_306, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_29, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 1426 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_480)   --->   "%tmp_471 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 464, i32 466)" [net_hls.cc:277]   --->   Operation 1427 'partselect' 'tmp_471' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_480)   --->   "%trunc_ln746_305 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_471, i7 0)" [net_hls.cc:277]   --->   Operation 1428 'bitconcatenate' 'trunc_ln746_305' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_480)   --->   "%tmp_1285 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 467)" [net_hls.cc:277]   --->   Operation 1429 'bitselect' 'tmp_1285' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1430 [1/1] (0.00ns)   --->   "%tmp_315 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 468, i32 474)" [net_hls.cc:277]   --->   Operation 1430 'partselect' 'tmp_315' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1431 [1/1] (0.86ns)   --->   "%icmp_ln785_307 = icmp ne i7 %tmp_315, 0" [net_hls.cc:277]   --->   Operation 1431 'icmp' 'icmp_ln785_307' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_480)   --->   "%or_ln785_370 = or i1 %tmp_1285, %icmp_ln785_307" [net_hls.cc:277]   --->   Operation 1432 'or' 'or_ln785_370' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1433 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_480 = select i1 %or_ln785_370, i10 -1, i10 %trunc_ln746_305" [net_hls.cc:277]   --->   Operation 1433 'select' 'select_ln340_480' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1434 [1/1] (0.00ns)   --->   "%zext_ln340_307 = zext i10 %select_ln340_480 to i11" [net_hls.cc:277]   --->   Operation 1434 'zext' 'zext_ln340_307' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1435 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_307, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_29, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 1435 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_481)   --->   "%tmp_472 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 464, i32 466)" [net_hls.cc:278]   --->   Operation 1436 'partselect' 'tmp_472' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_481)   --->   "%trunc_ln746_306 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_472, i7 0)" [net_hls.cc:278]   --->   Operation 1437 'bitconcatenate' 'trunc_ln746_306' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1438 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_481)   --->   "%tmp_1286 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 467)" [net_hls.cc:278]   --->   Operation 1438 'bitselect' 'tmp_1286' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1439 [1/1] (0.00ns)   --->   "%tmp_316 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 468, i32 474)" [net_hls.cc:278]   --->   Operation 1439 'partselect' 'tmp_316' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1440 [1/1] (0.86ns)   --->   "%icmp_ln785_308 = icmp ne i7 %tmp_316, 0" [net_hls.cc:278]   --->   Operation 1440 'icmp' 'icmp_ln785_308' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1441 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_481)   --->   "%or_ln785_371 = or i1 %tmp_1286, %icmp_ln785_308" [net_hls.cc:278]   --->   Operation 1441 'or' 'or_ln785_371' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1442 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_481 = select i1 %or_ln785_371, i10 -1, i10 %trunc_ln746_306" [net_hls.cc:278]   --->   Operation 1442 'select' 'select_ln340_481' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1443 [1/1] (0.00ns)   --->   "%zext_ln340_308 = zext i10 %select_ln340_481 to i11" [net_hls.cc:278]   --->   Operation 1443 'zext' 'zext_ln340_308' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1444 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_308, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_29, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 1444 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_482)   --->   "%tmp_473 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 480, i32 482)" [net_hls.cc:274]   --->   Operation 1445 'partselect' 'tmp_473' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1446 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_482)   --->   "%trunc_ln746_307 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_473, i7 0)" [net_hls.cc:274]   --->   Operation 1446 'bitconcatenate' 'trunc_ln746_307' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_482)   --->   "%tmp_1287 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 483)" [net_hls.cc:274]   --->   Operation 1447 'bitselect' 'tmp_1287' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1448 [1/1] (0.00ns)   --->   "%tmp_317 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 484, i32 490)" [net_hls.cc:274]   --->   Operation 1448 'partselect' 'tmp_317' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1449 [1/1] (0.86ns)   --->   "%icmp_ln785_309 = icmp ne i7 %tmp_317, 0" [net_hls.cc:274]   --->   Operation 1449 'icmp' 'icmp_ln785_309' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_482)   --->   "%or_ln785_372 = or i1 %tmp_1287, %icmp_ln785_309" [net_hls.cc:274]   --->   Operation 1450 'or' 'or_ln785_372' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1451 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_482 = select i1 %or_ln785_372, i10 -1, i10 %trunc_ln746_307" [net_hls.cc:274]   --->   Operation 1451 'select' 'select_ln340_482' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1452 [1/1] (0.00ns)   --->   "%zext_ln340_309 = zext i10 %select_ln340_482 to i11" [net_hls.cc:274]   --->   Operation 1452 'zext' 'zext_ln340_309' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1453 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_309, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_30, i64 0, i64 0), align 4" [net_hls.cc:274]   --->   Operation 1453 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1454 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_483)   --->   "%tmp_474 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 480, i32 482)" [net_hls.cc:275]   --->   Operation 1454 'partselect' 'tmp_474' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1455 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_483)   --->   "%trunc_ln746_308 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_474, i7 0)" [net_hls.cc:275]   --->   Operation 1455 'bitconcatenate' 'trunc_ln746_308' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1456 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_483)   --->   "%tmp_1288 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 483)" [net_hls.cc:275]   --->   Operation 1456 'bitselect' 'tmp_1288' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1457 [1/1] (0.00ns)   --->   "%tmp_318 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 484, i32 490)" [net_hls.cc:275]   --->   Operation 1457 'partselect' 'tmp_318' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1458 [1/1] (0.86ns)   --->   "%icmp_ln785_310 = icmp ne i7 %tmp_318, 0" [net_hls.cc:275]   --->   Operation 1458 'icmp' 'icmp_ln785_310' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_483)   --->   "%or_ln785_373 = or i1 %tmp_1288, %icmp_ln785_310" [net_hls.cc:275]   --->   Operation 1459 'or' 'or_ln785_373' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1460 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_483 = select i1 %or_ln785_373, i10 -1, i10 %trunc_ln746_308" [net_hls.cc:275]   --->   Operation 1460 'select' 'select_ln340_483' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1461 [1/1] (0.00ns)   --->   "%zext_ln340_310 = zext i10 %select_ln340_483 to i11" [net_hls.cc:275]   --->   Operation 1461 'zext' 'zext_ln340_310' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1462 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_310, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_30, i64 0, i64 0), align 4" [net_hls.cc:275]   --->   Operation 1462 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1463 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_484)   --->   "%tmp_475 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 480, i32 482)" [net_hls.cc:276]   --->   Operation 1463 'partselect' 'tmp_475' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_484)   --->   "%trunc_ln746_309 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_475, i7 0)" [net_hls.cc:276]   --->   Operation 1464 'bitconcatenate' 'trunc_ln746_309' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1465 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_484)   --->   "%tmp_1289 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 483)" [net_hls.cc:276]   --->   Operation 1465 'bitselect' 'tmp_1289' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1466 [1/1] (0.00ns)   --->   "%tmp_319 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 484, i32 490)" [net_hls.cc:276]   --->   Operation 1466 'partselect' 'tmp_319' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1467 [1/1] (0.86ns)   --->   "%icmp_ln785_311 = icmp ne i7 %tmp_319, 0" [net_hls.cc:276]   --->   Operation 1467 'icmp' 'icmp_ln785_311' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1468 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_484)   --->   "%or_ln785_374 = or i1 %tmp_1289, %icmp_ln785_311" [net_hls.cc:276]   --->   Operation 1468 'or' 'or_ln785_374' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1469 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_484 = select i1 %or_ln785_374, i10 -1, i10 %trunc_ln746_309" [net_hls.cc:276]   --->   Operation 1469 'select' 'select_ln340_484' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1470 [1/1] (0.00ns)   --->   "%zext_ln340_311 = zext i10 %select_ln340_484 to i11" [net_hls.cc:276]   --->   Operation 1470 'zext' 'zext_ln340_311' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1471 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_311, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_30, i64 0, i64 0), align 4" [net_hls.cc:276]   --->   Operation 1471 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1472 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_485)   --->   "%tmp_476 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 480, i32 482)" [net_hls.cc:277]   --->   Operation 1472 'partselect' 'tmp_476' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_485)   --->   "%trunc_ln746_310 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_476, i7 0)" [net_hls.cc:277]   --->   Operation 1473 'bitconcatenate' 'trunc_ln746_310' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_485)   --->   "%tmp_1290 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 483)" [net_hls.cc:277]   --->   Operation 1474 'bitselect' 'tmp_1290' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1475 [1/1] (0.00ns)   --->   "%tmp_320 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 484, i32 490)" [net_hls.cc:277]   --->   Operation 1475 'partselect' 'tmp_320' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1476 [1/1] (0.86ns)   --->   "%icmp_ln785_312 = icmp ne i7 %tmp_320, 0" [net_hls.cc:277]   --->   Operation 1476 'icmp' 'icmp_ln785_312' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1477 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_485)   --->   "%or_ln785_375 = or i1 %tmp_1290, %icmp_ln785_312" [net_hls.cc:277]   --->   Operation 1477 'or' 'or_ln785_375' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1478 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_485 = select i1 %or_ln785_375, i10 -1, i10 %trunc_ln746_310" [net_hls.cc:277]   --->   Operation 1478 'select' 'select_ln340_485' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1479 [1/1] (0.00ns)   --->   "%zext_ln340_312 = zext i10 %select_ln340_485 to i11" [net_hls.cc:277]   --->   Operation 1479 'zext' 'zext_ln340_312' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1480 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_312, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_30, i64 0, i64 0), align 4" [net_hls.cc:277]   --->   Operation 1480 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1481 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_486)   --->   "%tmp_477 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 480, i32 482)" [net_hls.cc:278]   --->   Operation 1481 'partselect' 'tmp_477' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_486)   --->   "%trunc_ln746_311 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_477, i7 0)" [net_hls.cc:278]   --->   Operation 1482 'bitconcatenate' 'trunc_ln746_311' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_486)   --->   "%tmp_1291 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 483)" [net_hls.cc:278]   --->   Operation 1483 'bitselect' 'tmp_1291' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1484 [1/1] (0.00ns)   --->   "%tmp_321 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 484, i32 490)" [net_hls.cc:278]   --->   Operation 1484 'partselect' 'tmp_321' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1485 [1/1] (0.86ns)   --->   "%icmp_ln785_313 = icmp ne i7 %tmp_321, 0" [net_hls.cc:278]   --->   Operation 1485 'icmp' 'icmp_ln785_313' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_486)   --->   "%or_ln785_376 = or i1 %tmp_1291, %icmp_ln785_313" [net_hls.cc:278]   --->   Operation 1486 'or' 'or_ln785_376' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1487 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_486 = select i1 %or_ln785_376, i10 -1, i10 %trunc_ln746_311" [net_hls.cc:278]   --->   Operation 1487 'select' 'select_ln340_486' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1488 [1/1] (0.00ns)   --->   "%zext_ln340_313 = zext i10 %select_ln340_486 to i11" [net_hls.cc:278]   --->   Operation 1488 'zext' 'zext_ln340_313' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1489 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_313, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_30, i64 0, i64 0), align 4" [net_hls.cc:278]   --->   Operation 1489 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_487)   --->   "%tmp_478 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_load, i32 496, i32 498)" [net_hls.cc:274]   --->   Operation 1490 'partselect' 'tmp_478' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1491 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_487)   --->   "%trunc_ln746_312 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_478, i7 0)" [net_hls.cc:274]   --->   Operation 1491 'bitconcatenate' 'trunc_ln746_312' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1492 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_487)   --->   "%tmp_1292 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_load, i32 499)" [net_hls.cc:274]   --->   Operation 1492 'bitselect' 'tmp_1292' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1493 [1/1] (0.00ns)   --->   "%tmp_322 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_load, i32 500, i32 506)" [net_hls.cc:274]   --->   Operation 1493 'partselect' 'tmp_322' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1494 [1/1] (0.86ns)   --->   "%icmp_ln785_314 = icmp ne i7 %tmp_322, 0" [net_hls.cc:274]   --->   Operation 1494 'icmp' 'icmp_ln785_314' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1495 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_487)   --->   "%or_ln785_377 = or i1 %tmp_1292, %icmp_ln785_314" [net_hls.cc:274]   --->   Operation 1495 'or' 'or_ln785_377' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1496 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_487 = select i1 %or_ln785_377, i10 -1, i10 %trunc_ln746_312" [net_hls.cc:274]   --->   Operation 1496 'select' 'select_ln340_487' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1497 [1/1] (0.00ns)   --->   "%zext_ln340_314 = zext i10 %select_ln340_487 to i11" [net_hls.cc:274]   --->   Operation 1497 'zext' 'zext_ln340_314' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1498 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_314, i11* getelementptr inbounds ([2 x i11]* @relu_shiftx_buf_V_31, i64 0, i64 0), align 2" [net_hls.cc:274]   --->   Operation 1498 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_488)   --->   "%tmp_479 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_6_load, i32 496, i32 498)" [net_hls.cc:275]   --->   Operation 1499 'partselect' 'tmp_479' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_488)   --->   "%trunc_ln746_313 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_479, i7 0)" [net_hls.cc:275]   --->   Operation 1500 'bitconcatenate' 'trunc_ln746_313' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_488)   --->   "%tmp_1293 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_6_load, i32 499)" [net_hls.cc:275]   --->   Operation 1501 'bitselect' 'tmp_1293' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1502 [1/1] (0.00ns)   --->   "%tmp_323 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_6_load, i32 500, i32 506)" [net_hls.cc:275]   --->   Operation 1502 'partselect' 'tmp_323' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1503 [1/1] (0.86ns)   --->   "%icmp_ln785_315 = icmp ne i7 %tmp_323, 0" [net_hls.cc:275]   --->   Operation 1503 'icmp' 'icmp_ln785_315' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_488)   --->   "%or_ln785_378 = or i1 %tmp_1293, %icmp_ln785_315" [net_hls.cc:275]   --->   Operation 1504 'or' 'or_ln785_378' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1505 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_488 = select i1 %or_ln785_378, i10 -1, i10 %trunc_ln746_313" [net_hls.cc:275]   --->   Operation 1505 'select' 'select_ln340_488' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1506 [1/1] (0.00ns)   --->   "%zext_ln340_315 = zext i10 %select_ln340_488 to i11" [net_hls.cc:275]   --->   Operation 1506 'zext' 'zext_ln340_315' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1507 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_315, i11* getelementptr inbounds ([2 x i11]* @relu_shifty_buf_V_31, i64 0, i64 0), align 2" [net_hls.cc:275]   --->   Operation 1507 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_489)   --->   "%tmp_480 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_7_load, i32 496, i32 498)" [net_hls.cc:276]   --->   Operation 1508 'partselect' 'tmp_480' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1509 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_489)   --->   "%trunc_ln746_314 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_480, i7 0)" [net_hls.cc:276]   --->   Operation 1509 'bitconcatenate' 'trunc_ln746_314' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1510 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_489)   --->   "%tmp_1294 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_7_load, i32 499)" [net_hls.cc:276]   --->   Operation 1510 'bitselect' 'tmp_1294' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1511 [1/1] (0.00ns)   --->   "%tmp_324 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_7_load, i32 500, i32 506)" [net_hls.cc:276]   --->   Operation 1511 'partselect' 'tmp_324' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1512 [1/1] (0.86ns)   --->   "%icmp_ln785_316 = icmp ne i7 %tmp_324, 0" [net_hls.cc:276]   --->   Operation 1512 'icmp' 'icmp_ln785_316' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_489)   --->   "%or_ln785_379 = or i1 %tmp_1294, %icmp_ln785_316" [net_hls.cc:276]   --->   Operation 1513 'or' 'or_ln785_379' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1514 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_489 = select i1 %or_ln785_379, i10 -1, i10 %trunc_ln746_314" [net_hls.cc:276]   --->   Operation 1514 'select' 'select_ln340_489' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1515 [1/1] (0.00ns)   --->   "%zext_ln340_316 = zext i10 %select_ln340_489 to i11" [net_hls.cc:276]   --->   Operation 1515 'zext' 'zext_ln340_316' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1516 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_316, i11* getelementptr inbounds ([2 x i11]* @relu_weight_buf_V_31, i64 0, i64 0), align 2" [net_hls.cc:276]   --->   Operation 1516 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_490)   --->   "%tmp_481 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_8_load, i32 496, i32 498)" [net_hls.cc:277]   --->   Operation 1517 'partselect' 'tmp_481' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1518 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_490)   --->   "%trunc_ln746_315 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_481, i7 0)" [net_hls.cc:277]   --->   Operation 1518 'bitconcatenate' 'trunc_ln746_315' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_490)   --->   "%tmp_1295 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_8_load, i32 499)" [net_hls.cc:277]   --->   Operation 1519 'bitselect' 'tmp_1295' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1520 [1/1] (0.00ns)   --->   "%tmp_325 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_8_load, i32 500, i32 506)" [net_hls.cc:277]   --->   Operation 1520 'partselect' 'tmp_325' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1521 [1/1] (0.86ns)   --->   "%icmp_ln785_317 = icmp ne i7 %tmp_325, 0" [net_hls.cc:277]   --->   Operation 1521 'icmp' 'icmp_ln785_317' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_490)   --->   "%or_ln785_380 = or i1 %tmp_1295, %icmp_ln785_317" [net_hls.cc:277]   --->   Operation 1522 'or' 'or_ln785_380' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1523 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_490 = select i1 %or_ln785_380, i10 -1, i10 %trunc_ln746_315" [net_hls.cc:277]   --->   Operation 1523 'select' 'select_ln340_490' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln340_317 = zext i10 %select_ln340_490 to i11" [net_hls.cc:277]   --->   Operation 1524 'zext' 'zext_ln340_317' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1525 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_317, i11* getelementptr inbounds ([4 x i11]* @bn_weight_buf_V_31, i64 0, i64 0), align 2" [net_hls.cc:277]   --->   Operation 1525 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_491)   --->   "%tmp_482 = call i3 @_ssdm_op_PartSelect.i3.i512.i32.i32(i512 %DATA_7_V_9_load, i32 496, i32 498)" [net_hls.cc:278]   --->   Operation 1526 'partselect' 'tmp_482' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_491)   --->   "%trunc_ln746_316 = call i10 @_ssdm_op_BitConcatenate.i10.i3.i7(i3 %tmp_482, i7 0)" [net_hls.cc:278]   --->   Operation 1527 'bitconcatenate' 'trunc_ln746_316' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1528 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_491)   --->   "%tmp_1296 = call i1 @_ssdm_op_BitSelect.i1.i512.i32(i512 %DATA_7_V_9_load, i32 499)" [net_hls.cc:278]   --->   Operation 1528 'bitselect' 'tmp_1296' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1529 [1/1] (0.00ns)   --->   "%tmp_326 = call i7 @_ssdm_op_PartSelect.i7.i512.i32.i32(i512 %DATA_7_V_9_load, i32 500, i32 506)" [net_hls.cc:278]   --->   Operation 1529 'partselect' 'tmp_326' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1530 [1/1] (0.86ns)   --->   "%icmp_ln785_318 = icmp ne i7 %tmp_326, 0" [net_hls.cc:278]   --->   Operation 1530 'icmp' 'icmp_ln785_318' <Predicate = true> <Delay = 0.86> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.86> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1531 [1/1] (0.00ns) (grouped into LUT with out node select_ln340_491)   --->   "%or_ln785_381 = or i1 %tmp_1296, %icmp_ln785_318" [net_hls.cc:278]   --->   Operation 1531 'or' 'or_ln785_381' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.33> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1532 [1/1] (0.47ns) (out node of the LUT)   --->   "%select_ln340_491 = select i1 %or_ln785_381, i10 -1, i10 %trunc_ln746_316" [net_hls.cc:278]   --->   Operation 1532 'select' 'select_ln340_491' <Predicate = true> <Delay = 0.47> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.47> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1533 [1/1] (0.00ns)   --->   "%zext_ln340_318 = zext i10 %select_ln340_491 to i11" [net_hls.cc:278]   --->   Operation 1533 'zext' 'zext_ln340_318' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1534 [1/1] (0.79ns)   --->   "store i11 %zext_ln340_318, i11* getelementptr inbounds ([4 x i11]* @bn_bias_buf_V_31, i64 0, i64 0), align 2" [net_hls.cc:278]   --->   Operation 1534 'store' <Predicate = true> <Delay = 0.79> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 0.79> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 11> <Depth = 4> <RAM>
ST_21 : Operation 1535 [1/1] (0.00ns)   --->   "ret void" [net_hls.cc:280]   --->   Operation 1535 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 1.13ns
The critical path consists of the following:
	wire read on port 'weight_1x1_index' [41]  (0 ns)
	'add' operation ('add_ln253', net_hls.cc:253) [47]  (1.13 ns)

 <State 2>: 2.62ns
The critical path consists of the following:
	'getelementptr' operation ('weights_all_V_addr_1', net_hls.cc:253) [49]  (0 ns)
	bus request on port 'conv_weight_1x1_all_V' (net_hls.cc:253) [50]  (2.62 ns)

 <State 3>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_1x1_all_V' (net_hls.cc:253) [50]  (2.62 ns)

 <State 4>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_1x1_all_V' (net_hls.cc:253) [50]  (2.62 ns)

 <State 5>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_1x1_all_V' (net_hls.cc:253) [50]  (2.62 ns)

 <State 6>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_1x1_all_V' (net_hls.cc:253) [50]  (2.62 ns)

 <State 7>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_1x1_all_V' (net_hls.cc:253) [50]  (2.62 ns)

 <State 8>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_1x1_all_V' (net_hls.cc:253) [50]  (2.62 ns)

 <State 9>: 2.62ns
The critical path consists of the following:
	bus read on port 'conv_weight_1x1_all_V' (net_hls.cc:253) [59]  (2.62 ns)

 <State 10>: 0.884ns
The critical path consists of the following:
	'call' operation ('call_ln253', net_hls.cc:253) to 'load_weight_1x1_from' [60]  (0.884 ns)

 <State 11>: 0ns
The critical path consists of the following:

 <State 12>: 2.62ns
The critical path consists of the following:
	'getelementptr' operation ('weights_all_V_addr', net_hls.cc:267) [72]  (0 ns)
	bus request on port 'conv_weight_1x1_all_V' (net_hls.cc:267) [73]  (2.62 ns)

 <State 13>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_1x1_all_V' (net_hls.cc:267) [73]  (2.62 ns)

 <State 14>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_1x1_all_V' (net_hls.cc:267) [73]  (2.62 ns)

 <State 15>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_1x1_all_V' (net_hls.cc:267) [73]  (2.62 ns)

 <State 16>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_1x1_all_V' (net_hls.cc:267) [73]  (2.62 ns)

 <State 17>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_1x1_all_V' (net_hls.cc:267) [73]  (2.62 ns)

 <State 18>: 2.62ns
The critical path consists of the following:
	bus request on port 'conv_weight_1x1_all_V' (net_hls.cc:267) [73]  (2.62 ns)

 <State 19>: 0.884ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', net_hls.cc:265) [76]  (0 ns)
	'icmp' operation ('icmp_ln265', net_hls.cc:265) [77]  (0.884 ns)

 <State 20>: 2.62ns
The critical path consists of the following:
	bus read on port 'conv_weight_1x1_all_V' (net_hls.cc:267) [84]  (2.62 ns)
	'store' operation ('store_ln267', net_hls.cc:267) of variable 'DATA[2].V', net_hls.cc:267 on local variable 'DATA[7].V' [88]  (0 ns)

 <State 21>: 2.12ns
The critical path consists of the following:
	'load' operation ('DATA_7_V_load', net_hls.cc:274) on local variable 'DATA[7].V' [106]  (0 ns)
	'icmp' operation ('icmp_ln785', net_hls.cc:274) [115]  (0.863 ns)
	'or' operation ('or_ln785', net_hls.cc:274) [116]  (0 ns)
	'select' operation ('select_ln340', net_hls.cc:274) [117]  (0.47 ns)
	'store' operation ('store_ln274', net_hls.cc:274) of variable 'zext_ln340', net_hls.cc:274 on array 'relu_shiftx_buf_V_0' [119]  (0.79 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
