INFO: [VRFC 10-163] Analyzing VHDL file "D:/Documents/xjasek15/MPC-PLD/05_PC/PC_05_template/SOURCES/SIM/stopwatch_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'stopwatch_tb'
