

================================================================
== Vitis HLS Report for 'case_1'
================================================================
* Date:           Mon Sep 29 17:00:04 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        hls_sol_5_directive
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.275 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       26|       26|  0.260 us|  0.260 us|   27|   27|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    3|       -|      -|    -|
|Expression       |        -|    -|       0|    270|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|   7373|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|    125|    -|
|Register         |        -|    -|     971|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    3|     971|   7768|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|      ~0|     14|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------+----------------------+---------+----+---+-----+-----+
    |         Instance         |        Module        | BRAM_18K| DSP| FF| LUT | URAM|
    +--------------------------+----------------------+---------+----+---+-----+-----+
    |mul_10ns_10ns_15_1_1_U73  |mul_10ns_10ns_15_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U6   |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U18  |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U22  |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U23  |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U62  |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U67  |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_10ns_20_1_1_U94  |mul_10ns_10ns_20_1_1  |        0|   0|  0|  114|    0|
    |mul_10ns_13ns_15_1_1_U64  |mul_10ns_13ns_15_1_1  |        0|   0|  0|  192|    0|
    |mul_10ns_5ns_11_1_1_U14   |mul_10ns_5ns_11_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_5ns_11_1_1_U59   |mul_10ns_5ns_11_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_5s_13_1_1_U37    |mul_10ns_5s_13_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_5s_15_1_1_U78    |mul_10ns_5s_15_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_5s_15_1_1_U82    |mul_10ns_5s_15_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_7ns_15_1_1_U26   |mul_10ns_7ns_15_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_7ns_15_1_1_U71   |mul_10ns_7ns_15_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_7s_15_1_1_U17    |mul_10ns_7s_15_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_7s_17_1_1_U85    |mul_10ns_7s_17_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_8ns_13_1_1_U86   |mul_10ns_8ns_13_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_8ns_15_1_1_U61   |mul_10ns_8ns_15_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_8ns_17_1_1_U53   |mul_10ns_8ns_17_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_8ns_17_1_1_U66   |mul_10ns_8ns_17_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_8ns_17_1_1_U84   |mul_10ns_8ns_17_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_8ns_17_1_1_U88   |mul_10ns_8ns_17_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_8s_18_1_1_U92    |mul_10ns_8s_18_1_1    |        0|   0|  0|  114|    0|
    |mul_10ns_9ns_11_1_1_U44   |mul_10ns_9ns_11_1_1   |        0|   0|  0|  114|    0|
    |mul_10ns_9s_19_1_1_U13    |mul_10ns_9s_19_1_1    |        0|   0|  0|  114|    0|
    |mul_10s_10s_10_1_1_U8     |mul_10s_10s_10_1_1    |        0|   0|  0|   63|    0|
    |mul_10s_10s_10_1_1_U58    |mul_10s_10s_10_1_1    |        0|   0|  0|   63|    0|
    |mul_10s_10s_10_1_1_U89    |mul_10s_10s_10_1_1    |        0|   0|  0|   63|    0|
    |mul_10s_10s_20_1_1_U2     |mul_10s_10s_20_1_1    |        0|   0|  0|  114|    0|
    |mul_10s_4s_10_1_1_U1      |mul_10s_4s_10_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_6s_16_1_1_U83     |mul_10s_6s_16_1_1     |        0|   0|  0|  114|    0|
    |mul_10s_7s_13_1_1_U52     |mul_10s_7s_13_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_8s_10_1_1_U50     |mul_10s_8s_10_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_8s_10_1_1_U79     |mul_10s_8s_10_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_8s_16_1_1_U57     |mul_10s_8s_16_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_9s_10_1_1_U65     |mul_10s_9s_10_1_1     |        0|   0|  0|   63|    0|
    |mul_10s_9s_19_1_1_U48     |mul_10s_9s_19_1_1     |        0|   0|  0|   63|    0|
    |mul_13ns_6s_19_1_1_U63    |mul_13ns_6s_19_1_1    |        0|   0|  0|  192|    0|
    |mul_16ns_10ns_19_1_1_U4   |mul_16ns_10ns_19_1_1  |        0|   0|  0|  270|    0|
    |mul_16ns_9ns_19_1_1_U3    |mul_16ns_9ns_19_1_1   |        0|   0|  0|  270|    0|
    |mul_3ns_3ns_6_1_1_U12     |mul_3ns_3ns_6_1_1     |        0|   0|  0|   13|    0|
    |mul_3ns_7s_7_1_1_U19      |mul_3ns_7s_7_1_1      |        0|   0|  0|   52|    0|
    |mul_3s_3s_3_1_1_U11       |mul_3s_3s_3_1_1       |        0|   0|  0|    9|    0|
    |mul_3s_3s_3_1_1_U16       |mul_3s_3s_3_1_1       |        0|   0|  0|    9|    0|
    |mul_3s_3s_3_1_1_U32       |mul_3s_3s_3_1_1       |        0|   0|  0|    9|    0|
    |mul_4ns_4ns_8_1_1_U90     |mul_4ns_4ns_8_1_1     |        0|   0|  0|   24|    0|
    |mul_4ns_8ns_9_1_1_U93     |mul_4ns_8ns_9_1_1     |        0|   0|  0|   62|    0|
    |mul_4s_3s_4_1_1_U33       |mul_4s_3s_4_1_1       |        0|   0|  0|   13|    0|
    |mul_4s_4s_4_1_1_U36       |mul_4s_4s_4_1_1       |        0|   0|  0|   13|    0|
    |mul_4s_4s_4_1_1_U55       |mul_4s_4s_4_1_1       |        0|   0|  0|   13|    0|
    |mul_4s_4s_8_1_1_U40       |mul_4s_4s_8_1_1       |        0|   0|  0|   24|    0|
    |mul_5ns_10ns_11_1_1_U20   |mul_5ns_10ns_11_1_1   |        0|   0|  0|  114|    0|
    |mul_5ns_3s_7_1_1_U28      |mul_5ns_3s_7_1_1      |        0|   0|  0|   33|    0|
    |mul_5ns_3s_8_1_1_U34      |mul_5ns_3s_8_1_1      |        0|   0|  0|   33|    0|
    |mul_5ns_5ns_10_1_1_U76    |mul_5ns_5ns_10_1_1    |        0|   0|  0|   33|    0|
    |mul_5ns_5s_10_1_1_U41     |mul_5ns_5s_10_1_1     |        0|   0|  0|   33|    0|
    |mul_5s_2s_7_1_1_U43       |mul_5s_2s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_5s_3s_8_1_1_U30       |mul_5s_3s_8_1_1       |        0|   0|  0|   33|    0|
    |mul_5s_5s_5_1_1_U10       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_5s_5_1_1_U25       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_5s_5s_5_1_1_U51       |mul_5s_5s_5_1_1       |        0|   0|  0|   17|    0|
    |mul_6s_6s_6_1_1_U5        |mul_6s_6s_6_1_1       |        0|   0|  0|   26|    0|
    |mul_7ns_7ns_14_1_1_U81    |mul_7ns_7ns_14_1_1    |        0|   0|  0|   52|    0|
    |mul_7ns_8ns_15_1_1_U75    |mul_7ns_8ns_15_1_1    |        0|   0|  0|   62|    0|
    |mul_7s_4s_7_1_1_U96       |mul_7s_4s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_5s_7_1_1_U27       |mul_7s_5s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_7s_14_1_1_U77      |mul_7s_7s_14_1_1      |        0|   0|  0|   52|    0|
    |mul_7s_7s_7_1_1_U68       |mul_7s_7s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_7s_7s_7_1_1_U70       |mul_7s_7s_7_1_1       |        0|   0|  0|   33|    0|
    |mul_8ns_4s_9_1_1_U38      |mul_8ns_4s_9_1_1      |        0|   0|  0|   62|    0|
    |mul_8ns_5ns_11_1_1_U74    |mul_8ns_5ns_11_1_1    |        0|   0|  0|   62|    0|
    |mul_8ns_5s_13_1_1_U54     |mul_8ns_5s_13_1_1     |        0|   0|  0|   62|    0|
    |mul_8ns_7s_15_1_1_U49     |mul_8ns_7s_15_1_1     |        0|   0|  0|   62|    0|
    |mul_8ns_8ns_16_1_1_U47    |mul_8ns_8ns_16_1_1    |        0|   0|  0|   62|    0|
    |mul_8ns_8s_16_1_1_U80     |mul_8ns_8s_16_1_1     |        0|   0|  0|   62|    0|
    |mul_8s_3s_11_1_1_U35      |mul_8s_3s_11_1_1      |        0|   0|  0|   62|    0|
    |mul_8s_5s_8_1_1_U29       |mul_8s_5s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_6s_13_1_1_U56      |mul_8s_6s_13_1_1      |        0|   0|  0|   41|    0|
    |mul_8s_7s_15_1_1_U31      |mul_8s_7s_15_1_1      |        0|   0|  0|   62|    0|
    |mul_8s_7s_15_1_1_U91      |mul_8s_7s_15_1_1      |        0|   0|  0|   62|    0|
    |mul_8s_7s_8_1_1_U72       |mul_8s_7s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_8s_8_1_1_U21       |mul_8s_8s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_8s_8_1_1_U60       |mul_8s_8s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_8s_8s_8_1_1_U87       |mul_8s_8s_8_1_1       |        0|   0|  0|   41|    0|
    |mul_9ns_10ns_19_1_1_U15   |mul_9ns_10ns_19_1_1   |        0|   0|  0|  114|    0|
    |mul_9ns_10ns_19_1_1_U24   |mul_9ns_10ns_19_1_1   |        0|   0|  0|  114|    0|
    |mul_9ns_4s_13_1_1_U95     |mul_9ns_4s_13_1_1     |        0|   0|  0|   88|    0|
    |mul_9ns_5s_14_1_1_U42     |mul_9ns_5s_14_1_1     |        0|   0|  0|   88|    0|
    |mul_9ns_8ns_15_1_1_U7     |mul_9ns_8ns_15_1_1    |        0|   0|  0|   88|    0|
    |mul_9ns_8s_17_1_1_U39     |mul_9ns_8s_17_1_1     |        0|   0|  0|   88|    0|
    |mul_9ns_9ns_18_1_1_U9     |mul_9ns_9ns_18_1_1    |        0|   0|  0|   88|    0|
    |mul_9s_4s_13_1_1_U45      |mul_9s_4s_13_1_1      |        0|   0|  0|   88|    0|
    |mul_9s_4s_13_1_1_U46      |mul_9s_4s_13_1_1      |        0|   0|  0|   88|    0|
    |mul_9s_9s_9_1_1_U69       |mul_9s_9s_9_1_1       |        0|   0|  0|   51|    0|
    +--------------------------+----------------------+---------+----+---+-----+-----+
    |Total                     |                      |        0|   0|  0| 7373|    0|
    +--------------------------+----------------------+---------+----+---+-----+-----+

    * DSP: 
    +----------------------------------+------------------------------+--------------+
    |             Instance             |            Module            |  Expression  |
    +----------------------------------+------------------------------+--------------+
    |mac_muladd_10s_10s_5s_10_4_1_U97  |mac_muladd_10s_10s_5s_10_4_1  |  i0 * i1 + i2|
    |mac_muladd_8s_8s_7s_8_4_1_U99     |mac_muladd_8s_8s_7s_8_4_1     |  i0 * i1 + i2|
    |mac_muladd_9s_9s_9ns_9_4_1_U98    |mac_muladd_9s_9s_9ns_9_4_1    |  i0 + i1 * i2|
    +----------------------------------+------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln189_fu_605_p2   |         +|   0|  0|  14|           9|           9|
    |add_ln207_fu_849_p2   |         +|   0|  0|  15|           8|           8|
    |add_ln226_fu_1080_p2  |         +|   0|  0|  13|          10|          10|
    |add_ln233_fu_1008_p2  |         +|   0|  0|  13|          10|          10|
    |add_ln235_fu_1255_p2  |         +|   0|  0|  13|          10|          10|
    |add_ln258_fu_1620_p2  |         +|   0|  0|  14|           9|           9|
    |m107_fu_1687_p2       |         +|   0|  0|  15|           8|           8|
    |m125_fu_1864_p2       |         +|   0|  0|  13|          10|          10|
    |m142_fu_2143_p2       |         +|   0|  0|  15|           8|           8|
    |m25_fu_596_p2         |         +|   0|  0|  13|           5|           5|
    |m29_fu_636_p2         |         +|   0|  0|  13|          10|          10|
    |m31_fu_646_p2         |         +|   0|  0|  13|          10|          10|
    |m32_fu_652_p2         |         +|   0|  0|  13|          10|          10|
    |m54_fu_996_p2         |         +|   0|  0|  13|           4|           4|
    |m55_fu_1001_p2        |         +|   0|  0|  14|           7|           7|
    |m60_fu_1030_p2        |         +|   0|  0|  10|           2|           2|
    |m61_fu_1042_p2        |         +|   0|  0|  15|           8|           8|
    |m71_fu_1200_p2        |         +|   0|  0|  13|          10|          10|
    |m90_fu_1420_p2        |         +|   0|  0|  15|           8|           8|
    |m93_fu_1437_p2        |         +|   0|  0|  13|          10|          10|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 270|         166|         166|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+-----+-----------+-----+-----------+
    |    Name   | LUT | Input Size| Bits| Total Bits|
    +-----------+-----+-----------+-----+-----------+
    |ap_NS_fsm  |  125|         28|    1|         28|
    +-----------+-----+-----------+-----+-----------+
    |Total      |  125|         28|    1|         28|
    +-----------+-----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add_ln233_reg_2410      |  10|   0|   10|          0|
    |add_ln235_reg_2496      |  10|   0|   10|          0|
    |ap_CS_fsm               |  27|   0|   27|          0|
    |in18_reg_2216           |   9|   0|    9|          0|
    |m100_reg_2647           |  10|   0|   10|          0|
    |m102_reg_2670           |   8|   0|    8|          0|
    |m103_reg_2616           |   5|   0|    5|          0|
    |m104_reg_2675           |  10|   0|   10|          0|
    |m105_reg_2659           |   7|   0|    7|          0|
    |m106_reg_2681           |   7|   0|    7|          0|
    |m107_reg_2707           |   8|   0|    8|          0|
    |m108_reg_2739           |   8|   0|    8|          0|
    |m109_reg_2713           |   7|   0|    7|          0|
    |m110_reg_2728           |   5|   0|    5|          0|
    |m111_reg_2733           |   5|   0|    5|          0|
    |m113_reg_2702           |   9|   0|    9|          0|
    |m114_reg_2718           |   7|   0|    7|          0|
    |m115_reg_2723           |   8|   0|    8|          0|
    |m117_reg_2755           |   7|   0|    7|          0|
    |m118_reg_2765           |  10|   0|   10|          0|
    |m120_reg_2771           |   8|   0|    8|          0|
    |m121_reg_2778           |   7|   0|    7|          0|
    |m122_reg_2799           |  10|   0|   10|          0|
    |m123_reg_2815           |   8|   0|    8|          0|
    |m124_reg_2846           |   8|   0|    8|          0|
    |m125_reg_2784           |  10|   0|   10|          0|
    |m127_reg_2820           |  10|   0|   10|          0|
    |m128_reg_2872           |   9|   0|    9|          0|
    |m130_reg_2852           |  10|   0|   10|          0|
    |m132_reg_2857           |   4|   0|    4|          0|
    |m133_reg_2830           |   8|   0|    8|          0|
    |m134_reg_2862           |  10|   0|   10|          0|
    |m137_reg_2877           |   4|   0|    4|          0|
    |m19_reg_2172            |  10|   0|   10|          0|
    |m21_reg_2177            |  10|   0|   10|          0|
    |m22_reg_2188            |   9|   0|    9|          0|
    |m23_reg_2193            |   9|   0|    9|          0|
    |m24_reg_2199            |   6|   0|    6|          0|
    |m25_reg_2221            |   5|   0|    5|          0|
    |m26_reg_2209            |  10|   0|   10|          0|
    |m28_reg_2226            |   7|   0|    7|          0|
    |m30_reg_2273            |   3|   0|    3|          0|
    |m31_reg_2232            |  10|   0|   10|          0|
    |m32_reg_2237            |  10|   0|   10|          0|
    |m33_reg_2243            |  10|   0|   10|          0|
    |m34_reg_2278            |  10|   0|   10|          0|
    |m36_reg_2283            |   5|   0|    5|          0|
    |m37_reg_2288            |   9|   0|    9|          0|
    |m38_reg_2248            |   5|   0|    5|          0|
    |m39_reg_2293            |   3|   0|    3|          0|
    |m41_reg_2322            |   3|   0|    3|          0|
    |m42_reg_2329            |   7|   0|    7|          0|
    |m43_reg_2308            |  10|   0|   10|          0|
    |m44_reg_2334            |   5|   0|    5|          0|
    |m45_reg_2342            |   8|   0|    8|          0|
    |m49_reg_2369            |   7|   0|    7|          0|
    |m50_reg_2375            |   7|   0|    7|          0|
    |m51_reg_2359            |   9|   0|    9|          0|
    |m52_reg_2364            |   9|   0|    9|          0|
    |m53_reg_2449            |   5|   0|    5|          0|
    |m54_reg_2403            |   4|   0|    4|          0|
    |m58_reg_2391            |   3|   0|    3|          0|
    |m59_reg_2416            |   5|   0|    5|          0|
    |m60_reg_2424            |   2|   0|    2|          0|
    |m61_reg_2429            |   8|   0|    8|          0|
    |m62_reg_2434            |   8|   0|    8|          0|
    |m63_reg_2439            |   3|   0|    3|          0|
    |m66_reg_2466            |   6|   0|    6|          0|
    |m67_reg_2459            |   8|   0|    8|          0|
    |m69_reg_2471            |   9|   0|    9|          0|
    |m71_reg_2479            |  10|   0|   10|          0|
    |m72_reg_2486            |   4|   0|    4|          0|
    |m74_reg_2444            |   4|   0|    4|          0|
    |m76_reg_2502            |   7|   0|    7|          0|
    |m77_reg_2508            |   5|   0|    5|          0|
    |m78_reg_2515            |   8|   0|    8|          0|
    |m79_reg_2521            |   9|   0|    9|          0|
    |m80_reg_2531            |   8|   0|    8|          0|
    |m82_reg_2592            |  10|   0|   10|          0|
    |m84_reg_2543            |   8|   0|    8|          0|
    |m85_reg_2548            |  10|   0|   10|          0|
    |m86_reg_2553            |   5|   0|    5|          0|
    |m89_reg_2558            |   6|   0|    6|          0|
    |m90_reg_2565            |   8|   0|    8|          0|
    |m92_reg_2604            |  13|   0|   13|          0|
    |m93_reg_2581            |  10|   0|   10|          0|
    |m94_reg_2631            |   8|   0|    8|          0|
    |m98_reg_2610            |  10|   0|   10|          0|
    |m99_reg_2665            |  10|   0|   10|          0|
    |sext_ln279_reg_2745     |  15|   0|   15|          0|
    |trunc_ln188_reg_2204    |   3|   0|    3|          0|
    |trunc_ln200_reg_2183    |   5|   0|    5|          0|
    |trunc_ln201_1_reg_2258  |   3|   0|    3|          0|
    |trunc_ln201_reg_2253    |   3|   0|    3|          0|
    |trunc_ln204_reg_2263    |   8|   0|    8|          0|
    |trunc_ln207_reg_2317    |   8|   0|    8|          0|
    |trunc_ln208_reg_2268    |   5|   0|    5|          0|
    |trunc_ln212_reg_2298    |   7|   0|    7|          0|
    |trunc_ln216_reg_2381    |   4|   0|    4|          0|
    |trunc_ln218_reg_2454    |   4|   0|    4|          0|
    |trunc_ln222_reg_2386    |   2|   0|    2|          0|
    |trunc_ln225_reg_2398    |   3|   0|    3|          0|
    |trunc_ln227_1_reg_2354  |  10|   0|   10|          0|
    |trunc_ln227_reg_2349    |  10|   0|   10|          0|
    |trunc_ln248_reg_2491    |   5|   0|    5|          0|
    |trunc_ln252_1_reg_2526  |   8|   0|    8|          0|
    |trunc_ln253_1_reg_2576  |   4|   0|    4|          0|
    |trunc_ln253_reg_2571    |   4|   0|    4|          0|
    |trunc_ln256_1_reg_2587  |   8|   0|    8|          0|
    |trunc_ln256_reg_2599    |   8|   0|    8|          0|
    |trunc_ln268_1_reg_2621  |   7|   0|    7|          0|
    |trunc_ln268_reg_2637    |   7|   0|    7|          0|
    |trunc_ln269_1_reg_2687  |   8|   0|    8|          0|
    |trunc_ln269_reg_2626    |   8|   0|    8|          0|
    |trunc_ln271_1_reg_2697  |   7|   0|    7|          0|
    |trunc_ln271_reg_2692    |   7|   0|    7|          0|
    |trunc_ln275_reg_2654    |   9|   0|    9|          0|
    |trunc_ln280_reg_2750    |  10|   0|   10|          0|
    |trunc_ln294_1_reg_2789  |   4|   0|    4|          0|
    |trunc_ln294_reg_2825    |   4|   0|    4|          0|
    |trunc_ln295_reg_2794    |   8|   0|    8|          0|
    |trunc_ln297_reg_2836    |   8|   0|    8|          0|
    |trunc_ln300_1_reg_2760  |   9|   0|    9|          0|
    |trunc_ln300_2_reg_2867  |   9|   0|    9|          0|
    |trunc_ln300_reg_2805    |   9|   0|    9|          0|
    |trunc_ln306_reg_2841    |   7|   0|    7|          0|
    |zext_ln205_reg_2303     |  10|   0|   20|         10|
    |zext_ln262_1_reg_2642   |  10|   0|   20|         10|
    |zext_ln285_1_reg_2810   |  10|   0|   17|          7|
    +------------------------+----+----+-----+-----------+
    |Total                   | 971|   0|  998|         27|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+--------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+--------------------+-----+-----+------------+--------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|        case_1|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|        case_1|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|        case_1|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|        case_1|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|        case_1|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|        case_1|  return value|
|in_data_0           |   in|   16|     ap_none|     in_data_0|       pointer|
|in_data_1           |   in|   16|     ap_none|     in_data_1|       pointer|
|in_data_2           |   in|   16|     ap_none|     in_data_2|       pointer|
|in_data_3           |   in|   16|     ap_none|     in_data_3|       pointer|
|in_data_4           |   in|   16|     ap_none|     in_data_4|       pointer|
|in_data_5           |   in|   16|     ap_none|     in_data_5|       pointer|
|in_data_6           |   in|   16|     ap_none|     in_data_6|       pointer|
|in_data_7           |   in|   16|     ap_none|     in_data_7|       pointer|
|in_data_8           |   in|   16|     ap_none|     in_data_8|       pointer|
|in_data_9           |   in|   16|     ap_none|     in_data_9|       pointer|
|in_data_10          |   in|   16|     ap_none|    in_data_10|       pointer|
|in_data_11          |   in|   16|     ap_none|    in_data_11|       pointer|
|in_data_12          |   in|   16|     ap_none|    in_data_12|       pointer|
|in_data_13          |   in|   16|     ap_none|    in_data_13|       pointer|
|in_data_14          |   in|   16|     ap_none|    in_data_14|       pointer|
|in_data_15          |   in|   16|     ap_none|    in_data_15|       pointer|
|in_data_16          |   in|   16|     ap_none|    in_data_16|       pointer|
|in_data_17          |   in|   16|     ap_none|    in_data_17|       pointer|
|out_data_0          |  out|   16|      ap_vld|    out_data_0|       pointer|
|out_data_0_ap_vld   |  out|    1|      ap_vld|    out_data_0|       pointer|
|out_data_1          |  out|   16|      ap_vld|    out_data_1|       pointer|
|out_data_1_ap_vld   |  out|    1|      ap_vld|    out_data_1|       pointer|
|out_data_2          |  out|   16|      ap_vld|    out_data_2|       pointer|
|out_data_2_ap_vld   |  out|    1|      ap_vld|    out_data_2|       pointer|
|out_data_3          |  out|   16|      ap_vld|    out_data_3|       pointer|
|out_data_3_ap_vld   |  out|    1|      ap_vld|    out_data_3|       pointer|
|out_data_4          |  out|   16|      ap_vld|    out_data_4|       pointer|
|out_data_4_ap_vld   |  out|    1|      ap_vld|    out_data_4|       pointer|
|out_data_5          |  out|   16|      ap_vld|    out_data_5|       pointer|
|out_data_5_ap_vld   |  out|    1|      ap_vld|    out_data_5|       pointer|
|out_data_6          |  out|   16|      ap_vld|    out_data_6|       pointer|
|out_data_6_ap_vld   |  out|    1|      ap_vld|    out_data_6|       pointer|
|out_data_7          |  out|   16|      ap_vld|    out_data_7|       pointer|
|out_data_7_ap_vld   |  out|    1|      ap_vld|    out_data_7|       pointer|
|out_data_8          |  out|   16|      ap_vld|    out_data_8|       pointer|
|out_data_8_ap_vld   |  out|    1|      ap_vld|    out_data_8|       pointer|
|out_data_9          |  out|   16|      ap_vld|    out_data_9|       pointer|
|out_data_9_ap_vld   |  out|    1|      ap_vld|    out_data_9|       pointer|
|out_data_10         |  out|   16|      ap_vld|   out_data_10|       pointer|
|out_data_10_ap_vld  |  out|    1|      ap_vld|   out_data_10|       pointer|
|out_data_11         |  out|   16|      ap_vld|   out_data_11|       pointer|
|out_data_11_ap_vld  |  out|    1|      ap_vld|   out_data_11|       pointer|
|out_data_12         |  out|   16|      ap_vld|   out_data_12|       pointer|
|out_data_12_ap_vld  |  out|    1|      ap_vld|   out_data_12|       pointer|
|out_data_13         |  out|   16|      ap_vld|   out_data_13|       pointer|
|out_data_13_ap_vld  |  out|    1|      ap_vld|   out_data_13|       pointer|
|out_data_14         |  out|   16|      ap_vld|   out_data_14|       pointer|
|out_data_14_ap_vld  |  out|    1|      ap_vld|   out_data_14|       pointer|
|out_data_15         |  out|   16|      ap_vld|   out_data_15|       pointer|
|out_data_15_ap_vld  |  out|    1|      ap_vld|   out_data_15|       pointer|
|out_data_16         |  out|   16|      ap_vld|   out_data_16|       pointer|
|out_data_16_ap_vld  |  out|    1|      ap_vld|   out_data_16|       pointer|
|out_data_17         |  out|   16|      ap_vld|   out_data_17|       pointer|
|out_data_17_ap_vld  |  out|    1|      ap_vld|   out_data_17|       pointer|
|out_data_18         |  out|   16|      ap_vld|   out_data_18|       pointer|
|out_data_18_ap_vld  |  out|    1|      ap_vld|   out_data_18|       pointer|
+--------------------+-----+-----+------------+--------------+--------------+

