$date
	Sat Oct 22 18:46:24 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#341464
b1011 !
1"
#341466
b1011 &
b1011 %
1$
#341467
0"
#341470
b100010 &
b100010 %
#341474
b10001 &
b10001 %
#341478
b110100 &
b110100 %
#341482
b11010 &
b11010 %
#341486
b1101 &
b1101 %
#341490
b101000 &
b101000 %
#341494
b10100 &
b10100 %
#341498
b1010 &
b1010 %
#341502
b101 &
b101 %
#341506
b10000 &
b10000 %
#341510
b1000 &
b1000 %
#341514
b100 &
b100 %
#341518
b10 &
b10 %
#341522
b1 &
b1 %
1#
#341526
b0 &
0#
b0 %
0$
#1362512
1"
#1362514
b1011 &
b1011 %
1$
#1362515
0"
#1362518
b100010 &
b100010 %
#1362522
b10001 &
b10001 %
#1362526
b110100 &
b110100 %
#1362530
b11010 &
b11010 %
#1362534
b1101 &
b1101 %
#1362538
b101000 &
b101000 %
#1362542
b10100 &
b10100 %
#1362546
b1010 &
b1010 %
#1362550
b101 &
b101 %
#1362554
b10000 &
b10000 %
#1362558
b1000 &
b1000 %
#1362562
b100 &
b100 %
#1362566
b10 &
b10 %
#1362570
b1 &
b1 %
1#
#1362574
b0 &
0#
b0 %
0$
#2330766
b10 &
b10 %
1$
b10 !
1"
#2330767
0"
#2330770
b1 &
b1 %
1#
#2330774
b0 &
0#
b0 %
0$
#4500012
