============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.10-p003_1
  Generated on:           Dec 22 2022  09:54:22 am
  Module:                 uart_top
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (2520 ps) Setup Check with Pin ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[0]/CK->D
          Group: clk_b
     Startpoint: (F) rx_data_rd_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[0]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     292                  
       Uncertainty:-     500                  
     Required Time:=    9208                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     688                  
             Slack:=    2520                  

Exceptions/Constraints:
  input_delay             6000            in_del_19_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_b                                                           -       -     F     (arrival)      9 11.4     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g768__5953/Y                 -       B->Y  R     NOR2X1         4  5.4   265   157    6157    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g738__2703/Y                 -       B->Y  F     MXI2XL         1  1.9   255   328    6485    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/g728__2250/Y                 -       B->Y  R     NOR2X1         1  1.8   130   204    6688    (-,-) 
  ins_uart_transceiver_B/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[0]/D -       -     R     SDFFQX1        1    -     -     0    6688    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 2: MET (2520 ps) Setup Check with Pin ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[0]/CK->D
          Group: clk_a
     Startpoint: (F) rx_data_rd_enable_in_a
          Clock: (R) clk_a
       Endpoint: (R) ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[0]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     292                  
       Uncertainty:-     500                  
     Required Time:=    9208                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     688                  
             Slack:=    2520                  

Exceptions/Constraints:
  input_delay             6000            in_del_9_1 

#---------------------------------------------------------------------------------------------------------------------------------------------------------
#                                  Timing Point                                    Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------------------------------------------------
  rx_data_rd_enable_in_a                                                           -       -     F     (arrival)      9 11.4     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g768__9682/Y                 -       B->Y  R     NOR2X1         4  5.4   265   157    6157    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g738__7675/Y                 -       B->Y  F     MXI2XL         1  1.9   255   328    6485    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/g728__2900/Y                 -       B->Y  R     NOR2X1         1  1.8   130   204    6688    (-,-) 
  ins_uart_transceiver_A/ins_rx_wrapper/ins_rx_buffer/buffer_full_counter_reg[0]/D -       -     R     SDFFQX1        1    -     -     0    6688    (-,-) 
#---------------------------------------------------------------------------------------------------------------------------------------------------------



Path 3: MET (2596 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/CK->D
          Group: clk_b
     Startpoint: (F) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     254                  
       Uncertainty:-     500                  
     Required Time:=    9246                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     650                  
             Slack:=    2596                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     F     (arrival)      7  8.5     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g2__2683/Y      -       B->Y  R     NOR2BX2        8  8.9   218   133    6133    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1331/Y         -       A->Y  F     INVX1          1  1.9    95   166    6299    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1319__2250/Y   -       B0->Y R     OAI21X1        1  1.8   132    86    6384    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1302__2683/Y   -       A0->Y R     AO22X1         1  1.8    60   265    6650    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D -       -     R     SDFFQX1        1    -     -     0    6650    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 4: MET (2596 ps) Setup Check with Pin ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/CK->D
          Group: clk_a
     Startpoint: (F) tx_data_wr_enable_in_a
          Clock: (R) clk_a
       Endpoint: (R) ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D
          Clock: (R) clk_a

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     254                  
       Uncertainty:-     500                  
     Required Time:=    9246                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     650                  
             Slack:=    2596                  

Exceptions/Constraints:
  input_delay             6000            in_del_8_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_a                                              -       -     F     (arrival)      7  8.5     0     0    6000    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g2__1840/Y      -       B->Y  R     NOR2BX2        8  8.9   218   133    6133    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g1331/Y         -       A->Y  F     INVX1          1  1.9    95   166    6299    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g1319__2900/Y   -       B0->Y R     OAI21X1        1  1.8   132    86    6384    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/g1302__1840/Y   -       A0->Y R     AO22X1         1  1.8    60   265    6650    (-,-) 
  ins_uart_transceiver_A/ins_tx_wrapper/ins_tx_buffer/memory_reg[7]/D -       -     R     SDFFQX1        1    -     -     0    6650    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 5: MET (2608 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]/CK->D
          Group: clk_b
     Startpoint: (R) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     268                  
       Uncertainty:-     500                  
     Required Time:=    9232                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     623                  
             Slack:=    2608                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     R     (arrival)      7  8.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1337__9682/Y   -       A->Y  R     AND2X1         8 10.1   223   219    6219    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1327__9906/Y   -       A1->Y F     AOI22X1        1  2.0   202   254    6472    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1315__5703/Y   -       B0->Y R     OAI2BB1X1      1  1.8    86   151    6623    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[6]/D -       -     R     SDFFQX1        1    -     -     0    6623    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 6: MET (2608 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[5]/CK->D
          Group: clk_b
     Startpoint: (R) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[5]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     268                  
       Uncertainty:-     500                  
     Required Time:=    9232                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     623                  
             Slack:=    2608                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     R     (arrival)      7  8.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1337__9682/Y   -       A->Y  R     AND2X1         8 10.1   223   219    6219    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1328__8780/Y   -       A1->Y F     AOI22X1        1  2.0   202   254    6472    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1312__8757/Y   -       B0->Y R     OAI2BB1X1      1  1.8    86   151    6623    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[5]/D -       -     R     SDFFQX1        1    -     -     0    6623    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 7: MET (2608 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]/CK->D
          Group: clk_b
     Startpoint: (R) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     268                  
       Uncertainty:-     500                  
     Required Time:=    9232                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     623                  
             Slack:=    2608                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     R     (arrival)      7  8.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1337__9682/Y   -       A->Y  R     AND2X1         8 10.1   223   219    6219    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1326__1857/Y   -       A1->Y F     AOI22X1        1  2.0   202   254    6472    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1313__1786/Y   -       B0->Y R     OAI2BB1X1      1  1.8    86   151    6623    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[4]/D -       -     R     SDFFQX1        1    -     -     0    6623    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 8: MET (2608 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[3]/CK->D
          Group: clk_b
     Startpoint: (R) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[3]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     268                  
       Uncertainty:-     500                  
     Required Time:=    9232                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     623                  
             Slack:=    2608                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     R     (arrival)      7  8.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1337__9682/Y   -       A->Y  R     AND2X1         8 10.1   223   219    6219    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1325__5019/Y   -       A1->Y F     AOI22X1        1  2.0   202   254    6472    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1314__5953/Y   -       B0->Y R     OAI2BB1X1      1  1.8    86   151    6623    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[3]/D -       -     R     SDFFQX1        1    -     -     0    6623    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 9: MET (2608 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[0]/CK->D
          Group: clk_b
     Startpoint: (R) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[0]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     268                  
       Uncertainty:-     500                  
     Required Time:=    9232                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     623                  
             Slack:=    2608                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     R     (arrival)      7  8.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1337__9682/Y   -       A->Y  R     AND2X1         8 10.1   223   219    6219    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1321__2703/Y   -       A1->Y F     AOI22X1        1  2.0   202   254    6472    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1309__7675/Y   -       B0->Y R     OAI2BB1X1      1  1.8    86   151    6623    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[0]/D -       -     R     SDFFQX1        1    -     -     0    6623    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------



Path 10: MET (2608 ps) Setup Check with Pin ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[1]/CK->D
          Group: clk_b
     Startpoint: (R) tx_data_wr_enable_in_b
          Clock: (R) clk_b
       Endpoint: (R) ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[1]/D
          Clock: (R) clk_b

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     268                  
       Uncertainty:-     500                  
     Required Time:=    9232                  
      Launch Clock:-       0                  
       Input Delay:-    6000                  
         Data Path:-     623                  
             Slack:=    2608                  

Exceptions/Constraints:
  input_delay             6000            in_del_18_1 

#--------------------------------------------------------------------------------------------------------------------------------------------
#                            Timing Point                             Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                                                          (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------------------------------------------
  tx_data_wr_enable_in_b                                              -       -     R     (arrival)      7  8.9     0     0    6000    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1337__9682/Y   -       A->Y  R     AND2X1         8 10.1   223   219    6219    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1320__6083/Y   -       A1->Y F     AOI22X1        1  2.0   202   254    6472    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/g1308__2391/Y   -       B0->Y R     OAI2BB1X1      1  1.8    86   151    6623    (-,-) 
  ins_uart_transceiver_B/ins_tx_wrapper/ins_tx_buffer/memory_reg[1]/D -       -     R     SDFFQX1        1    -     -     0    6623    (-,-) 
#--------------------------------------------------------------------------------------------------------------------------------------------

