asm_test::atomic_memcpy_store_align2::release:
 sub     sp, #64
 vld1.16 {d16, d17}, [r1]!
 vld1.16 {d18, d19}, [r1]
 mov     r1, sp
 mov     r2, r1
 vst1.64 {d16, d17}, [r2]!
 vst1.64 {d18, d19}, [r2]
 dmb     ish
 vld1.64 {d16, d17}, [r1]
 add     r1, sp, #32
 vld1.64 {d18, d19}, [r2]
 vst1.64 {d16, d17}, [r1]!
 vst1.64 {d18, d19}, [r1]
 lsls    r1, r0, #30
 beq     .LBB6_2
 ldrh.w  r1, [sp, #32]
 strh    r1, [r0]
 ldr.w   r1, [sp, #34]
 str.w   r1, [r0, #2]
 ldr.w   r1, [sp, #38]
 str.w   r1, [r0, #6]
 ldr.w   r1, [sp, #42]
 str.w   r1, [r0, #10]
 ldr.w   r1, [sp, #46]
 str.w   r1, [r0, #14]
 ldr.w   r1, [sp, #50]
 str.w   r1, [r0, #18]
 ldr.w   r1, [sp, #54]
 str.w   r1, [r0, #22]
 ldr.w   r1, [sp, #58]
 str.w   r1, [r0, #26]
 ldrh.w  r1, [sp, #62]
 strh    r1, [r0, #30]
 add     sp, #64
 bx      lr
.LBB6_2:
 ldr     r1, [sp, #32]
 str     r1, [r0]
 ldr     r1, [sp, #36]
 str     r1, [r0, #4]
 ldr     r1, [sp, #40]
 str     r1, [r0, #8]
 ldr     r1, [sp, #44]
 str     r1, [r0, #12]
 ldr     r1, [sp, #48]
 str     r1, [r0, #16]
 ldr     r1, [sp, #52]
 str     r1, [r0, #20]
 ldr     r1, [sp, #56]
 str     r1, [r0, #24]
 ldr     r1, [sp, #60]
 str     r1, [r0, #28]
 add     sp, #64
 bx      lr
asm_test::atomic_memcpy_store_align2::write_volatile_release_fence:
 sub     sp, #32
 dmb     ish
 vld1.16 {d16, d17}, [r1]!
 vld1.16 {d18, d19}, [r1]
 mov     r1, sp
 vst1.64 {d16, d17}, [r1]
 vld1.64 {d16, d17}, [r1]!
 vst1.64 {d18, d19}, [r1]
 vst1.16 {d16, d17}, [r0]
 adds    r0, #16
 vld1.64 {d16, d17}, [r1]
 vst1.16 {d16, d17}, [r0]
 add     sp, #32
 bx      lr
