
*** Running vivado
    with args -log hdmi_in_v_vid_in_axi4s_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source hdmi_in_v_vid_in_axi4s_0_0.tcl


****** Vivado v2017.2.1 (64-bit)
  **** SW Build 1957588 on Wed Aug  9 16:32:24 MDT 2017
  **** IP Build 1948039 on Wed Aug  9 18:19:28 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source hdmi_in_v_vid_in_axi4s_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 338.828 ; gain = 80.566
INFO: [Synth 8-638] synthesizing module 'hdmi_in_v_vid_in_axi4s_0_0' [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_v_vid_in_axi4s_0_0/synth/hdmi_in_v_vid_in_axi4s_0_0.v:57]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_6' [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:1970]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_6_formatter' [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:738]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_6_formatter' (1#1) [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:738]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_6_coupler' [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:536]
INFO: [Synth 8-638] synthesizing module 'v_vid_in_axi4s_v4_0_6_fifo' [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_6_fifo' (32#1) [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:59]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_6_coupler' (33#1) [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:536]
INFO: [Synth 8-256] done synthesizing module 'v_vid_in_axi4s_v4_0_6' (34#1) [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ipshared/00c5/hdl/v_vid_in_axi4s_v4_0_vl_rfs.v:1970]
INFO: [Synth 8-256] done synthesizing module 'hdmi_in_v_vid_in_axi4s_0_0' (35#1) [m:/Documents/hdmi-in/hdmi-in.srcs/sources_1/bd/hdmi_in/ip/hdmi_in_v_vid_in_axi4s_0_0/synth/hdmi_in_v_vid_in_axi4s_0_0.v:57]
Finished RTL Elaboration : Time (s): cpu = 00:00:51 ; elapsed = 00:01:03 . Memory (MB): peak = 557.289 ; gain = 299.027
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:51 ; elapsed = 00:01:05 . Memory (MB): peak = 557.289 ; gain = 299.027
INFO: [Device 21-403] Loading part xc7z010clg400-1
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.030 . Memory (MB): peak = 640.180 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:02 ; elapsed = 00:01:23 . Memory (MB): peak = 640.180 ; gain = 381.918
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:02 ; elapsed = 00:01:23 . Memory (MB): peak = 640.180 ; gain = 381.918
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:02 ; elapsed = 00:01:23 . Memory (MB): peak = 640.180 ; gain = 381.918
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:02 ; elapsed = 00:01:24 . Memory (MB): peak = 640.180 ; gain = 381.918
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:03 ; elapsed = 00:01:25 . Memory (MB): peak = 640.180 ; gain = 381.918
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:13 ; elapsed = 00:01:39 . Memory (MB): peak = 649.828 ; gain = 391.566
Finished Timing Optimization : Time (s): cpu = 00:01:13 ; elapsed = 00:01:39 . Memory (MB): peak = 650.832 ; gain = 392.570
Finished Technology Mapping : Time (s): cpu = 00:01:13 ; elapsed = 00:01:40 . Memory (MB): peak = 670.117 ; gain = 411.855
Finished IO Insertion : Time (s): cpu = 00:01:14 ; elapsed = 00:01:40 . Memory (MB): peak = 670.117 ; gain = 411.855
Finished Renaming Generated Instances : Time (s): cpu = 00:01:14 ; elapsed = 00:01:40 . Memory (MB): peak = 670.117 ; gain = 411.855
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:14 ; elapsed = 00:01:40 . Memory (MB): peak = 670.117 ; gain = 411.855
Finished Renaming Generated Ports : Time (s): cpu = 00:01:14 ; elapsed = 00:01:40 . Memory (MB): peak = 670.117 ; gain = 411.855
Finished Handling Custom Attributes : Time (s): cpu = 00:01:14 ; elapsed = 00:01:40 . Memory (MB): peak = 670.117 ; gain = 411.855
Finished Renaming Generated Nets : Time (s): cpu = 00:01:14 ; elapsed = 00:01:40 . Memory (MB): peak = 670.117 ; gain = 411.855

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |CARRY4   |     6|
|2     |LUT1     |    24|
|3     |LUT2     |    35|
|4     |LUT3     |     7|
|5     |LUT4     |    32|
|6     |LUT5     |    12|
|7     |LUT6     |    11|
|8     |MUXCY    |    24|
|9     |RAMB36E1 |     3|
|10    |FDCE     |   156|
|11    |FDPE     |    27|
|12    |FDRE     |    94|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:14 ; elapsed = 00:01:40 . Memory (MB): peak = 670.117 ; gain = 411.855
synth_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:43 . Memory (MB): peak = 673.535 ; gain = 420.910
