{
  "design": {
    "design_info": {
      "boundary_crc": "0xB54517ABB54517AB",
      "device": "xc7a35tcpg236-1",
      "gen_directory": "../../../../joh19042_ee2301_lab1b.gen/sources_1/bd/full_adder",
      "name": "full_adder",
      "rev_ctrl_bd_flag": "RevCtrlBdOff",
      "synth_flow_mode": "Hierarchical",
      "tool_version": "2021.1",
      "validated": "true"
    },
    "design_tree": {
      "xup_xor2_0": "",
      "xup_xor2_1": "",
      "xup_and2_0": "",
      "xup_and2_1": "",
      "xup_inv_0": "",
      "xup_inv_1": "",
      "xup_and2_2": "",
      "xup_inv_2": ""
    },
    "ports": {
      "Z": {
        "direction": "I"
      },
      "Y": {
        "direction": "I"
      },
      "X": {
        "direction": "I"
      },
      "OUT1": {
        "direction": "O"
      },
      "OUT2": {
        "direction": "O"
      }
    },
    "components": {
      "xup_xor2_0": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "xci_name": "full_adder_xup_xor2_0_0",
        "xci_path": "ip\\full_adder_xup_xor2_0_0\\full_adder_xup_xor2_0_0.xci",
        "inst_hier_path": "xup_xor2_0"
      },
      "xup_xor2_1": {
        "vlnv": "xilinx.com:xup:xup_xor2:1.0",
        "xci_name": "full_adder_xup_xor2_0_1",
        "xci_path": "ip\\full_adder_xup_xor2_0_1\\full_adder_xup_xor2_0_1.xci",
        "inst_hier_path": "xup_xor2_1"
      },
      "xup_and2_0": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "full_adder_xup_and2_0_0",
        "xci_path": "ip\\full_adder_xup_and2_0_0\\full_adder_xup_and2_0_0.xci",
        "inst_hier_path": "xup_and2_0"
      },
      "xup_and2_1": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "full_adder_xup_and2_1_0",
        "xci_path": "ip\\full_adder_xup_and2_1_0\\full_adder_xup_and2_1_0.xci",
        "inst_hier_path": "xup_and2_1"
      },
      "xup_inv_0": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "full_adder_xup_inv_0_0",
        "xci_path": "ip\\full_adder_xup_inv_0_0\\full_adder_xup_inv_0_0.xci",
        "inst_hier_path": "xup_inv_0"
      },
      "xup_inv_1": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "full_adder_xup_inv_0_1",
        "xci_path": "ip\\full_adder_xup_inv_0_1\\full_adder_xup_inv_0_1.xci",
        "inst_hier_path": "xup_inv_1"
      },
      "xup_and2_2": {
        "vlnv": "xilinx.com:xup:xup_and2:1.0",
        "xci_name": "full_adder_xup_and2_2_0",
        "xci_path": "ip\\full_adder_xup_and2_2_0\\full_adder_xup_and2_2_0.xci",
        "inst_hier_path": "xup_and2_2"
      },
      "xup_inv_2": {
        "vlnv": "xilinx.com:xup:xup_inv:1.0",
        "xci_name": "full_adder_xup_inv_2_0",
        "xci_path": "ip\\full_adder_xup_inv_2_0\\full_adder_xup_inv_2_0.xci",
        "inst_hier_path": "xup_inv_2"
      }
    },
    "nets": {
      "X_1": {
        "ports": [
          "X",
          "xup_and2_0/b",
          "xup_xor2_0/a"
        ]
      },
      "Y_1": {
        "ports": [
          "Y",
          "xup_and2_0/a",
          "xup_xor2_0/b"
        ]
      },
      "Z_1": {
        "ports": [
          "Z",
          "xup_and2_1/b",
          "xup_xor2_1/b"
        ]
      },
      "xup_and2_0_y": {
        "ports": [
          "xup_and2_0/y",
          "xup_inv_1/a"
        ]
      },
      "xup_and2_1_y": {
        "ports": [
          "xup_and2_1/y",
          "xup_inv_0/a"
        ]
      },
      "xup_and2_2_y": {
        "ports": [
          "xup_and2_2/y",
          "xup_inv_2/a"
        ]
      },
      "xup_inv_0_y": {
        "ports": [
          "xup_inv_0/y",
          "xup_and2_2/b"
        ]
      },
      "xup_inv_1_y": {
        "ports": [
          "xup_inv_1/y",
          "xup_and2_2/a"
        ]
      },
      "xup_inv_2_y": {
        "ports": [
          "xup_inv_2/y",
          "OUT2"
        ]
      },
      "xup_xor2_0_y": {
        "ports": [
          "xup_xor2_0/y",
          "xup_xor2_1/a",
          "xup_and2_1/a"
        ]
      },
      "xup_xor2_1_y": {
        "ports": [
          "xup_xor2_1/y",
          "OUT1"
        ]
      }
    }
  }
}