

================================================================
== Vivado HLS Report for 'karastuba_mul_MUL_st_1'
================================================================
* Date:           Fri Jun  5 20:26:59 2020

* Version:        2019.2.1 (Build 2724168 on Thu Dec 05 05:19:09 MST 2019)
* Project:        bigtest
* Solution:       solution1
* Product family: virtexu
* Target device:  xcvu095-ffva2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 3.00 ns | 2.616 ns |   0.38 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max   | min |  max |   Type  |
    +---------+---------+----------+----------+-----+------+---------+
    |      988|     1110| 2.964 us | 3.330 us |  988|  1110|   none  |
    +---------+---------+----------+----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 2  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 3  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 4  |       17|       17|         3|          1|          1|    16|    yes   |
        |- Loop 5  |       33|       33|         3|          1|          1|    32|    yes   |
        |- Loop 6  |       33|       33|         3|          1|          1|    32|    yes   |
        |- Loop 7  |       33|       33|         3|          1|          1|    32|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3
  * Pipeline-1: initiation interval (II) = 1, depth = 3
  * Pipeline-2: initiation interval (II) = 1, depth = 3
  * Pipeline-3: initiation interval (II) = 1, depth = 3
  * Pipeline-4: initiation interval (II) = 1, depth = 3
  * Pipeline-5: initiation interval (II) = 1, depth = 3
  * Pipeline-6: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 31
* Pipeline : 7
  Pipeline-0 : II = 1, D = 3, States = { 2 3 4 }
  Pipeline-1 : II = 1, D = 3, States = { 6 7 8 }
  Pipeline-2 : II = 1, D = 3, States = { 10 11 12 }
  Pipeline-3 : II = 1, D = 3, States = { 14 15 16 }
  Pipeline-4 : II = 1, D = 3, States = { 20 21 22 }
  Pipeline-5 : II = 1, D = 3, States = { 24 25 26 }
  Pipeline-6 : II = 1, D = 3, States = { 28 29 30 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 5 3 
3 --> 4 
4 --> 2 
5 --> 6 
6 --> 9 7 
7 --> 8 
8 --> 6 
9 --> 10 
10 --> 13 11 
11 --> 12 
12 --> 10 
13 --> 14 
14 --> 17 15 
15 --> 16 
16 --> 14 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 23 21 
21 --> 22 
22 --> 20 
23 --> 24 
24 --> 27 25 
25 --> 26 
26 --> 24 
27 --> 28 
28 --> 31 29 
29 --> 30 
30 --> 28 
31 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.95>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%rhs_tmp_bits_read_4 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %rhs_tmp_bits_read)"   --->   Operation 32 'read' 'rhs_tmp_bits_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%lhs_tmp_bits_read_4 = call i2 @_ssdm_op_Read.ap_auto.i2(i2 %lhs_tmp_bits_read)"   --->   Operation 33 'read' 'lhs_tmp_bits_read_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%lhs0_digits_data_V = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 34 'alloca' 'lhs0_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%lhs1_digits_data_V = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 35 'alloca' 'lhs1_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%rhs0_digits_data_V = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 36 'alloca' 'rhs0_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%rhs1_digits_data_V = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 37 'alloca' 'rhs1_digits_data_V' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 38 'alloca' 'lhs0_tmp_digits_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 39 'alloca' 'lhs1_tmp_digits_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 40 'alloca' 'rhs0_tmp_digits_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data = alloca [16 x i64], align 8" [multest.cc:258->multest.cc:390]   --->   Operation 41 'alloca' 'rhs1_tmp_digits_data' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%p_z0_tmp_bits = alloca i32, align 4" [multest.cc:285->multest.cc:390]   --->   Operation 42 'alloca' 'p_z0_tmp_bits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%p_z0_digits_data_V_i = alloca [32 x i64], align 8"   --->   Operation 43 'alloca' 'p_z0_digits_data_V_i' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%p_z2_tmp_bits = alloca i32, align 4" [multest.cc:286->multest.cc:390]   --->   Operation 44 'alloca' 'p_z2_tmp_bits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%p_z2_digits_data_V_i = alloca [32 x i64], align 8"   --->   Operation 45 'alloca' 'p_z2_digits_data_V_i' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%p_cross_mul_tmp_bits = alloca i32, align 4" [multest.cc:287->multest.cc:390]   --->   Operation 46 'alloca' 'p_cross_mul_tmp_bits' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%p_cross_mul_digits_da = alloca [32 x i64], align 8"   --->   Operation 47 'alloca' 'p_cross_mul_digits_da' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%p_read1_cast_i = zext i2 %rhs_tmp_bits_read_4 to i32"   --->   Operation 48 'zext' 'p_read1_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%p_read_cast_i = zext i2 %lhs_tmp_bits_read_4 to i32"   --->   Operation 49 'zext' 'p_read_cast_i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.95ns)   --->   "br label %0" [multest.cc:262->multest.cc:390]   --->   Operation 50 'br' <Predicate = true> <Delay = 0.95>

State 2 <SV = 1> <Delay = 1.76>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%i_0_i = phi i5 [ 0, %entry ], [ %i, %hls_label_12 ]"   --->   Operation 51 'phi' 'i_0_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.82ns)   --->   "%icmp_ln262 = icmp eq i5 %i_0_i, -16" [multest.cc:262->multest.cc:390]   --->   Operation 52 'icmp' 'icmp_ln262' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 53 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [1/1] (0.94ns)   --->   "%i = add i5 %i_0_i, 1" [multest.cc:262->multest.cc:390]   --->   Operation 54 'add' 'i' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "br i1 %icmp_ln262, label %.preheader30.i.preheader, label %hls_label_12" [multest.cc:262->multest.cc:390]   --->   Operation 55 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns)   --->   "%zext_ln265 = zext i5 %i_0_i to i64" [multest.cc:265->multest.cc:390]   --->   Operation 56 'zext' 'zext_ln265' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad = getelementptr [32 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln265" [multest.cc:265->multest.cc:390]   --->   Operation 57 'getelementptr' 'lhs_digits_data_V_ad' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:265->multest.cc:390]   --->   Operation 58 'load' 'lhs_digits_data_V_lo' <Predicate = (!icmp_ln262)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 3 <SV = 2> <Delay = 1.76>
ST_3 : Operation 59 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo = load i64* %lhs_digits_data_V_ad, align 8" [multest.cc:265->multest.cc:390]   --->   Operation 59 'load' 'lhs_digits_data_V_lo' <Predicate = (!icmp_ln262)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str32)" [multest.cc:263->multest.cc:390]   --->   Operation 60 'specregionbegin' 'tmp_i' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:264->multest.cc:390]   --->   Operation 61 'specpipeline' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%inter_lhs_digits_dat_3 = getelementptr [32 x i64]* %inter_lhs_digits_dat, i64 0, i64 %zext_ln265" [multest.cc:265->multest.cc:390]   --->   Operation 62 'getelementptr' 'inter_lhs_digits_dat_3' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %inter_lhs_digits_dat_3, align 8" [multest.cc:265->multest.cc:390]   --->   Operation 63 'store' <Predicate = (!icmp_ln262)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 64 [1/1] (0.00ns)   --->   "%lhs0_tmp_digits_data_5 = getelementptr [16 x i64]* %lhs0_tmp_digits_data, i64 0, i64 %zext_ln265" [multest.cc:265->multest.cc:390]   --->   Operation 64 'getelementptr' 'lhs0_tmp_digits_data_5' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 65 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_tmp_digits_data_5, align 8" [multest.cc:265->multest.cc:390]   --->   Operation 65 'store' <Predicate = (!icmp_ln262)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%lhs0_digits_data_V_a = getelementptr [16 x i64]* %lhs0_digits_data_V, i64 0, i64 %zext_ln265" [multest.cc:265->multest.cc:390]   --->   Operation 66 'getelementptr' 'lhs0_digits_data_V_a' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo, i64* %lhs0_digits_data_V_a, align 8" [multest.cc:265->multest.cc:390]   --->   Operation 67 'store' <Predicate = (!icmp_ln262)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%empty_39 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str32, i32 %tmp_i)" [multest.cc:266->multest.cc:390]   --->   Operation 68 'specregionend' 'empty_39' <Predicate = (!icmp_ln262)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "br label %0" [multest.cc:262->multest.cc:390]   --->   Operation 69 'br' <Predicate = (!icmp_ln262)> <Delay = 0.00>

State 5 <SV = 2> <Delay = 0.95>
ST_5 : Operation 70 [1/1] (0.95ns)   --->   "br label %.preheader30.i" [multest.cc:267->multest.cc:390]   --->   Operation 70 'br' <Predicate = true> <Delay = 0.95>

State 6 <SV = 3> <Delay = 2.26>
ST_6 : Operation 71 [1/1] (0.00ns)   --->   "%i1_0_i = phi i5 [ %i_11, %hls_label_13 ], [ 0, %.preheader30.i.preheader ]"   --->   Operation 71 'phi' 'i1_0_i' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 72 [1/1] (0.82ns)   --->   "%icmp_ln267 = icmp eq i5 %i1_0_i, -16" [multest.cc:267->multest.cc:390]   --->   Operation 72 'icmp' 'icmp_ln267' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%empty_40 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 73 'speclooptripcount' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.94ns)   --->   "%i_11 = add i5 %i1_0_i, 1" [multest.cc:267->multest.cc:390]   --->   Operation 74 'add' 'i_11' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "br i1 %icmp_ln267, label %.preheader29.i.preheader, label %hls_label_13" [multest.cc:267->multest.cc:390]   --->   Operation 75 'br' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.49ns)   --->   "%xor_ln270 = xor i5 %i1_0_i, -16" [multest.cc:270->multest.cc:390]   --->   Operation 76 'xor' 'xor_ln270' <Predicate = (!icmp_ln267)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%zext_ln270_2 = zext i5 %xor_ln270 to i64" [multest.cc:270->multest.cc:390]   --->   Operation 77 'zext' 'zext_ln270_2' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (0.00ns)   --->   "%lhs_digits_data_V_ad_2 = getelementptr [32 x i64]* %lhs_digits_data_V, i64 0, i64 %zext_ln270_2" [multest.cc:270->multest.cc:390]   --->   Operation 78 'getelementptr' 'lhs_digits_data_V_ad_2' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_6 : Operation 79 [2/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_2 = load i64* %lhs_digits_data_V_ad_2, align 8" [multest.cc:270->multest.cc:390]   --->   Operation 79 'load' 'lhs_digits_data_V_lo_2' <Predicate = (!icmp_ln267)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 7 <SV = 4> <Delay = 1.76>
ST_7 : Operation 80 [1/2] (1.76ns)   --->   "%lhs_digits_data_V_lo_2 = load i64* %lhs_digits_data_V_ad_2, align 8" [multest.cc:270->multest.cc:390]   --->   Operation 80 'load' 'lhs_digits_data_V_lo_2' <Predicate = (!icmp_ln267)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 8 <SV = 5> <Delay = 1.76>
ST_8 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_9_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str33)" [multest.cc:268->multest.cc:390]   --->   Operation 81 'specregionbegin' 'tmp_9_i' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 82 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:269->multest.cc:390]   --->   Operation 82 'specpipeline' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln270 = zext i5 %i1_0_i to i64" [multest.cc:270->multest.cc:390]   --->   Operation 83 'zext' 'zext_ln270' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 84 [1/1] (0.00ns)   --->   "%inter_lhs_digits_dat_4 = getelementptr [32 x i64]* %inter_lhs_digits_dat, i64 0, i64 %zext_ln270_2" [multest.cc:270->multest.cc:390]   --->   Operation 84 'getelementptr' 'inter_lhs_digits_dat_4' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 85 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo_2, i64* %inter_lhs_digits_dat_4, align 8" [multest.cc:270->multest.cc:390]   --->   Operation 85 'store' <Predicate = (!icmp_ln267)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 86 [1/1] (0.00ns)   --->   "%lhs1_tmp_digits_data_5 = getelementptr [16 x i64]* %lhs1_tmp_digits_data, i64 0, i64 %zext_ln270" [multest.cc:270->multest.cc:390]   --->   Operation 86 'getelementptr' 'lhs1_tmp_digits_data_5' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 87 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo_2, i64* %lhs1_tmp_digits_data_5, align 8" [multest.cc:270->multest.cc:390]   --->   Operation 87 'store' <Predicate = (!icmp_ln267)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 88 [1/1] (0.00ns)   --->   "%lhs1_digits_data_V_a = getelementptr [16 x i64]* %lhs1_digits_data_V, i64 0, i64 %zext_ln270" [multest.cc:270->multest.cc:390]   --->   Operation 88 'getelementptr' 'lhs1_digits_data_V_a' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 89 [1/1] (1.76ns)   --->   "store i64 %lhs_digits_data_V_lo_2, i64* %lhs1_digits_data_V_a, align 8" [multest.cc:270->multest.cc:390]   --->   Operation 89 'store' <Predicate = (!icmp_ln267)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_8 : Operation 90 [1/1] (0.00ns)   --->   "%empty_41 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str33, i32 %tmp_9_i)" [multest.cc:271->multest.cc:390]   --->   Operation 90 'specregionend' 'empty_41' <Predicate = (!icmp_ln267)> <Delay = 0.00>
ST_8 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader30.i" [multest.cc:267->multest.cc:390]   --->   Operation 91 'br' <Predicate = (!icmp_ln267)> <Delay = 0.00>

State 9 <SV = 4> <Delay = 0.95>
ST_9 : Operation 92 [1/1] (0.95ns)   --->   "br label %.preheader29.i" [multest.cc:272->multest.cc:390]   --->   Operation 92 'br' <Predicate = true> <Delay = 0.95>

State 10 <SV = 5> <Delay = 1.76>
ST_10 : Operation 93 [1/1] (0.00ns)   --->   "%i2_0_i = phi i5 [ %i_12, %hls_label_14 ], [ 0, %.preheader29.i.preheader ]"   --->   Operation 93 'phi' 'i2_0_i' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 94 [1/1] (0.82ns)   --->   "%icmp_ln272 = icmp eq i5 %i2_0_i, -16" [multest.cc:272->multest.cc:390]   --->   Operation 94 'icmp' 'icmp_ln272' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 95 [1/1] (0.00ns)   --->   "%empty_42 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 95 'speclooptripcount' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 96 [1/1] (0.94ns)   --->   "%i_12 = add i5 %i2_0_i, 1" [multest.cc:272->multest.cc:390]   --->   Operation 96 'add' 'i_12' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 97 [1/1] (0.00ns)   --->   "br i1 %icmp_ln272, label %.preheader.i.preheader, label %hls_label_14" [multest.cc:272->multest.cc:390]   --->   Operation 97 'br' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 98 [1/1] (0.00ns)   --->   "%zext_ln275 = zext i5 %i2_0_i to i64" [multest.cc:275->multest.cc:390]   --->   Operation 98 'zext' 'zext_ln275' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_10 : Operation 99 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad = getelementptr [32 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln275" [multest.cc:275->multest.cc:390]   --->   Operation 99 'getelementptr' 'rhs_digits_data_V_ad' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_10 : Operation 100 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:275->multest.cc:390]   --->   Operation 100 'load' 'rhs_digits_data_V_lo' <Predicate = (!icmp_ln272)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 11 <SV = 6> <Delay = 1.76>
ST_11 : Operation 101 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo = load i64* %rhs_digits_data_V_ad, align 8" [multest.cc:275->multest.cc:390]   --->   Operation 101 'load' 'rhs_digits_data_V_lo' <Predicate = (!icmp_ln272)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 12 <SV = 7> <Delay = 1.76>
ST_12 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_i_43 = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str34)" [multest.cc:273->multest.cc:390]   --->   Operation 102 'specregionbegin' 'tmp_i_43' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:274->multest.cc:390]   --->   Operation 103 'specpipeline' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (0.00ns)   --->   "%inter_rhs_digits_dat_3 = getelementptr [32 x i64]* %inter_rhs_digits_dat, i64 0, i64 %zext_ln275" [multest.cc:275->multest.cc:390]   --->   Operation 104 'getelementptr' 'inter_rhs_digits_dat_3' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 105 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %inter_rhs_digits_dat_3, align 8" [multest.cc:275->multest.cc:390]   --->   Operation 105 'store' <Predicate = (!icmp_ln272)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 106 [1/1] (0.00ns)   --->   "%rhs0_tmp_digits_data_5 = getelementptr [16 x i64]* %rhs0_tmp_digits_data, i64 0, i64 %zext_ln275" [multest.cc:275->multest.cc:390]   --->   Operation 106 'getelementptr' 'rhs0_tmp_digits_data_5' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 107 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_tmp_digits_data_5, align 8" [multest.cc:275->multest.cc:390]   --->   Operation 107 'store' <Predicate = (!icmp_ln272)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 108 [1/1] (0.00ns)   --->   "%rhs0_digits_data_V_a = getelementptr [16 x i64]* %rhs0_digits_data_V, i64 0, i64 %zext_ln275" [multest.cc:275->multest.cc:390]   --->   Operation 108 'getelementptr' 'rhs0_digits_data_V_a' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 109 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo, i64* %rhs0_digits_data_V_a, align 8" [multest.cc:275->multest.cc:390]   --->   Operation 109 'store' <Predicate = (!icmp_ln272)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_12 : Operation 110 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str34, i32 %tmp_i_43)" [multest.cc:276->multest.cc:390]   --->   Operation 110 'specregionend' 'empty_44' <Predicate = (!icmp_ln272)> <Delay = 0.00>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "br label %.preheader29.i" [multest.cc:272->multest.cc:390]   --->   Operation 111 'br' <Predicate = (!icmp_ln272)> <Delay = 0.00>

State 13 <SV = 6> <Delay = 0.95>
ST_13 : Operation 112 [1/1] (0.95ns)   --->   "br label %.preheader.i" [multest.cc:277->multest.cc:390]   --->   Operation 112 'br' <Predicate = true> <Delay = 0.95>

State 14 <SV = 7> <Delay = 2.26>
ST_14 : Operation 113 [1/1] (0.00ns)   --->   "%i3_0_i = phi i5 [ %i_13, %hls_label_15 ], [ 0, %.preheader.i.preheader ]"   --->   Operation 113 'phi' 'i3_0_i' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 114 [1/1] (0.82ns)   --->   "%icmp_ln277 = icmp eq i5 %i3_0_i, -16" [multest.cc:277->multest.cc:390]   --->   Operation 114 'icmp' 'icmp_ln277' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.00ns)   --->   "%empty_45 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16)"   --->   Operation 115 'speclooptripcount' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 116 [1/1] (0.94ns)   --->   "%i_13 = add i5 %i3_0_i, 1" [multest.cc:277->multest.cc:390]   --->   Operation 116 'add' 'i_13' <Predicate = true> <Delay = 0.94> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns)   --->   "br i1 %icmp_ln277, label %1, label %hls_label_15" [multest.cc:277->multest.cc:390]   --->   Operation 117 'br' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 118 [1/1] (0.49ns)   --->   "%xor_ln280 = xor i5 %i3_0_i, -16" [multest.cc:280->multest.cc:390]   --->   Operation 118 'xor' 'xor_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.49> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.49> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.00ns)   --->   "%zext_ln280_2 = zext i5 %xor_ln280 to i64" [multest.cc:280->multest.cc:390]   --->   Operation 119 'zext' 'zext_ln280_2' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_14 : Operation 120 [1/1] (0.00ns)   --->   "%rhs_digits_data_V_ad_2 = getelementptr [32 x i64]* %rhs_digits_data_V, i64 0, i64 %zext_ln280_2" [multest.cc:280->multest.cc:390]   --->   Operation 120 'getelementptr' 'rhs_digits_data_V_ad_2' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_14 : Operation 121 [2/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_2 = load i64* %rhs_digits_data_V_ad_2, align 8" [multest.cc:280->multest.cc:390]   --->   Operation 121 'load' 'rhs_digits_data_V_lo_2' <Predicate = (!icmp_ln277)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 15 <SV = 8> <Delay = 1.76>
ST_15 : Operation 122 [1/2] (1.76ns)   --->   "%rhs_digits_data_V_lo_2 = load i64* %rhs_digits_data_V_ad_2, align 8" [multest.cc:280->multest.cc:390]   --->   Operation 122 'load' 'rhs_digits_data_V_lo_2' <Predicate = (!icmp_ln277)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 16 <SV = 9> <Delay = 1.76>
ST_16 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_1_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str35)" [multest.cc:278->multest.cc:390]   --->   Operation 123 'specregionbegin' 'tmp_1_i' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 124 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:279->multest.cc:390]   --->   Operation 124 'specpipeline' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln280 = zext i5 %i3_0_i to i64" [multest.cc:280->multest.cc:390]   --->   Operation 125 'zext' 'zext_ln280' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 126 [1/1] (0.00ns)   --->   "%inter_rhs_digits_dat_4 = getelementptr [32 x i64]* %inter_rhs_digits_dat, i64 0, i64 %zext_ln280_2" [multest.cc:280->multest.cc:390]   --->   Operation 126 'getelementptr' 'inter_rhs_digits_dat_4' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 127 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo_2, i64* %inter_rhs_digits_dat_4, align 8" [multest.cc:280->multest.cc:390]   --->   Operation 127 'store' <Predicate = (!icmp_ln277)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_16 : Operation 128 [1/1] (0.00ns)   --->   "%rhs1_tmp_digits_data_5 = getelementptr [16 x i64]* %rhs1_tmp_digits_data, i64 0, i64 %zext_ln280" [multest.cc:280->multest.cc:390]   --->   Operation 128 'getelementptr' 'rhs1_tmp_digits_data_5' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 129 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo_2, i64* %rhs1_tmp_digits_data_5, align 8" [multest.cc:280->multest.cc:390]   --->   Operation 129 'store' <Predicate = (!icmp_ln277)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_16 : Operation 130 [1/1] (0.00ns)   --->   "%rhs1_digits_data_V_a = getelementptr [16 x i64]* %rhs1_digits_data_V, i64 0, i64 %zext_ln280" [multest.cc:280->multest.cc:390]   --->   Operation 130 'getelementptr' 'rhs1_digits_data_V_a' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 131 [1/1] (1.76ns)   --->   "store i64 %rhs_digits_data_V_lo_2, i64* %rhs1_digits_data_V_a, align 8" [multest.cc:280->multest.cc:390]   --->   Operation 131 'store' <Predicate = (!icmp_ln277)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_16 : Operation 132 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str35, i32 %tmp_1_i)" [multest.cc:281->multest.cc:390]   --->   Operation 132 'specregionend' 'empty_46' <Predicate = (!icmp_ln277)> <Delay = 0.00>
ST_16 : Operation 133 [1/1] (0.00ns)   --->   "br label %.preheader.i" [multest.cc:277->multest.cc:390]   --->   Operation 133 'br' <Predicate = (!icmp_ln277)> <Delay = 0.00>

State 17 <SV = 8> <Delay = 0.00>
ST_17 : Operation 134 [1/1] (0.00ns)   --->   "store i32 0, i32* %p_cross_mul_tmp_bits, align 8" [multest.cc:288->multest.cc:390]   --->   Operation 134 'store' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 135 [1/1] (0.00ns)   --->   "store i32 0, i32* %p_z2_tmp_bits, align 8" [multest.cc:288->multest.cc:390]   --->   Operation 135 'store' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 136 [1/1] (0.00ns)   --->   "store i32 0, i32* %p_z0_tmp_bits, align 8" [multest.cc:288->multest.cc:390]   --->   Operation 136 'store' <Predicate = true> <Delay = 0.00>

State 18 <SV = 9> <Delay = 0.95>
ST_18 : Operation 137 [2/2] (0.95ns)   --->   "call fastcc void @karastuba_mul_templa.5(i2 0, [16 x i64]* %lhs0_digits_data_V, i2 0, [16 x i64]* %rhs0_digits_data_V, i32* %p_z0_tmp_bits, [32 x i64]* %p_z0_digits_data_V_i)" [multest.cc:290->multest.cc:390]   --->   Operation 137 'call' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 138 [2/2] (0.95ns)   --->   "call fastcc void @karastuba_mul_templa.5(i2 0, [16 x i64]* %lhs1_digits_data_V, i2 0, [16 x i64]* %rhs1_digits_data_V, i32* %p_z2_tmp_bits, [32 x i64]* %p_z2_digits_data_V_i)" [multest.cc:291->multest.cc:390]   --->   Operation 138 'call' <Predicate = true> <Delay = 0.95> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_18 : Operation 139 [2/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.1([16 x i64]* %lhs0_tmp_digits_data, [16 x i64]* %lhs1_tmp_digits_data, [16 x i64]* %rhs0_tmp_digits_data, [16 x i64]* %rhs1_tmp_digits_data, i32* %p_cross_mul_tmp_bits, [32 x i64]* %p_cross_mul_digits_da)" [multest.cc:292->multest.cc:390]   --->   Operation 139 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 10> <Delay = 0.95>
ST_19 : Operation 140 [1/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.5(i2 0, [16 x i64]* %lhs0_digits_data_V, i2 0, [16 x i64]* %rhs0_digits_data_V, i32* %p_z0_tmp_bits, [32 x i64]* %p_z0_digits_data_V_i)" [multest.cc:290->multest.cc:390]   --->   Operation 140 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 141 [1/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.5(i2 0, [16 x i64]* %lhs1_digits_data_V, i2 0, [16 x i64]* %rhs1_digits_data_V, i32* %p_z2_tmp_bits, [32 x i64]* %p_z2_digits_data_V_i)" [multest.cc:291->multest.cc:390]   --->   Operation 141 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 142 [1/2] (0.00ns)   --->   "call fastcc void @karastuba_mul_templa.1([16 x i64]* %lhs0_tmp_digits_data, [16 x i64]* %lhs1_tmp_digits_data, [16 x i64]* %rhs0_tmp_digits_data, [16 x i64]* %rhs1_tmp_digits_data, i32* %p_cross_mul_tmp_bits, [32 x i64]* %p_cross_mul_digits_da)" [multest.cc:292->multest.cc:390]   --->   Operation 142 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_19 : Operation 143 [1/1] (0.95ns)   --->   "br label %2" [multest.cc:294->multest.cc:390]   --->   Operation 143 'br' <Predicate = true> <Delay = 0.95>

State 20 <SV = 11> <Delay = 1.76>
ST_20 : Operation 144 [1/1] (0.00ns)   --->   "%i4_0_i = phi i6 [ 0, %1 ], [ %i_14, %hls_label_16 ]"   --->   Operation 144 'phi' 'i4_0_i' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 145 [1/1] (0.82ns)   --->   "%icmp_ln294 = icmp eq i6 %i4_0_i, -32" [multest.cc:294->multest.cc:390]   --->   Operation 145 'icmp' 'icmp_ln294' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 146 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 146 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 147 [1/1] (1.02ns)   --->   "%i_14 = add i6 %i4_0_i, 1" [multest.cc:294->multest.cc:390]   --->   Operation 147 'add' 'i_14' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 148 [1/1] (0.00ns)   --->   "br i1 %icmp_ln294, label %3, label %hls_label_16" [multest.cc:294->multest.cc:390]   --->   Operation 148 'br' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 149 [1/1] (0.00ns)   --->   "%zext_ln297 = zext i6 %i4_0_i to i64" [multest.cc:297->multest.cc:390]   --->   Operation 149 'zext' 'zext_ln297' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_20 : Operation 150 [1/1] (0.00ns)   --->   "%p_z0_digits_data_V_i_s = getelementptr [32 x i64]* %p_z0_digits_data_V_i, i64 0, i64 %zext_ln297" [multest.cc:297->multest.cc:390]   --->   Operation 150 'getelementptr' 'p_z0_digits_data_V_i_s' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_20 : Operation 151 [2/2] (1.76ns)   --->   "%p_z0_digits_data_V_i_1 = load i64* %p_z0_digits_data_V_i_s, align 8" [multest.cc:297->multest.cc:390]   --->   Operation 151 'load' 'p_z0_digits_data_V_i_1' <Predicate = (!icmp_ln294)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 21 <SV = 12> <Delay = 1.76>
ST_21 : Operation 152 [1/2] (1.76ns)   --->   "%p_z0_digits_data_V_i_1 = load i64* %p_z0_digits_data_V_i_s, align 8" [multest.cc:297->multest.cc:390]   --->   Operation 152 'load' 'p_z0_digits_data_V_i_1' <Predicate = (!icmp_ln294)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 22 <SV = 13> <Delay = 1.76>
ST_22 : Operation 153 [1/1] (0.00ns)   --->   "%tmp_2_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str36)" [multest.cc:295->multest.cc:390]   --->   Operation 153 'specregionbegin' 'tmp_2_i' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_22 : Operation 154 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:296->multest.cc:390]   --->   Operation 154 'specpipeline' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_22 : Operation 155 [1/1] (0.00ns)   --->   "%z0_digits_data_V_add = getelementptr [32 x i64]* %z0_digits_data_V, i64 0, i64 %zext_ln297" [multest.cc:297->multest.cc:390]   --->   Operation 155 'getelementptr' 'z0_digits_data_V_add' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_22 : Operation 156 [1/1] (1.76ns)   --->   "store i64 %p_z0_digits_data_V_i_1, i64* %z0_digits_data_V_add, align 8" [multest.cc:297->multest.cc:390]   --->   Operation 156 'store' <Predicate = (!icmp_ln294)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_22 : Operation 157 [1/1] (0.00ns)   --->   "%empty_48 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str36, i32 %tmp_2_i)" [multest.cc:298->multest.cc:390]   --->   Operation 157 'specregionend' 'empty_48' <Predicate = (!icmp_ln294)> <Delay = 0.00>
ST_22 : Operation 158 [1/1] (0.00ns)   --->   "br label %2" [multest.cc:294->multest.cc:390]   --->   Operation 158 'br' <Predicate = (!icmp_ln294)> <Delay = 0.00>

State 23 <SV = 12> <Delay = 0.95>
ST_23 : Operation 159 [1/1] (0.00ns)   --->   "%p_z0_tmp_bits_load = load i32* %p_z0_tmp_bits, align 8" [multest.cc:299->multest.cc:390]   --->   Operation 159 'load' 'p_z0_tmp_bits_load' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 160 [1/1] (0.95ns)   --->   "br label %4" [multest.cc:300->multest.cc:390]   --->   Operation 160 'br' <Predicate = true> <Delay = 0.95>

State 24 <SV = 13> <Delay = 1.76>
ST_24 : Operation 161 [1/1] (0.00ns)   --->   "%i5_0_i = phi i6 [ 0, %3 ], [ %i_15, %hls_label_17 ]"   --->   Operation 161 'phi' 'i5_0_i' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 162 [1/1] (0.82ns)   --->   "%icmp_ln300 = icmp eq i6 %i5_0_i, -32" [multest.cc:300->multest.cc:390]   --->   Operation 162 'icmp' 'icmp_ln300' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 163 [1/1] (0.00ns)   --->   "%empty_49 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 163 'speclooptripcount' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 164 [1/1] (1.02ns)   --->   "%i_15 = add i6 %i5_0_i, 1" [multest.cc:300->multest.cc:390]   --->   Operation 164 'add' 'i_15' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 165 [1/1] (0.00ns)   --->   "br i1 %icmp_ln300, label %5, label %hls_label_17" [multest.cc:300->multest.cc:390]   --->   Operation 165 'br' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 166 [1/1] (0.00ns)   --->   "%zext_ln303 = zext i6 %i5_0_i to i64" [multest.cc:303->multest.cc:390]   --->   Operation 166 'zext' 'zext_ln303' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_24 : Operation 167 [1/1] (0.00ns)   --->   "%p_z2_digits_data_V_i_s = getelementptr [32 x i64]* %p_z2_digits_data_V_i, i64 0, i64 %zext_ln303" [multest.cc:303->multest.cc:390]   --->   Operation 167 'getelementptr' 'p_z2_digits_data_V_i_s' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_24 : Operation 168 [2/2] (1.76ns)   --->   "%p_z2_digits_data_V_i_1 = load i64* %p_z2_digits_data_V_i_s, align 8" [multest.cc:303->multest.cc:390]   --->   Operation 168 'load' 'p_z2_digits_data_V_i_1' <Predicate = (!icmp_ln300)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 25 <SV = 14> <Delay = 1.76>
ST_25 : Operation 169 [1/2] (1.76ns)   --->   "%p_z2_digits_data_V_i_1 = load i64* %p_z2_digits_data_V_i_s, align 8" [multest.cc:303->multest.cc:390]   --->   Operation 169 'load' 'p_z2_digits_data_V_i_1' <Predicate = (!icmp_ln300)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 26 <SV = 15> <Delay = 1.76>
ST_26 : Operation 170 [1/1] (0.00ns)   --->   "%tmp_3_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str37)" [multest.cc:301->multest.cc:390]   --->   Operation 170 'specregionbegin' 'tmp_3_i' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 171 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:302->multest.cc:390]   --->   Operation 171 'specpipeline' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 172 [1/1] (0.00ns)   --->   "%z2_digits_data_V_add = getelementptr [32 x i64]* %z2_digits_data_V, i64 0, i64 %zext_ln303" [multest.cc:303->multest.cc:390]   --->   Operation 172 'getelementptr' 'z2_digits_data_V_add' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 173 [1/1] (1.76ns)   --->   "store i64 %p_z2_digits_data_V_i_1, i64* %z2_digits_data_V_add, align 8" [multest.cc:303->multest.cc:390]   --->   Operation 173 'store' <Predicate = (!icmp_ln300)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_26 : Operation 174 [1/1] (0.00ns)   --->   "%empty_50 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str37, i32 %tmp_3_i)" [multest.cc:304->multest.cc:390]   --->   Operation 174 'specregionend' 'empty_50' <Predicate = (!icmp_ln300)> <Delay = 0.00>
ST_26 : Operation 175 [1/1] (0.00ns)   --->   "br label %4" [multest.cc:300->multest.cc:390]   --->   Operation 175 'br' <Predicate = (!icmp_ln300)> <Delay = 0.00>

State 27 <SV = 14> <Delay = 0.95>
ST_27 : Operation 176 [1/1] (0.00ns)   --->   "%p_z2_tmp_bits_load = load i32* %p_z2_tmp_bits, align 8" [multest.cc:305->multest.cc:390]   --->   Operation 176 'load' 'p_z2_tmp_bits_load' <Predicate = true> <Delay = 0.00>
ST_27 : Operation 177 [1/1] (0.95ns)   --->   "br label %6" [multest.cc:306->multest.cc:390]   --->   Operation 177 'br' <Predicate = true> <Delay = 0.95>

State 28 <SV = 15> <Delay = 1.76>
ST_28 : Operation 178 [1/1] (0.00ns)   --->   "%i6_0_i = phi i6 [ 0, %5 ], [ %i_16, %hls_label_18 ]"   --->   Operation 178 'phi' 'i6_0_i' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 179 [1/1] (0.82ns)   --->   "%icmp_ln306 = icmp eq i6 %i6_0_i, -32" [multest.cc:306->multest.cc:390]   --->   Operation 179 'icmp' 'icmp_ln306' <Predicate = true> <Delay = 0.82> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 180 [1/1] (0.00ns)   --->   "%empty_51 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 32, i64 32, i64 32)"   --->   Operation 180 'speclooptripcount' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 181 [1/1] (1.02ns)   --->   "%i_16 = add i6 %i6_0_i, 1" [multest.cc:306->multest.cc:390]   --->   Operation 181 'add' 'i_16' <Predicate = true> <Delay = 1.02> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_28 : Operation 182 [1/1] (0.00ns)   --->   "br i1 %icmp_ln306, label %karastuba_mul_MUL_st.1.exit, label %hls_label_18" [multest.cc:306->multest.cc:390]   --->   Operation 182 'br' <Predicate = true> <Delay = 0.00>
ST_28 : Operation 183 [1/1] (0.00ns)   --->   "%zext_ln309 = zext i6 %i6_0_i to i64" [multest.cc:309->multest.cc:390]   --->   Operation 183 'zext' 'zext_ln309' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_28 : Operation 184 [1/1] (0.00ns)   --->   "%p_cross_mul_digits_da_3 = getelementptr [32 x i64]* %p_cross_mul_digits_da, i64 0, i64 %zext_ln309" [multest.cc:309->multest.cc:390]   --->   Operation 184 'getelementptr' 'p_cross_mul_digits_da_3' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_28 : Operation 185 [2/2] (1.76ns)   --->   "%p_cross_mul_digits_da_4 = load i64* %p_cross_mul_digits_da_3, align 8" [multest.cc:309->multest.cc:390]   --->   Operation 185 'load' 'p_cross_mul_digits_da_4' <Predicate = (!icmp_ln306)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 29 <SV = 16> <Delay = 1.76>
ST_29 : Operation 186 [1/2] (1.76ns)   --->   "%p_cross_mul_digits_da_4 = load i64* %p_cross_mul_digits_da_3, align 8" [multest.cc:309->multest.cc:390]   --->   Operation 186 'load' 'p_cross_mul_digits_da_4' <Predicate = (!icmp_ln306)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>

State 30 <SV = 17> <Delay = 1.76>
ST_30 : Operation 187 [1/1] (0.00ns)   --->   "%tmp_4_i = call i32 (...)* @_ssdm_op_SpecRegionBegin([13 x i8]* @p_str38)" [multest.cc:307->multest.cc:390]   --->   Operation 187 'specregionbegin' 'tmp_4_i' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_30 : Operation 188 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [multest.cc:308->multest.cc:390]   --->   Operation 188 'specpipeline' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_30 : Operation 189 [1/1] (0.00ns)   --->   "%cross_mul_digits_dat_2 = getelementptr [32 x i64]* %cross_mul_digits_dat, i64 0, i64 %zext_ln309" [multest.cc:309->multest.cc:390]   --->   Operation 189 'getelementptr' 'cross_mul_digits_dat_2' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_30 : Operation 190 [1/1] (1.76ns)   --->   "store i64 %p_cross_mul_digits_da_4, i64* %cross_mul_digits_dat_2, align 8" [multest.cc:309->multest.cc:390]   --->   Operation 190 'store' <Predicate = (!icmp_ln306)> <Delay = 1.76> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.76> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 32> <RAM>
ST_30 : Operation 191 [1/1] (0.00ns)   --->   "%empty_52 = call i32 (...)* @_ssdm_op_SpecRegionEnd([13 x i8]* @p_str38, i32 %tmp_4_i)" [multest.cc:310->multest.cc:390]   --->   Operation 191 'specregionend' 'empty_52' <Predicate = (!icmp_ln306)> <Delay = 0.00>
ST_30 : Operation 192 [1/1] (0.00ns)   --->   "br label %6" [multest.cc:306->multest.cc:390]   --->   Operation 192 'br' <Predicate = (!icmp_ln306)> <Delay = 0.00>

State 31 <SV = 16> <Delay = 0.00>
ST_31 : Operation 193 [1/1] (0.00ns)   --->   "%p_cross_mul_tmp_bits_s = load i32* %p_cross_mul_tmp_bits, align 8" [multest.cc:311->multest.cc:390]   --->   Operation 193 'load' 'p_cross_mul_tmp_bits_s' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 194 [1/1] (0.00ns)   --->   "%mrv_i = insertvalue { i32, i32, i32, i32, i32 } undef, i32 %p_z0_tmp_bits_load, 0" [multest.cc:312->multest.cc:390]   --->   Operation 194 'insertvalue' 'mrv_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 195 [1/1] (0.00ns)   --->   "%mrv_1_i = insertvalue { i32, i32, i32, i32, i32 } %mrv_i, i32 %p_z2_tmp_bits_load, 1" [multest.cc:312->multest.cc:390]   --->   Operation 195 'insertvalue' 'mrv_1_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 196 [1/1] (0.00ns)   --->   "%mrv_2_i = insertvalue { i32, i32, i32, i32, i32 } %mrv_1_i, i32 %p_cross_mul_tmp_bits_s, 2" [multest.cc:312->multest.cc:390]   --->   Operation 196 'insertvalue' 'mrv_2_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 197 [1/1] (0.00ns)   --->   "%mrv_3_i = insertvalue { i32, i32, i32, i32, i32 } %mrv_2_i, i32 %p_read_cast_i, 3" [multest.cc:312->multest.cc:390]   --->   Operation 197 'insertvalue' 'mrv_3_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 198 [1/1] (0.00ns)   --->   "%mrv_4_i = insertvalue { i32, i32, i32, i32, i32 } %mrv_3_i, i32 %p_read1_cast_i, 4" [multest.cc:312->multest.cc:390]   --->   Operation 198 'insertvalue' 'mrv_4_i' <Predicate = true> <Delay = 0.00>
ST_31 : Operation 199 [1/1] (0.00ns)   --->   "ret { i32, i32, i32, i32, i32 } %mrv_4_i" [multest.cc:390]   --->   Operation 199 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3ns, clock uncertainty: 0.375ns.

 <State 1>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', multest.cc:262->multest.cc:390) [30]  (0.952 ns)

 <State 2>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:262->multest.cc:390) [30]  (0 ns)
	'getelementptr' operation ('lhs_digits_data_V_ad', multest.cc:265->multest.cc:390) [39]  (0 ns)
	'load' operation ('lhs_digits_data_V_lo', multest.cc:265->multest.cc:390) on array 'lhs_digits_data_V' [40]  (1.77 ns)

 <State 3>: 1.77ns
The critical path consists of the following:
	'load' operation ('lhs_digits_data_V_lo', multest.cc:265->multest.cc:390) on array 'lhs_digits_data_V' [40]  (1.77 ns)

 <State 4>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('inter_lhs_digits_dat_3', multest.cc:265->multest.cc:390) [41]  (0 ns)
	'store' operation ('store_ln265', multest.cc:265->multest.cc:390) of variable 'lhs_digits_data_V_lo', multest.cc:265->multest.cc:390 on array 'inter_lhs_digits_dat' [42]  (1.77 ns)

 <State 5>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', multest.cc:267->multest.cc:390) [52]  (0.952 ns)

 <State 6>: 2.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:267->multest.cc:390) [52]  (0 ns)
	'xor' operation ('xor_ln270', multest.cc:270->multest.cc:390) [61]  (0.498 ns)
	'getelementptr' operation ('lhs_digits_data_V_ad_2', multest.cc:270->multest.cc:390) [63]  (0 ns)
	'load' operation ('lhs_digits_data_V_lo_2', multest.cc:270->multest.cc:390) on array 'lhs_digits_data_V' [64]  (1.77 ns)

 <State 7>: 1.77ns
The critical path consists of the following:
	'load' operation ('lhs_digits_data_V_lo_2', multest.cc:270->multest.cc:390) on array 'lhs_digits_data_V' [64]  (1.77 ns)

 <State 8>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('lhs1_tmp_digits_data_5', multest.cc:270->multest.cc:390) [67]  (0 ns)
	'store' operation ('store_ln270', multest.cc:270->multest.cc:390) of variable 'lhs_digits_data_V_lo_2', multest.cc:270->multest.cc:390 on array 'lhs1_tmp.digits.data.V', multest.cc:258->multest.cc:390 [68]  (1.77 ns)

 <State 9>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', multest.cc:272->multest.cc:390) [76]  (0.952 ns)

 <State 10>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:272->multest.cc:390) [76]  (0 ns)
	'getelementptr' operation ('rhs_digits_data_V_ad', multest.cc:275->multest.cc:390) [85]  (0 ns)
	'load' operation ('rhs_digits_data_V_lo', multest.cc:275->multest.cc:390) on array 'rhs_digits_data_V' [86]  (1.77 ns)

 <State 11>: 1.77ns
The critical path consists of the following:
	'load' operation ('rhs_digits_data_V_lo', multest.cc:275->multest.cc:390) on array 'rhs_digits_data_V' [86]  (1.77 ns)

 <State 12>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('inter_rhs_digits_dat_3', multest.cc:275->multest.cc:390) [87]  (0 ns)
	'store' operation ('store_ln275', multest.cc:275->multest.cc:390) of variable 'rhs_digits_data_V_lo', multest.cc:275->multest.cc:390 on array 'inter_rhs_digits_dat' [88]  (1.77 ns)

 <State 13>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', multest.cc:277->multest.cc:390) [98]  (0.952 ns)

 <State 14>: 2.27ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:277->multest.cc:390) [98]  (0 ns)
	'xor' operation ('xor_ln280', multest.cc:280->multest.cc:390) [107]  (0.498 ns)
	'getelementptr' operation ('rhs_digits_data_V_ad_2', multest.cc:280->multest.cc:390) [109]  (0 ns)
	'load' operation ('rhs_digits_data_V_lo_2', multest.cc:280->multest.cc:390) on array 'rhs_digits_data_V' [110]  (1.77 ns)

 <State 15>: 1.77ns
The critical path consists of the following:
	'load' operation ('rhs_digits_data_V_lo_2', multest.cc:280->multest.cc:390) on array 'rhs_digits_data_V' [110]  (1.77 ns)

 <State 16>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('rhs1_tmp_digits_data_5', multest.cc:280->multest.cc:390) [113]  (0 ns)
	'store' operation ('store_ln280', multest.cc:280->multest.cc:390) of variable 'rhs_digits_data_V_lo_2', multest.cc:280->multest.cc:390 on array 'rhs1_tmp.digits.data.V', multest.cc:258->multest.cc:390 [114]  (1.77 ns)

 <State 17>: 0ns
The critical path consists of the following:

 <State 18>: 0.952ns
The critical path consists of the following:
	'call' operation ('call_ln290', multest.cc:290->multest.cc:390) to 'karastuba_mul_templa.5' [123]  (0.952 ns)

 <State 19>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', multest.cc:294->multest.cc:390) [128]  (0.952 ns)

 <State 20>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:294->multest.cc:390) [128]  (0 ns)
	'getelementptr' operation ('p_z0_digits_data_V_i_s', multest.cc:297->multest.cc:390) [137]  (0 ns)
	'load' operation ('p_z0_digits_data_V_i_1', multest.cc:297->multest.cc:390) on array 'p_z0_digits_data_V_i' [138]  (1.77 ns)

 <State 21>: 1.77ns
The critical path consists of the following:
	'load' operation ('p_z0_digits_data_V_i_1', multest.cc:297->multest.cc:390) on array 'p_z0_digits_data_V_i' [138]  (1.77 ns)

 <State 22>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('z0_digits_data_V_add', multest.cc:297->multest.cc:390) [139]  (0 ns)
	'store' operation ('store_ln297', multest.cc:297->multest.cc:390) of variable 'p_z0_digits_data_V_i_1', multest.cc:297->multest.cc:390 on array 'z0_digits_data_V' [140]  (1.77 ns)

 <State 23>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', multest.cc:300->multest.cc:390) [147]  (0.952 ns)

 <State 24>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:300->multest.cc:390) [147]  (0 ns)
	'getelementptr' operation ('p_z2_digits_data_V_i_s', multest.cc:303->multest.cc:390) [156]  (0 ns)
	'load' operation ('p_z2_digits_data_V_i_1', multest.cc:303->multest.cc:390) on array 'p_z2_digits_data_V_i' [157]  (1.77 ns)

 <State 25>: 1.77ns
The critical path consists of the following:
	'load' operation ('p_z2_digits_data_V_i_1', multest.cc:303->multest.cc:390) on array 'p_z2_digits_data_V_i' [157]  (1.77 ns)

 <State 26>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('z2_digits_data_V_add', multest.cc:303->multest.cc:390) [158]  (0 ns)
	'store' operation ('store_ln303', multest.cc:303->multest.cc:390) of variable 'p_z2_digits_data_V_i_1', multest.cc:303->multest.cc:390 on array 'z2_digits_data_V' [159]  (1.77 ns)

 <State 27>: 0.952ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('i') with incoming values : ('i', multest.cc:306->multest.cc:390) [166]  (0.952 ns)

 <State 28>: 1.77ns
The critical path consists of the following:
	'phi' operation ('i') with incoming values : ('i', multest.cc:306->multest.cc:390) [166]  (0 ns)
	'getelementptr' operation ('p_cross_mul_digits_da_3', multest.cc:309->multest.cc:390) [175]  (0 ns)
	'load' operation ('p_cross_mul_digits_da_4', multest.cc:309->multest.cc:390) on array 'p_cross_mul_digits_da' [176]  (1.77 ns)

 <State 29>: 1.77ns
The critical path consists of the following:
	'load' operation ('p_cross_mul_digits_da_4', multest.cc:309->multest.cc:390) on array 'p_cross_mul_digits_da' [176]  (1.77 ns)

 <State 30>: 1.77ns
The critical path consists of the following:
	'getelementptr' operation ('cross_mul_digits_dat_2', multest.cc:309->multest.cc:390) [177]  (0 ns)
	'store' operation ('store_ln309', multest.cc:309->multest.cc:390) of variable 'p_cross_mul_digits_da_4', multest.cc:309->multest.cc:390 on array 'cross_mul_digits_dat' [178]  (1.77 ns)

 <State 31>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
