
---------- Begin Simulation Statistics ----------
final_tick                                17198515000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  97819                       # Simulator instruction rate (inst/s)
host_mem_usage                                 726124                       # Number of bytes of host memory used
host_op_rate                                   182662                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   285.30                       # Real time elapsed on the host
host_tick_rate                               60282612                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    27907544                       # Number of instructions simulated
sim_ops                                      52113183                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.017199                       # Number of seconds simulated
sim_ticks                                 17198515000                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  32730707                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 20873675                       # number of cc regfile writes
system.cpu.committedInsts                    27907544                       # Number of Instructions Simulated
system.cpu.committedOps                      52113183                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.232535                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.232535                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                   1100991                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   555398                       # number of floating regfile writes
system.cpu.idleCycles                         1838299                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               294062                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  6241103                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.713498                       # Inst execution rate
system.cpu.iew.exec_refs                     11469421                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    3436842                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1816868                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               8415648                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                720                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             80966                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              3715026                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            62525641                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               8032579                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            460088                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              58939259                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  15527                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                565074                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 277706                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                588568                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           1484                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       179082                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect         114980                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  72795664                       # num instructions consuming a value
system.cpu.iew.wb_count                      58644029                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.596057                       # average fanout of values written-back
system.cpu.iew.wb_producers                  43390383                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.704915                       # insts written-back per cycle
system.cpu.iew.wb_sent                       58768715                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 90609428                       # number of integer regfile reads
system.cpu.int_regfile_writes                50732529                       # number of integer regfile writes
system.cpu.ipc                               0.811336                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.811336                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            324582      0.55%      0.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              45651232     76.85%     77.40% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               415825      0.70%     78.10% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                965911      1.63%     79.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               25011      0.04%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 2446      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.77% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu               126898      0.21%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                75770      0.13%     80.11% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              188862      0.32%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               1222      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              16      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     80.43% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt           16977      0.03%     80.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv            8030      0.01%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     80.48% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              7984011     13.44%     93.92% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             3334622      5.61%     99.53% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          133945      0.23%     99.76% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         143987      0.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               59399347                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  814138                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1597324                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       767313                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             859143                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      682691                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.011493                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  587149     86.01%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     86.01% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   4304      0.63%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                     61      0.01%     86.64% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                    99      0.01%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     86.66% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  43961      6.44%     93.10% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 20273      2.97%     96.07% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              3858      0.57%     96.63% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            22986      3.37%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               58943318                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          150489144                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     57876716                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          72080340                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   62523492                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  59399347                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                2149                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined        10412452                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             46351                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           1591                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined     13258597                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      32558732                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.824375                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.278858                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            15827558     48.61%     48.61% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             2951155      9.06%     57.68% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             3283294     10.08%     67.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             2822901      8.67%     76.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2494636      7.66%     84.09% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5             1857651      5.71%     89.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6             1709598      5.25%     95.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             1006998      3.09%     98.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              604941      1.86%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        32558732                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.726874                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            492161                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           304615                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              8415648                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             3715026                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                24039647                       # number of misc regfile reads
system.cpu.numCycles                         34397031                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          233108                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                 12462                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        56051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        114230                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests           26                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops           11                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       589168                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops        18495                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1178851                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops          18506                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              47030                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        17880                       # Transaction distribution
system.membus.trans_dist::CleanEvict            38169                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11151                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11151                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         47030                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port       172411                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total       172411                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                 172411                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      4867904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      4867904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 4867904                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             58181                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   58181    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               58181                       # Request fanout histogram
system.membus.reqLayer2.occupancy           200477000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy          310867000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp            550708                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       105133                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       430930                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          124767                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               1                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              1                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            38973                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           38973                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        431188                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       119521                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      1293300                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       475228                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1768528                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     55175168                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     15727808                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               70902976                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           71667                       # Total snoops (count)
system.tol2bus.snoopTraffic                   1144640                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           661345                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.028038                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.165183                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 642813     97.20%     97.20% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  18521      2.80%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                     11      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             661345                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1107608500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              6.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         237761460                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         646894771                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.demand_hits::.cpu.inst               422069                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               109425                       # number of demand (read+write) hits
system.l2.demand_hits::total                   531494                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              422069                       # number of overall hits
system.l2.overall_hits::.cpu.data              109425                       # number of overall hits
system.l2.overall_hits::total                  531494                       # number of overall hits
system.l2.demand_misses::.cpu.inst               9114                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              49069                       # number of demand (read+write) misses
system.l2.demand_misses::total                  58183                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              9114                       # number of overall misses
system.l2.overall_misses::.cpu.data             49069                       # number of overall misses
system.l2.overall_misses::total                 58183                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    791963000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   3908069500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       4700032500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    791963000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   3908069500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      4700032500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           431183                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           158494                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               589677                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          431183                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          158494                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              589677                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.021137                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.309595                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.098669                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.021137                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.309595                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.098669                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 86895.216151                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 79644.368135                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 80780.167747                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 86895.216151                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 79644.368135                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 80780.167747                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               17880                       # number of writebacks
system.l2.writebacks::total                     17880                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.data               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   1                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.data              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  1                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          9114                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         49068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             58182                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         9114                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        49068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            58182                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    700833000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   3417329000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   4118162000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    700833000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   3417329000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   4118162000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.021137                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.309589                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.098668                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.021137                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.309589                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.098668                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 76896.313364                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 69644.758295                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 70780.688185                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 76896.313364                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 69644.758295                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 70780.688185                       # average overall mshr miss latency
system.l2.replacements                          71662                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        87253                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            87253                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        87253                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        87253                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       430924                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           430924                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       430924                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       430924                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks         2877                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total          2877                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data                1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    1                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data            1                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                1                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             27822                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 27822                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11151                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11151                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    873232000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     873232000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         38973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             38973                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.286121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.286121                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 78309.748005                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 78309.748005                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11151                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    761722000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    761722000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.286121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.286121                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 68309.748005                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 68309.748005                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         422069                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             422069                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         9114                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             9114                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    791963000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    791963000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       431183                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         431183                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.021137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.021137                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 86895.216151                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86895.216151                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         9114                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         9114                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    700833000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    700833000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.021137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.021137                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 76896.313364                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76896.313364                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         81603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             81603                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data        37918                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           37918                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data   3034837500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   3034837500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       119521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        119521                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.317250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.317250                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 80036.855847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 80036.855847                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data        37917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        37917                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data   2655607000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   2655607000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.317241                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.317241                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 70037.371100                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 70037.371100                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2030.382965                       # Cycle average of tags in use
system.l2.tags.total_refs                     1175958                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     73710                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     15.953846                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     176.558140                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       143.374151                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      1710.450675                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.086210                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.070007                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.835181                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.991398                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          174                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          317                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          848                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          463                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          246                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   2431384                       # Number of tag accesses
system.l2.tags.data_accesses                  2431384                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.avgPriority_.writebacks::samples     17551.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      9113.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     46998.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.001041056500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds         1045                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds         1045                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              132462                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState              16497                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       58181                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      17880                       # Number of write requests accepted
system.mem_ctrls.readBursts                     58181                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    17880                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                   2070                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                   329                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.08                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.30                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 58181                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                17880                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   48781                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    6545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     663                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      96                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                      22                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       3                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    346                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    378                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    946                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   1043                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   1051                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   1063                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   1056                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   1060                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   1072                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   1078                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   1058                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   1061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   1049                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   1048                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   1045                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples         1045                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      53.680383                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     38.797898                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     72.972711                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-63            772     73.88%     73.88% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-127          212     20.29%     94.16% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-191           29      2.78%     96.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-255           17      1.63%     98.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-319            8      0.77%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-383            2      0.19%     99.52% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-447            2      0.19%     99.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-575            1      0.10%     99.81% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-831            1      0.10%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1600-1663            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          1045                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         1045                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.772249                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.739372                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.069337                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              663     63.44%     63.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17               25      2.39%     65.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              300     28.71%     94.55% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               47      4.50%     99.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                9      0.86%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21                1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          1045                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                  132480                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 3723584                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys              1144320                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    216.51                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     66.54                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                   17198485500                       # Total gap between requests
system.mem_ctrls.avgGap                     226114.38                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       583232                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      3007872                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks      1121728                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 33911765.056459814310                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 174891378.703335702419                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 65222375.303914315999                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         9113                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        49068                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        17880                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    324774750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data   1420983250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 417131708250                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     35638.62                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28959.47                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  23329513.88                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       583232                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      3140352                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       3723584                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       583232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       583232                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks      1144320                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total      1144320                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         9113                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        49068                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          58181                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        17880                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         17880                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst     33911765                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    182594369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        216506134                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst     33911765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total     33911765                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     66535977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        66535977                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     66535977                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst     33911765                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    182594369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       283042111                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                56111                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               17527                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         4402                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         4465                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         6231                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2455                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         3157                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         4600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2308                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1807                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         3179                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         3235                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         3059                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1745                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2499                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         6033                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         3792                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         3144                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0         2096                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          388                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2         2816                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          916                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4         1868                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5         1176                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          553                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          514                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          536                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          486                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          572                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          458                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          545                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13         1550                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14         1626                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15         1427                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               693676750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             280555000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat         1745758000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                12362.58                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           31112.58                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               36552                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits              14255                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            65.14                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           81.33                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        22819                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   206.432885                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   139.821979                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   216.933013                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         9997     43.81%     43.81% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         6014     26.36%     70.17% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         3273     14.34%     84.51% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511         1346      5.90%     90.41% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          773      3.39%     93.79% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          356      1.56%     95.35% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          236      1.03%     96.39% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          177      0.78%     97.16% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          647      2.84%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        22819                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               3591104                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten            1121728                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              208.803144                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               65.222375                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.14                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.63                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.51                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               69.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.rank1.actEnergy        75334140                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        40010685                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      190538040                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      37584000                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 1357125120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   5358094620                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   2092150080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    9150836685                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.071326                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   5388208000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    574080000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT  11236227000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.actEnergy        87679200                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        46587420                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      210094500                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      53906940                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 1357125120.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   6067282920                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1494938880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    9317614980                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   541.768576                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3829963500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    574080000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT  12794471500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.rename.squashCycles                 277706                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                 14877722                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 2865636                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            438                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   9752453                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               4784777                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               64487933                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 33491                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 946161                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                2457727                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                1408261                       # Number of times rename has blocked due to SQ full
system.cpu.rename.fullRegistersEvents           23085                       # Number of times there has been no free registers
system.cpu.rename.renamedOperands            79747656                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                   166384210                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                101196487                       # Number of integer rename lookups
system.cpu.rename.fpLookups                   1115848                       # Number of floating rename lookups
system.cpu.rename.committedMaps              64037123                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                 15710527                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                       7                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                   6                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                   3170269                       # count of insts added to the skid buffer
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      4961706                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          4961706                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      4961706                       # number of overall hits
system.cpu.icache.overall_hits::total         4961706                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       442351                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         442351                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       442351                       # number of overall misses
system.cpu.icache.overall_misses::total        442351                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   6548984499                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   6548984499                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   6548984499                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   6548984499                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      5404057                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      5404057                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      5404057                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      5404057                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.081855                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.081855                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.081855                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.081855                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14804.950139                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14804.950139                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14804.950139                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14804.950139                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         1987                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                35                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.771429                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       430930                       # number of writebacks
system.cpu.icache.writebacks::total            430930                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        11163                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        11163                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        11163                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        11163                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       431188                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       431188                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       431188                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       431188                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   5988164499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   5988164499                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   5988164499                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   5988164499                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.079790                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.079790                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.079790                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.079790                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13887.595432                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13887.595432                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13887.595432                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13887.595432                       # average overall mshr miss latency
system.cpu.icache.replacements                 430930                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      4961706                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         4961706                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       442351                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        442351                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   6548984499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   6548984499                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      5404057                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      5404057                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.081855                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.081855                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14804.950139                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14804.950139                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        11163                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        11163                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       431188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       431188                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   5988164499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   5988164499                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.079790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.079790                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13887.595432                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13887.595432                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.804990                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             5392893                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            431187                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             12.507086                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.804990                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999238                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           99                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           35                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3            6                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4           27                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          22047415                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         22047415                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      684150                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                 1420807                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1753                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                1484                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 543839                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 5540                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    751                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.dtb.rdAccesses                     8036208                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     3437975                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                          8153                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          4013                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     5404757                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           908                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                 14524037                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               7591503                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   9388280                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                777206                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 277706                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              3035475                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 64136                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               65365676                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                108320                       # Number of squashed instructions handled by decode
system.cpu.rob.reads                         90197840                       # The number of ROB reads
system.cpu.rob.writes                       126148062                       # The number of ROB writes
system.cpu.dcache.demand_hits::.cpu.data      9978719                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          9978719                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      9978719                       # number of overall hits
system.cpu.dcache.overall_hits::total         9978719                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       532354                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         532354                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       532354                       # number of overall misses
system.cpu.dcache.overall_misses::total        532354                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data  22077900499                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  22077900499                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data  22077900499                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  22077900499                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     10511073                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     10511073                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     10511073                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     10511073                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.050647                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.050647                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.050647                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.050647                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41472.216794                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41472.216794                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41472.216794                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41472.216794                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        17161                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         1360                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1130                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              20                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    15.186726                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           68                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        87253                       # number of writebacks
system.cpu.dcache.writebacks::total             87253                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data       373859                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       373859                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data       373859                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       373859                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data       158495                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       158495                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       158495                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       158495                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   5304526500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   5304526500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   5304526500                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   5304526500                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015079                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015079                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015079                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.015079                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 33468.099940                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 33468.099940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 33468.099940                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 33468.099940                       # average overall mshr miss latency
system.cpu.dcache.replacements                 158238                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      6845662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6845662                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       493277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        493277                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  20810129500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  20810129500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      7338939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      7338939                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.067214                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.067214                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 42187.512290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 42187.512290                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       373664                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       373664                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       119613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       119613                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   4081239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   4081239000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.016298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.016298                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 34120.363171                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 34120.363171                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      3133057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        3133057                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        39077                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        39077                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1267770999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1267770999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      3172134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      3172134                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.012319                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.012319                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 32442.894772                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 32442.894772                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          195                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          195                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        38882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        38882                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   1223287500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   1223287500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.012257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.012257                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 31461.537472                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 31461.537472                       # average WriteReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           255.717465                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10137214                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            158494                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             63.959607                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            195500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   255.717465                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.998896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.998896                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          126                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          125                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2            5                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          42202786                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         42202786                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  17198515000                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON  17198515000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups                 7405988                       # Number of BP lookups
system.cpu.branchPred.condPredicted           5888991                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            327194                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              3173338                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 3135417                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             98.805012                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  406414                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                 28                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          212997                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits             195837                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses            17160                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted         9309                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts        10233666                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls             558                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            263859                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     31108427                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.675211                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.614211                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0        17567827     56.47%     56.47% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         3796259     12.20%     68.68% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2         1817557      5.84%     74.52% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         2316752      7.45%     81.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          932577      3.00%     84.96% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          654401      2.10%     87.07% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          526254      1.69%     88.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          402683      1.29%     90.05% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8         3094117      9.95%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     31108427                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             27907544                       # Number of instructions committed
system.cpu.commit.opsCommitted               52113183                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                    10166028                       # Number of memory references committed
system.cpu.commit.loads                       6994841                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                         372                       # Number of memory barriers committed
system.cpu.commit.branches                    5679758                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     718115                       # Number of committed floating point instructions.
system.cpu.commit.integer                    51417483                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                316854                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       288362      0.55%      0.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     39963950     76.69%     77.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult       387237      0.74%     77.98% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv       885190      1.70%     79.68% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        24928      0.05%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2442      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.73% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu       117370      0.23%     79.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     79.96% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        75724      0.15%     80.10% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc       184164      0.35%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1216      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd           16      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.46% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt        12417      0.02%     80.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv         4139      0.01%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.49% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      6880701     13.20%     93.70% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      3049246      5.85%     99.55% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead       114140      0.22%     99.77% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       121941      0.23%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     52113183                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples       3094117                       # number cycles where commit BW limit reached
system.cpu.thread0.numInsts                  27907544                       # Number of Instructions committed
system.cpu.thread0.numOps                    52113183                       # Number of Ops committed
system.cpu.thread0.numMemRefs                       0                       # Number of Memory References
system.cpu.fetch.icacheStallCycles           14987001                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       36509691                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     7405988                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            3737668                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                      17225005                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  683340                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                  724                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles          4161                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            2                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          169                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   5404058                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                113158                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           32558732                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              2.075888                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.220436                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 21583591     66.29%     66.29% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   726107      2.23%     68.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   515063      1.58%     70.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   882832      2.71%     72.81% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   637936      1.96%     74.77% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                  1002454      3.08%     77.85% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   743891      2.28%     80.14% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   578670      1.78%     81.92% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  5888188     18.08%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             32558732                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.215309                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        1.061420                       # Number of inst fetches per cycle

---------- End Simulation Statistics   ----------
