#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2009.vpi";
S_0x1521050b0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x152105220 .scope module, "data_memory_tb" "data_memory_tb" 3 1;
 .timescale 0 0;
v0x152120e60_0 .var "clk", 0 0;
v0x152120f10_0 .var "in_address", 31 0;
v0x152120fa0_0 .var "in_write_data", 31 0;
v0x152121070_0 .var "in_write_enable", 0 0;
v0x152121120_0 .net "out_data", 31 0, L_0x152121380;  1 drivers
v0x1521211f0_0 .var "reset", 0 0;
S_0x1521088a0 .scope module, "DUT" "data_memory" 3 10, 4 1 0, S_0x152105220;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in_address";
    .port_info 1 /INPUT 32 "in_write_data";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "clk";
    .port_info 4 /INPUT 1 "in_write_enable";
    .port_info 5 /OUTPUT 32 "out_data";
v0x152120850_0 .net *"_ivl_0", 63 0, L_0x1521212a0;  1 drivers
v0x152120910_0 .net "clk", 0 0, v0x152120e60_0;  1 drivers
v0x1521209b0_0 .net "in_address", 31 0, v0x152120f10_0;  1 drivers
v0x152120a50_0 .net "in_write_data", 31 0, v0x152120fa0_0;  1 drivers
v0x152120b00_0 .net "in_write_enable", 0 0, v0x152121070_0;  1 drivers
v0x152120be0 .array "memory", 0 31, 63 0;
v0x152120c80_0 .net "out_data", 31 0, L_0x152121380;  alias, 1 drivers
v0x152120d30_0 .net "reset", 0 0, v0x1521211f0_0;  1 drivers
E_0x152105df0/0 .event negedge, v0x152120d30_0;
E_0x152105df0/1 .event posedge, v0x152120910_0;
E_0x152105df0 .event/or E_0x152105df0/0, E_0x152105df0/1;
L_0x1521212a0 .array/port v0x152120be0, v0x152120f10_0;
L_0x152121380 .part L_0x1521212a0, 0, 32;
S_0x152108a10 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 4 13, 4 13 0, S_0x1521088a0;
 .timescale 0 0;
v0x152110df0_0 .var/i "i", 31 0;
    .scope S_0x1521088a0;
T_0 ;
    %wait E_0x152105df0;
    %load/vec4 v0x152120d30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %fork t_1, S_0x152108a10;
    %jmp t_0;
    .scope S_0x152108a10;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x152110df0_0, 0, 32;
T_0.2 ;
    %load/vec4 v0x152110df0_0;
    %cmpi/s 64, 0, 32;
    %jmp/0xz T_0.3, 5;
    %pushi/vec4 0, 0, 64;
    %ix/getv/s 4, v0x152110df0_0;
    %store/vec4a v0x152120be0, 4, 0;
    %load/vec4 v0x152110df0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x152110df0_0, 0, 32;
    %jmp T_0.2;
T_0.3 ;
    %end;
    .scope S_0x1521088a0;
t_0 %join;
T_0.0 ;
    %load/vec4 v0x152120b00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x152120a50_0;
    %pad/u 64;
    %ix/getv 3, v0x1521209b0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x152120be0, 0, 4;
T_0.4 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x152105220;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152120e60_0, 0, 1;
T_1.0 ;
    %delay 5, 0;
    %load/vec4 v0x152120e60_0;
    %inv;
    %store/vec4 v0x152120e60_0, 0, 1;
    %jmp T_1.0;
    %end;
    .thread T_1;
    .scope S_0x152105220;
T_2 ;
    %delay 100, 0;
    %vpi_call/w 3 25 "$finish" {0 0 0};
    %end;
    .thread T_2;
    .scope S_0x152105220;
T_3 ;
    %vpi_call/w 3 29 "$dumpfile", "data_memory.vcd" {0 0 0};
    %vpi_call/w 3 30 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x152105220 {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x152105220;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1521211f0_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1521211f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x152121070_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x152120f10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x152120fa0_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152121070_0, 0, 1;
    %pushi/vec4 10, 0, 32;
    %store/vec4 v0x152120fa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x152120f10_0, 0, 32;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x152121070_0, 0, 1;
    %pushi/vec4 20, 0, 32;
    %store/vec4 v0x152120fa0_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x152120f10_0, 0, 32;
    %delay 10, 0;
    %end;
    .thread T_4;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "data_memory_tb.v";
    "data_memory.v";
