#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001a6d0d5dfe0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001a6d0d5e530 .scope module, "rv32i_sc_tb" "rv32i_sc_tb" 3 1;
 .timescale 0 0;
v000001a6d0dc6080_0 .net "DataAdr", 31 0, v000001a6d0db64f0_0;  1 drivers
v000001a6d0dc52c0_0 .net "MemWrite", 0 0, v000001a6d0db1d20_0;  1 drivers
v000001a6d0dc6d00_0 .net "WriteData", 31 0, L_000001a6d0e22670;  1 drivers
v000001a6d0dc68a0_0 .var "clk", 0 0;
v000001a6d0dc6da0_0 .var "reset", 0 0;
E_000001a6d0d29840 .event negedge, v000001a6d0d59320_0;
S_000001a6d0cefdd0 .scope module, "dut" "top" 3 8, 4 1 0, S_000001a6d0d5e530;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v000001a6d0dc5a40_0 .net "DataAdr", 31 0, v000001a6d0db64f0_0;  alias, 1 drivers
v000001a6d0dc6b20_0 .net "Instr", 31 0, L_000001a6d0d51380;  1 drivers
v000001a6d0dc4fa0_0 .net "MemWrite", 0 0, v000001a6d0db1d20_0;  alias, 1 drivers
v000001a6d0dc6bc0_0 .net "PC", 31 0, v000001a6d0db3dd0_0;  1 drivers
v000001a6d0dc6800_0 .net "ReadData", 31 0, L_000001a6d0d502e0;  1 drivers
v000001a6d0dc6620_0 .net "WriteData", 31 0, L_000001a6d0e22670;  alias, 1 drivers
v000001a6d0dc6580_0 .net "clk", 0 0, v000001a6d0dc68a0_0;  1 drivers
v000001a6d0dc54a0_0 .net "rst_n", 0 0, v000001a6d0dc6da0_0;  1 drivers
S_000001a6d0ceff60 .scope module, "dmem" "dmem" 4 12, 5 1 0, S_000001a6d0cefdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_000001a6d0d502e0 .functor BUFZ 32, L_000001a6d0e23e30, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a6d0d58060_0 .net *"_ivl_0", 31 0, L_000001a6d0e23e30;  1 drivers
v000001a6d0d59000_0 .net *"_ivl_3", 29 0, L_000001a6d0e23930;  1 drivers
v000001a6d0d58740_0 .net "a", 31 0, v000001a6d0db64f0_0;  alias, 1 drivers
v000001a6d0d59320_0 .net "clk", 0 0, v000001a6d0dc68a0_0;  alias, 1 drivers
v000001a6d0d58920 .array "mem", 0 63, 31 0;
v000001a6d0d59460_0 .net "rd", 31 0, L_000001a6d0d502e0;  alias, 1 drivers
v000001a6d0d59780_0 .net "wd", 31 0, L_000001a6d0e22670;  alias, 1 drivers
v000001a6d0d59a00_0 .net "we", 0 0, v000001a6d0db1d20_0;  alias, 1 drivers
E_000001a6d0d29480 .event posedge, v000001a6d0d59320_0;
L_000001a6d0e23e30 .array/port v000001a6d0d58920, L_000001a6d0e23930;
L_000001a6d0e23930 .part v000001a6d0db64f0_0, 2, 30;
S_000001a6d0ced930 .scope module, "imem" "imem" 4 10, 6 1 0, S_000001a6d0cefdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_000001a6d0d51380 .functor BUFZ 32, L_000001a6d0e23890, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a6d0d589c0_0 .net *"_ivl_0", 31 0, L_000001a6d0e23890;  1 drivers
v000001a6d0d58240_0 .net *"_ivl_3", 29 0, L_000001a6d0e24a10;  1 drivers
v000001a6d0d58b00_0 .net "a", 31 0, v000001a6d0db3dd0_0;  alias, 1 drivers
v000001a6d0d58100 .array "mem", 0 63, 31 0;
v000001a6d0d59c80_0 .net "rd", 31 0, L_000001a6d0d51380;  alias, 1 drivers
L_000001a6d0e23890 .array/port v000001a6d0d58100, L_000001a6d0e24a10;
L_000001a6d0e24a10 .part v000001a6d0db3dd0_0, 2, 30;
S_000001a6d0cedac0 .scope module, "rvsingle" "rv32i_sc" 4 7, 7 1 0, S_000001a6d0cefdd0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "ReadData";
    .port_info 3 /INPUT 32 "instr";
    .port_info 4 /OUTPUT 32 "PC";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 32 "ALUResult";
    .port_info 7 /OUTPUT 32 "WriteData";
v000001a6d0dc4d90_0 .net "ALUControl", 3 0, v000001a6d0d58ba0_0;  1 drivers
v000001a6d0dc4110_0 .net "ALUResult", 31 0, v000001a6d0db64f0_0;  alias, 1 drivers
v000001a6d0dc30d0_0 .net "ALUSrc", 0 0, v000001a6d0db3bc0_0;  1 drivers
v000001a6d0dc33f0_0 .net "ImmSrc", 2 0, v000001a6d0db31c0_0;  1 drivers
v000001a6d0dc3490_0 .net "LoadExtSrc", 2 0, L_000001a6d0d50740;  1 drivers
v000001a6d0dc3a30_0 .net "MemWrite", 0 0, v000001a6d0db1d20_0;  alias, 1 drivers
v000001a6d0dc41b0_0 .net "NEG", 0 0, L_000001a6d0d50f20;  1 drivers
v000001a6d0dc4250_0 .net "NEGU", 0 0, L_000001a6d0d4fe10;  1 drivers
v000001a6d0dc4390_0 .net "PC", 31 0, v000001a6d0db3dd0_0;  alias, 1 drivers
v000001a6d0dc6760_0 .net "PCSrc", 0 0, L_000001a6d0d512a0;  1 drivers
v000001a6d0dc5400_0 .net "ReadData", 31 0, L_000001a6d0d502e0;  alias, 1 drivers
v000001a6d0dc5900_0 .net "RegWrite", 0 0, v000001a6d0db2d60_0;  1 drivers
v000001a6d0dc5680_0 .net "ResultSrc", 1 0, v000001a6d0db29a0_0;  1 drivers
v000001a6d0dc5720_0 .net "WriteData", 31 0, L_000001a6d0e22670;  alias, 1 drivers
v000001a6d0dc5540_0 .net "Zero", 0 0, L_000001a6d0e21630;  1 drivers
v000001a6d0dc5ea0_0 .net "clk", 0 0, v000001a6d0dc68a0_0;  alias, 1 drivers
v000001a6d0dc6120_0 .net "instr", 31 0, L_000001a6d0d51380;  alias, 1 drivers
v000001a6d0dc57c0_0 .net "rst_n", 0 0, v000001a6d0dc6da0_0;  alias, 1 drivers
L_000001a6d0dc61c0 .part L_000001a6d0d51380, 0, 7;
L_000001a6d0dc6940 .part L_000001a6d0d51380, 12, 3;
L_000001a6d0dc6300 .part L_000001a6d0d51380, 30, 1;
S_000001a6d0ce13f0 .scope module, "c" "controller" 7 16, 8 1 0, S_000001a6d0cedac0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "funct7_5";
    .port_info 3 /INPUT 1 "Zero";
    .port_info 4 /INPUT 1 "NEG";
    .port_info 5 /INPUT 1 "NEGU";
    .port_info 6 /OUTPUT 1 "RegWrite";
    .port_info 7 /OUTPUT 3 "ImmSrc";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 2 "ResultSrc";
    .port_info 11 /OUTPUT 1 "PCSrc";
    .port_info 12 /OUTPUT 4 "ALUControl";
    .port_info 13 /OUTPUT 3 "LoadExtSrc";
L_000001a6d0d51000 .functor AND 1, v000001a6d0d591e0_0, v000001a6d0db2a40_0, C4<1>, C4<1>;
L_000001a6d0d512a0 .functor OR 1, L_000001a6d0d51000, v000001a6d0db2360_0, C4<0>, C4<0>;
L_000001a6d0d50740 .functor BUFZ 3, L_000001a6d0dc6940, C4<000>, C4<000>, C4<000>;
v000001a6d0db2540_0 .net "ALUControl", 3 0, v000001a6d0d58ba0_0;  alias, 1 drivers
v000001a6d0db2e00_0 .net "ALUOp", 1 0, v000001a6d0db2c20_0;  1 drivers
v000001a6d0db24a0_0 .net "ALUSrc", 0 0, v000001a6d0db3bc0_0;  alias, 1 drivers
v000001a6d0db3b20_0 .net "Branch", 0 0, v000001a6d0db2a40_0;  1 drivers
v000001a6d0db3800_0 .net "Branch_Taken", 0 0, v000001a6d0d591e0_0;  1 drivers
v000001a6d0db2f40_0 .net "ImmSrc", 2 0, v000001a6d0db31c0_0;  alias, 1 drivers
v000001a6d0db1fa0_0 .net "Jump", 0 0, v000001a6d0db2360_0;  1 drivers
v000001a6d0db25e0_0 .net "LoadExtSrc", 2 0, L_000001a6d0d50740;  alias, 1 drivers
v000001a6d0db2fe0_0 .net "MemWrite", 0 0, v000001a6d0db1d20_0;  alias, 1 drivers
v000001a6d0db3300_0 .net "NEG", 0 0, L_000001a6d0d50f20;  alias, 1 drivers
v000001a6d0db33a0_0 .net "NEGU", 0 0, L_000001a6d0d4fe10;  alias, 1 drivers
v000001a6d0db2ae0_0 .net "PCSrc", 0 0, L_000001a6d0d512a0;  alias, 1 drivers
v000001a6d0db1e60_0 .net "RegWrite", 0 0, v000001a6d0db2d60_0;  alias, 1 drivers
v000001a6d0db2680_0 .net "ResultSrc", 1 0, v000001a6d0db29a0_0;  alias, 1 drivers
v000001a6d0db2720_0 .net "Zero", 0 0, L_000001a6d0e21630;  alias, 1 drivers
v000001a6d0db3080_0 .net *"_ivl_2", 0 0, L_000001a6d0d51000;  1 drivers
v000001a6d0db27c0_0 .net "funct3", 2 0, L_000001a6d0dc6940;  1 drivers
v000001a6d0db3120_0 .net "funct7_5", 0 0, L_000001a6d0dc6300;  1 drivers
v000001a6d0db2220_0 .net "opcode", 6 0, L_000001a6d0dc61c0;  1 drivers
L_000001a6d0dc5b80 .part L_000001a6d0dc61c0, 5, 1;
S_000001a6d0ce1580 .scope module, "ad" "alu_decoder" 8 25, 9 1 0, S_000001a6d0ce13f0;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 1 "op5";
    .port_info 3 /INPUT 1 "funct7_5";
    .port_info 4 /OUTPUT 4 "ALUControl";
v000001a6d0d58ba0_0 .var "ALUControl", 3 0;
v000001a6d0d57de0_0 .net "ALUOp", 1 0, v000001a6d0db2c20_0;  alias, 1 drivers
v000001a6d0d58c40_0 .net "funct3", 2 0, L_000001a6d0dc6940;  alias, 1 drivers
v000001a6d0d59820_0 .net "funct7_5", 0 0, L_000001a6d0dc6300;  alias, 1 drivers
v000001a6d0d58ce0_0 .net "op5", 0 0, L_000001a6d0dc5b80;  1 drivers
v000001a6d0d58e20_0 .net "op5func7_5_concat", 1 0, L_000001a6d0dc5d60;  1 drivers
E_000001a6d0d29580 .event anyedge, v000001a6d0d57de0_0, v000001a6d0d58c40_0, v000001a6d0d58e20_0, v000001a6d0d59820_0;
L_000001a6d0dc5d60 .concat [ 1 1 0 0], L_000001a6d0dc6300, L_000001a6d0dc5b80;
S_000001a6d0cdcbf0 .scope module, "bl" "branch_logic" 8 28, 10 1 0, S_000001a6d0ce13f0;
 .timescale 0 0;
    .port_info 0 /INPUT 3 "funct3";
    .port_info 1 /INPUT 1 "Zero";
    .port_info 2 /INPUT 1 "NEG";
    .port_info 3 /INPUT 1 "NEGU";
    .port_info 4 /OUTPUT 1 "Branch_Taken";
v000001a6d0d591e0_0 .var "Branch_Taken", 0 0;
v000001a6d0d598c0_0 .net "NEG", 0 0, L_000001a6d0d50f20;  alias, 1 drivers
v000001a6d0d43090_0 .net "NEGU", 0 0, L_000001a6d0d4fe10;  alias, 1 drivers
v000001a6d0db2ea0_0 .net "Zero", 0 0, L_000001a6d0e21630;  alias, 1 drivers
v000001a6d0db2b80_0 .net "funct3", 2 0, L_000001a6d0dc6940;  alias, 1 drivers
v000001a6d0db2cc0_0 .net "funct3_lsb", 0 0, L_000001a6d0dc5860;  1 drivers
E_000001a6d0d29640/0 .event anyedge, v000001a6d0d58c40_0, v000001a6d0db2ea0_0, v000001a6d0db2cc0_0, v000001a6d0d598c0_0;
E_000001a6d0d29640/1 .event anyedge, v000001a6d0d43090_0;
E_000001a6d0d29640 .event/or E_000001a6d0d29640/0, E_000001a6d0d29640/1;
L_000001a6d0dc5860 .part L_000001a6d0dc6940, 0, 1;
S_000001a6d0cdcd80 .scope module, "md" "main_decoder" 8 22, 11 1 0, S_000001a6d0ce13f0;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /OUTPUT 1 "RegWrite";
    .port_info 2 /OUTPUT 3 "ImmSrc";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 2 "ResultSrc";
    .port_info 6 /OUTPUT 1 "Branch";
    .port_info 7 /OUTPUT 2 "ALUOp";
    .port_info 8 /OUTPUT 1 "Jump";
v000001a6d0db2c20_0 .var "ALUOp", 1 0;
v000001a6d0db3bc0_0 .var "ALUSrc", 0 0;
v000001a6d0db2a40_0 .var "Branch", 0 0;
v000001a6d0db31c0_0 .var "ImmSrc", 2 0;
v000001a6d0db2360_0 .var "Jump", 0 0;
v000001a6d0db1d20_0 .var "MemWrite", 0 0;
v000001a6d0db2d60_0 .var "RegWrite", 0 0;
v000001a6d0db29a0_0 .var "ResultSrc", 1 0;
v000001a6d0db2400_0 .net "opcode", 6 0, L_000001a6d0dc61c0;  alias, 1 drivers
E_000001a6d0d29800 .event anyedge, v000001a6d0db2400_0;
S_000001a6d0cdac00 .scope module, "dp" "datapath" 7 20, 12 1 0, S_000001a6d0cedac0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "instr";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 3 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 2 "ResultSrc";
    .port_info 7 /INPUT 1 "PCSrc";
    .port_info 8 /INPUT 32 "ReadData";
    .port_info 9 /INPUT 4 "ALUControl";
    .port_info 10 /INPUT 3 "LoadExtSrc";
    .port_info 11 /OUTPUT 32 "PC";
    .port_info 12 /OUTPUT 1 "Zero";
    .port_info 13 /OUTPUT 1 "NEGU";
    .port_info 14 /OUTPUT 1 "NEG";
    .port_info 15 /OUTPUT 32 "ALUResult";
    .port_info 16 /OUTPUT 32 "WriteData";
v000001a6d0dc4c50_0 .net "ALUControl", 3 0, v000001a6d0d58ba0_0;  alias, 1 drivers
v000001a6d0dc4070_0 .net "ALUResult", 31 0, v000001a6d0db64f0_0;  alias, 1 drivers
v000001a6d0dc3e90_0 .net "ALUSrc", 0 0, v000001a6d0db3bc0_0;  alias, 1 drivers
v000001a6d0dc4bb0_0 .net "DataExt", 31 0, L_000001a6d0e23a70;  1 drivers
v000001a6d0dc3530_0 .net "ImmSrc", 2 0, v000001a6d0db31c0_0;  alias, 1 drivers
v000001a6d0dc38f0_0 .net "LoadExtSrc", 2 0, L_000001a6d0d50740;  alias, 1 drivers
v000001a6d0dc3210_0 .net "NEG", 0 0, L_000001a6d0d50f20;  alias, 1 drivers
v000001a6d0dc3670_0 .net "NEGU", 0 0, L_000001a6d0d4fe10;  alias, 1 drivers
v000001a6d0dc3f30_0 .net "PC", 31 0, v000001a6d0db3dd0_0;  alias, 1 drivers
v000001a6d0dc4570_0 .net "PCNext", 31 0, L_000001a6d0e22530;  1 drivers
v000001a6d0dc4750_0 .net "PCPlus4", 31 0, L_000001a6d0dc6c60;  1 drivers
v000001a6d0dc4890_0 .net "PCSrc", 0 0, L_000001a6d0d512a0;  alias, 1 drivers
v000001a6d0dc4cf0_0 .net "PCTarget", 31 0, L_000001a6d0dc5220;  1 drivers
v000001a6d0dc3030_0 .net "ReadData", 31 0, L_000001a6d0d502e0;  alias, 1 drivers
v000001a6d0dc3fd0_0 .net "RegWrite", 0 0, v000001a6d0db2d60_0;  alias, 1 drivers
v000001a6d0dc3cb0_0 .net "Result", 31 0, L_000001a6d0e22210;  1 drivers
v000001a6d0dc3990_0 .net "ResultSrc", 1 0, v000001a6d0db29a0_0;  alias, 1 drivers
v000001a6d0dc4e30_0 .net "SrcA", 31 0, L_000001a6d0e228f0;  1 drivers
v000001a6d0dc3df0_0 .net "SrcB", 31 0, L_000001a6d0e23430;  1 drivers
v000001a6d0dc3ad0_0 .net "WriteData", 31 0, L_000001a6d0e22670;  alias, 1 drivers
v000001a6d0dc3350_0 .net "Zero", 0 0, L_000001a6d0e21630;  alias, 1 drivers
v000001a6d0dc3d50_0 .net "clk", 0 0, v000001a6d0dc68a0_0;  alias, 1 drivers
v000001a6d0dc42f0_0 .net "immext", 31 0, L_000001a6d0e22fd0;  1 drivers
v000001a6d0dc4930_0 .net "instr", 31 0, L_000001a6d0d51380;  alias, 1 drivers
v000001a6d0dc49d0_0 .net "rst_n", 0 0, v000001a6d0dc6da0_0;  alias, 1 drivers
L_000001a6d0e22350 .part L_000001a6d0d51380, 7, 25;
L_000001a6d0e21810 .part L_000001a6d0d51380, 15, 5;
L_000001a6d0e22850 .part L_000001a6d0d51380, 20, 5;
L_000001a6d0e22c10 .part L_000001a6d0d51380, 7, 5;
L_000001a6d0e24970 .part v000001a6d0db64f0_0, 0, 2;
S_000001a6d0cdad90 .scope module, "ImmExt" "imm_extend" 12 25, 13 1 0, S_000001a6d0cdac00;
 .timescale 0 0;
    .port_info 0 /INPUT 25 "in";
    .port_info 1 /INPUT 3 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ImmExt";
v000001a6d0db39e0_0 .net "ImmExt", 31 0, L_000001a6d0e22fd0;  alias, 1 drivers
v000001a6d0db2860_0 .net "ImmSrc", 2 0, v000001a6d0db31c0_0;  alias, 1 drivers
v000001a6d0db3580_0 .net *"_ivl_11", 0 0, L_000001a6d0dc69e0;  1 drivers
v000001a6d0db3260_0 .net *"_ivl_13", 5 0, L_000001a6d0dc5ae0;  1 drivers
v000001a6d0db3440_0 .net *"_ivl_15", 3 0, L_000001a6d0dc64e0;  1 drivers
L_000001a6d0dc8fc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a6d0db2180_0 .net/2u *"_ivl_16", 0 0, L_000001a6d0dc8fc0;  1 drivers
v000001a6d0db38a0_0 .net *"_ivl_21", 0 0, L_000001a6d0dc6a80;  1 drivers
v000001a6d0db34e0_0 .net *"_ivl_23", 7 0, L_000001a6d0dc5040;  1 drivers
v000001a6d0db3620_0 .net *"_ivl_25", 0 0, L_000001a6d0dc5cc0;  1 drivers
v000001a6d0db36c0_0 .net *"_ivl_27", 9 0, L_000001a6d0dc6e40;  1 drivers
L_000001a6d0dc9008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a6d0db3760_0 .net/2u *"_ivl_28", 0 0, L_000001a6d0dc9008;  1 drivers
v000001a6d0db1dc0_0 .net *"_ivl_3", 6 0, L_000001a6d0dc5360;  1 drivers
v000001a6d0db3940_0 .net *"_ivl_33", 19 0, L_000001a6d0dc50e0;  1 drivers
L_000001a6d0dc9050 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001a6d0db2900_0 .net/2u *"_ivl_36", 2 0, L_000001a6d0dc9050;  1 drivers
v000001a6d0db3a80_0 .net *"_ivl_38", 0 0, L_000001a6d0dc6440;  1 drivers
v000001a6d0db1f00_0 .net *"_ivl_41", 0 0, L_000001a6d0dc5f40;  1 drivers
v000001a6d0db2040_0 .net *"_ivl_42", 19 0, L_000001a6d0dc63a0;  1 drivers
v000001a6d0db20e0_0 .net *"_ivl_44", 31 0, L_000001a6d0e23070;  1 drivers
L_000001a6d0dc9098 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001a6d0db4c30_0 .net/2u *"_ivl_46", 2 0, L_000001a6d0dc9098;  1 drivers
v000001a6d0db5270_0 .net *"_ivl_48", 0 0, L_000001a6d0e223f0;  1 drivers
v000001a6d0db4d70_0 .net *"_ivl_5", 4 0, L_000001a6d0dc6260;  1 drivers
v000001a6d0db49b0_0 .net *"_ivl_51", 0 0, L_000001a6d0e23750;  1 drivers
v000001a6d0db4410_0 .net *"_ivl_52", 19 0, L_000001a6d0e22f30;  1 drivers
v000001a6d0db44b0_0 .net *"_ivl_54", 31 0, L_000001a6d0e22ad0;  1 drivers
L_000001a6d0dc90e0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001a6d0db4ff0_0 .net/2u *"_ivl_56", 2 0, L_000001a6d0dc90e0;  1 drivers
v000001a6d0db5b30_0 .net *"_ivl_58", 0 0, L_000001a6d0e21bd0;  1 drivers
v000001a6d0db40f0_0 .net *"_ivl_61", 0 0, L_000001a6d0e21ef0;  1 drivers
v000001a6d0db4230_0 .net *"_ivl_62", 18 0, L_000001a6d0e21d10;  1 drivers
v000001a6d0db4a50_0 .net *"_ivl_64", 31 0, L_000001a6d0e22d50;  1 drivers
L_000001a6d0dc9128 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001a6d0db5bd0_0 .net/2u *"_ivl_66", 2 0, L_000001a6d0dc9128;  1 drivers
v000001a6d0db58b0_0 .net *"_ivl_68", 0 0, L_000001a6d0e21f90;  1 drivers
v000001a6d0db45f0_0 .net *"_ivl_71", 0 0, L_000001a6d0e20ff0;  1 drivers
v000001a6d0db4f50_0 .net *"_ivl_72", 10 0, L_000001a6d0e21130;  1 drivers
v000001a6d0db4550_0 .net *"_ivl_74", 31 0, L_000001a6d0e214f0;  1 drivers
L_000001a6d0dc9170 .functor BUFT 1, C4<000000000000>, C4<0>, C4<0>, C4<0>;
v000001a6d0db4b90_0 .net/2u *"_ivl_76", 11 0, L_000001a6d0dc9170;  1 drivers
v000001a6d0db4690_0 .net *"_ivl_78", 31 0, L_000001a6d0e219f0;  1 drivers
v000001a6d0db5310_0 .net *"_ivl_80", 31 0, L_000001a6d0e22a30;  1 drivers
v000001a6d0db5450_0 .net *"_ivl_82", 31 0, L_000001a6d0e231b0;  1 drivers
v000001a6d0db5950_0 .net *"_ivl_84", 31 0, L_000001a6d0e211d0;  1 drivers
v000001a6d0db4af0_0 .net *"_ivl_9", 0 0, L_000001a6d0dc55e0;  1 drivers
v000001a6d0db4e10_0 .net "immB", 12 0, L_000001a6d0dc5c20;  1 drivers
v000001a6d0db4eb0_0 .net "immI", 11 0, L_000001a6d0dc59a0;  1 drivers
v000001a6d0db47d0_0 .net "immJ", 20 0, L_000001a6d0dc5180;  1 drivers
v000001a6d0db5090_0 .net "immS", 11 0, L_000001a6d0dc66c0;  1 drivers
v000001a6d0db5a90_0 .net "immU", 19 0, L_000001a6d0dc5e00;  1 drivers
v000001a6d0db5130_0 .net "in", 31 7, L_000001a6d0e22350;  1 drivers
L_000001a6d0dc59a0 .part L_000001a6d0e22350, 13, 12;
L_000001a6d0dc5360 .part L_000001a6d0e22350, 18, 7;
L_000001a6d0dc6260 .part L_000001a6d0e22350, 0, 5;
L_000001a6d0dc66c0 .concat [ 5 7 0 0], L_000001a6d0dc6260, L_000001a6d0dc5360;
L_000001a6d0dc55e0 .part L_000001a6d0e22350, 24, 1;
L_000001a6d0dc69e0 .part L_000001a6d0e22350, 0, 1;
L_000001a6d0dc5ae0 .part L_000001a6d0e22350, 18, 6;
L_000001a6d0dc64e0 .part L_000001a6d0e22350, 1, 4;
LS_000001a6d0dc5c20_0_0 .concat [ 1 4 6 1], L_000001a6d0dc8fc0, L_000001a6d0dc64e0, L_000001a6d0dc5ae0, L_000001a6d0dc69e0;
LS_000001a6d0dc5c20_0_4 .concat [ 1 0 0 0], L_000001a6d0dc55e0;
L_000001a6d0dc5c20 .concat [ 12 1 0 0], LS_000001a6d0dc5c20_0_0, LS_000001a6d0dc5c20_0_4;
L_000001a6d0dc6a80 .part L_000001a6d0e22350, 24, 1;
L_000001a6d0dc5040 .part L_000001a6d0e22350, 5, 8;
L_000001a6d0dc5cc0 .part L_000001a6d0e22350, 13, 1;
L_000001a6d0dc6e40 .part L_000001a6d0e22350, 14, 10;
LS_000001a6d0dc5180_0_0 .concat [ 1 10 1 8], L_000001a6d0dc9008, L_000001a6d0dc6e40, L_000001a6d0dc5cc0, L_000001a6d0dc5040;
LS_000001a6d0dc5180_0_4 .concat [ 1 0 0 0], L_000001a6d0dc6a80;
L_000001a6d0dc5180 .concat [ 20 1 0 0], LS_000001a6d0dc5180_0_0, LS_000001a6d0dc5180_0_4;
L_000001a6d0dc50e0 .part L_000001a6d0e22350, 5, 20;
L_000001a6d0dc5e00 .concat [ 20 0 0 0], L_000001a6d0dc50e0;
L_000001a6d0dc6440 .cmp/eq 3, v000001a6d0db31c0_0, L_000001a6d0dc9050;
L_000001a6d0dc5f40 .part L_000001a6d0dc59a0, 11, 1;
LS_000001a6d0dc63a0_0_0 .concat [ 1 1 1 1], L_000001a6d0dc5f40, L_000001a6d0dc5f40, L_000001a6d0dc5f40, L_000001a6d0dc5f40;
LS_000001a6d0dc63a0_0_4 .concat [ 1 1 1 1], L_000001a6d0dc5f40, L_000001a6d0dc5f40, L_000001a6d0dc5f40, L_000001a6d0dc5f40;
LS_000001a6d0dc63a0_0_8 .concat [ 1 1 1 1], L_000001a6d0dc5f40, L_000001a6d0dc5f40, L_000001a6d0dc5f40, L_000001a6d0dc5f40;
LS_000001a6d0dc63a0_0_12 .concat [ 1 1 1 1], L_000001a6d0dc5f40, L_000001a6d0dc5f40, L_000001a6d0dc5f40, L_000001a6d0dc5f40;
LS_000001a6d0dc63a0_0_16 .concat [ 1 1 1 1], L_000001a6d0dc5f40, L_000001a6d0dc5f40, L_000001a6d0dc5f40, L_000001a6d0dc5f40;
LS_000001a6d0dc63a0_1_0 .concat [ 4 4 4 4], LS_000001a6d0dc63a0_0_0, LS_000001a6d0dc63a0_0_4, LS_000001a6d0dc63a0_0_8, LS_000001a6d0dc63a0_0_12;
LS_000001a6d0dc63a0_1_4 .concat [ 4 0 0 0], LS_000001a6d0dc63a0_0_16;
L_000001a6d0dc63a0 .concat [ 16 4 0 0], LS_000001a6d0dc63a0_1_0, LS_000001a6d0dc63a0_1_4;
L_000001a6d0e23070 .concat [ 12 20 0 0], L_000001a6d0dc59a0, L_000001a6d0dc63a0;
L_000001a6d0e223f0 .cmp/eq 3, v000001a6d0db31c0_0, L_000001a6d0dc9098;
L_000001a6d0e23750 .part L_000001a6d0dc66c0, 11, 1;
LS_000001a6d0e22f30_0_0 .concat [ 1 1 1 1], L_000001a6d0e23750, L_000001a6d0e23750, L_000001a6d0e23750, L_000001a6d0e23750;
LS_000001a6d0e22f30_0_4 .concat [ 1 1 1 1], L_000001a6d0e23750, L_000001a6d0e23750, L_000001a6d0e23750, L_000001a6d0e23750;
LS_000001a6d0e22f30_0_8 .concat [ 1 1 1 1], L_000001a6d0e23750, L_000001a6d0e23750, L_000001a6d0e23750, L_000001a6d0e23750;
LS_000001a6d0e22f30_0_12 .concat [ 1 1 1 1], L_000001a6d0e23750, L_000001a6d0e23750, L_000001a6d0e23750, L_000001a6d0e23750;
LS_000001a6d0e22f30_0_16 .concat [ 1 1 1 1], L_000001a6d0e23750, L_000001a6d0e23750, L_000001a6d0e23750, L_000001a6d0e23750;
LS_000001a6d0e22f30_1_0 .concat [ 4 4 4 4], LS_000001a6d0e22f30_0_0, LS_000001a6d0e22f30_0_4, LS_000001a6d0e22f30_0_8, LS_000001a6d0e22f30_0_12;
LS_000001a6d0e22f30_1_4 .concat [ 4 0 0 0], LS_000001a6d0e22f30_0_16;
L_000001a6d0e22f30 .concat [ 16 4 0 0], LS_000001a6d0e22f30_1_0, LS_000001a6d0e22f30_1_4;
L_000001a6d0e22ad0 .concat [ 12 20 0 0], L_000001a6d0dc66c0, L_000001a6d0e22f30;
L_000001a6d0e21bd0 .cmp/eq 3, v000001a6d0db31c0_0, L_000001a6d0dc90e0;
L_000001a6d0e21ef0 .part L_000001a6d0dc5c20, 12, 1;
LS_000001a6d0e21d10_0_0 .concat [ 1 1 1 1], L_000001a6d0e21ef0, L_000001a6d0e21ef0, L_000001a6d0e21ef0, L_000001a6d0e21ef0;
LS_000001a6d0e21d10_0_4 .concat [ 1 1 1 1], L_000001a6d0e21ef0, L_000001a6d0e21ef0, L_000001a6d0e21ef0, L_000001a6d0e21ef0;
LS_000001a6d0e21d10_0_8 .concat [ 1 1 1 1], L_000001a6d0e21ef0, L_000001a6d0e21ef0, L_000001a6d0e21ef0, L_000001a6d0e21ef0;
LS_000001a6d0e21d10_0_12 .concat [ 1 1 1 1], L_000001a6d0e21ef0, L_000001a6d0e21ef0, L_000001a6d0e21ef0, L_000001a6d0e21ef0;
LS_000001a6d0e21d10_0_16 .concat [ 1 1 1 0], L_000001a6d0e21ef0, L_000001a6d0e21ef0, L_000001a6d0e21ef0;
LS_000001a6d0e21d10_1_0 .concat [ 4 4 4 4], LS_000001a6d0e21d10_0_0, LS_000001a6d0e21d10_0_4, LS_000001a6d0e21d10_0_8, LS_000001a6d0e21d10_0_12;
LS_000001a6d0e21d10_1_4 .concat [ 3 0 0 0], LS_000001a6d0e21d10_0_16;
L_000001a6d0e21d10 .concat [ 16 3 0 0], LS_000001a6d0e21d10_1_0, LS_000001a6d0e21d10_1_4;
L_000001a6d0e22d50 .concat [ 13 19 0 0], L_000001a6d0dc5c20, L_000001a6d0e21d10;
L_000001a6d0e21f90 .cmp/eq 3, v000001a6d0db31c0_0, L_000001a6d0dc9128;
L_000001a6d0e20ff0 .part L_000001a6d0dc5180, 20, 1;
LS_000001a6d0e21130_0_0 .concat [ 1 1 1 1], L_000001a6d0e20ff0, L_000001a6d0e20ff0, L_000001a6d0e20ff0, L_000001a6d0e20ff0;
LS_000001a6d0e21130_0_4 .concat [ 1 1 1 1], L_000001a6d0e20ff0, L_000001a6d0e20ff0, L_000001a6d0e20ff0, L_000001a6d0e20ff0;
LS_000001a6d0e21130_0_8 .concat [ 1 1 1 0], L_000001a6d0e20ff0, L_000001a6d0e20ff0, L_000001a6d0e20ff0;
L_000001a6d0e21130 .concat [ 4 4 3 0], LS_000001a6d0e21130_0_0, LS_000001a6d0e21130_0_4, LS_000001a6d0e21130_0_8;
L_000001a6d0e214f0 .concat [ 21 11 0 0], L_000001a6d0dc5180, L_000001a6d0e21130;
L_000001a6d0e219f0 .concat [ 12 20 0 0], L_000001a6d0dc9170, L_000001a6d0dc5e00;
L_000001a6d0e22a30 .functor MUXZ 32, L_000001a6d0e219f0, L_000001a6d0e214f0, L_000001a6d0e21f90, C4<>;
L_000001a6d0e231b0 .functor MUXZ 32, L_000001a6d0e22a30, L_000001a6d0e22d50, L_000001a6d0e21bd0, C4<>;
L_000001a6d0e211d0 .functor MUXZ 32, L_000001a6d0e231b0, L_000001a6d0e22ad0, L_000001a6d0e223f0, C4<>;
L_000001a6d0e22fd0 .functor MUXZ 32, L_000001a6d0e211d0, L_000001a6d0e23070, L_000001a6d0dc6440, C4<>;
S_000001a6d0cd1920 .scope module, "PC_Next_Reg" "ff_r" 12 29, 14 1 0, S_000001a6d0cdac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst_n";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_000001a6d0d29700 .param/l "WIDTH" 0 14 1, +C4<00000000000000000000000000100000>;
v000001a6d0db4870_0 .net "clk", 0 0, v000001a6d0dc68a0_0;  alias, 1 drivers
v000001a6d0db5770_0 .net "d", 31 0, L_000001a6d0e22530;  alias, 1 drivers
v000001a6d0db5590_0 .net "q", 31 0, v000001a6d0db3dd0_0;  alias, 1 drivers
v000001a6d0db3dd0_0 .var "q_reg", 31 0;
v000001a6d0db59f0_0 .net "rst_n", 0 0, v000001a6d0dc6da0_0;  alias, 1 drivers
E_000001a6d0d29900/0 .event negedge, v000001a6d0db59f0_0;
E_000001a6d0d29900/1 .event posedge, v000001a6d0d59320_0;
E_000001a6d0d29900 .event/or E_000001a6d0d29900/0, E_000001a6d0d29900/1;
S_000001a6d0cd1ab0 .scope module, "alu" "alu" 12 34, 15 1 0, S_000001a6d0cdac00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUControl";
    .port_info 3 /OUTPUT 32 "y";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "NEG";
    .port_info 6 /OUTPUT 1 "NEGU";
L_000001a6d0d4fb00 .functor XOR 32, L_000001a6d0e23430, L_000001a6d0e218b0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001a6d0d50900 .functor XOR 1, L_000001a6d0e23570, L_000001a6d0e21310, C4<0>, C4<0>;
L_000001a6d0d4f9b0 .functor BUFZ 1, L_000001a6d0e21310, C4<0>, C4<0>, C4<0>;
L_000001a6d0d50f20 .functor XOR 1, L_000001a6d0e21450, L_000001a6d0d50900, C4<0>, C4<0>;
L_000001a6d0d4fe10 .functor NOT 1, L_000001a6d0d4f9b0, C4<0>, C4<0>, C4<0>;
v000001a6d0db51d0_0 .net "ALUControl", 3 0, v000001a6d0d58ba0_0;  alias, 1 drivers
v000001a6d0db5810_0 .net "C", 0 0, L_000001a6d0d4f9b0;  1 drivers
v000001a6d0db54f0_0 .net "N", 0 0, L_000001a6d0e21450;  1 drivers
v000001a6d0db4cd0_0 .net "NEG", 0 0, L_000001a6d0d50f20;  alias, 1 drivers
v000001a6d0db3f10_0 .net "NEGU", 0 0, L_000001a6d0d4fe10;  alias, 1 drivers
v000001a6d0db3fb0_0 .net "V", 0 0, L_000001a6d0d50900;  1 drivers
v000001a6d0db53b0_0 .net "Zero", 0 0, L_000001a6d0e21630;  alias, 1 drivers
v000001a6d0db5630_0 .net *"_ivl_1", 0 0, L_000001a6d0e222b0;  1 drivers
v000001a6d0db56d0_0 .net *"_ivl_10", 32 0, L_000001a6d0e22cb0;  1 drivers
L_000001a6d0dc9518 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a6d0db3e70_0 .net/2u *"_ivl_12", 0 0, L_000001a6d0dc9518;  1 drivers
v000001a6d0db3d30_0 .net *"_ivl_14", 32 0, L_000001a6d0e21e50;  1 drivers
v000001a6d0db4050_0 .net *"_ivl_16", 32 0, L_000001a6d0e21270;  1 drivers
v000001a6d0db4190_0 .net *"_ivl_18", 32 0, L_000001a6d0e225d0;  1 drivers
v000001a6d0db42d0_0 .net *"_ivl_2", 31 0, L_000001a6d0e218b0;  1 drivers
L_000001a6d0dc9560 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a6d0db4370_0 .net *"_ivl_21", 31 0, L_000001a6d0dc9560;  1 drivers
v000001a6d0db4730_0 .net *"_ivl_28", 30 0, L_000001a6d0e22df0;  1 drivers
L_000001a6d0dc95a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a6d0db4910_0 .net/2u *"_ivl_33", 0 0, L_000001a6d0dc95a8;  1 drivers
v000001a6d0db73f0_0 .net *"_ivl_36", 30 0, L_000001a6d0e220d0;  1 drivers
v000001a6d0db75d0_0 .net *"_ivl_37", 31 0, L_000001a6d0e216d0;  1 drivers
L_000001a6d0dc95f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a6d0db6ef0_0 .net/2u *"_ivl_39", 0 0, L_000001a6d0dc95f0;  1 drivers
v000001a6d0db78f0_0 .net *"_ivl_42", 30 0, L_000001a6d0e213b0;  1 drivers
v000001a6d0db5f50_0 .net *"_ivl_43", 31 0, L_000001a6d0e21590;  1 drivers
v000001a6d0db6090_0 .net *"_ivl_45", 31 0, L_000001a6d0e22170;  1 drivers
v000001a6d0db6130_0 .net *"_ivl_47", 31 0, L_000001a6d0e21950;  1 drivers
L_000001a6d0dc9638 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a6d0db63b0_0 .net *"_ivl_50", 30 0, L_000001a6d0dc9638;  1 drivers
v000001a6d0db77b0_0 .net *"_ivl_51", 31 0, L_000001a6d0e22e90;  1 drivers
L_000001a6d0dc9680 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a6d0db7350_0 .net/2u *"_ivl_65", 31 0, L_000001a6d0dc9680;  1 drivers
L_000001a6d0dc94d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001a6d0db6b30_0 .net/2u *"_ivl_8", 0 0, L_000001a6d0dc94d0;  1 drivers
v000001a6d0db6630_0 .net "a", 31 0, L_000001a6d0e228f0;  alias, 1 drivers
v000001a6d0db7d50_0 .net "b", 31 0, L_000001a6d0e23430;  alias, 1 drivers
v000001a6d0db6d10_0 .net "b_eff", 31 0, L_000001a6d0d4fb00;  1 drivers
v000001a6d0db7b70_0 .net "c_in31", 0 0, L_000001a6d0e23570;  1 drivers
v000001a6d0db7210_0 .net "c_out", 0 0, L_000001a6d0e21310;  1 drivers
v000001a6d0db6310_0 .net "cin", 0 0, L_000001a6d0e21090;  1 drivers
v000001a6d0db6f90_0 .net "low_sum32", 31 0, L_000001a6d0e23610;  1 drivers
v000001a6d0db7850_0 .net "shamt", 4 0, L_000001a6d0e236b0;  1 drivers
v000001a6d0db5ff0_0 .net "sum", 31 0, L_000001a6d0e227b0;  1 drivers
v000001a6d0db7c10_0 .net "sum33", 32 0, L_000001a6d0e22030;  1 drivers
v000001a6d0db64f0_0 .var "y", 31 0;
E_000001a6d0d29a40/0 .event anyedge, v000001a6d0d58ba0_0, v000001a6d0db5ff0_0, v000001a6d0db6630_0, v000001a6d0db7d50_0;
E_000001a6d0d29a40/1 .event anyedge, v000001a6d0db7850_0;
E_000001a6d0d29a40 .event/or E_000001a6d0d29a40/0, E_000001a6d0d29a40/1;
L_000001a6d0e222b0 .part v000001a6d0d58ba0_0, 0, 1;
LS_000001a6d0e218b0_0_0 .concat [ 1 1 1 1], L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0;
LS_000001a6d0e218b0_0_4 .concat [ 1 1 1 1], L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0;
LS_000001a6d0e218b0_0_8 .concat [ 1 1 1 1], L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0;
LS_000001a6d0e218b0_0_12 .concat [ 1 1 1 1], L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0;
LS_000001a6d0e218b0_0_16 .concat [ 1 1 1 1], L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0;
LS_000001a6d0e218b0_0_20 .concat [ 1 1 1 1], L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0;
LS_000001a6d0e218b0_0_24 .concat [ 1 1 1 1], L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0;
LS_000001a6d0e218b0_0_28 .concat [ 1 1 1 1], L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0, L_000001a6d0e222b0;
LS_000001a6d0e218b0_1_0 .concat [ 4 4 4 4], LS_000001a6d0e218b0_0_0, LS_000001a6d0e218b0_0_4, LS_000001a6d0e218b0_0_8, LS_000001a6d0e218b0_0_12;
LS_000001a6d0e218b0_1_4 .concat [ 4 4 4 4], LS_000001a6d0e218b0_0_16, LS_000001a6d0e218b0_0_20, LS_000001a6d0e218b0_0_24, LS_000001a6d0e218b0_0_28;
L_000001a6d0e218b0 .concat [ 16 16 0 0], LS_000001a6d0e218b0_1_0, LS_000001a6d0e218b0_1_4;
L_000001a6d0e21090 .part v000001a6d0d58ba0_0, 0, 1;
L_000001a6d0e22cb0 .concat [ 32 1 0 0], L_000001a6d0e228f0, L_000001a6d0dc94d0;
L_000001a6d0e21e50 .concat [ 32 1 0 0], L_000001a6d0d4fb00, L_000001a6d0dc9518;
L_000001a6d0e21270 .arith/sum 33, L_000001a6d0e22cb0, L_000001a6d0e21e50;
L_000001a6d0e225d0 .concat [ 1 32 0 0], L_000001a6d0e21090, L_000001a6d0dc9560;
L_000001a6d0e22030 .arith/sum 33, L_000001a6d0e21270, L_000001a6d0e225d0;
L_000001a6d0e227b0 .part L_000001a6d0e22030, 0, 32;
L_000001a6d0e21310 .part L_000001a6d0e22030, 32, 1;
L_000001a6d0e23610 .part/pv L_000001a6d0e22df0, 0, 31, 32;
L_000001a6d0e23570 .part L_000001a6d0e22e90, 31, 1;
L_000001a6d0e22df0 .part L_000001a6d0e22e90, 0, 31;
L_000001a6d0e220d0 .part L_000001a6d0e228f0, 0, 31;
L_000001a6d0e216d0 .concat [ 31 1 0 0], L_000001a6d0e220d0, L_000001a6d0dc95a8;
L_000001a6d0e213b0 .part L_000001a6d0d4fb00, 0, 31;
L_000001a6d0e21590 .concat [ 31 1 0 0], L_000001a6d0e213b0, L_000001a6d0dc95f0;
L_000001a6d0e22170 .arith/sum 32, L_000001a6d0e216d0, L_000001a6d0e21590;
L_000001a6d0e21950 .concat [ 1 31 0 0], L_000001a6d0e21090, L_000001a6d0dc9638;
L_000001a6d0e22e90 .arith/sum 32, L_000001a6d0e22170, L_000001a6d0e21950;
L_000001a6d0e21450 .part L_000001a6d0e227b0, 31, 1;
L_000001a6d0e236b0 .part L_000001a6d0e23430, 0, 5;
L_000001a6d0e21630 .cmp/eq 32, L_000001a6d0e227b0, L_000001a6d0dc9680;
S_000001a6d0cc9f10 .scope module, "le" "load_extender" 12 35, 16 1 0, S_000001a6d0cdac00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "ReadData";
    .port_info 1 /INPUT 2 "offset";
    .port_info 2 /INPUT 3 "LoadExtSrc";
    .port_info 3 /OUTPUT 32 "DataExt";
L_000001a6d0d4fbe0 .functor BUFZ 32, L_000001a6d0d502e0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001a6d0db68b0_0 .net "DataExt", 31 0, L_000001a6d0e23a70;  alias, 1 drivers
v000001a6d0db69f0_0 .net "LBU_out", 31 0, L_000001a6d0e24790;  1 drivers
v000001a6d0db6db0_0 .net "LB_out", 31 0, L_000001a6d0e23c50;  1 drivers
v000001a6d0db7990_0 .net "LHU_out", 31 0, L_000001a6d0e24290;  1 drivers
v000001a6d0db7cb0_0 .net "LH_out", 31 0, L_000001a6d0e241f0;  1 drivers
v000001a6d0db7490_0 .net "LW_out", 31 0, L_000001a6d0d4fbe0;  1 drivers
v000001a6d0db61d0_0 .net "LoadExtSrc", 2 0, L_000001a6d0d50740;  alias, 1 drivers
v000001a6d0db6a90_0 .net "ReadData", 31 0, L_000001a6d0d502e0;  alias, 1 drivers
v000001a6d0db6270_0 .net *"_ivl_0", 31 0, L_000001a6d0e21770;  1 drivers
v000001a6d0db7030_0 .net *"_ivl_11", 0 0, L_000001a6d0e24ab0;  1 drivers
v000001a6d0db7df0_0 .net *"_ivl_12", 31 0, L_000001a6d0e245b0;  1 drivers
L_000001a6d0dc9758 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a6d0db6e50_0 .net *"_ivl_15", 30 0, L_000001a6d0dc9758;  1 drivers
L_000001a6d0dc97a0 .functor BUFT 1, C4<00000000000000000000000000010000>, C4<0>, C4<0>, C4<0>;
v000001a6d0db7670_0 .net/2u *"_ivl_16", 31 0, L_000001a6d0dc97a0;  1 drivers
v000001a6d0db6c70_0 .net *"_ivl_19", 31 0, L_000001a6d0e23ed0;  1 drivers
v000001a6d0db72b0_0 .net *"_ivl_23", 0 0, L_000001a6d0e23bb0;  1 drivers
v000001a6d0db6bd0_0 .net *"_ivl_24", 23 0, L_000001a6d0e24510;  1 drivers
v000001a6d0db7a30_0 .net *"_ivl_29", 0 0, L_000001a6d0e246f0;  1 drivers
L_000001a6d0dc96c8 .functor BUFT 1, C4<000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a6d0db66d0_0 .net *"_ivl_3", 29 0, L_000001a6d0dc96c8;  1 drivers
v000001a6d0db7ad0_0 .net *"_ivl_30", 15 0, L_000001a6d0e23f70;  1 drivers
L_000001a6d0dc97e8 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a6d0db70d0_0 .net/2u *"_ivl_36", 23 0, L_000001a6d0dc97e8;  1 drivers
L_000001a6d0dc9710 .functor BUFT 1, C4<00000000000000000000000000001000>, C4<0>, C4<0>, C4<0>;
v000001a6d0db6450_0 .net/2u *"_ivl_4", 31 0, L_000001a6d0dc9710;  1 drivers
L_000001a6d0dc9830 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a6d0db7170_0 .net/2u *"_ivl_40", 15 0, L_000001a6d0dc9830;  1 drivers
L_000001a6d0dc9878 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001a6d0db7530_0 .net/2u *"_ivl_44", 2 0, L_000001a6d0dc9878;  1 drivers
v000001a6d0db6950_0 .net *"_ivl_46", 0 0, L_000001a6d0e239d0;  1 drivers
L_000001a6d0dc98c0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001a6d0db6590_0 .net/2u *"_ivl_48", 2 0, L_000001a6d0dc98c0;  1 drivers
v000001a6d0db6770_0 .net *"_ivl_50", 0 0, L_000001a6d0e24d30;  1 drivers
L_000001a6d0dc9908 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001a6d0db7710_0 .net/2u *"_ivl_52", 2 0, L_000001a6d0dc9908;  1 drivers
v000001a6d0db6810_0 .net *"_ivl_54", 0 0, L_000001a6d0e24330;  1 drivers
L_000001a6d0dc9950 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001a6d0db9680_0 .net/2u *"_ivl_56", 2 0, L_000001a6d0dc9950;  1 drivers
v000001a6d0db9c20_0 .net *"_ivl_58", 0 0, L_000001a6d0e24c90;  1 drivers
L_000001a6d0dc9998 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001a6d0db8fa0_0 .net/2u *"_ivl_60", 2 0, L_000001a6d0dc9998;  1 drivers
v000001a6d0db8e60_0 .net *"_ivl_62", 0 0, L_000001a6d0e237f0;  1 drivers
L_000001a6d0dc99e0 .functor BUFT 1, C4<11011110101011011011111011101111>, C4<0>, C4<0>, C4<0>;
v000001a6d0db8aa0_0 .net/2u *"_ivl_64", 31 0, L_000001a6d0dc99e0;  1 drivers
v000001a6d0db99a0_0 .net *"_ivl_66", 31 0, L_000001a6d0e24dd0;  1 drivers
v000001a6d0db9900_0 .net *"_ivl_68", 31 0, L_000001a6d0e24830;  1 drivers
v000001a6d0db7f60_0 .net *"_ivl_7", 31 0, L_000001a6d0e24650;  1 drivers
v000001a6d0db9b80_0 .net *"_ivl_70", 31 0, L_000001a6d0e24e70;  1 drivers
v000001a6d0db8f00_0 .net *"_ivl_72", 31 0, L_000001a6d0e248d0;  1 drivers
v000001a6d0db83c0_0 .net "byte_sel", 7 0, L_000001a6d0e24b50;  1 drivers
v000001a6d0db92c0_0 .net "half_sel", 15 0, L_000001a6d0e24bf0;  1 drivers
v000001a6d0db90e0_0 .net "offset", 1 0, L_000001a6d0e24970;  1 drivers
L_000001a6d0e21770 .concat [ 2 30 0 0], L_000001a6d0e24970, L_000001a6d0dc96c8;
L_000001a6d0e24650 .arith/mult 32, L_000001a6d0e21770, L_000001a6d0dc9710;
L_000001a6d0e24b50 .part/v L_000001a6d0d502e0, L_000001a6d0e24650, 8;
L_000001a6d0e24ab0 .part L_000001a6d0e24970, 1, 1;
L_000001a6d0e245b0 .concat [ 1 31 0 0], L_000001a6d0e24ab0, L_000001a6d0dc9758;
L_000001a6d0e23ed0 .arith/mult 32, L_000001a6d0e245b0, L_000001a6d0dc97a0;
L_000001a6d0e24bf0 .part/v L_000001a6d0d502e0, L_000001a6d0e23ed0, 16;
L_000001a6d0e23bb0 .part L_000001a6d0e24b50, 7, 1;
LS_000001a6d0e24510_0_0 .concat [ 1 1 1 1], L_000001a6d0e23bb0, L_000001a6d0e23bb0, L_000001a6d0e23bb0, L_000001a6d0e23bb0;
LS_000001a6d0e24510_0_4 .concat [ 1 1 1 1], L_000001a6d0e23bb0, L_000001a6d0e23bb0, L_000001a6d0e23bb0, L_000001a6d0e23bb0;
LS_000001a6d0e24510_0_8 .concat [ 1 1 1 1], L_000001a6d0e23bb0, L_000001a6d0e23bb0, L_000001a6d0e23bb0, L_000001a6d0e23bb0;
LS_000001a6d0e24510_0_12 .concat [ 1 1 1 1], L_000001a6d0e23bb0, L_000001a6d0e23bb0, L_000001a6d0e23bb0, L_000001a6d0e23bb0;
LS_000001a6d0e24510_0_16 .concat [ 1 1 1 1], L_000001a6d0e23bb0, L_000001a6d0e23bb0, L_000001a6d0e23bb0, L_000001a6d0e23bb0;
LS_000001a6d0e24510_0_20 .concat [ 1 1 1 1], L_000001a6d0e23bb0, L_000001a6d0e23bb0, L_000001a6d0e23bb0, L_000001a6d0e23bb0;
LS_000001a6d0e24510_1_0 .concat [ 4 4 4 4], LS_000001a6d0e24510_0_0, LS_000001a6d0e24510_0_4, LS_000001a6d0e24510_0_8, LS_000001a6d0e24510_0_12;
LS_000001a6d0e24510_1_4 .concat [ 4 4 0 0], LS_000001a6d0e24510_0_16, LS_000001a6d0e24510_0_20;
L_000001a6d0e24510 .concat [ 16 8 0 0], LS_000001a6d0e24510_1_0, LS_000001a6d0e24510_1_4;
L_000001a6d0e23c50 .concat [ 8 24 0 0], L_000001a6d0e24b50, L_000001a6d0e24510;
L_000001a6d0e246f0 .part L_000001a6d0e24bf0, 15, 1;
LS_000001a6d0e23f70_0_0 .concat [ 1 1 1 1], L_000001a6d0e246f0, L_000001a6d0e246f0, L_000001a6d0e246f0, L_000001a6d0e246f0;
LS_000001a6d0e23f70_0_4 .concat [ 1 1 1 1], L_000001a6d0e246f0, L_000001a6d0e246f0, L_000001a6d0e246f0, L_000001a6d0e246f0;
LS_000001a6d0e23f70_0_8 .concat [ 1 1 1 1], L_000001a6d0e246f0, L_000001a6d0e246f0, L_000001a6d0e246f0, L_000001a6d0e246f0;
LS_000001a6d0e23f70_0_12 .concat [ 1 1 1 1], L_000001a6d0e246f0, L_000001a6d0e246f0, L_000001a6d0e246f0, L_000001a6d0e246f0;
L_000001a6d0e23f70 .concat [ 4 4 4 4], LS_000001a6d0e23f70_0_0, LS_000001a6d0e23f70_0_4, LS_000001a6d0e23f70_0_8, LS_000001a6d0e23f70_0_12;
L_000001a6d0e241f0 .concat [ 16 16 0 0], L_000001a6d0e24bf0, L_000001a6d0e23f70;
L_000001a6d0e24790 .concat [ 8 24 0 0], L_000001a6d0e24b50, L_000001a6d0dc97e8;
L_000001a6d0e24290 .concat [ 16 16 0 0], L_000001a6d0e24bf0, L_000001a6d0dc9830;
L_000001a6d0e239d0 .cmp/eq 3, L_000001a6d0d50740, L_000001a6d0dc9878;
L_000001a6d0e24d30 .cmp/eq 3, L_000001a6d0d50740, L_000001a6d0dc98c0;
L_000001a6d0e24330 .cmp/eq 3, L_000001a6d0d50740, L_000001a6d0dc9908;
L_000001a6d0e24c90 .cmp/eq 3, L_000001a6d0d50740, L_000001a6d0dc9950;
L_000001a6d0e237f0 .cmp/eq 3, L_000001a6d0d50740, L_000001a6d0dc9998;
L_000001a6d0e24dd0 .functor MUXZ 32, L_000001a6d0dc99e0, L_000001a6d0e24290, L_000001a6d0e237f0, C4<>;
L_000001a6d0e24830 .functor MUXZ 32, L_000001a6d0e24dd0, L_000001a6d0e24790, L_000001a6d0e24c90, C4<>;
L_000001a6d0e24e70 .functor MUXZ 32, L_000001a6d0e24830, L_000001a6d0d4fbe0, L_000001a6d0e24330, C4<>;
L_000001a6d0e248d0 .functor MUXZ 32, L_000001a6d0e24e70, L_000001a6d0e241f0, L_000001a6d0e24d30, C4<>;
L_000001a6d0e23a70 .functor MUXZ 32, L_000001a6d0e248d0, L_000001a6d0e23c50, L_000001a6d0e239d0, C4<>;
S_000001a6d0cbe2d0 .scope module, "mux_PCNext" "mux2_1" 12 32, 17 1 0, S_000001a6d0cdac00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
v000001a6d0db97c0_0 .net "a", 31 0, L_000001a6d0dc6c60;  alias, 1 drivers
v000001a6d0db8d20_0 .net "b", 31 0, L_000001a6d0dc5220;  alias, 1 drivers
v000001a6d0db9cc0_0 .net "s", 0 0, L_000001a6d0d512a0;  alias, 1 drivers
v000001a6d0db81e0_0 .net "y", 31 0, L_000001a6d0e22530;  alias, 1 drivers
L_000001a6d0e22530 .functor MUXZ 32, L_000001a6d0dc6c60, L_000001a6d0dc5220, L_000001a6d0d512a0, C4<>;
S_000001a6d0dba5b0 .scope module, "mux_PCPlus4" "adder" 12 22, 18 1 0, S_000001a6d0cdac00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001a6d0db9040_0 .net "a", 31 0, v000001a6d0db3dd0_0;  alias, 1 drivers
L_000001a6d0dc8f78 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001a6d0db9180_0 .net "b", 31 0, L_000001a6d0dc8f78;  1 drivers
v000001a6d0db9720_0 .net "y", 31 0, L_000001a6d0dc6c60;  alias, 1 drivers
L_000001a6d0dc6c60 .arith/sum 32, v000001a6d0db3dd0_0, L_000001a6d0dc8f78;
S_000001a6d0dba740 .scope module, "mux_PCTarget" "adder" 12 23, 18 1 0, S_000001a6d0cdac00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
v000001a6d0db8500_0 .net "a", 31 0, v000001a6d0db3dd0_0;  alias, 1 drivers
v000001a6d0db8780_0 .net "b", 31 0, L_000001a6d0e22fd0;  alias, 1 drivers
v000001a6d0db8000_0 .net "y", 31 0, L_000001a6d0dc5220;  alias, 1 drivers
L_000001a6d0dc5220 .arith/sum 32, v000001a6d0db3dd0_0, L_000001a6d0e22fd0;
S_000001a6d0db9f70 .scope module, "mux_Result" "mux4_1" 12 31, 19 1 0, S_000001a6d0cdac00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 32 "c";
    .port_info 3 /INPUT 32 "d";
    .port_info 4 /INPUT 2 "s";
    .port_info 5 /OUTPUT 32 "y";
L_000001a6d0dc93f8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a6d0db9360_0 .net/2u *"_ivl_0", 1 0, L_000001a6d0dc93f8;  1 drivers
v000001a6d0db9220_0 .net *"_ivl_10", 0 0, L_000001a6d0e22990;  1 drivers
v000001a6d0db9860_0 .net *"_ivl_12", 31 0, L_000001a6d0e22710;  1 drivers
v000001a6d0db9540_0 .net *"_ivl_14", 31 0, L_000001a6d0e22490;  1 drivers
v000001a6d0db95e0_0 .net *"_ivl_2", 0 0, L_000001a6d0e234d0;  1 drivers
L_000001a6d0dc9440 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001a6d0db8280_0 .net/2u *"_ivl_4", 1 0, L_000001a6d0dc9440;  1 drivers
v000001a6d0db9400_0 .net *"_ivl_6", 0 0, L_000001a6d0e21b30;  1 drivers
L_000001a6d0dc9488 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001a6d0db8320_0 .net/2u *"_ivl_8", 1 0, L_000001a6d0dc9488;  1 drivers
v000001a6d0db8460_0 .net "a", 31 0, v000001a6d0db64f0_0;  alias, 1 drivers
v000001a6d0db94a0_0 .net "b", 31 0, L_000001a6d0e23a70;  alias, 1 drivers
v000001a6d0db9a40_0 .net "c", 31 0, L_000001a6d0dc6c60;  alias, 1 drivers
v000001a6d0db9ae0_0 .net "d", 31 0, L_000001a6d0e22fd0;  alias, 1 drivers
v000001a6d0db8640_0 .net "s", 1 0, v000001a6d0db29a0_0;  alias, 1 drivers
v000001a6d0db8960_0 .net "y", 31 0, L_000001a6d0e22210;  alias, 1 drivers
L_000001a6d0e234d0 .cmp/eq 2, v000001a6d0db29a0_0, L_000001a6d0dc93f8;
L_000001a6d0e21b30 .cmp/eq 2, v000001a6d0db29a0_0, L_000001a6d0dc9440;
L_000001a6d0e22990 .cmp/eq 2, v000001a6d0db29a0_0, L_000001a6d0dc9488;
L_000001a6d0e22710 .functor MUXZ 32, L_000001a6d0e22fd0, L_000001a6d0dc6c60, L_000001a6d0e22990, C4<>;
L_000001a6d0e22490 .functor MUXZ 32, L_000001a6d0e22710, L_000001a6d0e23a70, L_000001a6d0e21b30, C4<>;
L_000001a6d0e22210 .functor MUXZ 32, L_000001a6d0e22490, v000001a6d0db64f0_0, L_000001a6d0e234d0, C4<>;
S_000001a6d0dba8d0 .scope module, "mux_SrcB" "mux2_1" 12 30, 17 1 0, S_000001a6d0cdac00;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
v000001a6d0db8c80_0 .net "a", 31 0, L_000001a6d0e22670;  alias, 1 drivers
v000001a6d0db80a0_0 .net "b", 31 0, L_000001a6d0e22fd0;  alias, 1 drivers
v000001a6d0db9d60_0 .net "s", 0 0, v000001a6d0db3bc0_0;  alias, 1 drivers
v000001a6d0db8140_0 .net "y", 31 0, L_000001a6d0e23430;  alias, 1 drivers
L_000001a6d0e23430 .functor MUXZ 32, L_000001a6d0e22670, L_000001a6d0e22fd0, v000001a6d0db3bc0_0, C4<>;
S_000001a6d0dba100 .scope module, "rf" "regfile" 12 27, 20 1 0, S_000001a6d0cdac00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "RegWrite";
    .port_info 2 /INPUT 5 "a1";
    .port_info 3 /INPUT 5 "a2";
    .port_info 4 /INPUT 5 "a3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /OUTPUT 32 "rd1";
    .port_info 7 /OUTPUT 32 "rd2";
v000001a6d0db85a0_0 .net "RegWrite", 0 0, v000001a6d0db2d60_0;  alias, 1 drivers
v000001a6d0db88c0_0 .net *"_ivl_0", 31 0, L_000001a6d0e23250;  1 drivers
v000001a6d0db86e0_0 .net *"_ivl_10", 6 0, L_000001a6d0e22b70;  1 drivers
L_000001a6d0dc9248 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a6d0db9e00_0 .net *"_ivl_13", 1 0, L_000001a6d0dc9248;  1 drivers
L_000001a6d0dc9290 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a6d0db8820_0 .net/2u *"_ivl_14", 31 0, L_000001a6d0dc9290;  1 drivers
v000001a6d0db8b40_0 .net *"_ivl_18", 31 0, L_000001a6d0e23110;  1 drivers
L_000001a6d0dc92d8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a6d0db8a00_0 .net *"_ivl_21", 26 0, L_000001a6d0dc92d8;  1 drivers
L_000001a6d0dc9320 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a6d0db8be0_0 .net/2u *"_ivl_22", 31 0, L_000001a6d0dc9320;  1 drivers
v000001a6d0db8dc0_0 .net *"_ivl_24", 0 0, L_000001a6d0e21db0;  1 drivers
v000001a6d0dc4430_0 .net *"_ivl_26", 31 0, L_000001a6d0e232f0;  1 drivers
v000001a6d0dc47f0_0 .net *"_ivl_28", 6 0, L_000001a6d0e23390;  1 drivers
L_000001a6d0dc91b8 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a6d0dc2f90_0 .net *"_ivl_3", 26 0, L_000001a6d0dc91b8;  1 drivers
L_000001a6d0dc9368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001a6d0dc35d0_0 .net *"_ivl_31", 1 0, L_000001a6d0dc9368;  1 drivers
L_000001a6d0dc93b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a6d0dc4610_0 .net/2u *"_ivl_32", 31 0, L_000001a6d0dc93b0;  1 drivers
L_000001a6d0dc9200 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001a6d0dc32b0_0 .net/2u *"_ivl_4", 31 0, L_000001a6d0dc9200;  1 drivers
v000001a6d0dc3c10_0 .net *"_ivl_6", 0 0, L_000001a6d0e21c70;  1 drivers
v000001a6d0dc46b0_0 .net *"_ivl_8", 31 0, L_000001a6d0e21a90;  1 drivers
v000001a6d0dc3850_0 .net "a1", 4 0, L_000001a6d0e21810;  1 drivers
v000001a6d0dc3710_0 .net "a2", 4 0, L_000001a6d0e22850;  1 drivers
v000001a6d0dc3170_0 .net "a3", 4 0, L_000001a6d0e22c10;  1 drivers
v000001a6d0dc44d0_0 .net "clk", 0 0, v000001a6d0dc68a0_0;  alias, 1 drivers
v000001a6d0dc3b70_0 .net "rd1", 31 0, L_000001a6d0e228f0;  alias, 1 drivers
v000001a6d0dc4a70_0 .net "rd2", 31 0, L_000001a6d0e22670;  alias, 1 drivers
v000001a6d0dc4b10 .array "rf", 0 31, 31 0;
v000001a6d0dc37b0_0 .net "wd3", 31 0, L_000001a6d0e22210;  alias, 1 drivers
L_000001a6d0e23250 .concat [ 5 27 0 0], L_000001a6d0e21810, L_000001a6d0dc91b8;
L_000001a6d0e21c70 .cmp/ne 32, L_000001a6d0e23250, L_000001a6d0dc9200;
L_000001a6d0e21a90 .array/port v000001a6d0dc4b10, L_000001a6d0e22b70;
L_000001a6d0e22b70 .concat [ 5 2 0 0], L_000001a6d0e21810, L_000001a6d0dc9248;
L_000001a6d0e228f0 .functor MUXZ 32, L_000001a6d0dc9290, L_000001a6d0e21a90, L_000001a6d0e21c70, C4<>;
L_000001a6d0e23110 .concat [ 5 27 0 0], L_000001a6d0e22850, L_000001a6d0dc92d8;
L_000001a6d0e21db0 .cmp/ne 32, L_000001a6d0e23110, L_000001a6d0dc9320;
L_000001a6d0e232f0 .array/port v000001a6d0dc4b10, L_000001a6d0e23390;
L_000001a6d0e23390 .concat [ 5 2 0 0], L_000001a6d0e22850, L_000001a6d0dc9368;
L_000001a6d0e22670 .functor MUXZ 32, L_000001a6d0dc93b0, L_000001a6d0e232f0, L_000001a6d0e21db0, C4<>;
    .scope S_000001a6d0cdcd80;
T_0 ;
Ewait_0 .event/or E_000001a6d0d29800, E_0x0;
    %wait Ewait_0;
    %load/vec4 v000001a6d0db2400_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %pushi/vec4 4095, 4095, 12;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2360_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db2c20_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2a40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db29a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db1d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a6d0db3bc0_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001a6d0db31c0_0, 0, 3;
    %store/vec4 v000001a6d0db2d60_0, 0, 1;
    %jmp T_0.8;
T_0.0 ;
    %pushi/vec4 2192, 0, 12;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2360_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db2c20_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2a40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db29a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db1d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a6d0db3bc0_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001a6d0db31c0_0, 0, 3;
    %store/vec4 v000001a6d0db2d60_0, 0, 1;
    %jmp T_0.8;
T_0.1 ;
    %pushi/vec4 496, 48, 12;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2360_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db2c20_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2a40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db29a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db1d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a6d0db3bc0_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001a6d0db31c0_0, 0, 3;
    %store/vec4 v000001a6d0db2d60_0, 0, 1;
    %jmp T_0.8;
T_0.2 ;
    %pushi/vec4 3844, 1792, 12;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2360_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db2c20_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2a40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db29a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db1d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a6d0db3bc0_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001a6d0db31c0_0, 0, 3;
    %store/vec4 v000001a6d0db2d60_0, 0, 1;
    %jmp T_0.8;
T_0.3 ;
    %pushi/vec4 570, 48, 12;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2360_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db2c20_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2a40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db29a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db1d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a6d0db3bc0_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001a6d0db31c0_0, 0, 3;
    %store/vec4 v000001a6d0db2d60_0, 0, 1;
    %jmp T_0.8;
T_0.4 ;
    %pushi/vec4 2180, 0, 12;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2360_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db2c20_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2a40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db29a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db1d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a6d0db3bc0_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001a6d0db31c0_0, 0, 3;
    %store/vec4 v000001a6d0db2d60_0, 0, 1;
    %jmp T_0.8;
T_0.5 ;
    %pushi/vec4 2983, 134, 12;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2360_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db2c20_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2a40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db29a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db1d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a6d0db3bc0_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001a6d0db31c0_0, 0, 3;
    %store/vec4 v000001a6d0db2d60_0, 0, 1;
    %jmp T_0.8;
T_0.6 ;
    %pushi/vec4 3254, 134, 12;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2360_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db2c20_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db2a40_0, 0, 1;
    %split/vec4 2;
    %store/vec4 v000001a6d0db29a0_0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001a6d0db1d20_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001a6d0db3bc0_0, 0, 1;
    %split/vec4 3;
    %store/vec4 v000001a6d0db31c0_0, 0, 3;
    %store/vec4 v000001a6d0db2d60_0, 0, 1;
    %jmp T_0.8;
T_0.8 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001a6d0ce1580;
T_1 ;
Ewait_1 .event/or E_000001a6d0d29580, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001a6d0d57de0_0;
    %cmpi/e 0, 0, 2;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a6d0d58ba0_0, 0, 4;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a6d0d57de0_0;
    %cmpi/e 1, 0, 2;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a6d0d58ba0_0, 0, 4;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001a6d0d58c40_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.8, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.9, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.10, 6;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v000001a6d0d58ba0_0, 0, 4;
    %jmp T_1.12;
T_1.4 ;
    %load/vec4 v000001a6d0d58e20_0;
    %cmpi/e 0, 0, 2;
    %jmp/1 T_1.16, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a6d0d58e20_0;
    %cmpi/e 1, 0, 2;
    %flag_or 4, 8;
T_1.16;
    %jmp/1 T_1.15, 4;
    %flag_mov 8, 4;
    %load/vec4 v000001a6d0d58e20_0;
    %cmpi/e 2, 0, 2;
    %flag_or 4, 8;
T_1.15;
    %jmp/0xz  T_1.13, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000001a6d0d58ba0_0, 0, 4;
    %jmp T_1.14;
T_1.13 ;
    %load/vec4 v000001a6d0d58e20_0;
    %cmpi/e 3, 0, 2;
    %jmp/0xz  T_1.17, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000001a6d0d58ba0_0, 0, 4;
T_1.17 ;
T_1.14 ;
    %jmp T_1.12;
T_1.5 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000001a6d0d58ba0_0, 0, 4;
    %jmp T_1.12;
T_1.6 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000001a6d0d58ba0_0, 0, 4;
    %jmp T_1.12;
T_1.7 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000001a6d0d58ba0_0, 0, 4;
    %jmp T_1.12;
T_1.8 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000001a6d0d58ba0_0, 0, 4;
    %jmp T_1.12;
T_1.9 ;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000001a6d0d58ba0_0, 0, 4;
    %jmp T_1.12;
T_1.10 ;
    %load/vec4 v000001a6d0d59820_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.19, 8;
    %pushi/vec4 8, 0, 4;
    %jmp/1 T_1.20, 8;
T_1.19 ; End of true expr.
    %pushi/vec4 7, 0, 4;
    %jmp/0 T_1.20, 8;
 ; End of false expr.
    %blend;
T_1.20;
    %store/vec4 v000001a6d0d58ba0_0, 0, 4;
    %jmp T_1.12;
T_1.12 ;
    %pop/vec4 1;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001a6d0cdcbf0;
T_2 ;
Ewait_2 .event/or E_000001a6d0d29640, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001a6d0db2b80_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v000001a6d0d591e0_0, 0, 1;
    %jmp T_2.7;
T_2.0 ;
    %load/vec4 v000001a6d0db2ea0_0;
    %load/vec4 v000001a6d0db2cc0_0;
    %xor;
    %store/vec4 v000001a6d0d591e0_0, 0, 1;
    %jmp T_2.7;
T_2.1 ;
    %load/vec4 v000001a6d0db2ea0_0;
    %load/vec4 v000001a6d0db2cc0_0;
    %xor;
    %store/vec4 v000001a6d0d591e0_0, 0, 1;
    %jmp T_2.7;
T_2.2 ;
    %load/vec4 v000001a6d0d598c0_0;
    %load/vec4 v000001a6d0db2cc0_0;
    %xor;
    %store/vec4 v000001a6d0d591e0_0, 0, 1;
    %jmp T_2.7;
T_2.3 ;
    %load/vec4 v000001a6d0d598c0_0;
    %load/vec4 v000001a6d0db2cc0_0;
    %xor;
    %store/vec4 v000001a6d0d591e0_0, 0, 1;
    %jmp T_2.7;
T_2.4 ;
    %load/vec4 v000001a6d0d43090_0;
    %load/vec4 v000001a6d0db2cc0_0;
    %xor;
    %store/vec4 v000001a6d0d591e0_0, 0, 1;
    %jmp T_2.7;
T_2.5 ;
    %load/vec4 v000001a6d0d43090_0;
    %load/vec4 v000001a6d0db2cc0_0;
    %xor;
    %store/vec4 v000001a6d0d591e0_0, 0, 1;
    %jmp T_2.7;
T_2.7 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_000001a6d0dba100;
T_3 ;
    %wait E_000001a6d0d29480;
    %load/vec4 v000001a6d0db85a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.2, 9;
    %load/vec4 v000001a6d0dc3170_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_3.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v000001a6d0dc37b0_0;
    %load/vec4 v000001a6d0dc3170_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a6d0dc4b10, 0, 4;
T_3.0 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a6d0cd1920;
T_4 ;
    %wait E_000001a6d0d29900;
    %load/vec4 v000001a6d0db59f0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001a6d0db3dd0_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a6d0db5770_0;
    %assign/vec4 v000001a6d0db3dd0_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a6d0cd1ab0;
T_5 ;
Ewait_3 .event/or E_000001a6d0d29a40, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001a6d0db51d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v000001a6d0db64f0_0, 0, 32;
    %jmp T_5.10;
T_5.0 ;
    %load/vec4 v000001a6d0db5ff0_0;
    %store/vec4 v000001a6d0db64f0_0, 0, 32;
    %jmp T_5.10;
T_5.1 ;
    %load/vec4 v000001a6d0db5ff0_0;
    %store/vec4 v000001a6d0db64f0_0, 0, 32;
    %jmp T_5.10;
T_5.2 ;
    %load/vec4 v000001a6d0db6630_0;
    %load/vec4 v000001a6d0db7d50_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_5.11, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.12, 8;
T_5.11 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_5.12, 8;
 ; End of false expr.
    %blend;
T_5.12;
    %store/vec4 v000001a6d0db64f0_0, 0, 32;
    %jmp T_5.10;
T_5.3 ;
    %load/vec4 v000001a6d0db6630_0;
    %load/vec4 v000001a6d0db7d50_0;
    %or;
    %store/vec4 v000001a6d0db64f0_0, 0, 32;
    %jmp T_5.10;
T_5.4 ;
    %load/vec4 v000001a6d0db6630_0;
    %load/vec4 v000001a6d0db7d50_0;
    %and;
    %store/vec4 v000001a6d0db64f0_0, 0, 32;
    %jmp T_5.10;
T_5.5 ;
    %load/vec4 v000001a6d0db6630_0;
    %load/vec4 v000001a6d0db7d50_0;
    %xor;
    %store/vec4 v000001a6d0db64f0_0, 0, 32;
    %jmp T_5.10;
T_5.6 ;
    %load/vec4 v000001a6d0db6630_0;
    %ix/getv 4, v000001a6d0db7850_0;
    %shiftl 4;
    %store/vec4 v000001a6d0db64f0_0, 0, 32;
    %jmp T_5.10;
T_5.7 ;
    %load/vec4 v000001a6d0db6630_0;
    %ix/getv 4, v000001a6d0db7850_0;
    %shiftr 4;
    %store/vec4 v000001a6d0db64f0_0, 0, 32;
    %jmp T_5.10;
T_5.8 ;
    %load/vec4 v000001a6d0db6630_0;
    %ix/getv 4, v000001a6d0db7850_0;
    %shiftr/s 4;
    %store/vec4 v000001a6d0db64f0_0, 0, 32;
    %jmp T_5.10;
T_5.10 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001a6d0ced930;
T_6 ;
    %vpi_call/w 6 7 "$readmemh", "branch_test.txt", v000001a6d0d58100 {0 0 0};
    %end;
    .thread T_6;
    .scope S_000001a6d0ceff60;
T_7 ;
    %wait E_000001a6d0d29480;
    %load/vec4 v000001a6d0d59a00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001a6d0d59780_0;
    %load/vec4 v000001a6d0d58740_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001a6d0d58920, 0, 4;
T_7.0 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001a6d0d5e530;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a6d0dc6da0_0, 0;
    %delay 22, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a6d0dc6da0_0, 0;
    %end;
    .thread T_8;
    .scope S_000001a6d0d5e530;
T_9 ;
    %vpi_call/w 3 17 "$monitor", "[%0t] a1=0x%08x, rs1=0x%08x, a2=0x%08x, rs2=0x%08x, a3=0x%08x, rd=0x%08x", $time, v000001a6d0dc3850_0, v000001a6d0dc3b70_0, v000001a6d0dc3710_0, v000001a6d0dc4a70_0, v000001a6d0dc3170_0, v000001a6d0dc37b0_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_000001a6d0d5e530;
T_10 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a6d0dc68a0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a6d0dc68a0_0, 0;
    %delay 5, 0;
    %jmp T_10;
    .thread T_10;
    .scope S_000001a6d0d5e530;
T_11 ;
    %delay 10000, 0;
    %vpi_call/w 3 29 "$display", "Simulation finished by timeout" {0 0 0};
    %vpi_call/w 3 30 "$writememh", "rf_dump.hex", v000001a6d0dc4b10 {0 0 0};
    %vpi_call/w 3 31 "$finish" {0 0 0};
    %end;
    .thread T_11;
    .scope S_000001a6d0d5e530;
T_12 ;
    %wait E_000001a6d0d29840;
    %load/vec4 v000001a6d0dc52c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v000001a6d0dc6080_0;
    %cmpi/e 100, 0, 32;
    %flag_get/vec4 6;
    %jmp/0 T_12.4, 6;
    %load/vec4 v000001a6d0dc6d00_0;
    %pushi/vec4 25, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
T_12.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %vpi_call/w 3 38 "$display", "Simulation succeeded" {0 0 0};
    %jmp T_12.3;
T_12.2 ;
    %load/vec4 v000001a6d0dc6080_0;
    %cmpi/ne 96, 0, 32;
    %jmp/0xz  T_12.5, 6;
    %vpi_call/w 3 42 "$display", "Simulation failed" {0 0 0};
T_12.5 ;
T_12.3 ;
T_12.0 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001a6d0d5e530;
T_13 ;
    %vpi_call/w 3 50 "$dumpfile", "rv32i_sc_tb.vcd" {0 0 0};
    %vpi_call/w 3 51 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a6d0d5e530 {0 0 0};
    %vpi_call/w 3 52 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a6d0dba100 {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 21;
    "N/A";
    "<interactive>";
    "-";
    "rv32i_sc_tb.sv";
    "top.sv";
    "dmem.sv";
    "imem.sv";
    "rv32i_sc.sv";
    "controller.sv";
    "alu_decoder.sv";
    "branch_logic.sv";
    "main_decoder.sv";
    "datapath.sv";
    "imm_extend.sv";
    "ff_r.sv";
    "alu.sv";
    "load_extender.sv";
    "mux2_1.sv";
    "adder.sv";
    "mux4_1.sv";
    "regfile.sv";
