// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="HTA1024_theta,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z020clg484-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=13,HLS_SYN_DSP=0,HLS_SYN_FF=1936,HLS_SYN_LUT=7170,HLS_VERSION=2018_2}" *)

module HTA1024_theta (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        alloc_size,
        alloc_size_ap_vld,
        alloc_size_ap_ack,
        alloc_addr,
        alloc_addr_ap_vld,
        alloc_addr_ap_ack,
        alloc_free_target,
        alloc_free_target_ap_vld,
        alloc_free_target_ap_ack,
        alloc_cmd,
        alloc_cmd_ap_vld,
        alloc_cmd_ap_ack
);

parameter    ap_ST_fsm_state1 = 41'd1;
parameter    ap_ST_fsm_state2 = 41'd2;
parameter    ap_ST_fsm_state3 = 41'd4;
parameter    ap_ST_fsm_state4 = 41'd8;
parameter    ap_ST_fsm_state5 = 41'd16;
parameter    ap_ST_fsm_state6 = 41'd32;
parameter    ap_ST_fsm_state7 = 41'd64;
parameter    ap_ST_fsm_state8 = 41'd128;
parameter    ap_ST_fsm_state9 = 41'd256;
parameter    ap_ST_fsm_state10 = 41'd512;
parameter    ap_ST_fsm_state11 = 41'd1024;
parameter    ap_ST_fsm_state12 = 41'd2048;
parameter    ap_ST_fsm_state13 = 41'd4096;
parameter    ap_ST_fsm_state14 = 41'd8192;
parameter    ap_ST_fsm_state15 = 41'd16384;
parameter    ap_ST_fsm_state16 = 41'd32768;
parameter    ap_ST_fsm_state17 = 41'd65536;
parameter    ap_ST_fsm_pp0_stage0 = 41'd131072;
parameter    ap_ST_fsm_state20 = 41'd262144;
parameter    ap_ST_fsm_state21 = 41'd524288;
parameter    ap_ST_fsm_state22 = 41'd1048576;
parameter    ap_ST_fsm_state23 = 41'd2097152;
parameter    ap_ST_fsm_state24 = 41'd4194304;
parameter    ap_ST_fsm_state25 = 41'd8388608;
parameter    ap_ST_fsm_state26 = 41'd16777216;
parameter    ap_ST_fsm_state27 = 41'd33554432;
parameter    ap_ST_fsm_state28 = 41'd67108864;
parameter    ap_ST_fsm_state29 = 41'd134217728;
parameter    ap_ST_fsm_state30 = 41'd268435456;
parameter    ap_ST_fsm_state31 = 41'd536870912;
parameter    ap_ST_fsm_state32 = 41'd1073741824;
parameter    ap_ST_fsm_state33 = 41'd2147483648;
parameter    ap_ST_fsm_state34 = 41'd4294967296;
parameter    ap_ST_fsm_state35 = 41'd8589934592;
parameter    ap_ST_fsm_state36 = 41'd17179869184;
parameter    ap_ST_fsm_state37 = 41'd34359738368;
parameter    ap_ST_fsm_state38 = 41'd68719476736;
parameter    ap_ST_fsm_state39 = 41'd137438953472;
parameter    ap_ST_fsm_state40 = 41'd274877906944;
parameter    ap_ST_fsm_state41 = 41'd549755813888;
parameter    ap_ST_fsm_state42 = 41'd1099511627776;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] alloc_size;
input   alloc_size_ap_vld;
output   alloc_size_ap_ack;
output  [31:0] alloc_addr;
output   alloc_addr_ap_vld;
input   alloc_addr_ap_ack;
input  [31:0] alloc_free_target;
input   alloc_free_target_ap_vld;
output   alloc_free_target_ap_ack;
input  [7:0] alloc_cmd;
input   alloc_cmd_ap_vld;
output   alloc_cmd_ap_ack;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg alloc_size_ap_ack;
reg[31:0] alloc_addr;
reg alloc_addr_ap_vld;
reg alloc_free_target_ap_ack;
reg alloc_cmd_ap_ack;

(* fsm_encoding = "none" *) reg   [40:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [5:0] group_tree_V_1_address0;
reg    group_tree_V_1_ce0;
reg    group_tree_V_1_we0;
reg   [31:0] group_tree_V_1_d0;
wire   [31:0] group_tree_V_1_q0;
reg   [5:0] group_tree_V_0_address0;
reg    group_tree_V_0_ce0;
reg    group_tree_V_0_we0;
reg   [31:0] group_tree_V_0_d0;
wire   [31:0] group_tree_V_0_q0;
wire   [2:0] group_tree_mask_V_address0;
reg    group_tree_mask_V_ce0;
wire   [30:0] group_tree_mask_V_q0;
reg   [2:0] shift_constant_V_address0;
reg    shift_constant_V_ce0;
wire   [4:0] shift_constant_V_q0;
reg   [2:0] buddy_tree_V_1_address0;
reg    buddy_tree_V_1_ce0;
reg    buddy_tree_V_1_we0;
reg   [63:0] buddy_tree_V_1_d0;
wire   [63:0] buddy_tree_V_1_q0;
reg   [2:0] buddy_tree_V_1_address1;
reg    buddy_tree_V_1_ce1;
reg    buddy_tree_V_1_we1;
reg   [63:0] buddy_tree_V_1_d1;
wire   [63:0] buddy_tree_V_1_q1;
reg   [2:0] buddy_tree_V_0_address0;
reg    buddy_tree_V_0_ce0;
reg    buddy_tree_V_0_we0;
reg   [63:0] buddy_tree_V_0_d0;
wire   [63:0] buddy_tree_V_0_q0;
reg   [2:0] buddy_tree_V_0_address1;
reg    buddy_tree_V_0_ce1;
reg    buddy_tree_V_0_we1;
reg   [63:0] buddy_tree_V_0_d1;
wire   [63:0] buddy_tree_V_0_q1;
reg   [9:0] addr_layer_map_V_address0;
reg    addr_layer_map_V_ce0;
reg    addr_layer_map_V_we0;
wire   [3:0] addr_layer_map_V_q0;
reg   [9:0] addr_tree_map_V_address0;
reg    addr_tree_map_V_ce0;
reg    addr_tree_map_V_we0;
wire   [7:0] addr_tree_map_V_q0;
reg   [6:0] mark_mask_V_address0;
reg    mark_mask_V_ce0;
wire   [31:0] mark_mask_V_q0;
reg    alloc_size_blk_n;
wire    ap_CS_fsm_state2;
reg    alloc_addr_blk_n;
wire    ap_CS_fsm_state35;
wire    ap_CS_fsm_state31;
wire    ap_CS_fsm_state30;
wire   [0:0] tmp_20_fu_2311_p2;
reg    alloc_free_target_blk_n;
reg    alloc_cmd_blk_n;
wire   [7:0] grp_log_2_64bit_fu_1147_ap_return;
reg   [31:0] reg_942;
wire    ap_CS_fsm_state34;
reg   [3:0] p_03499_2_in_reg_967;
reg   [63:0] p_03503_1_in_reg_976;
reg   [12:0] p_03475_1_in_in_reg_985;
reg   [63:0] p_03447_3_reg_994;
reg   [7:0] reg_1035;
reg    ap_sig_ioackin_alloc_addr_ap_ack;
reg    ap_block_state30_io;
reg   [4:0] reg_1278;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state33;
wire   [15:0] size_V_fu_1292_p1;
reg   [15:0] size_V_reg_3179;
reg    ap_block_state2;
wire   [15:0] free_target_V_fu_1296_p1;
reg   [15:0] free_target_V_reg_3184;
reg   [15:0] p_Result_9_fu_1306_p4;
reg   [15:0] p_Result_9_reg_3191;
wire   [0:0] tmp_fu_1316_p2;
reg   [0:0] tmp_reg_3197;
wire    ap_CS_fsm_state3;
wire   [0:0] tmp_72_fu_1337_p1;
reg   [0:0] tmp_72_reg_3207;
wire   [63:0] newIndex4_fu_1351_p1;
reg   [63:0] newIndex4_reg_3212;
wire   [0:0] tmp_6_fu_1357_p2;
reg   [0:0] tmp_6_reg_3230;
wire    ap_CS_fsm_state4;
reg   [3:0] ans_V_reg_3244;
wire    ap_CS_fsm_state5;
wire   [0:0] tmp_15_fu_1368_p3;
reg   [0:0] tmp_15_reg_3254;
reg   [7:0] addr_tree_map_V_load_reg_3258;
wire   [12:0] loc1_V_10_fu_1376_p1;
reg   [12:0] loc1_V_10_reg_3267;
wire   [10:0] loc1_V_9_cast_cast_fu_1380_p1;
reg   [10:0] loc1_V_9_cast_cast_reg_3273;
wire   [63:0] newIndex2_fu_1394_p1;
reg   [63:0] newIndex2_reg_3278;
wire  signed [63:0] tmp_V_fu_1420_p1;
reg  signed [63:0] tmp_V_reg_3299;
wire    ap_CS_fsm_state6;
wire   [63:0] tmp_5_fu_1435_p2;
reg   [63:0] tmp_5_reg_3307;
reg   [12:0] p_Result_10_fu_1443_p4;
wire    ap_CS_fsm_state7;
wire   [1:0] rec_bits_V_fu_1461_p1;
wire   [11:0] loc1_V_fu_1465_p4;
reg   [11:0] loc1_V_reg_3322;
wire    ap_CS_fsm_state8;
wire   [12:0] loc1_V_11_fu_1475_p1;
reg   [12:0] loc1_V_11_reg_3327;
wire   [0:0] tmp_83_fu_1479_p1;
reg   [0:0] tmp_83_reg_3332;
wire   [3:0] now1_V_1_fu_1483_p2;
reg   [3:0] now1_V_1_reg_3337;
wire   [0:0] tmp_25_fu_1489_p2;
reg   [0:0] tmp_25_reg_3342;
wire   [63:0] newIndex_fu_1505_p1;
reg   [63:0] newIndex_reg_3346;
wire   [63:0] tmp_40_fu_1553_p2;
reg   [63:0] tmp_40_reg_3362;
wire    ap_CS_fsm_state9;
reg   [12:0] p_Result_11_fu_1559_p4;
wire    ap_CS_fsm_state10;
wire   [12:0] p_Repl2_s_fu_1587_p2;
reg   [12:0] p_Repl2_s_reg_3377;
wire    ap_CS_fsm_state11;
wire   [3:0] p_Repl2_13_fu_1593_p2;
reg   [3:0] p_Repl2_13_reg_3383;
wire   [63:0] mask_V_load29_phi_ca_fu_1629_p3;
wire   [0:0] tmp_114_fu_1599_p3;
wire   [1:0] tmp_124_fu_1607_p1;
wire   [63:0] tmp_78_fu_1637_p5;
wire   [63:0] tmp_76_fu_1649_p5;
wire   [63:0] mask_V_load30_phi_ca_fu_1661_p3;
wire   [0:0] tmp_135_fu_1669_p1;
reg   [0:0] tmp_135_reg_3414;
wire   [63:0] newIndex15_fu_1683_p1;
reg   [63:0] newIndex15_reg_3419;
wire   [63:0] r_V_36_fu_1692_p2;
reg   [63:0] r_V_36_reg_3435;
wire    ap_CS_fsm_state12;
wire   [63:0] r_V_30_fu_1705_p2;
reg   [63:0] r_V_30_reg_3440;
wire   [31:0] cnt_fu_1711_p2;
wire    ap_CS_fsm_state13;
wire   [12:0] tmp_13_fu_1766_p3;
reg   [12:0] tmp_13_reg_3451;
wire   [12:0] r_V_2_fu_1792_p1;
reg   [12:0] r_V_2_reg_3456;
wire   [12:0] loc_tree_V_6_fu_1804_p2;
reg   [12:0] loc_tree_V_6_reg_3461;
wire    ap_CS_fsm_state15;
wire   [63:0] newIndex6_fu_1834_p1;
reg   [63:0] newIndex6_reg_3466;
wire   [0:0] tmp_67_fu_1840_p1;
reg   [0:0] tmp_67_reg_3487;
wire    ap_CS_fsm_state16;
wire   [31:0] r_V_6_fu_1851_p2;
reg   [31:0] r_V_6_reg_3491;
wire   [63:0] TMP_0_V_1_fu_1857_p1;
wire    ap_CS_fsm_state17;
reg   [12:0] p_Result_12_fu_1860_p4;
wire   [63:0] r_V_10_cast_fu_1878_p1;
wire   [3:0] now1_V_2_fu_1882_p2;
reg   [3:0] now1_V_2_reg_3512;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
wire    ap_block_state18_pp0_stage0_iter0;
wire    ap_block_state19_pp0_stage0_iter1;
wire    ap_block_pp0_stage0_11001;
wire   [1:0] rec_bits_V_3_fu_1888_p1;
reg   [1:0] rec_bits_V_3_reg_3517;
wire   [0:0] tmp_26_fu_1906_p2;
reg   [0:0] tmp_26_reg_3522;
wire   [63:0] TMP_0_V_2_fu_1946_p2;
reg   [63:0] TMP_0_V_2_reg_3526;
reg   [12:0] p_Result_13_fu_1952_p4;
reg   [12:0] p_Result_13_reg_3532;
wire   [63:0] r_V_9_fu_1965_p2;
reg    ap_enable_reg_pp0_iter1;
wire   [31:0] tmp_77_fu_1970_p1;
reg   [31:0] tmp_77_reg_3543;
wire    ap_CS_fsm_state20;
wire   [63:0] newIndex11_fu_2004_p1;
reg   [63:0] newIndex11_reg_3551;
wire    ap_CS_fsm_state21;
wire   [0:0] tmp_56_fu_1988_p2;
wire   [0:0] p_Repl2_5_fu_2018_p2;
reg   [0:0] p_Repl2_5_reg_3567;
wire   [0:0] tmp_106_fu_2038_p1;
reg   [0:0] tmp_106_reg_3572;
wire    ap_CS_fsm_state22;
wire   [63:0] tmp_61_fu_2050_p2;
reg   [63:0] tmp_61_reg_3576;
wire   [1:0] rec_bits_V_2_fu_2079_p1;
wire    ap_CS_fsm_state23;
wire   [3:0] now1_V_3_fu_2083_p2;
wire   [10:0] tmp_65_fu_2099_p1;
wire   [63:0] r_V_26_fu_2124_p2;
wire    ap_CS_fsm_state24;
reg   [63:0] p_Result_3_fu_2214_p4;
wire    ap_CS_fsm_state25;
wire    ap_CS_fsm_state27;
wire    ap_CS_fsm_state28;
wire   [63:0] tmp_V_1_fu_2305_p2;
reg   [63:0] tmp_V_1_reg_3618;
wire    ap_CS_fsm_state29;
reg   [0:0] tmp_20_reg_3626;
wire   [0:0] grp_fu_1248_p3;
reg   [0:0] tmp_84_reg_3630;
wire   [12:0] r_V_15_fu_2330_p1;
wire   [63:0] TMP_0_V_fu_2339_p2;
wire   [63:0] newIndex8_fu_2371_p1;
reg   [63:0] newIndex8_reg_3654;
wire    ap_CS_fsm_state32;
wire   [0:0] tmp_101_fu_2377_p1;
reg   [0:0] tmp_101_reg_3680;
wire   [31:0] TMP_0_V_3_fu_2405_p2;
reg   [31:0] TMP_0_V_3_reg_3684;
wire   [31:0] tmp_53_fu_2423_p2;
reg   [31:0] tmp_53_reg_3689;
wire   [63:0] TMP_0_V_3_cast_fu_2429_p1;
reg   [63:0] TMP_0_V_3_cast_reg_3695;
wire   [12:0] r_V_11_fu_2453_p1;
reg   [12:0] r_V_11_reg_3700;
wire   [12:0] r_V_13_fu_2518_p3;
reg   [12:0] r_V_13_reg_3705;
reg   [0:0] tmp_109_reg_3710;
wire    ap_CS_fsm_state36;
wire   [3:0] now1_V_6_fu_2549_p2;
wire   [3:0] now2_V_3_fu_2559_p2;
wire   [63:0] newIndex13_fu_2602_p1;
reg   [63:0] newIndex13_reg_3758;
wire   [0:0] tmp_126_fu_2608_p3;
reg   [0:0] tmp_126_reg_3774;
wire    ap_CS_fsm_state37;
wire   [0:0] op2_assign_8_fu_2622_p2;
reg   [0:0] op2_assign_8_reg_3778;
wire   [0:0] tmp_75_fu_2628_p2;
reg   [0:0] tmp_75_reg_3783;
wire   [63:0] rhs_V_6_fu_2748_p2;
reg   [63:0] rhs_V_6_reg_3787;
wire   [63:0] newIndex17_fu_2764_p1;
reg   [63:0] newIndex17_reg_3793;
wire   [0:0] tmp_88_fu_2770_p2;
reg   [0:0] tmp_88_reg_3809;
wire   [0:0] tmp_149_fu_2776_p1;
reg   [0:0] tmp_149_reg_3813;
wire   [63:0] newIndex23_fu_2790_p1;
reg   [63:0] newIndex23_reg_3818;
wire   [3:0] now1_V_5_fu_2899_p2;
wire    ap_CS_fsm_state38;
wire   [3:0] now2_V_1_fu_2908_p2;
wire   [29:0] r_V_29_cast1_fu_2996_p2;
reg   [29:0] r_V_29_cast1_reg_3850;
wire    ap_CS_fsm_state40;
wire   [13:0] r_V_29_cast2_fu_3002_p2;
reg   [13:0] r_V_29_cast2_reg_3855;
wire   [5:0] r_V_29_cast3_fu_3008_p2;
reg   [5:0] r_V_29_cast3_reg_3860;
wire   [1:0] r_V_29_cast_fu_3014_p2;
reg   [1:0] r_V_29_cast_reg_3865;
wire   [63:0] newIndex19_fu_3036_p1;
reg   [63:0] newIndex19_reg_3873;
wire    ap_CS_fsm_state41;
wire   [0:0] tmp_81_fu_3020_p2;
wire   [63:0] newIndex21_fu_3057_p1;
reg   [63:0] newIndex21_reg_3883;
wire   [2:0] now2_V_s_fu_3062_p2;
reg   [2:0] now2_V_s_reg_3893;
wire   [0:0] p_Repl2_9_fu_3068_p2;
reg   [0:0] p_Repl2_9_reg_3898;
wire   [0:0] p_Repl2_10_fu_3082_p2;
reg   [0:0] p_Repl2_10_reg_3903;
wire   [0:0] p_Repl2_11_fu_3097_p2;
reg   [0:0] p_Repl2_11_reg_3908;
wire   [0:0] p_Repl2_12_fu_3112_p2;
reg   [0:0] p_Repl2_12_reg_3913;
wire   [7:0] tmp_87_fu_3153_p1;
wire    ap_CS_fsm_state42;
wire    ap_block_pp0_stage0_subdone;
reg    ap_condition_pp0_exit_iter0_state18;
wire    grp_log_2_64bit_fu_1147_ap_ready;
reg   [63:0] grp_log_2_64bit_fu_1147_tmp_V;
reg   [3:0] ap_phi_mux_p_5_phi_fu_830_p34;
reg   [3:0] p_5_reg_826;
wire   [0:0] tmp_s_fu_1322_p2;
wire   [15:0] p_4_fu_1332_p2;
reg   [12:0] p_03487_8_in_reg_884;
wire   [0:0] tmp_60_fu_1581_p2;
reg   [3:0] p_03499_1_in_reg_893;
reg   [1:0] p_Val2_3_reg_902;
reg   [3:0] p_03495_2_in_reg_914;
reg   [12:0] p_03479_3_in_reg_923;
reg   [63:0] TMP_0_V_4_reg_932;
reg   [63:0] mask_V_load_phi_reg_954;
reg   [3:0] ap_phi_mux_p_03499_2_in_phi_fu_970_p4;
wire    ap_block_pp0_stage0;
reg   [63:0] ap_phi_mux_p_03503_1_in_phi_fu_979_p4;
reg   [12:0] ap_phi_mux_p_03475_1_in_in_phi_fu_988_p4;
reg   [63:0] ap_phi_mux_p_03447_3_phi_fu_997_p4;
reg   [10:0] p_Val2_11_reg_1004;
reg   [3:0] p_03499_3_reg_1014;
reg   [1:0] p_Val2_2_reg_1026;
wire   [63:0] TMP_0_V_8_fu_2010_p1;
reg   [63:0] ap_phi_mux_rhs_V_4_phi_fu_1050_p4;
reg   [63:0] rhs_V_4_reg_1047;
reg   [63:0] storemerge_reg_1058;
reg   [63:0] buddy_tree_V_load_1_s_reg_1068;
reg   [7:0] ap_phi_mux_p_7_phi_fu_1081_p4;
reg   [7:0] p_7_reg_1077;
reg   [12:0] ap_phi_mux_p_8_phi_fu_1091_p4;
reg   [12:0] p_8_reg_1088;
reg   [63:0] ap_phi_mux_p_9_phi_fu_1100_p4;
reg   [63:0] p_9_reg_1097;
reg   [3:0] p_3_reg_1106;
reg   [3:0] p_1_reg_1116;
reg   [7:0] p_03487_5_in_reg_1126;
reg   [2:0] p_03495_1_reg_1136;
wire   [63:0] tmp_7_fu_1363_p1;
wire   [63:0] tmp_19_fu_1406_p1;
wire   [0:0] tmp_69_fu_1424_p1;
wire   [63:0] tmp_23_fu_1820_p1;
wire   [2:0] buddy_tree_V_0_addr_6_gep_fu_604_p3;
wire   [2:0] buddy_tree_V_1_addr_6_gep_fu_612_p3;
wire   [63:0] tmp_35_fu_2365_p1;
wire   [63:0] tmp_63_fu_2543_p1;
wire   [63:0] tmp_66_fu_2597_p1;
wire   [0:0] tmp_138_fu_2796_p1;
wire   [0:0] tmp_119_fu_2936_p1;
reg   [7:0] cmd_fu_278;
reg   [31:0] cnt_1_fu_282;
wire   [31:0] cnt_2_fu_2821_p2;
reg   [63:0] rhs_V_3_fu_286;
wire    ap_CS_fsm_state26;
reg   [12:0] loc2_V_fu_290;
wire   [12:0] loc2_V_2_cast_fu_2573_p1;
wire   [12:0] loc2_V_2_fu_2815_p2;
reg   [12:0] loc1_V_7_fu_294;
wire   [12:0] loc1_V_8_cast_fu_2555_p1;
wire   [12:0] loc1_V_9_fu_2880_p1;
wire   [31:0] output_addr_V_fu_2334_p1;
wire   [31:0] output_addr_V_1_fu_2526_p1;
reg    ap_reg_ioackin_alloc_addr_ap_ack;
wire   [63:0] r_V_22_fu_2103_p2;
wire   [63:0] r_V_25_fu_2117_p2;
reg   [63:0] p_Result_s_fu_2134_p4;
reg   [63:0] p_Result_2_fu_2187_p4;
wire   [63:0] r_V_18_fu_2227_p2;
wire   [63:0] r_V_20_fu_2241_p2;
reg   [63:0] p_Result_4_fu_2259_p4;
reg   [63:0] p_Result_6_fu_2279_p4;
wire   [63:0] tmp_54_fu_2351_p2;
wire   [63:0] r_V_32_fu_2808_p2;
reg   [63:0] p_Result_8_fu_2855_p4;
wire    ap_CS_fsm_state39;
reg   [63:0] tmp_146_fu_3132_p4;
wire   [63:0] r_V_24_fu_2110_p2;
reg   [63:0] p_Result_1_fu_2160_p4;
wire   [63:0] r_V_19_fu_2234_p2;
wire   [63:0] r_V_21_fu_2248_p2;
reg   [63:0] p_Result_5_fu_2269_p4;
reg   [63:0] p_Result_7_fu_2289_p4;
wire   [63:0] tmp_62_fu_2536_p2;
reg   [63:0] tmp_147_fu_3161_p4;
wire   [31:0] r_V_17_fu_2988_p2;
wire   [15:0] tmp_size_V_fu_1300_p2;
wire   [15:0] p_s_fu_1327_p2;
wire   [2:0] newIndex3_fu_1341_p4;
wire   [2:0] newIndex1_fu_1384_p4;
wire   [3:0] r_V_4_fu_1400_p2;
wire   [31:0] tmp_9_fu_1411_p1;
wire   [31:0] op2_assign_9_fu_1414_p2;
wire   [63:0] buddy_tree_V_load_ph_fu_1427_p3;
wire   [63:0] tmp_21_fu_1452_p1;
wire   [63:0] r_V_fu_1456_p2;
wire   [2:0] newIndex9_fu_1495_p4;
wire   [0:0] tmp_99_fu_1511_p3;
wire   [0:0] tmp_100_fu_1519_p1;
wire   [0:0] tmp_34_fu_1523_p2;
wire   [31:0] tmp_37_fu_1529_p1;
wire   [31:0] tmp_38_fu_1533_p1;
wire   [31:0] op2_assign_1_fu_1536_p2;
wire   [63:0] buddy_tree_V_load_2_s_fu_1546_p3;
wire  signed [63:0] tmp_39_fu_1542_p1;
wire   [63:0] tmp_59_fu_1568_p1;
wire   [63:0] r_V_7_fu_1572_p2;
wire   [1:0] rec_bits_V_1_fu_1577_p1;
wire   [0:0] tmp_125_fu_1621_p3;
wire   [1:0] tmp_78_fu_1637_p4;
wire   [1:0] tmp_76_fu_1649_p4;
wire   [2:0] newIndex14_fu_1673_p4;
wire   [63:0] tmp_80_fu_1689_p1;
wire   [63:0] lhs_V_6_fu_1698_p3;
wire  signed [3:0] r_V_37_fu_1717_p2;
wire   [3:0] tmp_10_fu_1737_p2;
wire   [31:0] tmp_8_fu_1734_p1;
wire  signed [31:0] tmp_12_cast_fu_1743_p1;
wire  signed [15:0] tmp_10_cast_fu_1730_p1;
wire   [31:0] tmp_11_fu_1747_p2;
wire   [15:0] tmp_12_fu_1753_p2;
wire   [0:0] tmp_27_fu_1722_p3;
wire   [12:0] tmp_29_fu_1758_p1;
wire   [12:0] tmp_36_fu_1762_p1;
wire   [3:0] tmp_14_fu_1777_p2;
wire   [15:0] tmp_22_cast_fu_1774_p1;
wire   [15:0] tmp_27_cast_fu_1782_p1;
wire   [15:0] tmp_16_fu_1786_p2;
wire   [12:0] tmp_17_fu_1796_p2;
wire   [12:0] tmp_22_fu_1800_p1;
wire   [13:0] lhs_V_1_cast_fu_1810_p1;
wire   [13:0] r_V_5_fu_1814_p2;
wire   [6:0] newIndex5_fu_1825_p4;
wire   [31:0] lhs_V_fu_1843_p3;
wire   [31:0] tmp_44_cast_fu_1869_p1;
wire   [31:0] r_V_8_fu_1873_p2;
wire   [0:0] tmp_74_fu_1892_p3;
wire   [0:0] tmp_24_fu_1900_p2;
wire   [11:0] p_03475_1_in_fu_1912_p4;
wire   [12:0] tmp_28_fu_1922_p1;
wire   [12:0] loc_tree_V_7_fu_1926_p2;
wire   [31:0] tmp_31_fu_1932_p1;
wire   [31:0] op2_assign_s_fu_1936_p2;
wire  signed [63:0] tmp_32_fu_1942_p1;
wire   [63:0] tmp_33_fu_1962_p1;
wire   [0:0] tmp_55_fu_1976_p2;
wire   [0:0] not_s_fu_1982_p2;
wire   [2:0] newIndex10_fu_1994_p4;
wire   [1:0] tmp_127_fu_2014_p1;
wire   [31:0] tmp_57_fu_2024_p1;
wire   [31:0] op2_assign_2_fu_2028_p2;
wire   [63:0] buddy_tree_V_load_6_s_fu_2042_p3;
wire  signed [63:0] tmp_58_fu_2034_p1;
wire   [12:0] p_Val2_17_cast_fu_2056_p1;
reg   [12:0] p_Result_14_fu_2060_p4;
wire   [63:0] tmp_64_fu_2070_p1;
wire   [63:0] r_V_16_fu_2074_p2;
wire   [9:0] tmp_112_fu_2089_p4;
wire   [31:0] i_assign_fu_2130_p1;
wire   [3:0] tmp_129_fu_2144_p4;
wire   [0:0] p_Repl2_6_fu_2154_p2;
wire   [7:0] tmp_131_fu_2171_p4;
wire   [0:0] p_Repl2_7_fu_2181_p2;
wire   [15:0] tmp_133_fu_2198_p4;
wire   [0:0] p_Repl2_8_fu_2208_p2;
wire   [31:0] i_assign_1_fu_2255_p1;
wire   [63:0] tmp_18_fu_2299_p2;
wire   [3:0] grp_fu_1256_p2;
wire   [18:0] tmp_38_cast_fu_2320_p1;
wire   [18:0] tmp_37_cast_fu_2316_p1;
wire   [18:0] tmp_43_fu_2324_p2;
wire   [63:0] buddy_tree_V_load_3_s_fu_2344_p3;
wire   [3:0] r_V_3_fu_2359_p2;
wire   [6:0] grp_fu_1262_p4;
wire  signed [31:0] rhs_V_cast_fu_2389_p1;
wire   [31:0] group_tree_V_load_ph_fu_2381_p3;
wire   [31:0] r_V_33_fu_2393_p2;
wire   [31:0] tmp_41_fu_2399_p2;
wire   [31:0] tmp26_fu_2411_p2;
wire   [31:0] tmp_52_fu_2417_p2;
wire   [3:0] tmp_42_fu_2437_p2;
wire   [15:0] tmp_57_cast_fu_2433_p1;
wire   [15:0] tmp_64_cast_fu_2443_p1;
wire   [15:0] tmp_44_fu_2447_p2;
wire   [7:0] loc_tree_V_fu_2457_p0;
wire   [12:0] loc_tree_V_fu_2457_p1;
wire   [12:0] tmp_46_fu_2465_p2;
wire   [12:0] tmp_45_fu_2461_p1;
wire  signed [3:0] tmp_103_fu_2476_p1;
wire  signed [3:0] tmp_47_fu_2484_p0;
wire   [12:0] new_loc1_V_fu_2470_p2;
wire  signed [3:0] tmp_49_fu_2492_p1;
wire   [3:0] tmp_49_fu_2492_p2;
wire  signed [12:0] tmp_75_cast_fu_2498_p1;
wire   [31:0] tmp_48_fu_2488_p1;
wire  signed [31:0] tmp_47_fu_2484_p1;
wire   [31:0] tmp_51_fu_2508_p2;
wire   [0:0] tmp_103_fu_2476_p3;
wire   [12:0] tmp_50_fu_2502_p2;
wire   [12:0] tmp_104_fu_2514_p1;
wire   [63:0] op2_assign_fu_2531_p2;
wire   [8:0] loc2_V_3_fu_2565_p3;
wire   [0:0] rev_fu_2616_p2;
wire   [0:0] tmp_137_fu_2648_p3;
wire   [1:0] tmp_82_fu_2664_p4;
wire   [1:0] tmp_85_fu_2676_p4;
wire   [1:0] tmp_136_fu_2634_p1;
wire   [0:0] sel_tmp_fu_2696_p2;
wire   [63:0] tmp_82_fu_2664_p5;
wire   [63:0] mask_V_load_117_phi_s_fu_2656_p3;
wire   [0:0] sel_tmp2_fu_2710_p2;
wire   [63:0] tmp_85_fu_2676_p5;
wire   [63:0] sel_tmp1_fu_2702_p3;
wire   [0:0] sel_tmp4_fu_2724_p2;
wire   [63:0] mask_V_load_116_phi_s_fu_2688_p3;
wire   [63:0] sel_tmp3_fu_2716_p3;
wire   [63:0] mask_V_load_1_phi_fu_2730_p3;
wire   [63:0] tmp_86_fu_2738_p1;
wire   [63:0] r_V_31_fu_2742_p2;
wire   [2:0] newIndex16_fu_2754_p4;
wire   [2:0] newIndex22_fu_2780_p4;
wire   [63:0] lhs_V_11_fu_2800_p3;
wire   [63:0] p_Val2_20_fu_2848_p3;
wire   [31:0] i_assign_3_fu_2844_p1;
wire   [11:0] loc1_V_6_fu_2870_p4;
wire   [0:0] op2_assign_7_fu_2889_p2;
wire   [3:0] tmp_89_fu_2895_p1;
wire   [3:0] tmp_90_fu_2905_p1;
wire   [1:0] tmp_118_fu_2926_p1;
wire   [31:0] lhs_V_1_fu_2940_p3;
wire   [5:0] tmp_117_fu_2922_p1;
wire   [13:0] tmp_116_fu_2918_p1;
wire   [29:0] tmp_115_fu_2914_p1;
wire   [31:0] rhs_V_2_fu_2930_p2;
wire   [29:0] tmp_123_fu_2984_p1;
wire   [29:0] tmp_73_fu_2978_p2;
wire   [13:0] tmp_122_fu_2974_p1;
wire   [13:0] tmp_71_fu_2968_p2;
wire   [5:0] tmp_121_fu_2964_p1;
wire   [5:0] tmp_70_fu_2958_p2;
wire   [1:0] tmp_120_fu_2954_p1;
wire   [1:0] tmp_68_fu_2948_p2;
wire   [1:0] newIndex18_fu_3026_p4;
wire   [2:0] now2_V_fu_3041_p2;
wire   [1:0] newIndex20_fu_3047_p4;
wire   [3:0] tmp_140_fu_3073_p4;
wire   [7:0] tmp_142_fu_3088_p4;
wire   [15:0] tmp_144_fu_3103_p4;
wire   [6:0] loc1_V_s_fu_3118_p4;
wire   [31:0] i_assign_2_fu_3128_p1;
wire   [5:0] loc1_V_7_1_fu_3143_p4;
wire   [31:0] i_assign_2_1_fu_3157_p1;
reg   [40:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 41'd1;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_reg_ioackin_alloc_addr_ap_ack = 1'b0;
end

HTA1024_theta_grobkb #(
    .DataWidth( 32 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_1_address0),
    .ce0(group_tree_V_1_ce0),
    .we0(group_tree_V_1_we0),
    .d0(group_tree_V_1_d0),
    .q0(group_tree_V_1_q0)
);

HTA1024_theta_grobkb #(
    .DataWidth( 32 ),
    .AddressRange( 35 ),
    .AddressWidth( 6 ))
group_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_V_0_address0),
    .ce0(group_tree_V_0_ce0),
    .we0(group_tree_V_0_we0),
    .d0(group_tree_V_0_d0),
    .q0(group_tree_V_0_q0)
);

HTA1024_theta_grodEe #(
    .DataWidth( 31 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
group_tree_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(group_tree_mask_V_address0),
    .ce0(group_tree_mask_V_ce0),
    .q0(group_tree_mask_V_q0)
);

HTA1024_theta_shieOg #(
    .DataWidth( 5 ),
    .AddressRange( 5 ),
    .AddressWidth( 3 ))
shift_constant_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(shift_constant_V_address0),
    .ce0(shift_constant_V_ce0),
    .q0(shift_constant_V_q0)
);

HTA1024_theta_budfYi #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_1_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_1_address0),
    .ce0(buddy_tree_V_1_ce0),
    .we0(buddy_tree_V_1_we0),
    .d0(buddy_tree_V_1_d0),
    .q0(buddy_tree_V_1_q0),
    .address1(buddy_tree_V_1_address1),
    .ce1(buddy_tree_V_1_ce1),
    .we1(buddy_tree_V_1_we1),
    .d1(buddy_tree_V_1_d1),
    .q1(buddy_tree_V_1_q1)
);

HTA1024_theta_budg8j #(
    .DataWidth( 64 ),
    .AddressRange( 8 ),
    .AddressWidth( 3 ))
buddy_tree_V_0_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(buddy_tree_V_0_address0),
    .ce0(buddy_tree_V_0_ce0),
    .we0(buddy_tree_V_0_we0),
    .d0(buddy_tree_V_0_d0),
    .q0(buddy_tree_V_0_q0),
    .address1(buddy_tree_V_0_address1),
    .ce1(buddy_tree_V_0_ce1),
    .we1(buddy_tree_V_0_we1),
    .d1(buddy_tree_V_0_d1),
    .q1(buddy_tree_V_0_q1)
);

HTA1024_theta_addhbi #(
    .DataWidth( 4 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
addr_layer_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_layer_map_V_address0),
    .ce0(addr_layer_map_V_ce0),
    .we0(addr_layer_map_V_we0),
    .d0(p_5_reg_826),
    .q0(addr_layer_map_V_q0)
);

HTA1024_theta_addibs #(
    .DataWidth( 8 ),
    .AddressRange( 1024 ),
    .AddressWidth( 10 ))
addr_tree_map_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(addr_tree_map_V_address0),
    .ce0(addr_tree_map_V_ce0),
    .we0(addr_tree_map_V_we0),
    .d0(reg_1035),
    .q0(addr_tree_map_V_q0)
);

HTA1024_theta_marjbC #(
    .DataWidth( 32 ),
    .AddressRange( 128 ),
    .AddressWidth( 7 ))
mark_mask_V_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(mark_mask_V_address0),
    .ce0(mark_mask_V_ce0),
    .q0(mark_mask_V_q0)
);

log_2_64bit grp_log_2_64bit_fu_1147(
    .ap_ready(grp_log_2_64bit_fu_1147_ap_ready),
    .tmp_V(grp_log_2_64bit_fu_1147_tmp_V),
    .ap_return(grp_log_2_64bit_fu_1147_ap_return)
);

HTA1024_theta_muxkbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA1024_theta_muxkbM_U2(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_78_fu_1637_p4),
    .dout(tmp_78_fu_1637_p5)
);

HTA1024_theta_muxkbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA1024_theta_muxkbM_U3(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_76_fu_1649_p4),
    .dout(tmp_76_fu_1649_p5)
);

HTA1024_theta_muxkbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA1024_theta_muxkbM_U4(
    .din0(64'd1),
    .din1(64'd65535),
    .din2(64'd0),
    .din3(tmp_82_fu_2664_p4),
    .dout(tmp_82_fu_2664_p5)
);

HTA1024_theta_muxkbM #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .din2_WIDTH( 64 ),
    .din3_WIDTH( 2 ),
    .dout_WIDTH( 64 ))
HTA1024_theta_muxkbM_U5(
    .din0(64'd3),
    .din1(64'd4294967295),
    .din2(64'd0),
    .din3(tmp_85_fu_2676_p4),
    .dout(tmp_85_fu_2676_p5)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter0 <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_condition_pp0_exit_iter0_state18))) begin
            ap_enable_reg_pp0_iter1 <= (1'b1 ^ ap_condition_pp0_exit_iter0_state18);
        end else if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if ((1'b1 == ap_CS_fsm_state17)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
    end else begin
        if ((((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30) & (tmp_20_fu_2311_p2 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b0;
        end else if ((((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state30) & (tmp_20_fu_2311_p2 == 1'd1)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state31)) | ((1'b1 == alloc_addr_ap_ack) & (1'b1 == ap_CS_fsm_state35)))) begin
            ap_reg_ioackin_alloc_addr_ap_ack <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        TMP_0_V_4_reg_932 <= r_V_36_reg_3435;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_60_fu_1581_p2 == 1'd0) | (tmp_25_reg_3342 == 1'd1)))) begin
        TMP_0_V_4_reg_932 <= tmp_V_reg_3299;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state28)) begin
        buddy_tree_V_load_1_s_reg_1068 <= buddy_tree_V_1_q0;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        buddy_tree_V_load_1_s_reg_1068 <= buddy_tree_V_0_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        cmd_fu_278 <= alloc_cmd;
    end else if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        cmd_fu_278 <= 8'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_126_reg_3774 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_75_reg_3783 == 1'd1))) begin
        cnt_1_fu_282 <= cnt_2_fu_2821_p2;
    end else if (((grp_fu_1248_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        cnt_1_fu_282 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_88_reg_3809 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_75_reg_3783 == 1'd1))) begin
                loc1_V_7_fu_294[6 : 0] <= loc1_V_9_fu_2880_p1[6 : 0];
    end else if (((grp_fu_1248_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
                loc1_V_7_fu_294[6 : 0] <= loc1_V_8_cast_fu_2555_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_126_reg_3774 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_75_reg_3783 == 1'd1))) begin
                loc2_V_fu_290[12 : 1] <= loc2_V_2_fu_2815_p2[12 : 1];
    end else if (((grp_fu_1248_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
                loc2_V_fu_290[12 : 1] <= loc2_V_2_cast_fu_2573_p1[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_114_fu_1599_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        if ((tmp_124_fu_1607_p1 == 2'd3)) begin
            mask_V_load_phi_reg_954 <= mask_V_load30_phi_ca_fu_1661_p3;
        end else if ((tmp_124_fu_1607_p1 == 2'd2)) begin
            mask_V_load_phi_reg_954 <= mask_V_load29_phi_ca_fu_1629_p3;
        end else if ((tmp_124_fu_1607_p1 == 2'd1)) begin
            mask_V_load_phi_reg_954 <= tmp_78_fu_1637_p5;
        end else if ((tmp_124_fu_1607_p1 == 2'd0)) begin
            mask_V_load_phi_reg_954 <= tmp_76_fu_1649_p5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_26_reg_3522 == 1'd1))) begin
        p_03447_3_reg_994 <= TMP_0_V_2_reg_3526;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03447_3_reg_994 <= TMP_0_V_1_fu_1857_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_26_reg_3522 == 1'd1))) begin
        p_03475_1_in_in_reg_985 <= p_Result_13_reg_3532;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03475_1_in_in_reg_985 <= p_Result_12_fu_1860_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03479_3_in_reg_923 <= p_Repl2_s_reg_3377;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_60_fu_1581_p2 == 1'd0) | (tmp_25_reg_3342 == 1'd1)))) begin
        p_03479_3_in_reg_923 <= loc1_V_10_reg_3267;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_03487_5_in_reg_1126 <= reg_1035;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        p_03487_5_in_reg_1126 <= tmp_87_fu_3153_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_25_reg_3342 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_60_fu_1581_p2 == 1'd1))) begin
        p_03487_8_in_reg_884 <= p_Result_11_fu_1559_p4;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03487_8_in_reg_884 <= p_Result_10_fu_1443_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        p_03495_1_reg_1136 <= 3'd6;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        p_03495_1_reg_1136 <= now2_V_s_reg_3893;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        p_03495_2_in_reg_914 <= p_Repl2_13_reg_3383;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_60_fu_1581_p2 == 1'd0) | (tmp_25_reg_3342 == 1'd1)))) begin
        p_03495_2_in_reg_914 <= ans_V_reg_3244;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_25_reg_3342 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_60_fu_1581_p2 == 1'd1))) begin
        p_03499_1_in_reg_893 <= now1_V_1_reg_3337;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_03499_1_in_reg_893 <= ans_V_reg_3244;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_26_reg_3522 == 1'd1))) begin
        p_03499_2_in_reg_967 <= now1_V_2_reg_3512;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03499_2_in_reg_967 <= ans_V_reg_3244;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_03499_3_reg_1014 <= now1_V_3_fu_2083_p2;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_03499_3_reg_1014 <= 4'd7;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_26_reg_3522 == 1'd1))) begin
        p_03503_1_in_reg_976 <= r_V_9_fu_1965_p2;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        p_03503_1_in_reg_976 <= r_V_10_cast_fu_1878_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (tmp_75_reg_3783 == 1'd1))) begin
        p_1_reg_1116 <= now2_V_1_fu_2908_p2;
    end else if (((grp_fu_1248_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        p_1_reg_1116 <= now2_V_3_fu_2559_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state38) & (tmp_75_reg_3783 == 1'd1))) begin
        p_3_reg_1106 <= now1_V_5_fu_2899_p2;
    end else if (((grp_fu_1248_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        p_3_reg_1106 <= now1_V_6_fu_2549_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1322_p2 == 1'd1) & (tmp_fu_1316_p2 == 1'd1)) | (~(p_4_fu_1332_p2 == 16'd32768) & ~(p_4_fu_1332_p2 == 16'd16384) & ~(p_4_fu_1332_p2 == 16'd8192) & ~(p_4_fu_1332_p2 == 16'd4096) & ~(p_4_fu_1332_p2 == 16'd2048) & ~(p_4_fu_1332_p2 == 16'd1024) & ~(p_4_fu_1332_p2 == 16'd512) & ~(p_4_fu_1332_p2 == 16'd256) & ~(p_4_fu_1332_p2 == 16'd128) & ~(p_4_fu_1332_p2 == 16'd64) & ~(p_4_fu_1332_p2 == 16'd32) & ~(p_4_fu_1332_p2 == 16'd16) & ~(p_4_fu_1332_p2 == 16'd8) & ~(p_4_fu_1332_p2 == 16'd4) & ~(p_4_fu_1332_p2 == 16'd2) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1)))) begin
        p_5_reg_826 <= 4'd11;
    end else if (((p_4_fu_1332_p2 == 16'd32768) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        p_5_reg_826 <= 4'd10;
    end else if (((p_4_fu_1332_p2 == 16'd16384) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        p_5_reg_826 <= 4'd9;
    end else if (((p_4_fu_1332_p2 == 16'd8192) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        p_5_reg_826 <= 4'd8;
    end else if (((p_4_fu_1332_p2 == 16'd4096) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        p_5_reg_826 <= 4'd7;
    end else if (((p_4_fu_1332_p2 == 16'd2048) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        p_5_reg_826 <= 4'd6;
    end else if (((p_4_fu_1332_p2 == 16'd1024) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        p_5_reg_826 <= 4'd5;
    end else if (((p_4_fu_1332_p2 == 16'd512) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        p_5_reg_826 <= 4'd4;
    end else if (((p_4_fu_1332_p2 == 16'd256) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        p_5_reg_826 <= 4'd3;
    end else if (((p_4_fu_1332_p2 == 16'd128) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        p_5_reg_826 <= 4'd2;
    end else if (((p_4_fu_1332_p2 == 16'd64) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        p_5_reg_826 <= 4'd1;
    end else if (((p_4_fu_1332_p2 == 16'd32) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        p_5_reg_826 <= 4'd0;
    end else if (((p_4_fu_1332_p2 == 16'd16) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        p_5_reg_826 <= 4'd15;
    end else if (((p_4_fu_1332_p2 == 16'd8) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        p_5_reg_826 <= 4'd14;
    end else if (((p_4_fu_1332_p2 == 16'd4) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        p_5_reg_826 <= 4'd13;
    end else if (((p_4_fu_1332_p2 == 16'd2) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        p_5_reg_826 <= 4'd12;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        p_7_reg_1077 <= 8'd0;
    end else if (((1'b1 == ap_CS_fsm_state36) & (tmp_84_reg_3630 == 1'd1))) begin
        p_7_reg_1077 <= reg_942;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        p_8_reg_1088 <= r_V_15_fu_2330_p1;
    end else if (((1'b1 == ap_CS_fsm_state36) & (tmp_84_reg_3630 == 1'd1))) begin
        p_8_reg_1088 <= r_V_13_reg_3705;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        p_9_reg_1097 <= TMP_0_V_fu_2339_p2;
    end else if (((1'b1 == ap_CS_fsm_state36) & (tmp_84_reg_3630 == 1'd1))) begin
        p_9_reg_1097 <= TMP_0_V_3_cast_reg_3695;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
                p_Val2_11_reg_1004[7 : 0] <= tmp_65_fu_2099_p1[7 : 0];
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
                p_Val2_11_reg_1004[7 : 0] <= loc1_V_9_cast_cast_reg_3273[7 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        p_Val2_2_reg_1026 <= rec_bits_V_2_fu_2079_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        p_Val2_2_reg_1026 <= rec_bits_V_3_reg_3517;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_25_reg_3342 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_60_fu_1581_p2 == 1'd1))) begin
        p_Val2_3_reg_902 <= 2'd3;
    end else if ((1'b1 == ap_CS_fsm_state7)) begin
        p_Val2_3_reg_902 <= rec_bits_V_fu_1461_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_114_fu_1599_p3 == 1'd1))) begin
        reg_1035 <= 8'd0;
    end else if (((tmp_56_fu_1988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3254 == 1'd1))) begin
        reg_1035 <= addr_tree_map_V_load_reg_3258;
    end else if (((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30))) begin
        reg_1035 <= grp_log_2_64bit_fu_1147_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state13)) begin
        reg_942 <= cnt_fu_1711_p2;
    end else if (((1'b1 == ap_CS_fsm_state10) & ((tmp_60_fu_1581_p2 == 1'd0) | (tmp_25_reg_3342 == 1'd1)))) begin
        reg_942 <= 32'd1;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        reg_942 <= grp_log_2_64bit_fu_1147_ap_return;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_126_reg_3774 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_75_reg_3783 == 1'd1))) begin
        rhs_V_3_fu_286 <= rhs_V_6_reg_3787;
    end else if (((grp_fu_1248_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
        rhs_V_3_fu_286 <= ap_phi_mux_p_9_phi_fu_1100_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (tmp_114_fu_1599_p3 == 1'd1))) begin
        rhs_V_4_reg_1047 <= TMP_0_V_4_reg_932;
    end else if (((tmp_56_fu_1988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3254 == 1'd1))) begin
        rhs_V_4_reg_1047 <= TMP_0_V_8_fu_2010_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        storemerge_reg_1058 <= r_V_26_fu_2124_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        storemerge_reg_1058 <= p_Result_3_fu_2214_p4;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_26_fu_1906_p2 == 1'd1))) begin
        TMP_0_V_2_reg_3526 <= TMP_0_V_2_fu_1946_p2;
        p_Result_13_reg_3532 <= p_Result_13_fu_1952_p4;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        TMP_0_V_3_cast_reg_3695[31 : 0] <= TMP_0_V_3_cast_fu_2429_p1[31 : 0];
        r_V_11_reg_3700 <= r_V_11_fu_2453_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        TMP_0_V_3_reg_3684 <= TMP_0_V_3_fu_2405_p2;
        tmp_101_reg_3680 <= tmp_101_fu_2377_p1;
        tmp_53_reg_3689 <= tmp_53_fu_2423_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        addr_tree_map_V_load_reg_3258 <= addr_tree_map_V_q0;
        ans_V_reg_3244 <= addr_layer_map_V_q0;
        loc1_V_10_reg_3267[7 : 0] <= loc1_V_10_fu_1376_p1[7 : 0];
        loc1_V_9_cast_cast_reg_3273[7 : 0] <= loc1_V_9_cast_cast_fu_1380_p1[7 : 0];
        tmp_15_reg_3254 <= addr_layer_map_V_q0[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        free_target_V_reg_3184 <= free_target_V_fu_1296_p1;
        p_Result_9_reg_3191 <= p_Result_9_fu_1306_p4;
        size_V_reg_3179 <= size_V_fu_1292_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        loc1_V_11_reg_3327[11 : 0] <= loc1_V_11_fu_1475_p1[11 : 0];
        loc1_V_reg_3322 <= {{p_03487_8_in_reg_884[12:1]}};
        now1_V_1_reg_3337 <= now1_V_1_fu_1483_p2;
        tmp_25_reg_3342 <= tmp_25_fu_1489_p2;
        tmp_83_reg_3332 <= tmp_83_fu_1479_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        loc_tree_V_6_reg_3461 <= loc_tree_V_6_fu_1804_p2;
        newIndex6_reg_3466[6 : 0] <= newIndex6_fu_1834_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state21) & (tmp_56_fu_1988_p2 == 1'd1) & (tmp_15_reg_3254 == 1'd1))) begin
        newIndex11_reg_3551[2 : 0] <= newIndex11_fu_2004_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state36) & (grp_fu_1248_p3 == 1'd1))) begin
        newIndex13_reg_3758[6 : 0] <= newIndex13_fu_2602_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_114_fu_1599_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state11))) begin
        newIndex15_reg_3419[2 : 0] <= newIndex15_fu_1683_p1[2 : 0];
        tmp_135_reg_3414 <= tmp_135_fu_1669_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_126_fu_2608_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state37) & (tmp_75_fu_2628_p2 == 1'd1))) begin
        newIndex17_reg_3793[2 : 0] <= newIndex17_fu_2764_p1[2 : 0];
        rhs_V_6_reg_3787 <= rhs_V_6_fu_2748_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_81_fu_3020_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        newIndex19_reg_3873[1 : 0] <= newIndex19_fu_3036_p1[1 : 0];
        newIndex21_reg_3883[1 : 0] <= newIndex21_fu_3057_p1[1 : 0];
        now2_V_s_reg_3893 <= now2_V_s_fu_3062_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_88_fu_2770_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state37) & (tmp_75_fu_2628_p2 == 1'd1))) begin
        newIndex23_reg_3818[2 : 0] <= newIndex23_fu_2790_p1[2 : 0];
        tmp_149_reg_3813 <= tmp_149_fu_2776_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_15_fu_1368_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state5))) begin
        newIndex2_reg_3278[2 : 0] <= newIndex2_fu_1394_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        newIndex4_reg_3212[2 : 0] <= newIndex4_fu_1351_p1[2 : 0];
        tmp_72_reg_3207 <= tmp_72_fu_1337_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        newIndex8_reg_3654[6 : 0] <= newIndex8_fu_2371_p1[6 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_25_fu_1489_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state8))) begin
        newIndex_reg_3346[2 : 0] <= newIndex_fu_1505_p1[2 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        now1_V_2_reg_3512 <= now1_V_2_fu_1882_p2;
        rec_bits_V_3_reg_3517 <= rec_bits_V_3_fu_1888_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state37)) begin
        op2_assign_8_reg_3778 <= op2_assign_8_fu_2622_p2;
        tmp_126_reg_3774 <= p_3_reg_1106[32'd3];
        tmp_75_reg_3783 <= tmp_75_fu_2628_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state41) & (tmp_81_fu_3020_p2 == 1'd1))) begin
        p_Repl2_10_reg_3903 <= p_Repl2_10_fu_3082_p2;
        p_Repl2_11_reg_3908 <= p_Repl2_11_fu_3097_p2;
        p_Repl2_12_reg_3913 <= p_Repl2_12_fu_3112_p2;
        p_Repl2_9_reg_3898 <= p_Repl2_9_fu_3068_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        p_Repl2_13_reg_3383 <= p_Repl2_13_fu_1593_p2;
        p_Repl2_s_reg_3377[12 : 1] <= p_Repl2_s_fu_1587_p2[12 : 1];
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_56_fu_1988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3254 == 1'd1))) begin
        p_Repl2_5_reg_3567 <= p_Repl2_5_fu_2018_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
        r_V_13_reg_3705 <= r_V_13_fu_2518_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        r_V_29_cast1_reg_3850 <= r_V_29_cast1_fu_2996_p2;
        r_V_29_cast2_reg_3855 <= r_V_29_cast2_fu_3002_p2;
        r_V_29_cast3_reg_3860 <= r_V_29_cast3_fu_3008_p2;
        r_V_29_cast_reg_3865 <= r_V_29_cast_fu_3014_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        r_V_2_reg_3456 <= r_V_2_fu_1792_p1;
        tmp_13_reg_3451 <= tmp_13_fu_1766_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state12)) begin
        r_V_30_reg_3440 <= r_V_30_fu_1705_p2;
        r_V_36_reg_3435 <= r_V_36_fu_1692_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        r_V_6_reg_3491 <= r_V_6_fu_1851_p2;
        tmp_67_reg_3487 <= tmp_67_fu_1840_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state33) | (1'b1 == ap_CS_fsm_state14))) begin
        reg_1278 <= shift_constant_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        tmp_106_reg_3572 <= tmp_106_fu_2038_p1;
        tmp_61_reg_3576 <= tmp_61_fu_2050_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        tmp_109_reg_3710 <= p_5_reg_826[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30))) begin
        tmp_20_reg_3626 <= tmp_20_fu_2311_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_26_reg_3522 <= tmp_26_fu_1906_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state9)) begin
        tmp_40_reg_3362 <= tmp_40_fu_1553_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        tmp_5_reg_3307 <= tmp_5_fu_1435_p2;
        tmp_V_reg_3299 <= tmp_V_fu_1420_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        tmp_6_reg_3230 <= tmp_6_fu_1357_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        tmp_77_reg_3543 <= tmp_77_fu_1970_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30) & (tmp_20_fu_2311_p2 == 1'd0))) begin
        tmp_84_reg_3630 <= p_5_reg_826[32'd3];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state37) & (tmp_75_fu_2628_p2 == 1'd1))) begin
        tmp_88_reg_3809 <= tmp_88_fu_2770_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state29)) begin
        tmp_V_1_reg_3618 <= tmp_V_1_fu_2305_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        tmp_reg_3197 <= tmp_fu_1316_p2;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_layer_map_V_address0 = tmp_63_fu_2543_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_layer_map_V_address0 = tmp_7_fu_1363_p1;
    end else begin
        addr_layer_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_layer_map_V_ce0 = 1'b1;
    end else begin
        addr_layer_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_layer_map_V_we0 = 1'b1;
    end else begin
        addr_layer_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_tree_map_V_address0 = tmp_63_fu_2543_p1;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        addr_tree_map_V_address0 = tmp_7_fu_1363_p1;
    end else begin
        addr_tree_map_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state4))) begin
        addr_tree_map_V_ce0 = 1'b1;
    end else begin
        addr_tree_map_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        addr_tree_map_V_we0 = 1'b1;
    end else begin
        addr_tree_map_V_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        alloc_addr = output_addr_V_1_fu_2526_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        alloc_addr = output_addr_V_fu_2334_p1;
    end else if (((1'b1 == ap_CS_fsm_state30) & (tmp_20_fu_2311_p2 == 1'd1))) begin
        alloc_addr = 32'd4294967295;
    end else begin
        alloc_addr = 'bx;
    end
end

always @ (*) begin
    if ((((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state30) & (tmp_20_fu_2311_p2 == 1'd1)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state31)) | ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0) & (1'b1 == ap_CS_fsm_state35)))) begin
        alloc_addr_ap_vld = 1'b1;
    end else begin
        alloc_addr_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state31) | (1'b1 == ap_CS_fsm_state35) | ((1'b1 == ap_CS_fsm_state30) & (tmp_20_fu_2311_p2 == 1'd1)))) begin
        alloc_addr_blk_n = alloc_addr_ap_ack;
    end else begin
        alloc_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_cmd_ap_ack = 1'b1;
    end else begin
        alloc_cmd_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_cmd_blk_n = alloc_cmd_ap_vld;
    end else begin
        alloc_cmd_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_free_target_ap_ack = 1'b1;
    end else begin
        alloc_free_target_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_free_target_blk_n = alloc_free_target_ap_vld;
    end else begin
        alloc_free_target_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
        alloc_size_ap_ack = 1'b1;
    end else begin
        alloc_size_ap_ack = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        alloc_size_blk_n = alloc_size_ap_vld;
    end else begin
        alloc_size_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((tmp_26_fu_1906_p2 == 1'd0)) begin
        ap_condition_pp0_exit_iter0_state18 = 1'b1;
    end else begin
        ap_condition_pp0_exit_iter0_state18 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_26_reg_3522 == 1'd1))) begin
        ap_phi_mux_p_03447_3_phi_fu_997_p4 = TMP_0_V_2_reg_3526;
    end else begin
        ap_phi_mux_p_03447_3_phi_fu_997_p4 = p_03447_3_reg_994;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_26_reg_3522 == 1'd1))) begin
        ap_phi_mux_p_03475_1_in_in_phi_fu_988_p4 = p_Result_13_reg_3532;
    end else begin
        ap_phi_mux_p_03475_1_in_in_phi_fu_988_p4 = p_03475_1_in_in_reg_985;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_26_reg_3522 == 1'd1))) begin
        ap_phi_mux_p_03499_2_in_phi_fu_970_p4 = now1_V_2_reg_3512;
    end else begin
        ap_phi_mux_p_03499_2_in_phi_fu_970_p4 = p_03499_2_in_reg_967;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_26_reg_3522 == 1'd1))) begin
        ap_phi_mux_p_03503_1_in_phi_fu_979_p4 = r_V_9_fu_1965_p2;
    end else begin
        ap_phi_mux_p_03503_1_in_phi_fu_979_p4 = p_03503_1_in_reg_976;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state3) & (tmp_s_fu_1322_p2 == 1'd1) & (tmp_fu_1316_p2 == 1'd1)) | (~(p_4_fu_1332_p2 == 16'd32768) & ~(p_4_fu_1332_p2 == 16'd16384) & ~(p_4_fu_1332_p2 == 16'd8192) & ~(p_4_fu_1332_p2 == 16'd4096) & ~(p_4_fu_1332_p2 == 16'd2048) & ~(p_4_fu_1332_p2 == 16'd1024) & ~(p_4_fu_1332_p2 == 16'd512) & ~(p_4_fu_1332_p2 == 16'd256) & ~(p_4_fu_1332_p2 == 16'd128) & ~(p_4_fu_1332_p2 == 16'd64) & ~(p_4_fu_1332_p2 == 16'd32) & ~(p_4_fu_1332_p2 == 16'd16) & ~(p_4_fu_1332_p2 == 16'd8) & ~(p_4_fu_1332_p2 == 16'd4) & ~(p_4_fu_1332_p2 == 16'd2) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1)))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd11;
    end else if (((p_4_fu_1332_p2 == 16'd32768) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd10;
    end else if (((p_4_fu_1332_p2 == 16'd16384) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd9;
    end else if (((p_4_fu_1332_p2 == 16'd8192) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd8;
    end else if (((p_4_fu_1332_p2 == 16'd4096) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd7;
    end else if (((p_4_fu_1332_p2 == 16'd2048) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd6;
    end else if (((p_4_fu_1332_p2 == 16'd1024) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd5;
    end else if (((p_4_fu_1332_p2 == 16'd512) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd4;
    end else if (((p_4_fu_1332_p2 == 16'd256) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd3;
    end else if (((p_4_fu_1332_p2 == 16'd128) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd2;
    end else if (((p_4_fu_1332_p2 == 16'd64) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd1;
    end else if (((p_4_fu_1332_p2 == 16'd32) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd0;
    end else if (((p_4_fu_1332_p2 == 16'd16) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd15;
    end else if (((p_4_fu_1332_p2 == 16'd8) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd14;
    end else if (((p_4_fu_1332_p2 == 16'd4) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd13;
    end else if (((p_4_fu_1332_p2 == 16'd2) & (tmp_s_fu_1322_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 4'd12;
    end else begin
        ap_phi_mux_p_5_phi_fu_830_p34 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_84_reg_3630 == 1'd1))) begin
        ap_phi_mux_p_7_phi_fu_1081_p4 = reg_942;
    end else begin
        ap_phi_mux_p_7_phi_fu_1081_p4 = p_7_reg_1077;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_84_reg_3630 == 1'd1))) begin
        ap_phi_mux_p_8_phi_fu_1091_p4 = r_V_13_reg_3705;
    end else begin
        ap_phi_mux_p_8_phi_fu_1091_p4 = p_8_reg_1088;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) & (tmp_84_reg_3630 == 1'd1))) begin
        ap_phi_mux_p_9_phi_fu_1100_p4 = TMP_0_V_3_cast_reg_3695;
    end else begin
        ap_phi_mux_p_9_phi_fu_1100_p4 = p_9_reg_1097;
    end
end

always @ (*) begin
    if (((tmp_56_fu_1988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3254 == 1'd1))) begin
        ap_phi_mux_rhs_V_4_phi_fu_1050_p4 = TMP_0_V_8_fu_2010_p1;
    end else begin
        ap_phi_mux_rhs_V_4_phi_fu_1050_p4 = rhs_V_4_reg_1047;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_alloc_addr_ap_ack == 1'b0)) begin
        ap_sig_ioackin_alloc_addr_ap_ack = alloc_addr_ap_ack;
    end else begin
        ap_sig_ioackin_alloc_addr_ap_ack = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_address0 = newIndex23_reg_3818;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_0_address0 = newIndex23_fu_2790_p1;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state39) | ((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1)) | ((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1)))) begin
        buddy_tree_V_0_address0 = 3'd5;
    end else if ((((tmp_56_fu_1988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3254 == 1'd1)) | ((tmp_15_reg_3254 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        buddy_tree_V_0_address0 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state21) & (tmp_56_fu_1988_p2 == 1'd1) & (tmp_15_reg_3254 == 1'd1))) begin
        buddy_tree_V_0_address0 = newIndex11_fu_2004_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_address0 = newIndex15_reg_3419;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_0_address0 = newIndex15_fu_1683_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_address0 = newIndex_reg_3346;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_0_address0 = newIndex_fu_1505_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_address0 = newIndex2_reg_3278;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_0_address0 = newIndex2_fu_1394_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buddy_tree_V_0_address0 = newIndex4_fu_1351_p1;
    end else begin
        buddy_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_address1 = newIndex19_reg_3873;
    end else if (((tmp_81_fu_3020_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        buddy_tree_V_0_address1 = newIndex19_fu_3036_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_address1 = newIndex17_reg_3793;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_0_address1 = newIndex17_fu_2764_p1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_0_address1 = buddy_tree_V_0_addr_6_gep_fu_604_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_0_address1 = newIndex4_reg_3212;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_81_fu_3020_p2 == 1'd1)) | ((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1)) | ((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1)))) begin
        buddy_tree_V_0_address1 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_address1 = newIndex11_reg_3551;
    end else if ((((tmp_56_fu_1988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3254 == 1'd1)) | ((tmp_15_reg_3254 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        buddy_tree_V_0_address1 = 3'd5;
    end else begin
        buddy_tree_V_0_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state39) | ((tmp_56_fu_1988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3254 == 1'd1)) | ((1'b1 == ap_CS_fsm_state21) & (tmp_56_fu_1988_p2 == 1'd1) & (tmp_15_reg_3254 == 1'd1)) | ((tmp_15_reg_3254 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1)) | ((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1)))) begin
        buddy_tree_V_0_ce0 = 1'b1;
    end else begin
        buddy_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_81_fu_3020_p2 == 1'd1)) | ((tmp_81_fu_3020_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41)) | ((tmp_56_fu_1988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3254 == 1'd1)) | ((tmp_15_reg_3254 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1)) | ((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1)))) begin
        buddy_tree_V_0_ce1 = 1'b1;
    end else begin
        buddy_tree_V_0_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_d0 = p_Result_8_fu_2855_p4;
    end else if (((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1))) begin
        buddy_tree_V_0_d0 = p_Result_6_fu_2279_p4;
    end else if (((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1))) begin
        buddy_tree_V_0_d0 = r_V_20_fu_2241_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_0_d0 = p_Result_2_fu_2187_p4;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buddy_tree_V_0_d0 = r_V_25_fu_2117_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_0_d0 = r_V_30_reg_3440;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_0_d0 = tmp_40_reg_3362;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_0_d0 = tmp_5_fu_1435_p2;
    end else begin
        buddy_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_0_d1 = tmp_146_fu_3132_p4;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_0_d1 = r_V_32_fu_2808_p2;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_0_d1 = tmp_54_fu_2351_p2;
    end else if (((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1))) begin
        buddy_tree_V_0_d1 = p_Result_4_fu_2259_p4;
    end else if (((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1))) begin
        buddy_tree_V_0_d1 = r_V_18_fu_2227_p2;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_0_d1 = p_Result_s_fu_2134_p4;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buddy_tree_V_0_d1 = r_V_22_fu_2103_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_0_d1 = tmp_61_reg_3576;
    end else begin
        buddy_tree_V_0_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((tmp_149_reg_3813 == 1'd0) & (tmp_88_reg_3809 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_75_reg_3783 == 1'd1)) | ((1'b1 == ap_CS_fsm_state13) & (tmp_135_reg_3414 == 1'd1)) | ((tmp_25_reg_3342 == 1'd0) & (1'b1 == ap_CS_fsm_state10) & (tmp_83_reg_3332 == 1'd1)) | ((tmp_69_fu_1424_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state6)) | ((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1)) | ((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1)))) begin
        buddy_tree_V_0_we0 = 1'b1;
    end else begin
        buddy_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((tmp_126_reg_3774 == 1'd0) & (tmp_138_fu_2796_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_75_reg_3783 == 1'd1)) | ((tmp_106_reg_3572 == 1'd0) & (1'b1 == ap_CS_fsm_state23)) | ((tmp_72_reg_3207 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1)) | ((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1)))) begin
        buddy_tree_V_0_we1 = 1'b1;
    end else begin
        buddy_tree_V_0_we1 = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_81_fu_3020_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
        buddy_tree_V_1_address0 = newIndex21_fu_3057_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_address0 = newIndex17_reg_3793;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_1_address0 = newIndex17_fu_2764_p1;
    end else if ((((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1)) | ((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1)))) begin
        buddy_tree_V_1_address0 = 3'd5;
    end else if (((1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_81_fu_3020_p2 == 1'd1)) | ((tmp_56_fu_1988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3254 == 1'd1)) | ((tmp_15_reg_3254 == 1'd0) & (1'b1 == ap_CS_fsm_state21)))) begin
        buddy_tree_V_1_address0 = 3'd4;
    end else if (((1'b1 == ap_CS_fsm_state21) & (tmp_56_fu_1988_p2 == 1'd1) & (tmp_15_reg_3254 == 1'd1))) begin
        buddy_tree_V_1_address0 = newIndex11_fu_2004_p1;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_address0 = newIndex15_reg_3419;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        buddy_tree_V_1_address0 = newIndex15_fu_1683_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_address0 = newIndex_reg_3346;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        buddy_tree_V_1_address0 = newIndex_fu_1505_p1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_address0 = newIndex2_reg_3278;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        buddy_tree_V_1_address0 = newIndex2_fu_1394_p1;
    end else if ((1'b1 == ap_CS_fsm_state3)) begin
        buddy_tree_V_1_address0 = newIndex4_fu_1351_p1;
    end else begin
        buddy_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_address1 = newIndex21_reg_3883;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_address1 = newIndex23_reg_3818;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        buddy_tree_V_1_address1 = newIndex23_fu_2790_p1;
    end else if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state35))) begin
        buddy_tree_V_1_address1 = 3'd3;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_1_address1 = buddy_tree_V_1_addr_6_gep_fu_612_p3;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        buddy_tree_V_1_address1 = newIndex4_reg_3212;
    end else if (((1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1)) | ((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1)))) begin
        buddy_tree_V_1_address1 = 3'd4;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_address1 = newIndex11_reg_3551;
    end else if (((1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state39) | ((tmp_56_fu_1988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3254 == 1'd1)) | ((tmp_15_reg_3254 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((tmp_reg_3197 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3230 == 1'd1)))) begin
        buddy_tree_V_1_address1 = 3'd5;
    end else begin
        buddy_tree_V_1_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | (1'b1 == ap_CS_fsm_state3) | (1'b1 == ap_CS_fsm_state39) | ((1'b1 == ap_CS_fsm_state41) & (tmp_81_fu_3020_p2 == 1'd1)) | ((tmp_81_fu_3020_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41)) | ((tmp_56_fu_1988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3254 == 1'd1)) | ((1'b1 == ap_CS_fsm_state21) & (tmp_56_fu_1988_p2 == 1'd1) & (tmp_15_reg_3254 == 1'd1)) | ((tmp_15_reg_3254 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1)) | ((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1)))) begin
        buddy_tree_V_1_ce0 = 1'b1;
    end else begin
        buddy_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state41) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state39) | ((tmp_56_fu_1988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3254 == 1'd1)) | ((tmp_15_reg_3254 == 1'd0) & (1'b1 == ap_CS_fsm_state21)) | ((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)) | ((tmp_reg_3197 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3230 == 1'd1)) | ((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1)) | ((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1)))) begin
        buddy_tree_V_1_ce1 = 1'b1;
    end else begin
        buddy_tree_V_1_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_d0 = r_V_32_fu_2808_p2;
    end else if (((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1))) begin
        buddy_tree_V_1_d0 = p_Result_7_fu_2289_p4;
    end else if (((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1))) begin
        buddy_tree_V_1_d0 = r_V_21_fu_2248_p2;
    end else if ((1'b1 == ap_CS_fsm_state13)) begin
        buddy_tree_V_1_d0 = r_V_30_reg_3440;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        buddy_tree_V_1_d0 = tmp_40_reg_3362;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        buddy_tree_V_1_d0 = tmp_5_fu_1435_p2;
    end else begin
        buddy_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state42)) begin
        buddy_tree_V_1_d1 = tmp_147_fu_3161_p4;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        buddy_tree_V_1_d1 = p_Result_8_fu_2855_p4;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        buddy_tree_V_1_d1 = tmp_62_fu_2536_p2;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        buddy_tree_V_1_d1 = tmp_54_fu_2351_p2;
    end else if (((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1))) begin
        buddy_tree_V_1_d1 = p_Result_5_fu_2269_p4;
    end else if (((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1))) begin
        buddy_tree_V_1_d1 = r_V_19_fu_2234_p2;
    end else if (((tmp_reg_3197 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3230 == 1'd1))) begin
        buddy_tree_V_1_d1 = storemerge_reg_1058;
    end else if ((1'b1 == ap_CS_fsm_state25)) begin
        buddy_tree_V_1_d1 = p_Result_1_fu_2160_p4;
    end else if ((1'b1 == ap_CS_fsm_state24)) begin
        buddy_tree_V_1_d1 = r_V_24_fu_2110_p2;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        buddy_tree_V_1_d1 = tmp_61_reg_3576;
    end else begin
        buddy_tree_V_1_d1 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_126_reg_3774 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_75_reg_3783 == 1'd1) & (tmp_138_fu_2796_p1 == 1'd1)) | ((tmp_135_reg_3414 == 1'd0) & (1'b1 == ap_CS_fsm_state13)) | ((tmp_25_reg_3342 == 1'd0) & (tmp_83_reg_3332 == 1'd0) & (1'b1 == ap_CS_fsm_state10)) | ((1'b1 == ap_CS_fsm_state6) & (tmp_69_fu_1424_p1 == 1'd1)) | ((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1)) | ((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1)))) begin
        buddy_tree_V_1_we0 = 1'b1;
    end else begin
        buddy_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state42) | (1'b1 == ap_CS_fsm_state25) | (1'b1 == ap_CS_fsm_state24) | ((tmp_88_reg_3809 == 1'd0) & (1'b1 == ap_CS_fsm_state38) & (tmp_149_reg_3813 == 1'd1) & (tmp_75_reg_3783 == 1'd1)) | ((1'b1 == ap_CS_fsm_state36) & (tmp_84_reg_3630 == 1'd1)) | ((1'b1 == ap_CS_fsm_state23) & (tmp_106_reg_3572 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31) & (tmp_72_reg_3207 == 1'd1)) | ((tmp_reg_3197 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_6_reg_3230 == 1'd1)) | ((tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_109_reg_3710 == 1'd1) & (tmp_reg_3197 == 1'd1)) | ((tmp_109_reg_3710 == 1'd0) & (tmp_20_reg_3626 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (tmp_reg_3197 == 1'd1)))) begin
        buddy_tree_V_1_we1 = 1'b1;
    end else begin
        buddy_tree_V_1_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_0_address0 = newIndex13_reg_3758;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        group_tree_V_0_address0 = newIndex13_fu_2602_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_0_address0 = newIndex8_reg_3654;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        group_tree_V_0_address0 = newIndex8_fu_2371_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_address0 = newIndex6_reg_3466;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_0_address0 = newIndex6_fu_1834_p1;
    end else begin
        group_tree_V_0_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        group_tree_V_0_ce0 = 1'b1;
    end else begin
        group_tree_V_0_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_0_d0 = r_V_17_fu_2988_p2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_0_d0 = tmp_53_reg_3689;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_0_d0 = tmp_77_fu_1970_p1;
    end else begin
        group_tree_V_0_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((tmp_119_fu_2936_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state40)) | ((tmp_67_reg_3487 == 1'd0) & (1'b1 == ap_CS_fsm_state20)) | ((tmp_101_reg_3680 == 1'd0) & (ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        group_tree_V_0_we0 = 1'b1;
    end else begin
        group_tree_V_0_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_1_address0 = newIndex13_reg_3758;
    end else if ((1'b1 == ap_CS_fsm_state36)) begin
        group_tree_V_1_address0 = newIndex13_fu_2602_p1;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_1_address0 = newIndex8_reg_3654;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        group_tree_V_1_address0 = newIndex8_fu_2371_p1;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_address0 = newIndex6_reg_3466;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        group_tree_V_1_address0 = newIndex6_fu_1834_p1;
    end else begin
        group_tree_V_1_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state40) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state15) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35)))) begin
        group_tree_V_1_ce0 = 1'b1;
    end else begin
        group_tree_V_1_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state40)) begin
        group_tree_V_1_d0 = r_V_17_fu_2988_p2;
    end else if ((1'b1 == ap_CS_fsm_state35)) begin
        group_tree_V_1_d0 = tmp_53_reg_3689;
    end else if ((1'b1 == ap_CS_fsm_state20)) begin
        group_tree_V_1_d0 = tmp_77_fu_1970_p1;
    end else begin
        group_tree_V_1_d0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state40) & (tmp_119_fu_2936_p1 == 1'd1)) | ((1'b1 == ap_CS_fsm_state20) & (tmp_67_reg_3487 == 1'd1)) | ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35) & (tmp_101_reg_3680 == 1'd1)))) begin
        group_tree_V_1_we0 = 1'b1;
    end else begin
        group_tree_V_1_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        group_tree_mask_V_ce0 = 1'b1;
    end else begin
        group_tree_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state34)) begin
        grp_log_2_64bit_fu_1147_tmp_V = TMP_0_V_3_cast_fu_2429_p1;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_log_2_64bit_fu_1147_tmp_V = tmp_V_1_reg_3618;
    end else begin
        grp_log_2_64bit_fu_1147_tmp_V = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state36)) begin
        mark_mask_V_address0 = tmp_66_fu_2597_p1;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        mark_mask_V_address0 = tmp_23_fu_1820_p1;
    end else begin
        mark_mask_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state15))) begin
        mark_mask_V_ce0 = 1'b1;
    end else begin
        mark_mask_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state32)) begin
        shift_constant_V_address0 = tmp_35_fu_2365_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        shift_constant_V_address0 = tmp_19_fu_1406_p1;
    end else begin
        shift_constant_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state32) | (1'b1 == ap_CS_fsm_state5))) begin
        shift_constant_V_ce0 = 1'b1;
    end else begin
        shift_constant_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if ((~((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld)) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            if (((1'b1 == ap_CS_fsm_state3) & (tmp_72_fu_1337_p1 == 1'd1) & (tmp_fu_1316_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state28;
            end else if (((tmp_72_fu_1337_p1 == 1'd0) & (1'b1 == ap_CS_fsm_state3) & (tmp_fu_1316_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state4 : begin
            if (((tmp_6_fu_1357_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (tmp_15_fu_1368_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state6 : begin
            ap_NS_fsm = ap_ST_fsm_state7;
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (tmp_25_fu_1489_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & ((tmp_60_fu_1581_p2 == 1'd0) | (tmp_25_reg_3342 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (tmp_114_fu_1599_p3 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            ap_NS_fsm = ap_ST_fsm_state13;
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        ap_ST_fsm_pp0_stage0 : begin
            if (~((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_26_fu_1906_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (tmp_26_fu_1906_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            if (((tmp_56_fu_1988_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state21) & (tmp_15_reg_3254 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if (((tmp_15_reg_3254 == 1'd0) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            if (((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30) & (tmp_20_fu_2311_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else if (((1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30) & (grp_fu_1248_p3 == 1'd1) & (tmp_20_fu_2311_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else if (((grp_fu_1248_p3 == 1'd0) & (1'b0 == ap_block_state30_io) & (1'b1 == ap_CS_fsm_state30) & (tmp_20_fu_2311_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state30;
            end
        end
        ap_ST_fsm_state31 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            if (((ap_sig_ioackin_alloc_addr_ap_ack == 1'b1) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end
        end
        ap_ST_fsm_state36 : begin
            if (((grp_fu_1248_p3 == 1'd0) & (1'b1 == ap_CS_fsm_state36))) begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state40;
            end
        end
        ap_ST_fsm_state37 : begin
            if (((1'b1 == ap_CS_fsm_state37) & (tmp_75_fu_2628_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((tmp_81_fu_3020_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state41))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign TMP_0_V_1_fu_1857_p1 = r_V_6_reg_3491;

assign TMP_0_V_2_fu_1946_p2 = (tmp_32_fu_1942_p1 | ap_phi_mux_p_03447_3_phi_fu_997_p4);

assign TMP_0_V_3_cast_fu_2429_p1 = TMP_0_V_3_reg_3684;

assign TMP_0_V_3_fu_2405_p2 = (tmp_41_fu_2399_p2 & r_V_33_fu_2393_p2);

assign TMP_0_V_8_fu_2010_p1 = tmp_77_reg_3543;

assign TMP_0_V_fu_2339_p2 = (tmp_V_1_reg_3618 ^ 64'd18446744073709551615);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state28 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd27];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2 = ((1'b0 == alloc_cmd_ap_vld) | (1'b0 == alloc_free_target_ap_vld) | (1'b0 == alloc_size_ap_vld));
end

always @ (*) begin
    ap_block_state30_io = ((ap_sig_ioackin_alloc_addr_ap_ack == 1'b0) & (tmp_20_fu_2311_p2 == 1'd1));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign buddy_tree_V_0_addr_6_gep_fu_604_p3 = newIndex4_reg_3212;

assign buddy_tree_V_1_addr_6_gep_fu_612_p3 = newIndex4_reg_3212;

assign buddy_tree_V_load_2_s_fu_1546_p3 = ((tmp_83_reg_3332[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign buddy_tree_V_load_3_s_fu_2344_p3 = ((tmp_72_reg_3207[0:0] === 1'b1) ? buddy_tree_V_1_q1 : buddy_tree_V_0_q1);

assign buddy_tree_V_load_6_s_fu_2042_p3 = ((tmp_106_fu_2038_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign buddy_tree_V_load_ph_fu_1427_p3 = ((tmp_69_fu_1424_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q0);

assign cnt_2_fu_2821_p2 = (32'd1 + cnt_1_fu_282);

assign cnt_fu_1711_p2 = (reg_942 + 32'd1);

assign free_target_V_fu_1296_p1 = alloc_free_target[15:0];

assign group_tree_V_load_ph_fu_2381_p3 = ((tmp_101_fu_2377_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign group_tree_mask_V_address0 = tmp_35_fu_2365_p1;

assign grp_fu_1248_p3 = p_5_reg_826[32'd3];

assign grp_fu_1256_p2 = ($signed(4'd11) - $signed(p_5_reg_826));

assign grp_fu_1262_p4 = {{reg_1035[7:1]}};

assign i_assign_1_fu_2255_p1 = reg_1035;

assign i_assign_2_1_fu_3157_p1 = loc1_V_7_1_fu_3143_p4;

assign i_assign_2_fu_3128_p1 = loc1_V_s_fu_3118_p4;

assign i_assign_3_fu_2844_p1 = loc1_V_7_fu_294;

assign i_assign_fu_2130_p1 = reg_1035;

assign lhs_V_11_fu_2800_p3 = ((tmp_138_fu_2796_p1[0:0] === 1'b1) ? buddy_tree_V_1_q0 : buddy_tree_V_0_q1);

assign lhs_V_1_cast_fu_1810_p1 = loc_tree_V_6_fu_1804_p2;

assign lhs_V_1_fu_2940_p3 = ((tmp_119_fu_2936_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign lhs_V_6_fu_1698_p3 = ((tmp_135_reg_3414[0:0] === 1'b1) ? buddy_tree_V_0_q0 : buddy_tree_V_1_q0);

assign lhs_V_fu_1843_p3 = ((tmp_67_fu_1840_p1[0:0] === 1'b1) ? group_tree_V_1_q0 : group_tree_V_0_q0);

assign loc1_V_10_fu_1376_p1 = addr_tree_map_V_q0;

assign loc1_V_11_fu_1475_p1 = loc1_V_fu_1465_p4;

assign loc1_V_6_fu_2870_p4 = {{loc1_V_7_fu_294[12:1]}};

assign loc1_V_7_1_fu_3143_p4 = {{p_03487_5_in_reg_1126[7:2]}};

assign loc1_V_8_cast_fu_2555_p1 = grp_fu_1262_p4;

assign loc1_V_9_cast_cast_fu_1380_p1 = addr_tree_map_V_q0;

assign loc1_V_9_fu_2880_p1 = loc1_V_6_fu_2870_p4;

assign loc1_V_fu_1465_p4 = {{p_03487_8_in_reg_884[12:1]}};

assign loc1_V_s_fu_3118_p4 = {{p_03487_5_in_reg_1126[7:1]}};

assign loc2_V_2_cast_fu_2573_p1 = loc2_V_3_fu_2565_p3;

assign loc2_V_2_fu_2815_p2 = loc2_V_fu_290 << 13'd1;

assign loc2_V_3_fu_2565_p3 = {{reg_1035}, {1'd0}};

assign loc_tree_V_6_fu_1804_p2 = (tmp_17_fu_1796_p2 + tmp_22_fu_1800_p1);

assign loc_tree_V_7_fu_1926_p2 = ($signed(tmp_28_fu_1922_p1) + $signed(13'd8191));

assign loc_tree_V_fu_2457_p0 = reg_942;

assign loc_tree_V_fu_2457_p1 = loc_tree_V_fu_2457_p0;

assign mask_V_load29_phi_ca_fu_1629_p3 = ((tmp_125_fu_1621_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load30_phi_ca_fu_1661_p3 = ((tmp_125_fu_1621_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_116_phi_s_fu_2688_p3 = ((tmp_137_fu_2648_p3[0:0] === 1'b1) ? 64'd4294967295 : 64'd15);

assign mask_V_load_117_phi_s_fu_2656_p3 = ((tmp_137_fu_2648_p3[0:0] === 1'b1) ? 64'd18446744073709551615 : 64'd255);

assign mask_V_load_1_phi_fu_2730_p3 = ((sel_tmp4_fu_2724_p2[0:0] === 1'b1) ? mask_V_load_116_phi_s_fu_2688_p3 : sel_tmp3_fu_2716_p3);

assign newIndex10_fu_1994_p4 = {{p_03499_3_reg_1014[3:1]}};

assign newIndex11_fu_2004_p1 = newIndex10_fu_1994_p4;

assign newIndex13_fu_2602_p1 = grp_fu_1262_p4;

assign newIndex14_fu_1673_p4 = {{p_Repl2_13_fu_1593_p2[3:1]}};

assign newIndex15_fu_1683_p1 = newIndex14_fu_1673_p4;

assign newIndex16_fu_2754_p4 = {{p_3_reg_1106[3:1]}};

assign newIndex17_fu_2764_p1 = newIndex16_fu_2754_p4;

assign newIndex18_fu_3026_p4 = {{p_03495_1_reg_1136[2:1]}};

assign newIndex19_fu_3036_p1 = newIndex18_fu_3026_p4;

assign newIndex1_fu_1384_p4 = {{addr_layer_map_V_q0[3:1]}};

assign newIndex20_fu_3047_p4 = {{now2_V_fu_3041_p2[2:1]}};

assign newIndex21_fu_3057_p1 = newIndex20_fu_3047_p4;

assign newIndex22_fu_2780_p4 = {{p_1_reg_1116[3:1]}};

assign newIndex23_fu_2790_p1 = newIndex22_fu_2780_p4;

assign newIndex2_fu_1394_p1 = newIndex1_fu_1384_p4;

assign newIndex3_fu_1341_p4 = {{ap_phi_mux_p_5_phi_fu_830_p34[3:1]}};

assign newIndex4_fu_1351_p1 = newIndex3_fu_1341_p4;

assign newIndex5_fu_1825_p4 = {{addr_tree_map_V_load_reg_3258[7:1]}};

assign newIndex6_fu_1834_p1 = newIndex5_fu_1825_p4;

assign newIndex8_fu_2371_p1 = grp_fu_1262_p4;

assign newIndex9_fu_1495_p4 = {{now1_V_1_fu_1483_p2[3:1]}};

assign newIndex_fu_1505_p1 = newIndex9_fu_1495_p4;

assign new_loc1_V_fu_2470_p2 = (tmp_46_fu_2465_p2 - tmp_45_fu_2461_p1);

assign not_s_fu_1982_p2 = ((p_03499_3_reg_1014 != 4'd0) ? 1'b1 : 1'b0);

assign now1_V_1_fu_1483_p2 = ($signed(4'd15) + $signed(p_03499_1_in_reg_893));

assign now1_V_2_fu_1882_p2 = ($signed(4'd15) + $signed(ap_phi_mux_p_03499_2_in_phi_fu_970_p4));

assign now1_V_3_fu_2083_p2 = ($signed(4'd15) + $signed(p_03499_3_reg_1014));

assign now1_V_5_fu_2899_p2 = (tmp_89_fu_2895_p1 + p_3_reg_1106);

assign now1_V_6_fu_2549_p2 = (p_5_reg_826 + 4'd1);

assign now2_V_1_fu_2908_p2 = (p_1_reg_1116 - tmp_90_fu_2905_p1);

assign now2_V_3_fu_2559_p2 = ($signed(p_5_reg_826) + $signed(4'd15));

assign now2_V_fu_3041_p2 = ($signed(p_03495_1_reg_1136) + $signed(3'd7));

assign now2_V_s_fu_3062_p2 = ($signed(p_03495_1_reg_1136) + $signed(3'd6));

assign op2_assign_1_fu_1536_p2 = tmp_37_fu_1529_p1 << tmp_38_fu_1533_p1;

assign op2_assign_2_fu_2028_p2 = 32'd1 << tmp_57_fu_2024_p1;

assign op2_assign_7_fu_2889_p2 = ((p_3_reg_1106 != 4'd8) ? 1'b1 : 1'b0);

assign op2_assign_8_fu_2622_p2 = ((p_1_reg_1116 != 4'd0) ? 1'b1 : 1'b0);

assign op2_assign_9_fu_1414_p2 = 32'd1 << tmp_9_fu_1411_p1;

assign op2_assign_fu_2531_p2 = (tmp_V_1_reg_3618 ^ 64'd18446744073709551615);

assign op2_assign_s_fu_1936_p2 = 32'd1 << tmp_31_fu_1932_p1;

assign output_addr_V_1_fu_2526_p1 = r_V_13_fu_2518_p3;

assign output_addr_V_fu_2334_p1 = r_V_15_fu_2330_p1;

assign p_03475_1_in_fu_1912_p4 = {{ap_phi_mux_p_03475_1_in_in_phi_fu_988_p4[12:1]}};

assign p_4_fu_1332_p2 = (p_s_fu_1327_p2 & p_Result_9_reg_3191);

assign p_Repl2_10_fu_3082_p2 = ((tmp_140_fu_3073_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_11_fu_3097_p2 = ((tmp_142_fu_3088_p4 != 8'd0) ? 1'b1 : 1'b0);

assign p_Repl2_12_fu_3112_p2 = ((tmp_144_fu_3103_p4 != 16'd0) ? 1'b1 : 1'b0);

assign p_Repl2_13_fu_1593_p2 = (4'd1 + p_03495_2_in_reg_914);

assign p_Repl2_5_fu_2018_p2 = ((tmp_127_fu_2014_p1 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_6_fu_2154_p2 = ((tmp_129_fu_2144_p4 != 4'd0) ? 1'b1 : 1'b0);

assign p_Repl2_7_fu_2181_p2 = ((tmp_131_fu_2171_p4 != 8'd0) ? 1'b1 : 1'b0);

assign p_Repl2_8_fu_2208_p2 = ((tmp_133_fu_2198_p4 != 16'd0) ? 1'b1 : 1'b0);

assign p_Repl2_9_fu_3068_p2 = ((r_V_29_cast_reg_3865 != 2'd0) ? 1'b1 : 1'b0);

assign p_Repl2_s_fu_1587_p2 = p_03479_3_in_reg_923 << 13'd1;

always @ (*) begin
    p_Result_10_fu_1443_p4 = loc1_V_10_reg_3267;
    p_Result_10_fu_1443_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_11_fu_1559_p4 = loc1_V_11_reg_3327;
    p_Result_11_fu_1559_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_12_fu_1860_p4 = loc_tree_V_6_reg_3461;
    p_Result_12_fu_1860_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_13_fu_1952_p4 = loc_tree_V_7_fu_1926_p2;
    p_Result_13_fu_1952_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_14_fu_2060_p4 = p_Val2_17_cast_fu_2056_p1;
    p_Result_14_fu_2060_p4[32'd0] = |(1'd0);
end

always @ (*) begin
    p_Result_1_fu_2160_p4 = buddy_tree_V_1_q0;
    p_Result_1_fu_2160_p4[i_assign_fu_2130_p1] = |(p_Repl2_6_fu_2154_p2);
end

always @ (*) begin
    p_Result_2_fu_2187_p4 = buddy_tree_V_0_q1;
    p_Result_2_fu_2187_p4[i_assign_fu_2130_p1] = |(p_Repl2_7_fu_2181_p2);
end

always @ (*) begin
    p_Result_3_fu_2214_p4 = buddy_tree_V_1_q1;
    p_Result_3_fu_2214_p4[i_assign_fu_2130_p1] = |(p_Repl2_8_fu_2208_p2);
end

always @ (*) begin
    p_Result_4_fu_2259_p4 = buddy_tree_V_0_q1;
    p_Result_4_fu_2259_p4[i_assign_1_fu_2255_p1] = |(p_Repl2_9_reg_3898);
end

always @ (*) begin
    p_Result_5_fu_2269_p4 = buddy_tree_V_1_q0;
    p_Result_5_fu_2269_p4[i_assign_1_fu_2255_p1] = |(p_Repl2_10_reg_3903);
end

always @ (*) begin
    p_Result_6_fu_2279_p4 = buddy_tree_V_0_q0;
    p_Result_6_fu_2279_p4[i_assign_1_fu_2255_p1] = |(p_Repl2_11_reg_3908);
end

always @ (*) begin
    p_Result_7_fu_2289_p4 = buddy_tree_V_1_q1;
    p_Result_7_fu_2289_p4[i_assign_1_fu_2255_p1] = |(p_Repl2_12_reg_3913);
end

always @ (*) begin
    p_Result_8_fu_2855_p4 = p_Val2_20_fu_2848_p3;
    p_Result_8_fu_2855_p4[i_assign_3_fu_2844_p1] = |(1'd0);
end

integer ap_tvar_int_0;

always @ (tmp_size_V_fu_1300_p2) begin
    for (ap_tvar_int_0 = 16 - 1; ap_tvar_int_0 >= 0; ap_tvar_int_0 = ap_tvar_int_0 - 1) begin
        if (ap_tvar_int_0 > 15 - 0) begin
            p_Result_9_fu_1306_p4[ap_tvar_int_0] = 1'b0;
        end else begin
            p_Result_9_fu_1306_p4[ap_tvar_int_0] = tmp_size_V_fu_1300_p2[15 - ap_tvar_int_0];
        end
    end
end

always @ (*) begin
    p_Result_s_fu_2134_p4 = buddy_tree_V_0_q0;
    p_Result_s_fu_2134_p4[i_assign_fu_2130_p1] = |(p_Repl2_5_reg_3567);
end

assign p_Val2_17_cast_fu_2056_p1 = p_Val2_11_reg_1004;

assign p_Val2_20_fu_2848_p3 = ((tmp_149_reg_3813[0:0] === 1'b1) ? buddy_tree_V_1_q1 : buddy_tree_V_0_q0);

assign p_s_fu_1327_p2 = (16'd0 - p_Result_9_reg_3191);

assign r_V_10_cast_fu_1878_p1 = r_V_8_fu_1873_p2;

assign r_V_11_fu_2453_p1 = tmp_44_fu_2447_p2[12:0];

assign r_V_13_fu_2518_p3 = ((tmp_103_fu_2476_p3[0:0] === 1'b1) ? tmp_50_fu_2502_p2 : tmp_104_fu_2514_p1);

assign r_V_15_fu_2330_p1 = tmp_43_fu_2324_p2[12:0];

assign r_V_16_fu_2074_p2 = tmp_61_reg_3576 >> tmp_64_fu_2070_p1;

assign r_V_17_fu_2988_p2 = (rhs_V_2_fu_2930_p2 & lhs_V_1_fu_2940_p3);

assign r_V_18_fu_2227_p2 = (rhs_V_3_fu_286 & buddy_tree_V_0_q1);

assign r_V_19_fu_2234_p2 = (rhs_V_3_fu_286 & buddy_tree_V_1_q0);

assign r_V_20_fu_2241_p2 = (rhs_V_3_fu_286 & buddy_tree_V_0_q0);

assign r_V_21_fu_2248_p2 = (rhs_V_3_fu_286 & buddy_tree_V_1_q1);

assign r_V_22_fu_2103_p2 = (rhs_V_4_reg_1047 | buddy_tree_V_0_q0);

assign r_V_24_fu_2110_p2 = (rhs_V_4_reg_1047 | buddy_tree_V_1_q0);

assign r_V_25_fu_2117_p2 = (rhs_V_4_reg_1047 | buddy_tree_V_0_q1);

assign r_V_26_fu_2124_p2 = (rhs_V_4_reg_1047 | buddy_tree_V_1_q1);

assign r_V_29_cast1_fu_2996_p2 = (tmp_73_fu_2978_p2 & tmp_123_fu_2984_p1);

assign r_V_29_cast2_fu_3002_p2 = (tmp_71_fu_2968_p2 & tmp_122_fu_2974_p1);

assign r_V_29_cast3_fu_3008_p2 = (tmp_70_fu_2958_p2 & tmp_121_fu_2964_p1);

assign r_V_29_cast_fu_3014_p2 = (tmp_68_fu_2948_p2 & tmp_120_fu_2954_p1);

assign r_V_2_fu_1792_p1 = tmp_16_fu_1786_p2[12:0];

assign r_V_30_fu_1705_p2 = (r_V_36_fu_1692_p2 | lhs_V_6_fu_1698_p3);

assign r_V_31_fu_2742_p2 = mask_V_load_1_phi_fu_2730_p3 << tmp_86_fu_2738_p1;

assign r_V_32_fu_2808_p2 = (rhs_V_6_reg_3787 & lhs_V_11_fu_2800_p3);

assign r_V_33_fu_2393_p2 = (rhs_V_cast_fu_2389_p1 & group_tree_V_load_ph_fu_2381_p3);

assign r_V_36_fu_1692_p2 = mask_V_load_phi_reg_954 << tmp_80_fu_1689_p1;

assign r_V_37_fu_1717_p2 = ($signed(4'd11) - $signed(ans_V_reg_3244));

assign r_V_3_fu_2359_p2 = (p_5_reg_826 ^ 4'd8);

assign r_V_4_fu_1400_p2 = (4'd8 ^ addr_layer_map_V_q0);

assign r_V_5_fu_1814_p2 = (14'd62 + lhs_V_1_cast_fu_1810_p1);

assign r_V_6_fu_1851_p2 = (mark_mask_V_q0 | lhs_V_fu_1843_p3);

assign r_V_7_fu_1572_p2 = tmp_40_reg_3362 >> tmp_59_fu_1568_p1;

assign r_V_8_fu_1873_p2 = r_V_6_reg_3491 >> tmp_44_cast_fu_1869_p1;

assign r_V_9_fu_1965_p2 = TMP_0_V_2_reg_3526 >> tmp_33_fu_1962_p1;

assign r_V_fu_1456_p2 = tmp_5_reg_3307 >> tmp_21_fu_1452_p1;

assign rec_bits_V_1_fu_1577_p1 = r_V_7_fu_1572_p2[1:0];

assign rec_bits_V_2_fu_2079_p1 = r_V_16_fu_2074_p2[1:0];

assign rec_bits_V_3_fu_1888_p1 = ap_phi_mux_p_03503_1_in_phi_fu_979_p4[1:0];

assign rec_bits_V_fu_1461_p1 = r_V_fu_1456_p2[1:0];

assign rev_fu_2616_p2 = (tmp_126_fu_2608_p3 ^ 1'd1);

assign rhs_V_2_fu_2930_p2 = (mark_mask_V_q0 ^ 32'd4294967295);

assign rhs_V_6_fu_2748_p2 = (r_V_31_fu_2742_p2 ^ 64'd18446744073709551615);

assign rhs_V_cast_fu_2389_p1 = $signed(group_tree_mask_V_q0);

assign sel_tmp1_fu_2702_p3 = ((sel_tmp_fu_2696_p2[0:0] === 1'b1) ? tmp_82_fu_2664_p5 : mask_V_load_117_phi_s_fu_2656_p3);

assign sel_tmp2_fu_2710_p2 = ((tmp_136_fu_2634_p1 == 2'd1) ? 1'b1 : 1'b0);

assign sel_tmp3_fu_2716_p3 = ((sel_tmp2_fu_2710_p2[0:0] === 1'b1) ? tmp_85_fu_2676_p5 : sel_tmp1_fu_2702_p3);

assign sel_tmp4_fu_2724_p2 = ((tmp_136_fu_2634_p1 == 2'd2) ? 1'b1 : 1'b0);

assign sel_tmp_fu_2696_p2 = ((tmp_136_fu_2634_p1 == 2'd0) ? 1'b1 : 1'b0);

assign size_V_fu_1292_p1 = alloc_size[15:0];

assign tmp26_fu_2411_p2 = (tmp_41_fu_2399_p2 & group_tree_V_load_ph_fu_2381_p3);

assign tmp_100_fu_1519_p1 = p_Val2_3_reg_902[0:0];

assign tmp_101_fu_2377_p1 = reg_1035[0:0];

assign tmp_103_fu_2476_p1 = grp_fu_1256_p2;

assign tmp_103_fu_2476_p3 = tmp_103_fu_2476_p1[32'd3];

assign tmp_104_fu_2514_p1 = tmp_51_fu_2508_p2[12:0];

assign tmp_106_fu_2038_p1 = p_03499_3_reg_1014[0:0];

assign tmp_10_cast_fu_1730_p1 = r_V_37_fu_1717_p2;

assign tmp_10_fu_1737_p2 = ($signed(4'd0) - $signed(r_V_37_fu_1717_p2));

assign tmp_112_fu_2089_p4 = {{p_Val2_11_reg_1004[10:1]}};

assign tmp_114_fu_1599_p3 = p_Repl2_13_fu_1593_p2[32'd3];

assign tmp_115_fu_2914_p1 = mark_mask_V_q0[29:0];

assign tmp_116_fu_2918_p1 = mark_mask_V_q0[13:0];

assign tmp_117_fu_2922_p1 = mark_mask_V_q0[5:0];

assign tmp_118_fu_2926_p1 = mark_mask_V_q0[1:0];

assign tmp_119_fu_2936_p1 = reg_1035[0:0];

assign tmp_11_fu_1747_p2 = tmp_8_fu_1734_p1 << tmp_12_cast_fu_1743_p1;

assign tmp_120_fu_2954_p1 = lhs_V_1_fu_2940_p3[1:0];

assign tmp_121_fu_2964_p1 = lhs_V_1_fu_2940_p3[5:0];

assign tmp_122_fu_2974_p1 = lhs_V_1_fu_2940_p3[13:0];

assign tmp_123_fu_2984_p1 = lhs_V_1_fu_2940_p3[29:0];

assign tmp_124_fu_1607_p1 = reg_942[1:0];

assign tmp_125_fu_1621_p3 = reg_942[32'd2];

assign tmp_126_fu_2608_p3 = p_3_reg_1106[32'd3];

assign tmp_127_fu_2014_p1 = ap_phi_mux_rhs_V_4_phi_fu_1050_p4[1:0];

assign tmp_129_fu_2144_p4 = {{rhs_V_4_reg_1047[5:2]}};

assign tmp_12_cast_fu_1743_p1 = $signed(tmp_10_fu_1737_p2);

assign tmp_12_fu_1753_p2 = free_target_V_reg_3184 >> tmp_10_cast_fu_1730_p1;

assign tmp_131_fu_2171_p4 = {{rhs_V_4_reg_1047[13:6]}};

assign tmp_133_fu_2198_p4 = {{rhs_V_4_reg_1047[29:14]}};

assign tmp_135_fu_1669_p1 = p_03495_2_in_reg_914[0:0];

assign tmp_136_fu_2634_p1 = cnt_1_fu_282[1:0];

assign tmp_137_fu_2648_p3 = cnt_1_fu_282[32'd2];

assign tmp_138_fu_2796_p1 = p_3_reg_1106[0:0];

assign tmp_13_fu_1766_p3 = ((tmp_27_fu_1722_p3[0:0] === 1'b1) ? tmp_29_fu_1758_p1 : tmp_36_fu_1762_p1);

assign tmp_140_fu_3073_p4 = {{r_V_29_cast3_reg_3860[5:2]}};

assign tmp_142_fu_3088_p4 = {{r_V_29_cast2_reg_3855[13:6]}};

assign tmp_144_fu_3103_p4 = {{r_V_29_cast1_reg_3850[29:14]}};

always @ (*) begin
    tmp_146_fu_3132_p4 = buddy_tree_V_0_q1;
    tmp_146_fu_3132_p4[i_assign_2_fu_3128_p1] = |(1'd0);
end

always @ (*) begin
    tmp_147_fu_3161_p4 = buddy_tree_V_1_q0;
    tmp_147_fu_3161_p4[i_assign_2_1_fu_3157_p1] = |(1'd0);
end

assign tmp_149_fu_2776_p1 = p_1_reg_1116[0:0];

assign tmp_14_fu_1777_p2 = ($signed(4'd9) + $signed(ans_V_reg_3244));

assign tmp_15_fu_1368_p3 = addr_layer_map_V_q0[32'd3];

assign tmp_16_fu_1786_p2 = tmp_22_cast_fu_1774_p1 << tmp_27_cast_fu_1782_p1;

assign tmp_17_fu_1796_p2 = (tmp_13_reg_3451 - r_V_2_reg_3456);

assign tmp_18_fu_2299_p2 = (64'd0 - buddy_tree_V_load_1_s_reg_1068);

assign tmp_19_fu_1406_p1 = r_V_4_fu_1400_p2;

assign tmp_20_fu_2311_p2 = ((tmp_V_1_reg_3618 == 64'd0) ? 1'b1 : 1'b0);

assign tmp_21_fu_1452_p1 = p_Result_10_fu_1443_p4;

assign tmp_22_cast_fu_1774_p1 = addr_tree_map_V_load_reg_3258;

assign tmp_22_fu_1800_p1 = reg_1278;

assign tmp_23_fu_1820_p1 = r_V_5_fu_1814_p2;

assign tmp_24_fu_1900_p2 = ((rec_bits_V_3_fu_1888_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_25_fu_1489_p2 = ((now1_V_1_fu_1483_p2 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_26_fu_1906_p2 = (tmp_74_fu_1892_p3 & tmp_24_fu_1900_p2);

assign tmp_27_cast_fu_1782_p1 = tmp_14_fu_1777_p2;

assign tmp_27_fu_1722_p3 = r_V_37_fu_1717_p2[32'd3];

assign tmp_28_fu_1922_p1 = p_03475_1_in_fu_1912_p4;

assign tmp_29_fu_1758_p1 = tmp_11_fu_1747_p2[12:0];

assign tmp_31_fu_1932_p1 = loc_tree_V_7_fu_1926_p2;

assign tmp_32_fu_1942_p1 = $signed(op2_assign_s_fu_1936_p2);

assign tmp_33_fu_1962_p1 = p_Result_13_reg_3532;

assign tmp_34_fu_1523_p2 = (tmp_99_fu_1511_p3 & tmp_100_fu_1519_p1);

assign tmp_35_fu_2365_p1 = r_V_3_fu_2359_p2;

assign tmp_36_fu_1762_p1 = tmp_12_fu_1753_p2[12:0];

assign tmp_37_cast_fu_2316_p1 = grp_fu_1256_p2;

assign tmp_37_fu_1529_p1 = tmp_34_fu_1523_p2;

assign tmp_38_cast_fu_2320_p1 = reg_1035;

assign tmp_38_fu_1533_p1 = loc1_V_reg_3322;

assign tmp_39_fu_1542_p1 = $signed(op2_assign_1_fu_1536_p2);

assign tmp_40_fu_1553_p2 = (tmp_39_fu_1542_p1 | buddy_tree_V_load_2_s_fu_1546_p3);

assign tmp_41_fu_2399_p2 = (32'd0 - r_V_33_fu_2393_p2);

assign tmp_42_fu_2437_p2 = ($signed(4'd9) + $signed(p_5_reg_826));

assign tmp_43_fu_2324_p2 = tmp_38_cast_fu_2320_p1 << tmp_37_cast_fu_2316_p1;

assign tmp_44_cast_fu_1869_p1 = p_Result_12_fu_1860_p4;

assign tmp_44_fu_2447_p2 = tmp_57_cast_fu_2433_p1 << tmp_64_cast_fu_2443_p1;

assign tmp_45_fu_2461_p1 = reg_1278;

assign tmp_46_fu_2465_p2 = (r_V_11_reg_3700 + loc_tree_V_fu_2457_p1);

assign tmp_47_fu_2484_p0 = grp_fu_1256_p2;

assign tmp_47_fu_2484_p1 = tmp_47_fu_2484_p0;

assign tmp_48_fu_2488_p1 = new_loc1_V_fu_2470_p2;

assign tmp_49_fu_2492_p1 = grp_fu_1256_p2;

assign tmp_49_fu_2492_p2 = ($signed(4'd0) - $signed(tmp_49_fu_2492_p1));

assign tmp_50_fu_2502_p2 = new_loc1_V_fu_2470_p2 >> tmp_75_cast_fu_2498_p1;

assign tmp_51_fu_2508_p2 = tmp_48_fu_2488_p1 << tmp_47_fu_2484_p1;

assign tmp_52_fu_2417_p2 = (tmp26_fu_2411_p2 & rhs_V_cast_fu_2389_p1);

assign tmp_53_fu_2423_p2 = (tmp_52_fu_2417_p2 ^ group_tree_V_load_ph_fu_2381_p3);

assign tmp_54_fu_2351_p2 = (buddy_tree_V_load_3_s_fu_2344_p3 & TMP_0_V_fu_2339_p2);

assign tmp_55_fu_1976_p2 = ((p_Val2_2_reg_1026 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_56_fu_1988_p2 = (tmp_55_fu_1976_p2 & not_s_fu_1982_p2);

assign tmp_57_cast_fu_2433_p1 = reg_1035;

assign tmp_57_fu_2024_p1 = p_Val2_11_reg_1004;

assign tmp_58_fu_2034_p1 = $signed(op2_assign_2_fu_2028_p2);

assign tmp_59_fu_1568_p1 = p_Result_11_fu_1559_p4;

assign tmp_5_fu_1435_p2 = (tmp_V_fu_1420_p1 | buddy_tree_V_load_ph_fu_1427_p3);

assign tmp_60_fu_1581_p2 = ((rec_bits_V_1_fu_1577_p1 == 2'd3) ? 1'b1 : 1'b0);

assign tmp_61_fu_2050_p2 = (tmp_58_fu_2034_p1 | buddy_tree_V_load_6_s_fu_2042_p3);

assign tmp_62_fu_2536_p2 = (op2_assign_fu_2531_p2 & buddy_tree_V_1_q1);

assign tmp_63_fu_2543_p1 = ap_phi_mux_p_8_phi_fu_1091_p4;

assign tmp_64_cast_fu_2443_p1 = tmp_42_fu_2437_p2;

assign tmp_64_fu_2070_p1 = p_Result_14_fu_2060_p4;

assign tmp_65_fu_2099_p1 = tmp_112_fu_2089_p4;

assign tmp_66_fu_2597_p1 = ap_phi_mux_p_7_phi_fu_1081_p4;

assign tmp_67_fu_1840_p1 = addr_tree_map_V_load_reg_3258[0:0];

assign tmp_68_fu_2948_p2 = (tmp_118_fu_2926_p1 ^ 2'd3);

assign tmp_69_fu_1424_p1 = ans_V_reg_3244[0:0];

assign tmp_6_fu_1357_p2 = ((cmd_fu_278 == 8'd3) ? 1'b1 : 1'b0);

assign tmp_70_fu_2958_p2 = (tmp_117_fu_2922_p1 ^ 6'd60);

assign tmp_71_fu_2968_p2 = (tmp_116_fu_2918_p1 ^ 14'd16320);

assign tmp_72_fu_1337_p1 = ap_phi_mux_p_5_phi_fu_830_p34[0:0];

assign tmp_73_fu_2978_p2 = (tmp_115_fu_2914_p1 ^ 30'd1073725440);

assign tmp_74_fu_1892_p3 = now1_V_2_fu_1882_p2[32'd3];

assign tmp_75_cast_fu_2498_p1 = $signed(tmp_49_fu_2492_p2);

assign tmp_75_fu_2628_p2 = (rev_fu_2616_p2 | op2_assign_8_fu_2622_p2);

assign tmp_76_fu_1649_p4 = {{reg_942[3:2]}};

assign tmp_77_fu_1970_p1 = p_03447_3_reg_994[31:0];

assign tmp_78_fu_1637_p4 = {{reg_942[3:2]}};

assign tmp_7_fu_1363_p1 = free_target_V_reg_3184;

assign tmp_80_fu_1689_p1 = p_Repl2_s_reg_3377;

assign tmp_81_fu_3020_p2 = ((p_03495_1_reg_1136 == 3'd0) ? 1'b1 : 1'b0);

assign tmp_82_fu_2664_p4 = {{cnt_1_fu_282[3:2]}};

assign tmp_83_fu_1479_p1 = p_03499_1_in_reg_893[0:0];

assign tmp_85_fu_2676_p4 = {{cnt_1_fu_282[3:2]}};

assign tmp_86_fu_2738_p1 = loc2_V_fu_290;

assign tmp_87_fu_3153_p1 = loc1_V_7_1_fu_3143_p4;

assign tmp_88_fu_2770_p2 = ((p_1_reg_1116 == 4'd0) ? 1'b1 : 1'b0);

assign tmp_89_fu_2895_p1 = op2_assign_7_fu_2889_p2;

assign tmp_8_fu_1734_p1 = free_target_V_reg_3184;

assign tmp_90_fu_2905_p1 = op2_assign_8_reg_3778;

assign tmp_99_fu_1511_p3 = p_Val2_3_reg_902[32'd1];

assign tmp_9_fu_1411_p1 = addr_tree_map_V_load_reg_3258;

assign tmp_V_1_fu_2305_p2 = (tmp_18_fu_2299_p2 & buddy_tree_V_load_1_s_reg_1068);

assign tmp_V_fu_1420_p1 = $signed(op2_assign_9_fu_1414_p2);

assign tmp_fu_1316_p2 = ((cmd_fu_278 == 8'd2) ? 1'b1 : 1'b0);

assign tmp_s_fu_1322_p2 = ((size_V_reg_3179 == 16'd1) ? 1'b1 : 1'b0);

assign tmp_size_V_fu_1300_p2 = ($signed(16'd65535) + $signed(size_V_fu_1292_p1));

always @ (posedge ap_clk) begin
    newIndex4_reg_3212[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_10_reg_3267[12:8] <= 5'b00000;
    loc1_V_9_cast_cast_reg_3273[10:8] <= 3'b000;
    newIndex2_reg_3278[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    loc1_V_11_reg_3327[12] <= 1'b0;
    newIndex_reg_3346[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    p_Repl2_s_reg_3377[0] <= 1'b0;
    newIndex15_reg_3419[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex6_reg_3466[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex11_reg_3551[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex8_reg_3654[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    TMP_0_V_3_cast_reg_3695[63:32] <= 32'b00000000000000000000000000000000;
    newIndex13_reg_3758[63:7] <= 57'b000000000000000000000000000000000000000000000000000000000;
    newIndex17_reg_3793[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex23_reg_3818[63:3] <= 61'b0000000000000000000000000000000000000000000000000000000000000;
    newIndex19_reg_3873[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    newIndex21_reg_3883[63:2] <= 62'b00000000000000000000000000000000000000000000000000000000000000;
    p_Val2_11_reg_1004[10:8] <= 3'b000;
    loc2_V_fu_290[0] <= 1'b0;
    loc1_V_7_fu_294[12:7] <= 6'b000000;
end

endmodule //HTA1024_theta
