m255
K4
z2
!s11e vcom 2021.4 2021.10, Oct 14 2021
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 dC:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/Ouah/OuahSim
Pgonogo_types
Z1 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z2 DPx4 ieee 14 std_logic_1164 0 22 cVAk:aDinOX8^VGI1ekP<3
!i122 0
Z3 w1685291850
R0
Z4 8C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/Ouah/source/impl_1/ouah.vhd
Z5 FC:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/Ouah/source/impl_1/ouah.vhd
l0
L4 1
V]6^U^<?eCCS0B_:`DBjdM3
!s100 BV7kBg:d=i^[m0R3QYNId0
Z6 OT;C;2021.4;73
32
Z7 !s110 1685291953
!i10b 1
Z8 !s108 1685291952.000000
Z9 !s90 -reportprogress|300|-work|work|C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/Ouah/source/impl_1/ouah.vhd|
!s107 C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/Ouah/source/impl_1/ouah.vhd|
!i113 1
Z10 o-work work -O0
Z11 tExplicit 1 CvgOpt 0
Eouah
R3
Z12 DPx4 ieee 11 numeric_std 0 22 aU^R8eGcicLcUFIaBQSL>3
Z13 DPx4 ieee 15 std_logic_arith 0 22 [G314=:2zXJ`VORJe1J@Z1
Z14 DPx4 ieee 18 std_logic_unsigned 0 22 ;eZjO2D4ZDz<]0>8AL<ne1
R1
R2
!i122 0
R0
R4
R5
l0
L15 1
Vk<b@LdTRDY5_03mWLMMbU2
!s100 e>iC`aHQ>MAQ;SZM`D>RE1
R6
32
R7
!i10b 1
R8
R9
Z15 !s107 C:/Users/duodi/Documents/Personnel/electronique/fpga-cpld/lattice/Ouah/source/impl_1/ouah.vhd|
!i113 1
R10
R11
Atick
R12
R13
R14
R1
R2
DEx4 work 4 ouah 0 22 k<b@LdTRDY5_03mWLMMbU2
!i122 0
l63
L31 273
ViVWedAM06KVJOLX<h@kkN1
!s100 a=^OizFhPInnYS0H>CoR83
R6
32
R7
!i10b 1
R8
R9
R15
!i113 1
R10
R11
