<def f='llvm/llvm/include/llvm/Target/TargetMachine.h' l='370' type='bool llvm::TargetMachine::targetSchedulesPostRAScheduling() const'/>
<doc f='llvm/llvm/include/llvm/Target/TargetMachine.h' l='365'>/// True if subtarget inserts the final scheduling pass on its own.
  ///
  /// Branch relaxation, which must happen after block placement, can
  /// on some targets (e.g. SystemZ) expose additional post-RA
  /// scheduling opportunities.</doc>
<use f='llvm/llvm/include/llvm/CodeGen/CodeGenPassBuilder.h' l='893' u='c' c='_ZNK4llvm18CodeGenPassBuilder16addMachinePassesERNS0_14AddMachinePassE'/>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1142' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<ovr f='llvm/llvm/lib/Target/ARM/ARMTargetMachine.h' l='74' c='_ZNK4llvm20ARMBaseTargetMachine31targetSchedulesPostRASchedulingEv'/>
<ovr f='llvm/llvm/lib/Target/SystemZ/SystemZTargetMachine.h' l='53' c='_ZNK4llvm20SystemZTargetMachine31targetSchedulesPostRASchedulingEv'/>
