Running: xsim.dir/ADC_DAC_tb_time_synth/xsimk.exe -simmode gui -wdb ADC_DAC_tb_time_synth.wdb -simrunnum 0 -socket 50158
Design successfully loaded
Design Loading Memory Usage: 8116 KB (Peak: 8116 KB)
Design Loading CPU Usage: 15 ms
Simulation completed
Simulation Memory Usage: 11460 KB (Peak: 11460 KB)
Simulation CPU Usage: 3624 ms
