
stm32f446xx_drivers.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00000d68  080001c4  080001c4  000011c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000f2c  08000f34  00001f34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000f2c  08000f2c  00001f34  2**0
                  CONTENTS
  4 .ARM          00000000  08000f2c  08000f2c  00001f34  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000f2c  08000f34  00001f34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000f2c  08000f2c  00001f2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000f30  08000f30  00001f30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000000  20000000  20000000  00001f34  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000001c  20000000  08000f34  00002000  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000001c  08000f34  0000201c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00001f34  2**0
                  CONTENTS, READONLY
 12 .debug_info   00001ec1  00000000  00000000  00001f64  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000007be  00000000  00000000  00003e25  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000230  00000000  00000000  000045e8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000019f  00000000  00000000  00004818  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00002bf9  00000000  00000000  000049b7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000027d0  00000000  00000000  000075b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0000c24f  00000000  00000000  00009d80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00015fcf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000086c  00000000  00000000  00016014  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000006a  00000000  00000000  00016880  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001c4 <__do_global_dtors_aux>:
 80001c4:	b510      	push	{r4, lr}
 80001c6:	4c05      	ldr	r4, [pc, #20]	@ (80001dc <__do_global_dtors_aux+0x18>)
 80001c8:	7823      	ldrb	r3, [r4, #0]
 80001ca:	b933      	cbnz	r3, 80001da <__do_global_dtors_aux+0x16>
 80001cc:	4b04      	ldr	r3, [pc, #16]	@ (80001e0 <__do_global_dtors_aux+0x1c>)
 80001ce:	b113      	cbz	r3, 80001d6 <__do_global_dtors_aux+0x12>
 80001d0:	4804      	ldr	r0, [pc, #16]	@ (80001e4 <__do_global_dtors_aux+0x20>)
 80001d2:	f3af 8000 	nop.w
 80001d6:	2301      	movs	r3, #1
 80001d8:	7023      	strb	r3, [r4, #0]
 80001da:	bd10      	pop	{r4, pc}
 80001dc:	20000000 	.word	0x20000000
 80001e0:	00000000 	.word	0x00000000
 80001e4:	08000f14 	.word	0x08000f14

080001e8 <frame_dummy>:
 80001e8:	b508      	push	{r3, lr}
 80001ea:	4b03      	ldr	r3, [pc, #12]	@ (80001f8 <frame_dummy+0x10>)
 80001ec:	b11b      	cbz	r3, 80001f6 <frame_dummy+0xe>
 80001ee:	4903      	ldr	r1, [pc, #12]	@ (80001fc <frame_dummy+0x14>)
 80001f0:	4803      	ldr	r0, [pc, #12]	@ (8000200 <frame_dummy+0x18>)
 80001f2:	f3af 8000 	nop.w
 80001f6:	bd08      	pop	{r3, pc}
 80001f8:	00000000 	.word	0x00000000
 80001fc:	20000004 	.word	0x20000004
 8000200:	08000f14 	.word	0x08000f14

08000204 <SPI2_GPIOInits>:
 * PB15 --> SPI2_MOSI
 * ALT Function Mode - 5
 */


void SPI2_GPIOInits(void){
 8000204:	b580      	push	{r7, lr}
 8000206:	b084      	sub	sp, #16
 8000208:	af00      	add	r7, sp, #0

	GPIO_Handle_t SPIPins;

	SPIPins.pGPIOx = GPIOB;
 800020a:	4b14      	ldr	r3, [pc, #80]	@ (800025c <SPI2_GPIOInits+0x58>)
 800020c:	607b      	str	r3, [r7, #4]
	SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_ALTFN;
 800020e:	2302      	movs	r3, #2
 8000210:	727b      	strb	r3, [r7, #9]
	SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 5;
 8000212:	2305      	movs	r3, #5
 8000214:	737b      	strb	r3, [r7, #13]
	SPIPins.GPIO_PinConfig.GPIO_PinOType = GPIO_OP_TYPE_PP;
 8000216:	2300      	movs	r3, #0
 8000218:	733b      	strb	r3, [r7, #12]
	SPIPins.GPIO_PinConfig.GPIO_PinPuPdControl = GPIO_NO_PUPD;
 800021a:	2300      	movs	r3, #0
 800021c:	72fb      	strb	r3, [r7, #11]
	SPIPins.GPIO_PinConfig.GPIO_PinSpeed = GPIO_SPEED_FAST;
 800021e:	2302      	movs	r3, #2
 8000220:	72bb      	strb	r3, [r7, #10]

	// SCLK
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NUM_13;
 8000222:	230d      	movs	r3, #13
 8000224:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000226:	1d3b      	adds	r3, r7, #4
 8000228:	4618      	mov	r0, r3
 800022a:	f000 f955 	bl	80004d8 <GPIO_Init>

	// MOSI
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NUM_15;
 800022e:	230f      	movs	r3, #15
 8000230:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 8000232:	1d3b      	adds	r3, r7, #4
 8000234:	4618      	mov	r0, r3
 8000236:	f000 f94f 	bl	80004d8 <GPIO_Init>

	// MISO
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NUM_14;
 800023a:	230e      	movs	r3, #14
 800023c:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800023e:	1d3b      	adds	r3, r7, #4
 8000240:	4618      	mov	r0, r3
 8000242:	f000 f949 	bl	80004d8 <GPIO_Init>

	// NSS
	// SPIPins.GPIO_PinConfig.GPIO_PinMode = GPIO_MODE_OUT;
	// SPIPins.GPIO_PinConfig.GPIO_PinAltFunMode = 0;
	SPIPins.GPIO_PinConfig.GPIO_PinNumber = GPIO_PIN_NUM_12;
 8000246:	230c      	movs	r3, #12
 8000248:	723b      	strb	r3, [r7, #8]
	GPIO_Init(&SPIPins);
 800024a:	1d3b      	adds	r3, r7, #4
 800024c:	4618      	mov	r0, r3
 800024e:	f000 f943 	bl	80004d8 <GPIO_Init>
	// GPIO_WriteToOutputPin(GPIOB, GPIO_PIN_NUM_12, ENABLE);
}
 8000252:	bf00      	nop
 8000254:	3710      	adds	r7, #16
 8000256:	46bd      	mov	sp, r7
 8000258:	bd80      	pop	{r7, pc}
 800025a:	bf00      	nop
 800025c:	40020400 	.word	0x40020400

08000260 <SPI2_Inits>:
void delay()
{
	for (uint32_t i; i <= 5000000; i++);
}

void SPI2_Inits(void){
 8000260:	b580      	push	{r7, lr}
 8000262:	b088      	sub	sp, #32
 8000264:	af00      	add	r7, sp, #0

	SPI_Handle_t SPI2Handle;

	SPI2Handle.pSPIx = SPI2;
 8000266:	4b0c      	ldr	r3, [pc, #48]	@ (8000298 <SPI2_Inits+0x38>)
 8000268:	603b      	str	r3, [r7, #0]
	SPI2Handle.SPIConfig.SPI_BusConfig = SPI_BUS_CONFIG_FD;
 800026a:	2301      	movs	r3, #1
 800026c:	717b      	strb	r3, [r7, #5]
	SPI2Handle.SPIConfig.SPI_DeviceMode = SPI_DEVICE_MODE_MASTER;
 800026e:	2301      	movs	r3, #1
 8000270:	713b      	strb	r3, [r7, #4]
	SPI2Handle.SPIConfig.SPI_ClkSpeed = SPI_CLK_SPEED_DIV128;
 8000272:	2306      	movs	r3, #6
 8000274:	71bb      	strb	r3, [r7, #6]
	SPI2Handle.SPIConfig.SPI_DFF = SPI_DFF_8BITS;
 8000276:	2300      	movs	r3, #0
 8000278:	71fb      	strb	r3, [r7, #7]
	SPI2Handle.SPIConfig.SPI_CPOL = SPI_CPOL_LOW;
 800027a:	2300      	movs	r3, #0
 800027c:	723b      	strb	r3, [r7, #8]
	SPI2Handle.SPIConfig.SPI_CPHA = SPI_CPHA_LOW;
 800027e:	2300      	movs	r3, #0
 8000280:	727b      	strb	r3, [r7, #9]
	SPI2Handle.SPIConfig.SPI_SSM = SPI_SSM_DI; // Hardware slave management enabled for NSS pin
 8000282:	2300      	movs	r3, #0
 8000284:	72bb      	strb	r3, [r7, #10]

	SPI_Init(&SPI2Handle);
 8000286:	463b      	mov	r3, r7
 8000288:	4618      	mov	r0, r3
 800028a:	f000 fb19 	bl	80008c0 <SPI_Init>
}
 800028e:	bf00      	nop
 8000290:	3720      	adds	r7, #32
 8000292:	46bd      	mov	sp, r7
 8000294:	bd80      	pop	{r7, pc}
 8000296:	bf00      	nop
 8000298:	40003800 	.word	0x40003800

0800029c <main>:

	GPIO_Init(&GpioLed);
}

int main(void)
{
 800029c:	b580      	push	{r7, lr}
 800029e:	b088      	sub	sp, #32
 80002a0:	af02      	add	r7, sp, #8
    // uint8_t recvData[6] = {0}; // Array to store received data
	uint8_t id = 0x0A;
 80002a2:	230a      	movs	r3, #10
 80002a4:	75fb      	strb	r3, [r7, #23]
	bool status;
	W25QXX_HandleTypeDef w25q;

    // Initialize GPIO pins and SPI2
    SPI2_GPIOInits();
 80002a6:	f7ff ffad 	bl	8000204 <SPI2_GPIOInits>
    SPI2_Inits();
 80002aa:	f7ff ffd9 	bl	8000260 <SPI2_Inits>
    SPI_SSOEConfig(SPI2, ENABLE);
 80002ae:	2101      	movs	r1, #1
 80002b0:	480b      	ldr	r0, [pc, #44]	@ (80002e0 <main+0x44>)
 80002b2:	f000 fbd4 	bl	8000a5e <SPI_SSOEConfig>

    // Function to Read Read SR1
    // W25QXX_ReadReg1(SPI2);

    // Function to Write Write SR1
    status = W25QXX_Init(&w25q, SPI2);
 80002b6:	463b      	mov	r3, r7
 80002b8:	4909      	ldr	r1, [pc, #36]	@ (80002e0 <main+0x44>)
 80002ba:	4618      	mov	r0, r3
 80002bc:	f000 fd34 	bl	8000d28 <W25QXX_Init>
 80002c0:	4603      	mov	r3, r0
 80002c2:	75bb      	strb	r3, [r7, #22]

    W25QXX_Write(&w25q, 1, id, 1, 5);
 80002c4:	7dfb      	ldrb	r3, [r7, #23]
 80002c6:	461a      	mov	r2, r3
 80002c8:	4638      	mov	r0, r7
 80002ca:	2305      	movs	r3, #5
 80002cc:	9300      	str	r3, [sp, #0]
 80002ce:	2301      	movs	r3, #1
 80002d0:	2101      	movs	r1, #1
 80002d2:	f000 fd48 	bl	8000d66 <W25QXX_Write>

    return 0;
 80002d6:	2300      	movs	r3, #0
}
 80002d8:	4618      	mov	r0, r3
 80002da:	3718      	adds	r7, #24
 80002dc:	46bd      	mov	sp, r7
 80002de:	bd80      	pop	{r7, pc}
 80002e0:	40003800 	.word	0x40003800

080002e4 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 80002e4:	480d      	ldr	r0, [pc, #52]	@ (800031c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 80002e6:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 80002e8:	f3af 8000 	nop.w

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80002ec:	480c      	ldr	r0, [pc, #48]	@ (8000320 <LoopForever+0x6>)
  ldr r1, =_edata
 80002ee:	490d      	ldr	r1, [pc, #52]	@ (8000324 <LoopForever+0xa>)
  ldr r2, =_sidata
 80002f0:	4a0d      	ldr	r2, [pc, #52]	@ (8000328 <LoopForever+0xe>)
  movs r3, #0
 80002f2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80002f4:	e002      	b.n	80002fc <LoopCopyDataInit>

080002f6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80002f6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80002f8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80002fa:	3304      	adds	r3, #4

080002fc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80002fc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80002fe:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000300:	d3f9      	bcc.n	80002f6 <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000302:	4a0a      	ldr	r2, [pc, #40]	@ (800032c <LoopForever+0x12>)
  ldr r4, =_ebss
 8000304:	4c0a      	ldr	r4, [pc, #40]	@ (8000330 <LoopForever+0x16>)
  movs r3, #0
 8000306:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000308:	e001      	b.n	800030e <LoopFillZerobss>

0800030a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800030a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 800030c:	3204      	adds	r2, #4

0800030e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800030e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000310:	d3fb      	bcc.n	800030a <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000312:	f000 fddb 	bl	8000ecc <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000316:	f7ff ffc1 	bl	800029c <main>

0800031a <LoopForever>:

LoopForever:
  b LoopForever
 800031a:	e7fe      	b.n	800031a <LoopForever>
  ldr   r0, =_estack
 800031c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000320:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000324:	20000000 	.word	0x20000000
  ldr r2, =_sidata
 8000328:	08000f34 	.word	0x08000f34
  ldr r2, =_sbss
 800032c:	20000000 	.word	0x20000000
  ldr r4, =_ebss
 8000330:	2000001c 	.word	0x2000001c

08000334 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000334:	e7fe      	b.n	8000334 <ADC_IRQHandler>
	...

08000338 <GPIO_PeriClockControl>:
 * @return								- None
 *
 * @note								- None
 *****************************************************************************************************************/
void GPIO_PeriClockControl(GPIO_RegDef_t *pGPIOx, uint8_t EnorDi)
{
 8000338:	b480      	push	{r7}
 800033a:	b083      	sub	sp, #12
 800033c:	af00      	add	r7, sp, #0
 800033e:	6078      	str	r0, [r7, #4]
 8000340:	460b      	mov	r3, r1
 8000342:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000344:	78fb      	ldrb	r3, [r7, #3]
 8000346:	2b01      	cmp	r3, #1
 8000348:	d157      	bne.n	80003fa <GPIO_PeriClockControl+0xc2>
	{
		if(pGPIOx == GPIOA)
 800034a:	687b      	ldr	r3, [r7, #4]
 800034c:	4a59      	ldr	r2, [pc, #356]	@ (80004b4 <GPIO_PeriClockControl+0x17c>)
 800034e:	4293      	cmp	r3, r2
 8000350:	d106      	bne.n	8000360 <GPIO_PeriClockControl+0x28>
		{
			GPIOA_PCLK_EN();
 8000352:	4b59      	ldr	r3, [pc, #356]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000354:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000356:	4a58      	ldr	r2, [pc, #352]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000358:	f043 0301 	orr.w	r3, r3, #1
 800035c:	6313      	str	r3, [r2, #48]	@ 0x30
		else if(pGPIOx == GPIOH)
		{
			GPIOH_PCLK_DI();
		}
	}
}
 800035e:	e0a3      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOB)
 8000360:	687b      	ldr	r3, [r7, #4]
 8000362:	4a56      	ldr	r2, [pc, #344]	@ (80004bc <GPIO_PeriClockControl+0x184>)
 8000364:	4293      	cmp	r3, r2
 8000366:	d106      	bne.n	8000376 <GPIO_PeriClockControl+0x3e>
			GPIOB_PCLK_EN();
 8000368:	4b53      	ldr	r3, [pc, #332]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800036a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800036c:	4a52      	ldr	r2, [pc, #328]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800036e:	f043 0302 	orr.w	r3, r3, #2
 8000372:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000374:	e098      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOC)
 8000376:	687b      	ldr	r3, [r7, #4]
 8000378:	4a51      	ldr	r2, [pc, #324]	@ (80004c0 <GPIO_PeriClockControl+0x188>)
 800037a:	4293      	cmp	r3, r2
 800037c:	d106      	bne.n	800038c <GPIO_PeriClockControl+0x54>
			GPIOC_PCLK_EN();
 800037e:	4b4e      	ldr	r3, [pc, #312]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000380:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000382:	4a4d      	ldr	r2, [pc, #308]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000384:	f043 0304 	orr.w	r3, r3, #4
 8000388:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800038a:	e08d      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOD)
 800038c:	687b      	ldr	r3, [r7, #4]
 800038e:	4a4d      	ldr	r2, [pc, #308]	@ (80004c4 <GPIO_PeriClockControl+0x18c>)
 8000390:	4293      	cmp	r3, r2
 8000392:	d106      	bne.n	80003a2 <GPIO_PeriClockControl+0x6a>
			GPIOD_PCLK_EN();
 8000394:	4b48      	ldr	r3, [pc, #288]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000396:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000398:	4a47      	ldr	r2, [pc, #284]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800039a:	f043 0308 	orr.w	r3, r3, #8
 800039e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003a0:	e082      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 80003a2:	687b      	ldr	r3, [r7, #4]
 80003a4:	4a48      	ldr	r2, [pc, #288]	@ (80004c8 <GPIO_PeriClockControl+0x190>)
 80003a6:	4293      	cmp	r3, r2
 80003a8:	d106      	bne.n	80003b8 <GPIO_PeriClockControl+0x80>
			GPIOE_PCLK_EN();
 80003aa:	4b43      	ldr	r3, [pc, #268]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003ae:	4a42      	ldr	r2, [pc, #264]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003b0:	f043 0310 	orr.w	r3, r3, #16
 80003b4:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003b6:	e077      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOF)
 80003b8:	687b      	ldr	r3, [r7, #4]
 80003ba:	4a44      	ldr	r2, [pc, #272]	@ (80004cc <GPIO_PeriClockControl+0x194>)
 80003bc:	4293      	cmp	r3, r2
 80003be:	d106      	bne.n	80003ce <GPIO_PeriClockControl+0x96>
			GPIOF_PCLK_EN();
 80003c0:	4b3d      	ldr	r3, [pc, #244]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003c2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003c4:	4a3c      	ldr	r2, [pc, #240]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003c6:	f043 0320 	orr.w	r3, r3, #32
 80003ca:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003cc:	e06c      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOG)
 80003ce:	687b      	ldr	r3, [r7, #4]
 80003d0:	4a3f      	ldr	r2, [pc, #252]	@ (80004d0 <GPIO_PeriClockControl+0x198>)
 80003d2:	4293      	cmp	r3, r2
 80003d4:	d106      	bne.n	80003e4 <GPIO_PeriClockControl+0xac>
			GPIOG_PCLK_EN();
 80003d6:	4b38      	ldr	r3, [pc, #224]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003d8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003da:	4a37      	ldr	r2, [pc, #220]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003dc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80003e0:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003e2:	e061      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOH)
 80003e4:	687b      	ldr	r3, [r7, #4]
 80003e6:	4a3b      	ldr	r2, [pc, #236]	@ (80004d4 <GPIO_PeriClockControl+0x19c>)
 80003e8:	4293      	cmp	r3, r2
 80003ea:	d15d      	bne.n	80004a8 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_EN();
 80003ec:	4b32      	ldr	r3, [pc, #200]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003ee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003f0:	4a31      	ldr	r2, [pc, #196]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80003f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80003f6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80003f8:	e056      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		if(pGPIOx == GPIOA)
 80003fa:	687b      	ldr	r3, [r7, #4]
 80003fc:	4a2d      	ldr	r2, [pc, #180]	@ (80004b4 <GPIO_PeriClockControl+0x17c>)
 80003fe:	4293      	cmp	r3, r2
 8000400:	d106      	bne.n	8000410 <GPIO_PeriClockControl+0xd8>
			GPIOA_PCLK_DI();
 8000402:	4b2d      	ldr	r3, [pc, #180]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000404:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000406:	4a2c      	ldr	r2, [pc, #176]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000408:	f023 0301 	bic.w	r3, r3, #1
 800040c:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800040e:	e04b      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOB)
 8000410:	687b      	ldr	r3, [r7, #4]
 8000412:	4a2a      	ldr	r2, [pc, #168]	@ (80004bc <GPIO_PeriClockControl+0x184>)
 8000414:	4293      	cmp	r3, r2
 8000416:	d106      	bne.n	8000426 <GPIO_PeriClockControl+0xee>
			GPIOB_PCLK_DI();
 8000418:	4b27      	ldr	r3, [pc, #156]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800041a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800041c:	4a26      	ldr	r2, [pc, #152]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800041e:	f023 0302 	bic.w	r3, r3, #2
 8000422:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000424:	e040      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOC)
 8000426:	687b      	ldr	r3, [r7, #4]
 8000428:	4a25      	ldr	r2, [pc, #148]	@ (80004c0 <GPIO_PeriClockControl+0x188>)
 800042a:	4293      	cmp	r3, r2
 800042c:	d106      	bne.n	800043c <GPIO_PeriClockControl+0x104>
			GPIOC_PCLK_DI();
 800042e:	4b22      	ldr	r3, [pc, #136]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000430:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000432:	4a21      	ldr	r2, [pc, #132]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000434:	f023 0304 	bic.w	r3, r3, #4
 8000438:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800043a:	e035      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOD)
 800043c:	687b      	ldr	r3, [r7, #4]
 800043e:	4a21      	ldr	r2, [pc, #132]	@ (80004c4 <GPIO_PeriClockControl+0x18c>)
 8000440:	4293      	cmp	r3, r2
 8000442:	d106      	bne.n	8000452 <GPIO_PeriClockControl+0x11a>
			GPIOD_PCLK_DI();
 8000444:	4b1c      	ldr	r3, [pc, #112]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000446:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000448:	4a1b      	ldr	r2, [pc, #108]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800044a:	f023 0308 	bic.w	r3, r3, #8
 800044e:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000450:	e02a      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		}else if(pGPIOx == GPIOE)
 8000452:	687b      	ldr	r3, [r7, #4]
 8000454:	4a1c      	ldr	r2, [pc, #112]	@ (80004c8 <GPIO_PeriClockControl+0x190>)
 8000456:	4293      	cmp	r3, r2
 8000458:	d106      	bne.n	8000468 <GPIO_PeriClockControl+0x130>
			GPIOE_PCLK_DI();
 800045a:	4b17      	ldr	r3, [pc, #92]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800045c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800045e:	4a16      	ldr	r2, [pc, #88]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000460:	f023 0310 	bic.w	r3, r3, #16
 8000464:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000466:	e01f      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOF)
 8000468:	687b      	ldr	r3, [r7, #4]
 800046a:	4a18      	ldr	r2, [pc, #96]	@ (80004cc <GPIO_PeriClockControl+0x194>)
 800046c:	4293      	cmp	r3, r2
 800046e:	d106      	bne.n	800047e <GPIO_PeriClockControl+0x146>
			GPIOF_PCLK_EN();
 8000470:	4b11      	ldr	r3, [pc, #68]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000472:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000474:	4a10      	ldr	r2, [pc, #64]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000476:	f043 0320 	orr.w	r3, r3, #32
 800047a:	6313      	str	r3, [r2, #48]	@ 0x30
}
 800047c:	e014      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOG)
 800047e:	687b      	ldr	r3, [r7, #4]
 8000480:	4a13      	ldr	r2, [pc, #76]	@ (80004d0 <GPIO_PeriClockControl+0x198>)
 8000482:	4293      	cmp	r3, r2
 8000484:	d106      	bne.n	8000494 <GPIO_PeriClockControl+0x15c>
			GPIOG_PCLK_DI();
 8000486:	4b0c      	ldr	r3, [pc, #48]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 8000488:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800048a:	4a0b      	ldr	r2, [pc, #44]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800048c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000490:	6313      	str	r3, [r2, #48]	@ 0x30
}
 8000492:	e009      	b.n	80004a8 <GPIO_PeriClockControl+0x170>
		else if(pGPIOx == GPIOH)
 8000494:	687b      	ldr	r3, [r7, #4]
 8000496:	4a0f      	ldr	r2, [pc, #60]	@ (80004d4 <GPIO_PeriClockControl+0x19c>)
 8000498:	4293      	cmp	r3, r2
 800049a:	d105      	bne.n	80004a8 <GPIO_PeriClockControl+0x170>
			GPIOH_PCLK_DI();
 800049c:	4b06      	ldr	r3, [pc, #24]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 800049e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80004a0:	4a05      	ldr	r2, [pc, #20]	@ (80004b8 <GPIO_PeriClockControl+0x180>)
 80004a2:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80004a6:	6313      	str	r3, [r2, #48]	@ 0x30
}
 80004a8:	bf00      	nop
 80004aa:	370c      	adds	r7, #12
 80004ac:	46bd      	mov	sp, r7
 80004ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80004b2:	4770      	bx	lr
 80004b4:	40020000 	.word	0x40020000
 80004b8:	40023800 	.word	0x40023800
 80004bc:	40020400 	.word	0x40020400
 80004c0:	40020800 	.word	0x40020800
 80004c4:	40020c00 	.word	0x40020c00
 80004c8:	40021000 	.word	0x40021000
 80004cc:	40021400 	.word	0x40021400
 80004d0:	40021800 	.word	0x40021800
 80004d4:	40021c00 	.word	0x40021c00

080004d8 <GPIO_Init>:
 * @return								- None
 *
 * @note								- None
 *****************************************************************************************************************/
void GPIO_Init(GPIO_Handle_t *pGPIOHandle)
{
 80004d8:	b580      	push	{r7, lr}
 80004da:	b086      	sub	sp, #24
 80004dc:	af00      	add	r7, sp, #0
 80004de:	6078      	str	r0, [r7, #4]
	uint32_t temp = 0; // Temp register
 80004e0:	2300      	movs	r3, #0
 80004e2:	617b      	str	r3, [r7, #20]

	// Enable the peripheral clock
	GPIO_PeriClockControl(pGPIOHandle->pGPIOx, ENABLE);
 80004e4:	687b      	ldr	r3, [r7, #4]
 80004e6:	681b      	ldr	r3, [r3, #0]
 80004e8:	2101      	movs	r1, #1
 80004ea:	4618      	mov	r0, r3
 80004ec:	f7ff ff24 	bl	8000338 <GPIO_PeriClockControl>

	//1. Configure the mode of GPIO PIN
	if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode <= GPIO_MODE_ANALOG)
 80004f0:	687b      	ldr	r3, [r7, #4]
 80004f2:	795b      	ldrb	r3, [r3, #5]
 80004f4:	2b03      	cmp	r3, #3
 80004f6:	d81f      	bhi.n	8000538 <GPIO_Init+0x60>
	{
		// Non interrupt mode
		temp = (pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode << (2 * pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 80004f8:	687b      	ldr	r3, [r7, #4]
 80004fa:	795b      	ldrb	r3, [r3, #5]
 80004fc:	461a      	mov	r2, r3
 80004fe:	687b      	ldr	r3, [r7, #4]
 8000500:	791b      	ldrb	r3, [r3, #4]
 8000502:	005b      	lsls	r3, r3, #1
 8000504:	fa02 f303 	lsl.w	r3, r2, r3
 8000508:	617b      	str	r3, [r7, #20]
		pGPIOHandle -> pGPIOx -> MODER &= ~(0x3 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);	// Clearing
 800050a:	687b      	ldr	r3, [r7, #4]
 800050c:	681b      	ldr	r3, [r3, #0]
 800050e:	681a      	ldr	r2, [r3, #0]
 8000510:	687b      	ldr	r3, [r7, #4]
 8000512:	791b      	ldrb	r3, [r3, #4]
 8000514:	4619      	mov	r1, r3
 8000516:	2303      	movs	r3, #3
 8000518:	408b      	lsls	r3, r1
 800051a:	43db      	mvns	r3, r3
 800051c:	4619      	mov	r1, r3
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	681b      	ldr	r3, [r3, #0]
 8000522:	400a      	ands	r2, r1
 8000524:	601a      	str	r2, [r3, #0]
		pGPIOHandle -> pGPIOx -> MODER |= temp;	// Setting
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	681b      	ldr	r3, [r3, #0]
 800052a:	6819      	ldr	r1, [r3, #0]
 800052c:	687b      	ldr	r3, [r7, #4]
 800052e:	681b      	ldr	r3, [r3, #0]
 8000530:	697a      	ldr	r2, [r7, #20]
 8000532:	430a      	orrs	r2, r1
 8000534:	601a      	str	r2, [r3, #0]
 8000536:	e0c2      	b.n	80006be <GPIO_Init+0x1e6>
	}
	else
	{
		// this part will code later (interrupt mode)
		if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_FT)
 8000538:	687b      	ldr	r3, [r7, #4]
 800053a:	795b      	ldrb	r3, [r3, #5]
 800053c:	2b04      	cmp	r3, #4
 800053e:	d117      	bne.n	8000570 <GPIO_Init+0x98>
		{
			//1. Configure the FTSR
			EXTI ->FTSR |= (1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 8000540:	4b47      	ldr	r3, [pc, #284]	@ (8000660 <GPIO_Init+0x188>)
 8000542:	68db      	ldr	r3, [r3, #12]
 8000544:	687a      	ldr	r2, [r7, #4]
 8000546:	7912      	ldrb	r2, [r2, #4]
 8000548:	4611      	mov	r1, r2
 800054a:	2201      	movs	r2, #1
 800054c:	408a      	lsls	r2, r1
 800054e:	4611      	mov	r1, r2
 8000550:	4a43      	ldr	r2, [pc, #268]	@ (8000660 <GPIO_Init+0x188>)
 8000552:	430b      	orrs	r3, r1
 8000554:	60d3      	str	r3, [r2, #12]
			// Clear the corresponding RTSR bit
			EXTI ->RTSR &= ~(1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 8000556:	4b42      	ldr	r3, [pc, #264]	@ (8000660 <GPIO_Init+0x188>)
 8000558:	689b      	ldr	r3, [r3, #8]
 800055a:	687a      	ldr	r2, [r7, #4]
 800055c:	7912      	ldrb	r2, [r2, #4]
 800055e:	4611      	mov	r1, r2
 8000560:	2201      	movs	r2, #1
 8000562:	408a      	lsls	r2, r1
 8000564:	43d2      	mvns	r2, r2
 8000566:	4611      	mov	r1, r2
 8000568:	4a3d      	ldr	r2, [pc, #244]	@ (8000660 <GPIO_Init+0x188>)
 800056a:	400b      	ands	r3, r1
 800056c:	6093      	str	r3, [r2, #8]
 800056e:	e035      	b.n	80005dc <GPIO_Init+0x104>
		}
		else if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RT)
 8000570:	687b      	ldr	r3, [r7, #4]
 8000572:	795b      	ldrb	r3, [r3, #5]
 8000574:	2b05      	cmp	r3, #5
 8000576:	d117      	bne.n	80005a8 <GPIO_Init+0xd0>
		{
			//1. Configure the RTSR
			EXTI ->RTSR |= (1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 8000578:	4b39      	ldr	r3, [pc, #228]	@ (8000660 <GPIO_Init+0x188>)
 800057a:	689b      	ldr	r3, [r3, #8]
 800057c:	687a      	ldr	r2, [r7, #4]
 800057e:	7912      	ldrb	r2, [r2, #4]
 8000580:	4611      	mov	r1, r2
 8000582:	2201      	movs	r2, #1
 8000584:	408a      	lsls	r2, r1
 8000586:	4611      	mov	r1, r2
 8000588:	4a35      	ldr	r2, [pc, #212]	@ (8000660 <GPIO_Init+0x188>)
 800058a:	430b      	orrs	r3, r1
 800058c:	6093      	str	r3, [r2, #8]
			// Clear the corresponding FTSR bit
			EXTI ->FTSR &= ~(1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 800058e:	4b34      	ldr	r3, [pc, #208]	@ (8000660 <GPIO_Init+0x188>)
 8000590:	68db      	ldr	r3, [r3, #12]
 8000592:	687a      	ldr	r2, [r7, #4]
 8000594:	7912      	ldrb	r2, [r2, #4]
 8000596:	4611      	mov	r1, r2
 8000598:	2201      	movs	r2, #1
 800059a:	408a      	lsls	r2, r1
 800059c:	43d2      	mvns	r2, r2
 800059e:	4611      	mov	r1, r2
 80005a0:	4a2f      	ldr	r2, [pc, #188]	@ (8000660 <GPIO_Init+0x188>)
 80005a2:	400b      	ands	r3, r1
 80005a4:	60d3      	str	r3, [r2, #12]
 80005a6:	e019      	b.n	80005dc <GPIO_Init+0x104>
		}
		else if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_IT_RFT)
 80005a8:	687b      	ldr	r3, [r7, #4]
 80005aa:	795b      	ldrb	r3, [r3, #5]
 80005ac:	2b06      	cmp	r3, #6
 80005ae:	d115      	bne.n	80005dc <GPIO_Init+0x104>
		{
			//1. Configure both FTSR and RTSR
			EXTI ->RTSR |= (1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 80005b0:	4b2b      	ldr	r3, [pc, #172]	@ (8000660 <GPIO_Init+0x188>)
 80005b2:	689b      	ldr	r3, [r3, #8]
 80005b4:	687a      	ldr	r2, [r7, #4]
 80005b6:	7912      	ldrb	r2, [r2, #4]
 80005b8:	4611      	mov	r1, r2
 80005ba:	2201      	movs	r2, #1
 80005bc:	408a      	lsls	r2, r1
 80005be:	4611      	mov	r1, r2
 80005c0:	4a27      	ldr	r2, [pc, #156]	@ (8000660 <GPIO_Init+0x188>)
 80005c2:	430b      	orrs	r3, r1
 80005c4:	6093      	str	r3, [r2, #8]

			EXTI ->FTSR |= (1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 80005c6:	4b26      	ldr	r3, [pc, #152]	@ (8000660 <GPIO_Init+0x188>)
 80005c8:	68db      	ldr	r3, [r3, #12]
 80005ca:	687a      	ldr	r2, [r7, #4]
 80005cc:	7912      	ldrb	r2, [r2, #4]
 80005ce:	4611      	mov	r1, r2
 80005d0:	2201      	movs	r2, #1
 80005d2:	408a      	lsls	r2, r1
 80005d4:	4611      	mov	r1, r2
 80005d6:	4a22      	ldr	r2, [pc, #136]	@ (8000660 <GPIO_Init+0x188>)
 80005d8:	430b      	orrs	r3, r1
 80005da:	60d3      	str	r3, [r2, #12]
		}

		//2. Configure the GPIO port selection in SYSCFG_EXTICR
		uint8_t temp1 = pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber / 4;
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	791b      	ldrb	r3, [r3, #4]
 80005e0:	089b      	lsrs	r3, r3, #2
 80005e2:	74fb      	strb	r3, [r7, #19]
		uint8_t temp2 = pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber % 4;
 80005e4:	687b      	ldr	r3, [r7, #4]
 80005e6:	791b      	ldrb	r3, [r3, #4]
 80005e8:	f003 0303 	and.w	r3, r3, #3
 80005ec:	74bb      	strb	r3, [r7, #18]
		uint8_t portcode = GPIO_BASEADDR_TO_CODE(pGPIOHandle ->pGPIOx);
 80005ee:	687b      	ldr	r3, [r7, #4]
 80005f0:	681b      	ldr	r3, [r3, #0]
 80005f2:	4a1c      	ldr	r2, [pc, #112]	@ (8000664 <GPIO_Init+0x18c>)
 80005f4:	4293      	cmp	r3, r2
 80005f6:	d045      	beq.n	8000684 <GPIO_Init+0x1ac>
 80005f8:	687b      	ldr	r3, [r7, #4]
 80005fa:	681b      	ldr	r3, [r3, #0]
 80005fc:	4a1a      	ldr	r2, [pc, #104]	@ (8000668 <GPIO_Init+0x190>)
 80005fe:	4293      	cmp	r3, r2
 8000600:	d02b      	beq.n	800065a <GPIO_Init+0x182>
 8000602:	687b      	ldr	r3, [r7, #4]
 8000604:	681b      	ldr	r3, [r3, #0]
 8000606:	4a19      	ldr	r2, [pc, #100]	@ (800066c <GPIO_Init+0x194>)
 8000608:	4293      	cmp	r3, r2
 800060a:	d024      	beq.n	8000656 <GPIO_Init+0x17e>
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	681b      	ldr	r3, [r3, #0]
 8000610:	4a17      	ldr	r2, [pc, #92]	@ (8000670 <GPIO_Init+0x198>)
 8000612:	4293      	cmp	r3, r2
 8000614:	d01d      	beq.n	8000652 <GPIO_Init+0x17a>
 8000616:	687b      	ldr	r3, [r7, #4]
 8000618:	681b      	ldr	r3, [r3, #0]
 800061a:	4a16      	ldr	r2, [pc, #88]	@ (8000674 <GPIO_Init+0x19c>)
 800061c:	4293      	cmp	r3, r2
 800061e:	d016      	beq.n	800064e <GPIO_Init+0x176>
 8000620:	687b      	ldr	r3, [r7, #4]
 8000622:	681b      	ldr	r3, [r3, #0]
 8000624:	4a14      	ldr	r2, [pc, #80]	@ (8000678 <GPIO_Init+0x1a0>)
 8000626:	4293      	cmp	r3, r2
 8000628:	d00f      	beq.n	800064a <GPIO_Init+0x172>
 800062a:	687b      	ldr	r3, [r7, #4]
 800062c:	681b      	ldr	r3, [r3, #0]
 800062e:	4a13      	ldr	r2, [pc, #76]	@ (800067c <GPIO_Init+0x1a4>)
 8000630:	4293      	cmp	r3, r2
 8000632:	d008      	beq.n	8000646 <GPIO_Init+0x16e>
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	681b      	ldr	r3, [r3, #0]
 8000638:	4a11      	ldr	r2, [pc, #68]	@ (8000680 <GPIO_Init+0x1a8>)
 800063a:	4293      	cmp	r3, r2
 800063c:	d101      	bne.n	8000642 <GPIO_Init+0x16a>
 800063e:	2307      	movs	r3, #7
 8000640:	e021      	b.n	8000686 <GPIO_Init+0x1ae>
 8000642:	2300      	movs	r3, #0
 8000644:	e01f      	b.n	8000686 <GPIO_Init+0x1ae>
 8000646:	2306      	movs	r3, #6
 8000648:	e01d      	b.n	8000686 <GPIO_Init+0x1ae>
 800064a:	2305      	movs	r3, #5
 800064c:	e01b      	b.n	8000686 <GPIO_Init+0x1ae>
 800064e:	2304      	movs	r3, #4
 8000650:	e019      	b.n	8000686 <GPIO_Init+0x1ae>
 8000652:	2303      	movs	r3, #3
 8000654:	e017      	b.n	8000686 <GPIO_Init+0x1ae>
 8000656:	2302      	movs	r3, #2
 8000658:	e015      	b.n	8000686 <GPIO_Init+0x1ae>
 800065a:	2301      	movs	r3, #1
 800065c:	e013      	b.n	8000686 <GPIO_Init+0x1ae>
 800065e:	bf00      	nop
 8000660:	40013c00 	.word	0x40013c00
 8000664:	40020000 	.word	0x40020000
 8000668:	40020400 	.word	0x40020400
 800066c:	40020800 	.word	0x40020800
 8000670:	40020c00 	.word	0x40020c00
 8000674:	40021000 	.word	0x40021000
 8000678:	40021400 	.word	0x40021400
 800067c:	40021800 	.word	0x40021800
 8000680:	40021c00 	.word	0x40021c00
 8000684:	2300      	movs	r3, #0
 8000686:	747b      	strb	r3, [r7, #17]
		SYSCFG_PCLK_EN();
 8000688:	4b5d      	ldr	r3, [pc, #372]	@ (8000800 <GPIO_Init+0x328>)
 800068a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800068c:	4a5c      	ldr	r2, [pc, #368]	@ (8000800 <GPIO_Init+0x328>)
 800068e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000692:	6453      	str	r3, [r2, #68]	@ 0x44
		SYSGFG -> EXTICR[temp1] = portcode << (temp2 * 4);
 8000694:	7c7a      	ldrb	r2, [r7, #17]
 8000696:	7cbb      	ldrb	r3, [r7, #18]
 8000698:	009b      	lsls	r3, r3, #2
 800069a:	fa02 f103 	lsl.w	r1, r2, r3
 800069e:	4a59      	ldr	r2, [pc, #356]	@ (8000804 <GPIO_Init+0x32c>)
 80006a0:	7cfb      	ldrb	r3, [r7, #19]
 80006a2:	3302      	adds	r3, #2
 80006a4:	f842 1023 	str.w	r1, [r2, r3, lsl #2]

		//3. Enable the EXTI interrupt delivery using IMR
		EXTI->IMR |= (1 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 80006a8:	4b57      	ldr	r3, [pc, #348]	@ (8000808 <GPIO_Init+0x330>)
 80006aa:	681b      	ldr	r3, [r3, #0]
 80006ac:	687a      	ldr	r2, [r7, #4]
 80006ae:	7912      	ldrb	r2, [r2, #4]
 80006b0:	4611      	mov	r1, r2
 80006b2:	2201      	movs	r2, #1
 80006b4:	408a      	lsls	r2, r1
 80006b6:	4611      	mov	r1, r2
 80006b8:	4a53      	ldr	r2, [pc, #332]	@ (8000808 <GPIO_Init+0x330>)
 80006ba:	430b      	orrs	r3, r1
 80006bc:	6013      	str	r3, [r2, #0]

	}

	temp = 0;
 80006be:	2300      	movs	r3, #0
 80006c0:	617b      	str	r3, [r7, #20]
	//2. Configure the Speed
	temp = (pGPIOHandle -> GPIO_PinConfig.GPIO_PinSpeed << (2 * pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 80006c2:	687b      	ldr	r3, [r7, #4]
 80006c4:	799b      	ldrb	r3, [r3, #6]
 80006c6:	461a      	mov	r2, r3
 80006c8:	687b      	ldr	r3, [r7, #4]
 80006ca:	791b      	ldrb	r3, [r3, #4]
 80006cc:	005b      	lsls	r3, r3, #1
 80006ce:	fa02 f303 	lsl.w	r3, r2, r3
 80006d2:	617b      	str	r3, [r7, #20]
	pGPIOHandle -> pGPIOx -> OSPEEDR &= ~(0x3 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);	// clearing
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	681b      	ldr	r3, [r3, #0]
 80006d8:	689a      	ldr	r2, [r3, #8]
 80006da:	687b      	ldr	r3, [r7, #4]
 80006dc:	791b      	ldrb	r3, [r3, #4]
 80006de:	4619      	mov	r1, r3
 80006e0:	2303      	movs	r3, #3
 80006e2:	408b      	lsls	r3, r1
 80006e4:	43db      	mvns	r3, r3
 80006e6:	4619      	mov	r1, r3
 80006e8:	687b      	ldr	r3, [r7, #4]
 80006ea:	681b      	ldr	r3, [r3, #0]
 80006ec:	400a      	ands	r2, r1
 80006ee:	609a      	str	r2, [r3, #8]
	pGPIOHandle -> pGPIOx -> OSPEEDR |= temp;	// Setting
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	6899      	ldr	r1, [r3, #8]
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	697a      	ldr	r2, [r7, #20]
 80006fc:	430a      	orrs	r2, r1
 80006fe:	609a      	str	r2, [r3, #8]

	temp = 0;
 8000700:	2300      	movs	r3, #0
 8000702:	617b      	str	r3, [r7, #20]
	//3. Configure the Push-pull settings
	temp = (pGPIOHandle -> GPIO_PinConfig.GPIO_PinPuPdControl << (2 * pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber));
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	79db      	ldrb	r3, [r3, #7]
 8000708:	461a      	mov	r2, r3
 800070a:	687b      	ldr	r3, [r7, #4]
 800070c:	791b      	ldrb	r3, [r3, #4]
 800070e:	005b      	lsls	r3, r3, #1
 8000710:	fa02 f303 	lsl.w	r3, r2, r3
 8000714:	617b      	str	r3, [r7, #20]
	pGPIOHandle -> pGPIOx -> PUPDR &= ~(0x3 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 8000716:	687b      	ldr	r3, [r7, #4]
 8000718:	681b      	ldr	r3, [r3, #0]
 800071a:	68da      	ldr	r2, [r3, #12]
 800071c:	687b      	ldr	r3, [r7, #4]
 800071e:	791b      	ldrb	r3, [r3, #4]
 8000720:	4619      	mov	r1, r3
 8000722:	2303      	movs	r3, #3
 8000724:	408b      	lsls	r3, r1
 8000726:	43db      	mvns	r3, r3
 8000728:	4619      	mov	r1, r3
 800072a:	687b      	ldr	r3, [r7, #4]
 800072c:	681b      	ldr	r3, [r3, #0]
 800072e:	400a      	ands	r2, r1
 8000730:	60da      	str	r2, [r3, #12]
	pGPIOHandle -> pGPIOx -> PUPDR |= temp;
 8000732:	687b      	ldr	r3, [r7, #4]
 8000734:	681b      	ldr	r3, [r3, #0]
 8000736:	68d9      	ldr	r1, [r3, #12]
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	697a      	ldr	r2, [r7, #20]
 800073e:	430a      	orrs	r2, r1
 8000740:	60da      	str	r2, [r3, #12]

	temp = 0;
 8000742:	2300      	movs	r3, #0
 8000744:	617b      	str	r3, [r7, #20]
	//4. Configure the Output Type
	if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_OUT){
 8000746:	687b      	ldr	r3, [r7, #4]
 8000748:	795b      	ldrb	r3, [r3, #5]
 800074a:	2b01      	cmp	r3, #1
 800074c:	d11d      	bne.n	800078a <GPIO_Init+0x2b2>
		temp = (pGPIOHandle -> GPIO_PinConfig.GPIO_PinOType << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 800074e:	687b      	ldr	r3, [r7, #4]
 8000750:	7a1b      	ldrb	r3, [r3, #8]
 8000752:	461a      	mov	r2, r3
 8000754:	687b      	ldr	r3, [r7, #4]
 8000756:	791b      	ldrb	r3, [r3, #4]
 8000758:	fa02 f303 	lsl.w	r3, r2, r3
 800075c:	617b      	str	r3, [r7, #20]
		pGPIOHandle -> pGPIOx -> OTYPER &= ~(0x3 << pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber);
 800075e:	687b      	ldr	r3, [r7, #4]
 8000760:	681b      	ldr	r3, [r3, #0]
 8000762:	685a      	ldr	r2, [r3, #4]
 8000764:	687b      	ldr	r3, [r7, #4]
 8000766:	791b      	ldrb	r3, [r3, #4]
 8000768:	4619      	mov	r1, r3
 800076a:	2303      	movs	r3, #3
 800076c:	408b      	lsls	r3, r1
 800076e:	43db      	mvns	r3, r3
 8000770:	4619      	mov	r1, r3
 8000772:	687b      	ldr	r3, [r7, #4]
 8000774:	681b      	ldr	r3, [r3, #0]
 8000776:	400a      	ands	r2, r1
 8000778:	605a      	str	r2, [r3, #4]
		pGPIOHandle -> pGPIOx -> OTYPER |= temp;
 800077a:	687b      	ldr	r3, [r7, #4]
 800077c:	681b      	ldr	r3, [r3, #0]
 800077e:	6859      	ldr	r1, [r3, #4]
 8000780:	687b      	ldr	r3, [r7, #4]
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	697a      	ldr	r2, [r7, #20]
 8000786:	430a      	orrs	r2, r1
 8000788:	605a      	str	r2, [r3, #4]
	}
	//5. Configure the Alternate functionality, if required
	if(pGPIOHandle -> GPIO_PinConfig.GPIO_PinMode == GPIO_MODE_ALTFN)
 800078a:	687b      	ldr	r3, [r7, #4]
 800078c:	795b      	ldrb	r3, [r3, #5]
 800078e:	2b02      	cmp	r3, #2
 8000790:	d131      	bne.n	80007f6 <GPIO_Init+0x31e>
	{
		// Configure the alternate function here
		uint8_t temp1, temp2;

		temp1 = pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber / 8;
 8000792:	687b      	ldr	r3, [r7, #4]
 8000794:	791b      	ldrb	r3, [r3, #4]
 8000796:	08db      	lsrs	r3, r3, #3
 8000798:	743b      	strb	r3, [r7, #16]
		temp2 = pGPIOHandle -> GPIO_PinConfig.GPIO_PinNumber % 8;
 800079a:	687b      	ldr	r3, [r7, #4]
 800079c:	791b      	ldrb	r3, [r3, #4]
 800079e:	f003 0307 	and.w	r3, r3, #7
 80007a2:	73fb      	strb	r3, [r7, #15]

		pGPIOHandle -> pGPIOx -> AFR[temp1] &= ~(0xF << (4 * temp2));
 80007a4:	687b      	ldr	r3, [r7, #4]
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	7c3a      	ldrb	r2, [r7, #16]
 80007aa:	3208      	adds	r2, #8
 80007ac:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007b0:	7bfb      	ldrb	r3, [r7, #15]
 80007b2:	009b      	lsls	r3, r3, #2
 80007b4:	220f      	movs	r2, #15
 80007b6:	fa02 f303 	lsl.w	r3, r2, r3
 80007ba:	43db      	mvns	r3, r3
 80007bc:	4618      	mov	r0, r3
 80007be:	687b      	ldr	r3, [r7, #4]
 80007c0:	681b      	ldr	r3, [r3, #0]
 80007c2:	7c3a      	ldrb	r2, [r7, #16]
 80007c4:	4001      	ands	r1, r0
 80007c6:	3208      	adds	r2, #8
 80007c8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
		pGPIOHandle -> pGPIOx -> AFR[temp1] |= pGPIOHandle -> GPIO_PinConfig.GPIO_PinAltFunMode << (4 * temp2);
 80007cc:	687b      	ldr	r3, [r7, #4]
 80007ce:	681b      	ldr	r3, [r3, #0]
 80007d0:	7c3a      	ldrb	r2, [r7, #16]
 80007d2:	3208      	adds	r2, #8
 80007d4:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80007d8:	687b      	ldr	r3, [r7, #4]
 80007da:	7a5b      	ldrb	r3, [r3, #9]
 80007dc:	461a      	mov	r2, r3
 80007de:	7bfb      	ldrb	r3, [r7, #15]
 80007e0:	009b      	lsls	r3, r3, #2
 80007e2:	fa02 f303 	lsl.w	r3, r2, r3
 80007e6:	4618      	mov	r0, r3
 80007e8:	687b      	ldr	r3, [r7, #4]
 80007ea:	681b      	ldr	r3, [r3, #0]
 80007ec:	7c3a      	ldrb	r2, [r7, #16]
 80007ee:	4301      	orrs	r1, r0
 80007f0:	3208      	adds	r2, #8
 80007f2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

	}
}
 80007f6:	bf00      	nop
 80007f8:	3718      	adds	r7, #24
 80007fa:	46bd      	mov	sp, r7
 80007fc:	bd80      	pop	{r7, pc}
 80007fe:	bf00      	nop
 8000800:	40023800 	.word	0x40023800
 8000804:	40013800 	.word	0x40013800
 8000808:	40013c00 	.word	0x40013c00

0800080c <SPI_PeriClockControl>:
 * @return								- None
 *
 * @note								- None
 *****************************************************************************************************************/
void SPI_PeriClockControl(SPI_RegDef_t *pSPIx, uint8_t EnorDi)
{
 800080c:	b480      	push	{r7}
 800080e:	b083      	sub	sp, #12
 8000810:	af00      	add	r7, sp, #0
 8000812:	6078      	str	r0, [r7, #4]
 8000814:	460b      	mov	r3, r1
 8000816:	70fb      	strb	r3, [r7, #3]
	if(EnorDi == ENABLE)
 8000818:	78fb      	ldrb	r3, [r7, #3]
 800081a:	2b01      	cmp	r3, #1
 800081c:	d12b      	bne.n	8000876 <SPI_PeriClockControl+0x6a>
	{
		if(pSPIx == SPI1)
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	4a22      	ldr	r2, [pc, #136]	@ (80008ac <SPI_PeriClockControl+0xa0>)
 8000822:	4293      	cmp	r3, r2
 8000824:	d106      	bne.n	8000834 <SPI_PeriClockControl+0x28>
		{
			SPI1_PCLK_EN();
 8000826:	4b22      	ldr	r3, [pc, #136]	@ (80008b0 <SPI_PeriClockControl+0xa4>)
 8000828:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800082a:	4a21      	ldr	r2, [pc, #132]	@ (80008b0 <SPI_PeriClockControl+0xa4>)
 800082c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000830:	6453      	str	r3, [r2, #68]	@ 0x44
		}else if(pSPIx == SPI2)
		{
			SPI2_PCLK_DI();
		}
	}
}
 8000832:	e035      	b.n	80008a0 <SPI_PeriClockControl+0x94>
		}else if(pSPIx == SPI2)
 8000834:	687b      	ldr	r3, [r7, #4]
 8000836:	4a1f      	ldr	r2, [pc, #124]	@ (80008b4 <SPI_PeriClockControl+0xa8>)
 8000838:	4293      	cmp	r3, r2
 800083a:	d106      	bne.n	800084a <SPI_PeriClockControl+0x3e>
			SPI2_PCLK_EN();
 800083c:	4b1c      	ldr	r3, [pc, #112]	@ (80008b0 <SPI_PeriClockControl+0xa4>)
 800083e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000840:	4a1b      	ldr	r2, [pc, #108]	@ (80008b0 <SPI_PeriClockControl+0xa4>)
 8000842:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000846:	6413      	str	r3, [r2, #64]	@ 0x40
}
 8000848:	e02a      	b.n	80008a0 <SPI_PeriClockControl+0x94>
		}else if(pSPIx == SPI3)
 800084a:	687b      	ldr	r3, [r7, #4]
 800084c:	4a1a      	ldr	r2, [pc, #104]	@ (80008b8 <SPI_PeriClockControl+0xac>)
 800084e:	4293      	cmp	r3, r2
 8000850:	d106      	bne.n	8000860 <SPI_PeriClockControl+0x54>
			SPI3_PCLK_EN();
 8000852:	4b17      	ldr	r3, [pc, #92]	@ (80008b0 <SPI_PeriClockControl+0xa4>)
 8000854:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000856:	4a16      	ldr	r2, [pc, #88]	@ (80008b0 <SPI_PeriClockControl+0xa4>)
 8000858:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800085c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800085e:	e01f      	b.n	80008a0 <SPI_PeriClockControl+0x94>
		}else if(pSPIx == SPI4)
 8000860:	687b      	ldr	r3, [r7, #4]
 8000862:	4a16      	ldr	r2, [pc, #88]	@ (80008bc <SPI_PeriClockControl+0xb0>)
 8000864:	4293      	cmp	r3, r2
 8000866:	d11b      	bne.n	80008a0 <SPI_PeriClockControl+0x94>
			SPI4_PCLK_EN();
 8000868:	4b11      	ldr	r3, [pc, #68]	@ (80008b0 <SPI_PeriClockControl+0xa4>)
 800086a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800086c:	4a10      	ldr	r2, [pc, #64]	@ (80008b0 <SPI_PeriClockControl+0xa4>)
 800086e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000872:	6453      	str	r3, [r2, #68]	@ 0x44
}
 8000874:	e014      	b.n	80008a0 <SPI_PeriClockControl+0x94>
		if(pSPIx == SPI1)
 8000876:	687b      	ldr	r3, [r7, #4]
 8000878:	4a0c      	ldr	r2, [pc, #48]	@ (80008ac <SPI_PeriClockControl+0xa0>)
 800087a:	4293      	cmp	r3, r2
 800087c:	d106      	bne.n	800088c <SPI_PeriClockControl+0x80>
			SPI1_PCLK_DI();
 800087e:	4b0c      	ldr	r3, [pc, #48]	@ (80008b0 <SPI_PeriClockControl+0xa4>)
 8000880:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000882:	4a0b      	ldr	r2, [pc, #44]	@ (80008b0 <SPI_PeriClockControl+0xa4>)
 8000884:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000888:	6453      	str	r3, [r2, #68]	@ 0x44
}
 800088a:	e009      	b.n	80008a0 <SPI_PeriClockControl+0x94>
		}else if(pSPIx == SPI2)
 800088c:	687b      	ldr	r3, [r7, #4]
 800088e:	4a09      	ldr	r2, [pc, #36]	@ (80008b4 <SPI_PeriClockControl+0xa8>)
 8000890:	4293      	cmp	r3, r2
 8000892:	d105      	bne.n	80008a0 <SPI_PeriClockControl+0x94>
			SPI2_PCLK_DI();
 8000894:	4b06      	ldr	r3, [pc, #24]	@ (80008b0 <SPI_PeriClockControl+0xa4>)
 8000896:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000898:	4a05      	ldr	r2, [pc, #20]	@ (80008b0 <SPI_PeriClockControl+0xa4>)
 800089a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800089e:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80008a0:	bf00      	nop
 80008a2:	370c      	adds	r7, #12
 80008a4:	46bd      	mov	sp, r7
 80008a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80008aa:	4770      	bx	lr
 80008ac:	40013000 	.word	0x40013000
 80008b0:	40023800 	.word	0x40023800
 80008b4:	40003800 	.word	0x40003800
 80008b8:	40003c00 	.word	0x40003c00
 80008bc:	40013400 	.word	0x40013400

080008c0 <SPI_Init>:
 * @return								- None
 *
 * @note								- None
 *****************************************************************************************************************/
void SPI_Init(SPI_Handle_t *pSPIHandle)
{
 80008c0:	b580      	push	{r7, lr}
 80008c2:	b084      	sub	sp, #16
 80008c4:	af00      	add	r7, sp, #0
 80008c6:	6078      	str	r0, [r7, #4]
	// Configure the SPI_CR1 Register

	// Enable the peripheral clock
	SPI_PeriClockControl(pSPIHandle->pSPIx, ENABLE);
 80008c8:	687b      	ldr	r3, [r7, #4]
 80008ca:	681b      	ldr	r3, [r3, #0]
 80008cc:	2101      	movs	r1, #1
 80008ce:	4618      	mov	r0, r3
 80008d0:	f7ff ff9c 	bl	800080c <SPI_PeriClockControl>

	uint32_t tempReg = 0;
 80008d4:	2300      	movs	r3, #0
 80008d6:	60fb      	str	r3, [r7, #12]

	// 1. Configure the device mode
	tempReg |= pSPIHandle->SPIConfig.SPI_DeviceMode << SPI_CR1_MSTR;
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	791b      	ldrb	r3, [r3, #4]
 80008dc:	009b      	lsls	r3, r3, #2
 80008de:	68fa      	ldr	r2, [r7, #12]
 80008e0:	4313      	orrs	r3, r2
 80008e2:	60fb      	str	r3, [r7, #12]

	// 2. Configure the bus config
	if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_FD)
 80008e4:	687b      	ldr	r3, [r7, #4]
 80008e6:	795b      	ldrb	r3, [r3, #5]
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d104      	bne.n	80008f6 <SPI_Init+0x36>
	{
		// BIDI mode should be cleared
		tempReg &= ~(1 << SPI_CR1_BIDIMODE);
 80008ec:	68fb      	ldr	r3, [r7, #12]
 80008ee:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80008f2:	60fb      	str	r3, [r7, #12]
 80008f4:	e014      	b.n	8000920 <SPI_Init+0x60>

	}else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_HD)
 80008f6:	687b      	ldr	r3, [r7, #4]
 80008f8:	795b      	ldrb	r3, [r3, #5]
 80008fa:	2b02      	cmp	r3, #2
 80008fc:	d104      	bne.n	8000908 <SPI_Init+0x48>
	{
		// BIDI mode should be set
		tempReg |= (1 << SPI_CR1_BIDIMODE);
 80008fe:	68fb      	ldr	r3, [r7, #12]
 8000900:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000904:	60fb      	str	r3, [r7, #12]
 8000906:	e00b      	b.n	8000920 <SPI_Init+0x60>
	}else if(pSPIHandle->SPIConfig.SPI_BusConfig == SPI_BUS_CONFIG_SIMPLEX_RXONLY)
 8000908:	687b      	ldr	r3, [r7, #4]
 800090a:	795b      	ldrb	r3, [r3, #5]
 800090c:	2b03      	cmp	r3, #3
 800090e:	d107      	bne.n	8000920 <SPI_Init+0x60>
	{
		// BIDI mode should be cleared & RXONLY bit must be set
		tempReg &= ~(1 << SPI_CR1_BIDIMODE);
 8000910:	68fb      	ldr	r3, [r7, #12]
 8000912:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000916:	60fb      	str	r3, [r7, #12]
		tempReg |= (1 << SPI_CR1_RXONLY);
 8000918:	68fb      	ldr	r3, [r7, #12]
 800091a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800091e:	60fb      	str	r3, [r7, #12]
	}

	// 3. Configure the SPI serial clock speed (baudRate)
	tempReg |= pSPIHandle->SPIConfig.SPI_ClkSpeed << SPI_CR1_BR;
 8000920:	687b      	ldr	r3, [r7, #4]
 8000922:	799b      	ldrb	r3, [r3, #6]
 8000924:	00db      	lsls	r3, r3, #3
 8000926:	68fa      	ldr	r2, [r7, #12]
 8000928:	4313      	orrs	r3, r2
 800092a:	60fb      	str	r3, [r7, #12]

	// 4. Configure the DFF [DATA FRAME FORMAT]
	tempReg |= pSPIHandle->SPIConfig.SPI_DFF << SPI_CR1_DFF;
 800092c:	687b      	ldr	r3, [r7, #4]
 800092e:	79db      	ldrb	r3, [r3, #7]
 8000930:	02db      	lsls	r3, r3, #11
 8000932:	68fa      	ldr	r2, [r7, #12]
 8000934:	4313      	orrs	r3, r2
 8000936:	60fb      	str	r3, [r7, #12]

	// 5. Configure the CPOL
	tempReg |= pSPIHandle->SPIConfig.SPI_CPOL << SPI_CR1_CPOL;
 8000938:	687b      	ldr	r3, [r7, #4]
 800093a:	7a1b      	ldrb	r3, [r3, #8]
 800093c:	005b      	lsls	r3, r3, #1
 800093e:	68fa      	ldr	r2, [r7, #12]
 8000940:	4313      	orrs	r3, r2
 8000942:	60fb      	str	r3, [r7, #12]

	// 6. Configure the CPHA
	tempReg |= pSPIHandle->SPIConfig.SPI_CPHA << SPI_CR1_CPHA;
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	7a5b      	ldrb	r3, [r3, #9]
 8000948:	461a      	mov	r2, r3
 800094a:	68fb      	ldr	r3, [r7, #12]
 800094c:	4313      	orrs	r3, r2
 800094e:	60fb      	str	r3, [r7, #12]

	// 7. Configur the SSM
	tempReg |= pSPIHandle->SPIConfig.SPI_SSM << SPI_CR1_SSM;
 8000950:	687b      	ldr	r3, [r7, #4]
 8000952:	7a9b      	ldrb	r3, [r3, #10]
 8000954:	025b      	lsls	r3, r3, #9
 8000956:	68fa      	ldr	r2, [r7, #12]
 8000958:	4313      	orrs	r3, r2
 800095a:	60fb      	str	r3, [r7, #12]

	pSPIHandle->pSPIx->CR1 = tempReg;
 800095c:	687b      	ldr	r3, [r7, #4]
 800095e:	681b      	ldr	r3, [r3, #0]
 8000960:	68fa      	ldr	r2, [r7, #12]
 8000962:	601a      	str	r2, [r3, #0]

}
 8000964:	bf00      	nop
 8000966:	3710      	adds	r7, #16
 8000968:	46bd      	mov	sp, r7
 800096a:	bd80      	pop	{r7, pc}

0800096c <SPI_GetFlagStatus>:
 * @return								- status of the flag either 0 or 1
 *
 * @note								- None
 *****************************************************************************************************************/
uint8_t SPI_GetFlagStatus(SPI_RegDef_t *pSPIx, uint32_t FlagName)
{
 800096c:	b480      	push	{r7}
 800096e:	b083      	sub	sp, #12
 8000970:	af00      	add	r7, sp, #0
 8000972:	6078      	str	r0, [r7, #4]
 8000974:	6039      	str	r1, [r7, #0]
	if(pSPIx->SR & FlagName)
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	689a      	ldr	r2, [r3, #8]
 800097a:	683b      	ldr	r3, [r7, #0]
 800097c:	4013      	ands	r3, r2
 800097e:	2b00      	cmp	r3, #0
 8000980:	d001      	beq.n	8000986 <SPI_GetFlagStatus+0x1a>
	{
		return FLAG_SET;
 8000982:	2301      	movs	r3, #1
 8000984:	e000      	b.n	8000988 <SPI_GetFlagStatus+0x1c>
	}
	return FLAG_RESET;
 8000986:	2300      	movs	r3, #0
}
 8000988:	4618      	mov	r0, r3
 800098a:	370c      	adds	r7, #12
 800098c:	46bd      	mov	sp, r7
 800098e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000992:	4770      	bx	lr

08000994 <SPI_SendData>:
 * @return								- None
 *
 * @note								- This is a blocking call / Polling type
 *****************************************************************************************************************/
bool SPI_SendData(SPI_RegDef_t *pSPIx, uint8_t *pTxBuffer, uint32_t Len)
{
 8000994:	b580      	push	{r7, lr}
 8000996:	b086      	sub	sp, #24
 8000998:	af00      	add	r7, sp, #0
 800099a:	60f8      	str	r0, [r7, #12]
 800099c:	60b9      	str	r1, [r7, #8]
 800099e:	607a      	str	r2, [r7, #4]
	bool status = false;
 80009a0:	2300      	movs	r3, #0
 80009a2:	75fb      	strb	r3, [r7, #23]

	while(Len > 0)
 80009a4:	e027      	b.n	80009f6 <SPI_SendData+0x62>
	{
		// 1. Wait until TXE is set
		//while(!(pSPIx->SR & (1 << 1)));
		while(SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) == FLAG_RESET);
 80009a6:	bf00      	nop
 80009a8:	2102      	movs	r1, #2
 80009aa:	68f8      	ldr	r0, [r7, #12]
 80009ac:	f7ff ffde 	bl	800096c <SPI_GetFlagStatus>
 80009b0:	4603      	mov	r3, r0
 80009b2:	2b00      	cmp	r3, #0
 80009b4:	d0f8      	beq.n	80009a8 <SPI_SendData+0x14>

		// 2. Check the DFF bit in CR1
		if(pSPIx->CR1 & (1 << SPI_CR1_DFF))
 80009b6:	68fb      	ldr	r3, [r7, #12]
 80009b8:	681b      	ldr	r3, [r3, #0]
 80009ba:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80009be:	2b00      	cmp	r3, #0
 80009c0:	d00e      	beq.n	80009e0 <SPI_SendData+0x4c>
		{
			// 16 bit DFF
			// 1. Load the data into the DR
			pSPIx->DR = *(uint16_t*)pTxBuffer;
 80009c2:	68bb      	ldr	r3, [r7, #8]
 80009c4:	881b      	ldrh	r3, [r3, #0]
 80009c6:	461a      	mov	r2, r3
 80009c8:	68fb      	ldr	r3, [r7, #12]
 80009ca:	60da      	str	r2, [r3, #12]
			Len--;
 80009cc:	687b      	ldr	r3, [r7, #4]
 80009ce:	3b01      	subs	r3, #1
 80009d0:	607b      	str	r3, [r7, #4]
			Len--;
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	3b01      	subs	r3, #1
 80009d6:	607b      	str	r3, [r7, #4]
			(uint16_t*)pTxBuffer++;
 80009d8:	68bb      	ldr	r3, [r7, #8]
 80009da:	3301      	adds	r3, #1
 80009dc:	60bb      	str	r3, [r7, #8]
 80009de:	e00a      	b.n	80009f6 <SPI_SendData+0x62>
		}else
		{
			// 8 bit DFF
			pSPIx->DR = *(uint8_t*)pTxBuffer;
 80009e0:	68bb      	ldr	r3, [r7, #8]
 80009e2:	781b      	ldrb	r3, [r3, #0]
 80009e4:	461a      	mov	r2, r3
 80009e6:	68fb      	ldr	r3, [r7, #12]
 80009e8:	60da      	str	r2, [r3, #12]
			Len--;
 80009ea:	687b      	ldr	r3, [r7, #4]
 80009ec:	3b01      	subs	r3, #1
 80009ee:	607b      	str	r3, [r7, #4]
			pTxBuffer++;
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	3301      	adds	r3, #1
 80009f4:	60bb      	str	r3, [r7, #8]
	while(Len > 0)
 80009f6:	687b      	ldr	r3, [r7, #4]
 80009f8:	2b00      	cmp	r3, #0
 80009fa:	d1d4      	bne.n	80009a6 <SPI_SendData+0x12>

		}
	}

	if(SPI_GetFlagStatus(pSPIx, SPI_TXE_FLAG) != H_OK || SPI_GetFlagStatus(pSPIx, SPI_RXNE_FLAG) != 0)
 80009fc:	2102      	movs	r1, #2
 80009fe:	68f8      	ldr	r0, [r7, #12]
 8000a00:	f7ff ffb4 	bl	800096c <SPI_GetFlagStatus>
 8000a04:	4603      	mov	r3, r0
 8000a06:	2b01      	cmp	r3, #1
 8000a08:	d106      	bne.n	8000a18 <SPI_SendData+0x84>
 8000a0a:	2101      	movs	r1, #1
 8000a0c:	68f8      	ldr	r0, [r7, #12]
 8000a0e:	f7ff ffad 	bl	800096c <SPI_GetFlagStatus>
 8000a12:	4603      	mov	r3, r0
 8000a14:	2b00      	cmp	r3, #0
 8000a16:	d001      	beq.n	8000a1c <SPI_SendData+0x88>
	{
		status = true;
 8000a18:	2301      	movs	r3, #1
 8000a1a:	75fb      	strb	r3, [r7, #23]
	}

	return status;
 8000a1c:	7dfb      	ldrb	r3, [r7, #23]
}
 8000a1e:	4618      	mov	r0, r3
 8000a20:	3718      	adds	r7, #24
 8000a22:	46bd      	mov	sp, r7
 8000a24:	bd80      	pop	{r7, pc}

08000a26 <SPI_PeripheralControl>:
 * @return								- None
 *
 * @note								- None
 *****************************************************************************************************************/
void SPI_PeripheralControl(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000a26:	b480      	push	{r7}
 8000a28:	b083      	sub	sp, #12
 8000a2a:	af00      	add	r7, sp, #0
 8000a2c:	6078      	str	r0, [r7, #4]
 8000a2e:	460b      	mov	r3, r1
 8000a30:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000a32:	78fb      	ldrb	r3, [r7, #3]
 8000a34:	2b01      	cmp	r3, #1
 8000a36:	d106      	bne.n	8000a46 <SPI_PeripheralControl+0x20>
	{
		pSPIx->CR1 |= (1 << SPI_CR1_SPE);
 8000a38:	687b      	ldr	r3, [r7, #4]
 8000a3a:	681b      	ldr	r3, [r3, #0]
 8000a3c:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	601a      	str	r2, [r3, #0]
	}
	else
	{
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
	}
}
 8000a44:	e005      	b.n	8000a52 <SPI_PeripheralControl+0x2c>
		pSPIx->CR1 &= ~(1 << SPI_CR1_SPE);
 8000a46:	687b      	ldr	r3, [r7, #4]
 8000a48:	681b      	ldr	r3, [r3, #0]
 8000a4a:	f023 0240 	bic.w	r2, r3, #64	@ 0x40
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	601a      	str	r2, [r3, #0]
}
 8000a52:	bf00      	nop
 8000a54:	370c      	adds	r7, #12
 8000a56:	46bd      	mov	sp, r7
 8000a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a5c:	4770      	bx	lr

08000a5e <SPI_SSOEConfig>:
 * @return								- None
 *
 * @note								- None
 *****************************************************************************************************************/
void SPI_SSOEConfig(SPI_RegDef_t *pSPIx, uint8_t EnOrDi)
{
 8000a5e:	b480      	push	{r7}
 8000a60:	b083      	sub	sp, #12
 8000a62:	af00      	add	r7, sp, #0
 8000a64:	6078      	str	r0, [r7, #4]
 8000a66:	460b      	mov	r3, r1
 8000a68:	70fb      	strb	r3, [r7, #3]
	if(EnOrDi == ENABLE)
 8000a6a:	78fb      	ldrb	r3, [r7, #3]
 8000a6c:	2b01      	cmp	r3, #1
 8000a6e:	d106      	bne.n	8000a7e <SPI_SSOEConfig+0x20>
	{
		pSPIx->CR2 |= (1 << SPI_CR2_SSOE);
 8000a70:	687b      	ldr	r3, [r7, #4]
 8000a72:	685b      	ldr	r3, [r3, #4]
 8000a74:	f043 0204 	orr.w	r2, r3, #4
 8000a78:	687b      	ldr	r3, [r7, #4]
 8000a7a:	605a      	str	r2, [r3, #4]
	}
	else
	{
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
	}
}
 8000a7c:	e005      	b.n	8000a8a <SPI_SSOEConfig+0x2c>
		pSPIx->CR2 &= ~(1 << SPI_CR2_SSOE);
 8000a7e:	687b      	ldr	r3, [r7, #4]
 8000a80:	685b      	ldr	r3, [r3, #4]
 8000a82:	f023 0204 	bic.w	r2, r3, #4
 8000a86:	687b      	ldr	r3, [r7, #4]
 8000a88:	605a      	str	r2, [r3, #4]
}
 8000a8a:	bf00      	nop
 8000a8c:	370c      	adds	r7, #12
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a94:	4770      	bx	lr

08000a96 <SPI_TransmitReceive>:
 * @return								- receivedData
 *
 * @note								- Polling Method
 *****************************************************************************************************************/
bool SPI_TransmitReceive(SPI_RegDef_t *pSPIx, uint8_t *tx_data, uint8_t *rx_data, uint8_t len)
{
 8000a96:	b580      	push	{r7, lr}
 8000a98:	b086      	sub	sp, #24
 8000a9a:	af00      	add	r7, sp, #0
 8000a9c:	60f8      	str	r0, [r7, #12]
 8000a9e:	60b9      	str	r1, [r7, #8]
 8000aa0:	607a      	str	r2, [r7, #4]
 8000aa2:	70fb      	strb	r3, [r7, #3]
	bool status = true;
 8000aa4:	2301      	movs	r3, #1
 8000aa6:	75fb      	strb	r3, [r7, #23]
	// Enable SPI
	// pSPIx->CR1 |= (1 << SPI_CR1_SPE);

    for (uint32_t i = 0; i < (len); ++i) {
 8000aa8:	2300      	movs	r3, #0
 8000aaa:	613b      	str	r3, [r7, #16]
 8000aac:	e01d      	b.n	8000aea <SPI_TransmitReceive+0x54>
        // Write Data to the register
        pSPIx->DR = tx_data[i];
 8000aae:	68ba      	ldr	r2, [r7, #8]
 8000ab0:	693b      	ldr	r3, [r7, #16]
 8000ab2:	4413      	add	r3, r2
 8000ab4:	781b      	ldrb	r3, [r3, #0]
 8000ab6:	461a      	mov	r2, r3
 8000ab8:	68fb      	ldr	r3, [r7, #12]
 8000aba:	60da      	str	r2, [r3, #12]

        // Delay to ensure the SPI transaction completes (adjust as needed)
        // for(uint32_t j = 0; j < 100; j++);

        // Wait until SPI is not busy and Rx Buffer is not empty
        while (((pSPIx->SR) & (1 << SPI_SR_BSY)) || (!((pSPIx->SR) & (1 << SPI_SR_RXNE))));
 8000abc:	bf00      	nop
 8000abe:	68fb      	ldr	r3, [r7, #12]
 8000ac0:	689b      	ldr	r3, [r3, #8]
 8000ac2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000ac6:	2b00      	cmp	r3, #0
 8000ac8:	d1f9      	bne.n	8000abe <SPI_TransmitReceive+0x28>
 8000aca:	68fb      	ldr	r3, [r7, #12]
 8000acc:	689b      	ldr	r3, [r3, #8]
 8000ace:	f003 0301 	and.w	r3, r3, #1
 8000ad2:	2b00      	cmp	r3, #0
 8000ad4:	d0f3      	beq.n	8000abe <SPI_TransmitReceive+0x28>

        // Read a Byte from The Rx Buffer
        rx_data[i] = (uint8_t)pSPIx->DR;
 8000ad6:	68fb      	ldr	r3, [r7, #12]
 8000ad8:	68d9      	ldr	r1, [r3, #12]
 8000ada:	687a      	ldr	r2, [r7, #4]
 8000adc:	693b      	ldr	r3, [r7, #16]
 8000ade:	4413      	add	r3, r2
 8000ae0:	b2ca      	uxtb	r2, r1
 8000ae2:	701a      	strb	r2, [r3, #0]
    for (uint32_t i = 0; i < (len); ++i) {
 8000ae4:	693b      	ldr	r3, [r7, #16]
 8000ae6:	3301      	adds	r3, #1
 8000ae8:	613b      	str	r3, [r7, #16]
 8000aea:	78fb      	ldrb	r3, [r7, #3]
 8000aec:	693a      	ldr	r2, [r7, #16]
 8000aee:	429a      	cmp	r2, r3
 8000af0:	d3dd      	bcc.n	8000aae <SPI_TransmitReceive+0x18>

        // Delay to ensure the SPI transaction completes (adjust as needed)
        // for(uint32_t j = 0; j < 100; j++);
    }

    if(SPI_GetFlagStatus(pSPIx, SPI_BUSY_FLAG) == 1)
 8000af2:	2180      	movs	r1, #128	@ 0x80
 8000af4:	68f8      	ldr	r0, [r7, #12]
 8000af6:	f7ff ff39 	bl	800096c <SPI_GetFlagStatus>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d101      	bne.n	8000b04 <SPI_TransmitReceive+0x6e>
    {
    	status = false;
 8000b00:	2300      	movs	r3, #0
 8000b02:	75fb      	strb	r3, [r7, #23]
    }

	return status;
 8000b04:	7dfb      	ldrb	r3, [r7, #23]

}
 8000b06:	4618      	mov	r0, r3
 8000b08:	3718      	adds	r7, #24
 8000b0a:	46bd      	mov	sp, r7
 8000b0c:	bd80      	pop	{r7, pc}

08000b0e <W25QXX_JEDECID>:
 * @return								- Status of the function like true/false
 *
 * @note								- None
 *****************************************************************************************************************/
bool W25QXX_JEDECID(W25QXX_HandleTypeDef *handle)
{
 8000b0e:	b580      	push	{r7, lr}
 8000b10:	b086      	sub	sp, #24
 8000b12:	af00      	add	r7, sp, #0
 8000b14:	6078      	str	r0, [r7, #4]
	bool status = false;
 8000b16:	2300      	movs	r3, #0
 8000b18:	75fb      	strb	r3, [r7, #23]
	// Message ID to get Manufacturer ID
	uint8_t tx[4] = {W25QXX_JEDEC_ID, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE, W25QXX_DUMMY_BYTE};	// Array of Requesting Bytes
 8000b1a:	f06f 0360 	mvn.w	r3, #96	@ 0x60
 8000b1e:	60fb      	str	r3, [r7, #12]
	uint8_t rx[4] = {0};
 8000b20:	2300      	movs	r3, #0
 8000b22:	60bb      	str	r3, [r7, #8]
	// int8_t recvData = 0;
	do
	{

		SPI_PeripheralControl(handle->hSPIx, ENABLE);
 8000b24:	687b      	ldr	r3, [r7, #4]
 8000b26:	681b      	ldr	r3, [r3, #0]
 8000b28:	2101      	movs	r1, #1
 8000b2a:	4618      	mov	r0, r3
 8000b2c:	f7ff ff7b 	bl	8000a26 <SPI_PeripheralControl>


		if(SPI_TransmitReceive(handle->hSPIx, tx, rx, 4) != H_OK)
 8000b30:	687b      	ldr	r3, [r7, #4]
 8000b32:	6818      	ldr	r0, [r3, #0]
 8000b34:	f107 0208 	add.w	r2, r7, #8
 8000b38:	f107 010c 	add.w	r1, r7, #12
 8000b3c:	2304      	movs	r3, #4
 8000b3e:	f7ff ffaa 	bl	8000a96 <SPI_TransmitReceive>
 8000b42:	4603      	mov	r3, r0
 8000b44:	f083 0301 	eor.w	r3, r3, #1
 8000b48:	b2db      	uxtb	r3, r3
 8000b4a:	2b00      	cmp	r3, #0
 8000b4c:	d010      	beq.n	8000b70 <W25QXX_JEDECID+0x62>
		{
			// recvData = rx[1];

			// Delay to ensure the SPI transaction completes (adjust as needed)
			for(uint32_t j = 0; j < 1000; j++);
 8000b4e:	2300      	movs	r3, #0
 8000b50:	613b      	str	r3, [r7, #16]
 8000b52:	e002      	b.n	8000b5a <W25QXX_JEDECID+0x4c>
 8000b54:	693b      	ldr	r3, [r7, #16]
 8000b56:	3301      	adds	r3, #1
 8000b58:	613b      	str	r3, [r7, #16]
 8000b5a:	693b      	ldr	r3, [r7, #16]
 8000b5c:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000b60:	d3f8      	bcc.n	8000b54 <W25QXX_JEDECID+0x46>

			SPI_PeripheralControl(handle->hSPIx, DISABLE);
 8000b62:	687b      	ldr	r3, [r7, #4]
 8000b64:	681b      	ldr	r3, [r3, #0]
 8000b66:	2100      	movs	r1, #0
 8000b68:	4618      	mov	r0, r3
 8000b6a:	f7ff ff5c 	bl	8000a26 <SPI_PeripheralControl>

			break;
 8000b6e:	e01f      	b.n	8000bb0 <W25QXX_JEDECID+0xa2>

		}

		SPI_PeripheralControl(handle->hSPIx, DISABLE);
 8000b70:	687b      	ldr	r3, [r7, #4]
 8000b72:	681b      	ldr	r3, [r3, #0]
 8000b74:	2100      	movs	r1, #0
 8000b76:	4618      	mov	r0, r3
 8000b78:	f7ff ff55 	bl	8000a26 <SPI_PeripheralControl>

		handle->Manufacturer = rx[1];
 8000b7c:	7a7a      	ldrb	r2, [r7, #9]
 8000b7e:	687b      	ldr	r3, [r7, #4]
 8000b80:	711a      	strb	r2, [r3, #4]
		handle->memType = rx[2];
 8000b82:	7aba      	ldrb	r2, [r7, #10]
 8000b84:	687b      	ldr	r3, [r7, #4]
 8000b86:	715a      	strb	r2, [r3, #5]
		handle->size = rx[3];
 8000b88:	7afa      	ldrb	r2, [r7, #11]
 8000b8a:	687b      	ldr	r3, [r7, #4]
 8000b8c:	719a      	strb	r2, [r3, #6]
		handle->blockCnt = W25QXX_SIZE_BLOCK_COUNT(128);
 8000b8e:	687b      	ldr	r3, [r7, #4]
 8000b90:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000b94:	611a      	str	r2, [r3, #16]
		handle->sectorCnt = handle->blockCnt * 16;
 8000b96:	687b      	ldr	r3, [r7, #4]
 8000b98:	691b      	ldr	r3, [r3, #16]
 8000b9a:	011a      	lsls	r2, r3, #4
 8000b9c:	687b      	ldr	r3, [r7, #4]
 8000b9e:	60da      	str	r2, [r3, #12]
		handle->pageCnt = (handle->sectorCnt * W25QXX_SECTOR_SIZE) / W25QXX_PAGE_SIZE;
 8000ba0:	687b      	ldr	r3, [r7, #4]
 8000ba2:	68db      	ldr	r3, [r3, #12]
 8000ba4:	031b      	lsls	r3, r3, #12
 8000ba6:	0a1a      	lsrs	r2, r3, #8
 8000ba8:	687b      	ldr	r3, [r7, #4]
 8000baa:	609a      	str	r2, [r3, #8]
		status = true;
 8000bac:	2301      	movs	r3, #1
 8000bae:	75fb      	strb	r3, [r7, #23]

	}while(0);

	return status;
 8000bb0:	7dfb      	ldrb	r3, [r7, #23]

}
 8000bb2:	4618      	mov	r0, r3
 8000bb4:	3718      	adds	r7, #24
 8000bb6:	46bd      	mov	sp, r7
 8000bb8:	bd80      	pop	{r7, pc}

08000bba <W25QXX_WRITE_CONTROL>:
 * @return								- Status of the function like true/false
 *
 * @note								- None
 *****************************************************************************************************************/
bool W25QXX_WRITE_CONTROL(W25QXX_HandleTypeDef *handle, uint8_t EnorDn)
{
 8000bba:	b580      	push	{r7, lr}
 8000bbc:	b086      	sub	sp, #24
 8000bbe:	af00      	add	r7, sp, #0
 8000bc0:	6078      	str	r0, [r7, #4]
 8000bc2:	460b      	mov	r3, r1
 8000bc4:	70fb      	strb	r3, [r7, #3]
	bool status = false;
 8000bc6:	2300      	movs	r3, #0
 8000bc8:	73fb      	strb	r3, [r7, #15]

	uint8_t write_en[1] = {W25QXX_WRITE_EN};
 8000bca:	2306      	movs	r3, #6
 8000bcc:	733b      	strb	r3, [r7, #12]
	uint8_t write_di[1] = {W25QXX_WRITE_DI};
 8000bce:	2304      	movs	r3, #4
 8000bd0:	723b      	strb	r3, [r7, #8]
	// Enable the flash write
	SPI_PeripheralControl(handle->hSPIx, ENABLE);
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	681b      	ldr	r3, [r3, #0]
 8000bd6:	2101      	movs	r1, #1
 8000bd8:	4618      	mov	r0, r3
 8000bda:	f7ff ff24 	bl	8000a26 <SPI_PeripheralControl>

	if(EnorDn == ENABLE)
 8000bde:	78fb      	ldrb	r3, [r7, #3]
 8000be0:	2b01      	cmp	r3, #1
 8000be2:	d11d      	bne.n	8000c20 <W25QXX_WRITE_CONTROL+0x66>
	{

		if(SPI_SendData(handle->hSPIx, write_en, 1) == H_OK)
 8000be4:	687b      	ldr	r3, [r7, #4]
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	f107 010c 	add.w	r1, r7, #12
 8000bec:	2201      	movs	r2, #1
 8000bee:	4618      	mov	r0, r3
 8000bf0:	f7ff fed0 	bl	8000994 <SPI_SendData>
 8000bf4:	4603      	mov	r3, r0
 8000bf6:	2b00      	cmp	r3, #0
 8000bf8:	d030      	beq.n	8000c5c <W25QXX_WRITE_CONTROL+0xa2>
		{
			// Delay to ensure the SPI transaction completes (adjust as needed)
			for(uint32_t j = 0; j < 100; j++);
 8000bfa:	2300      	movs	r3, #0
 8000bfc:	617b      	str	r3, [r7, #20]
 8000bfe:	e002      	b.n	8000c06 <W25QXX_WRITE_CONTROL+0x4c>
 8000c00:	697b      	ldr	r3, [r7, #20]
 8000c02:	3301      	adds	r3, #1
 8000c04:	617b      	str	r3, [r7, #20]
 8000c06:	697b      	ldr	r3, [r7, #20]
 8000c08:	2b63      	cmp	r3, #99	@ 0x63
 8000c0a:	d9f9      	bls.n	8000c00 <W25QXX_WRITE_CONTROL+0x46>

			// Disable the flash write
			SPI_PeripheralControl(handle->hSPIx, DISABLE);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	681b      	ldr	r3, [r3, #0]
 8000c10:	2100      	movs	r1, #0
 8000c12:	4618      	mov	r0, r3
 8000c14:	f7ff ff07 	bl	8000a26 <SPI_PeripheralControl>

			status = true;
 8000c18:	2301      	movs	r3, #1
 8000c1a:	73fb      	strb	r3, [r7, #15]

			return status;
 8000c1c:	7bfb      	ldrb	r3, [r7, #15]
 8000c1e:	e024      	b.n	8000c6a <W25QXX_WRITE_CONTROL+0xb0>

	}
	else
	{
		// Disable the flash write
		if(SPI_SendData(handle->hSPIx, write_di, 1) == H_OK)
 8000c20:	687b      	ldr	r3, [r7, #4]
 8000c22:	681b      	ldr	r3, [r3, #0]
 8000c24:	f107 0108 	add.w	r1, r7, #8
 8000c28:	2201      	movs	r2, #1
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	f7ff feb2 	bl	8000994 <SPI_SendData>
 8000c30:	4603      	mov	r3, r0
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d012      	beq.n	8000c5c <W25QXX_WRITE_CONTROL+0xa2>
		{
			// Delay to ensure the SPI transaction completes (adjust as needed)
			for(uint32_t j = 0; j < 100; j++);
 8000c36:	2300      	movs	r3, #0
 8000c38:	613b      	str	r3, [r7, #16]
 8000c3a:	e002      	b.n	8000c42 <W25QXX_WRITE_CONTROL+0x88>
 8000c3c:	693b      	ldr	r3, [r7, #16]
 8000c3e:	3301      	adds	r3, #1
 8000c40:	613b      	str	r3, [r7, #16]
 8000c42:	693b      	ldr	r3, [r7, #16]
 8000c44:	2b63      	cmp	r3, #99	@ 0x63
 8000c46:	d9f9      	bls.n	8000c3c <W25QXX_WRITE_CONTROL+0x82>

			// Disable the flash write
			SPI_PeripheralControl(handle->hSPIx, DISABLE);
 8000c48:	687b      	ldr	r3, [r7, #4]
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	2100      	movs	r1, #0
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f7ff fee9 	bl	8000a26 <SPI_PeripheralControl>

			status = true;
 8000c54:	2301      	movs	r3, #1
 8000c56:	73fb      	strb	r3, [r7, #15]

			return status;
 8000c58:	7bfb      	ldrb	r3, [r7, #15]
 8000c5a:	e006      	b.n	8000c6a <W25QXX_WRITE_CONTROL+0xb0>
		}

	}

	// Disable the flash write
	SPI_PeripheralControl(handle->hSPIx, DISABLE);
 8000c5c:	687b      	ldr	r3, [r7, #4]
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	2100      	movs	r1, #0
 8000c62:	4618      	mov	r0, r3
 8000c64:	f7ff fedf 	bl	8000a26 <SPI_PeripheralControl>

	return status;
 8000c68:	7bfb      	ldrb	r3, [r7, #15]

}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	3718      	adds	r7, #24
 8000c6e:	46bd      	mov	sp, r7
 8000c70:	bd80      	pop	{r7, pc}

08000c72 <W25QXX_ReadReg1>:
 * @return								- Status of the function like true/false
 *
 * @note								- None
 *****************************************************************************************************************/
uint8_t  W25QXX_ReadReg1(W25QXX_HandleTypeDef *handle)
{
 8000c72:	b580      	push	{r7, lr}
 8000c74:	b084      	sub	sp, #16
 8000c76:	af00      	add	r7, sp, #0
 8000c78:	6078      	str	r0, [r7, #4]
	uint8_t retVal = 0;
 8000c7a:	2300      	movs	r3, #0
 8000c7c:	73fb      	strb	r3, [r7, #15]
	uint8_t tx[2] = {W25QXX_READ_SR1, W25QXX_DUMMY_BYTE};
 8000c7e:	f64f 7305 	movw	r3, #65285	@ 0xff05
 8000c82:	81bb      	strh	r3, [r7, #12]
	uint8_t rx[2] = {0};
 8000c84:	2300      	movs	r3, #0
 8000c86:	813b      	strh	r3, [r7, #8]

	SPI_PeripheralControl(handle->hSPIx, ENABLE);
 8000c88:	687b      	ldr	r3, [r7, #4]
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	2101      	movs	r1, #1
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f7ff fec9 	bl	8000a26 <SPI_PeripheralControl>

	if(SPI_TransmitReceive(handle->hSPIx, tx, rx, 2) == H_OK)
 8000c94:	687b      	ldr	r3, [r7, #4]
 8000c96:	6818      	ldr	r0, [r3, #0]
 8000c98:	f107 0208 	add.w	r2, r7, #8
 8000c9c:	f107 010c 	add.w	r1, r7, #12
 8000ca0:	2302      	movs	r3, #2
 8000ca2:	f7ff fef8 	bl	8000a96 <SPI_TransmitReceive>
 8000ca6:	4603      	mov	r3, r0
 8000ca8:	2b00      	cmp	r3, #0
 8000caa:	d001      	beq.n	8000cb0 <W25QXX_ReadReg1+0x3e>
	{
		retVal = rx[1];
 8000cac:	7a7b      	ldrb	r3, [r7, #9]
 8000cae:	73fb      	strb	r3, [r7, #15]
	}

	SPI_PeripheralControl(handle->hSPIx, DISABLE);
 8000cb0:	687b      	ldr	r3, [r7, #4]
 8000cb2:	681b      	ldr	r3, [r3, #0]
 8000cb4:	2100      	movs	r1, #0
 8000cb6:	4618      	mov	r0, r3
 8000cb8:	f7ff feb5 	bl	8000a26 <SPI_PeripheralControl>

	return retVal;
 8000cbc:	7bfb      	ldrb	r3, [r7, #15]

}
 8000cbe:	4618      	mov	r0, r3
 8000cc0:	3710      	adds	r7, #16
 8000cc2:	46bd      	mov	sp, r7
 8000cc4:	bd80      	pop	{r7, pc}

08000cc6 <W25QXX_WaitForWrite>:
 * @return								- Return status of the function like true/false
 *
 * @note								- None
 *****************************************************************************************************************/
bool W25QXX_WaitForWrite(W25QXX_HandleTypeDef *handle) // Write timerbased in future After done with timer peripheral
{
 8000cc6:	b580      	push	{r7, lr}
 8000cc8:	b084      	sub	sp, #16
 8000cca:	af00      	add	r7, sp, #0
 8000ccc:	6078      	str	r0, [r7, #4]
	{
		/*
		 * Write one more if condition by passing timeout, after timer concepts done.
		 */

		if((W25QXX_ReadReg1(handle->hSPIx) & W25QXX_STATUS1_BUSY) == 0)
 8000cce:	687b      	ldr	r3, [r7, #4]
 8000cd0:	681b      	ldr	r3, [r3, #0]
 8000cd2:	4618      	mov	r0, r3
 8000cd4:	f7ff ffcd 	bl	8000c72 <W25QXX_ReadReg1>
 8000cd8:	4603      	mov	r3, r0
 8000cda:	f003 0301 	and.w	r3, r3, #1
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d1f5      	bne.n	8000cce <W25QXX_WaitForWrite+0x8>
		{
			status = true;
 8000ce2:	2301      	movs	r3, #1
 8000ce4:	73fb      	strb	r3, [r7, #15]
			break;
 8000ce6:	bf00      	nop
		}

	}

	return status;
 8000ce8:	7bfb      	ldrb	r3, [r7, #15]
}
 8000cea:	4618      	mov	r0, r3
 8000cec:	3710      	adds	r7, #16
 8000cee:	46bd      	mov	sp, r7
 8000cf0:	bd80      	pop	{r7, pc}

08000cf2 <W25QXX_CS_PinControl>:
 * @return								- None
 *
 * @note								- None
 *****************************************************************************************************************/
void W25QXX_CS_PinControl(W25QXX_HandleTypeDef *handle, uint8_t EnorDn)
{
 8000cf2:	b580      	push	{r7, lr}
 8000cf4:	b084      	sub	sp, #16
 8000cf6:	af00      	add	r7, sp, #0
 8000cf8:	6078      	str	r0, [r7, #4]
 8000cfa:	460b      	mov	r3, r1
 8000cfc:	70fb      	strb	r3, [r7, #3]
	SPI_PeripheralControl(handle->hSPIx, EnorDn);
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	681b      	ldr	r3, [r3, #0]
 8000d02:	78fa      	ldrb	r2, [r7, #3]
 8000d04:	4611      	mov	r1, r2
 8000d06:	4618      	mov	r0, r3
 8000d08:	f7ff fe8d 	bl	8000a26 <SPI_PeripheralControl>
	for(uint8_t i = 0; i<10; i++);
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	73fb      	strb	r3, [r7, #15]
 8000d10:	e002      	b.n	8000d18 <W25QXX_CS_PinControl+0x26>
 8000d12:	7bfb      	ldrb	r3, [r7, #15]
 8000d14:	3301      	adds	r3, #1
 8000d16:	73fb      	strb	r3, [r7, #15]
 8000d18:	7bfb      	ldrb	r3, [r7, #15]
 8000d1a:	2b09      	cmp	r3, #9
 8000d1c:	d9f9      	bls.n	8000d12 <W25QXX_CS_PinControl+0x20>
}
 8000d1e:	bf00      	nop
 8000d20:	bf00      	nop
 8000d22:	3710      	adds	r7, #16
 8000d24:	46bd      	mov	sp, r7
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <W25QXX_Init>:
 * @return								- Return status of the function like true/false
 *
 * @note								- None
 *****************************************************************************************************************/
bool W25QXX_Init(W25QXX_HandleTypeDef *handle, SPI_RegDef_t *pSPIx)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	b084      	sub	sp, #16
 8000d2c:	af00      	add	r7, sp, #0
 8000d2e:	6078      	str	r0, [r7, #4]
 8000d30:	6039      	str	r1, [r7, #0]
	bool status = false;
 8000d32:	2300      	movs	r3, #0
 8000d34:	73fb      	strb	r3, [r7, #15]

	do
	{

		memset(handle, 0, sizeof(W25QXX_HandleTypeDef));
 8000d36:	2214      	movs	r2, #20
 8000d38:	2100      	movs	r1, #0
 8000d3a:	6878      	ldr	r0, [r7, #4]
 8000d3c:	f000 f8bd 	bl	8000eba <memset>
		handle->hSPIx = pSPIx;
 8000d40:	687b      	ldr	r3, [r7, #4]
 8000d42:	683a      	ldr	r2, [r7, #0]
 8000d44:	601a      	str	r2, [r3, #0]
		//			break;
		//		}
		//
		//		for(uint8_t i = 0; i < 100; i++); // Giving some delay

		status = W25QXX_JEDECID(handle);
 8000d46:	6878      	ldr	r0, [r7, #4]
 8000d48:	f7ff fee1 	bl	8000b0e <W25QXX_JEDECID>
 8000d4c:	4603      	mov	r3, r0
 8000d4e:	73fb      	strb	r3, [r7, #15]

		if(status)
 8000d50:	7bfb      	ldrb	r3, [r7, #15]
 8000d52:	2b00      	cmp	r3, #0
 8000d54:	d002      	beq.n	8000d5c <W25QXX_Init+0x34>
		{
			handle->initialized = 1;
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	2201      	movs	r2, #1
 8000d5a:	71da      	strb	r2, [r3, #7]
			// W25QXX_CS_PinControl(handle, DISABLE); // It Enables the SPI Peripheral, which is CS = 0
		}

	}while(0);

	return status;
 8000d5c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000d5e:	4618      	mov	r0, r3
 8000d60:	3710      	adds	r7, #16
 8000d62:	46bd      	mov	sp, r7
 8000d64:	bd80      	pop	{r7, pc}

08000d66 <W25QXX_Write>:
////////////////////////////////////////////////////////////////////////////////////////////////////////////////////
/******************************************************************************************************************/
bool W25QXX_Write(W25QXX_HandleTypeDef *handle, uint32_t pageNumber, uint8_t *data, uint32_t size, uint32_t Offset)
{
 8000d66:	b580      	push	{r7, lr}
 8000d68:	b08a      	sub	sp, #40	@ 0x28
 8000d6a:	af00      	add	r7, sp, #0
 8000d6c:	60f8      	str	r0, [r7, #12]
 8000d6e:	60b9      	str	r1, [r7, #8]
 8000d70:	607a      	str	r2, [r7, #4]
 8000d72:	603b      	str	r3, [r7, #0]
	bool status = false;
 8000d74:	2300      	movs	r3, #0
 8000d76:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
	uint32_t address = 0, maximum = W25QXX_PAGE_SIZE - Offset;
 8000d7a:	2300      	movs	r3, #0
 8000d7c:	623b      	str	r3, [r7, #32]
 8000d7e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d80:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8000d84:	61fb      	str	r3, [r7, #28]
	uint8_t tx[5];
	do
	{
		if(pageNumber >= handle->pageCnt)
 8000d86:	68fb      	ldr	r3, [r7, #12]
 8000d88:	689b      	ldr	r3, [r3, #8]
 8000d8a:	68ba      	ldr	r2, [r7, #8]
 8000d8c:	429a      	cmp	r2, r3
 8000d8e:	f080 8086 	bcs.w	8000e9e <W25QXX_Write+0x138>
		{
			break; // Write Enum based fault status
		}
		if(Offset >= W25QXX_PAGE_SIZE)
 8000d92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000d94:	2bff      	cmp	r3, #255	@ 0xff
 8000d96:	f200 8084 	bhi.w	8000ea2 <W25QXX_Write+0x13c>
		{
			break; // Write Enum based fault status
		}
		if(size >maximum)
 8000d9a:	683a      	ldr	r2, [r7, #0]
 8000d9c:	69fb      	ldr	r3, [r7, #28]
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	d901      	bls.n	8000da6 <W25QXX_Write+0x40>
		{
			size = maximum;
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	603b      	str	r3, [r7, #0]
		}
		address = W25QXX_PageToAddress(pageNumber) + Offset;
 8000da6:	68bb      	ldr	r3, [r7, #8]
 8000da8:	021b      	lsls	r3, r3, #8
 8000daa:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8000dac:	4413      	add	r3, r2
 8000dae:	623b      	str	r3, [r7, #32]

		if(W25QXX_WRITE_CONTROL(handle, ENABLE) == false)
 8000db0:	2101      	movs	r1, #1
 8000db2:	68f8      	ldr	r0, [r7, #12]
 8000db4:	f7ff ff01 	bl	8000bba <W25QXX_WRITE_CONTROL>
 8000db8:	4603      	mov	r3, r0
 8000dba:	f083 0301 	eor.w	r3, r3, #1
 8000dbe:	b2db      	uxtb	r3, r3
 8000dc0:	2b00      	cmp	r3, #0
 8000dc2:	d170      	bne.n	8000ea6 <W25QXX_Write+0x140>
		{
			break; // Write Enum based fault status
		}
		W25QXX_CS_PinControl(handle, ENABLE);
 8000dc4:	2101      	movs	r1, #1
 8000dc6:	68f8      	ldr	r0, [r7, #12]
 8000dc8:	f7ff ff93 	bl	8000cf2 <W25QXX_CS_PinControl>
		if(handle->blockCnt >= 512)
 8000dcc:	68fb      	ldr	r3, [r7, #12]
 8000dce:	691b      	ldr	r3, [r3, #16]
 8000dd0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8000dd4:	d323      	bcc.n	8000e1e <W25QXX_Write+0xb8>
		{
			tx[0] = W25QXX_PAGE_PROGRAM_4ADD;
 8000dd6:	2312      	movs	r3, #18
 8000dd8:	753b      	strb	r3, [r7, #20]
			tx[1] = (address & 0xFF000000) >> 24;
 8000dda:	6a3b      	ldr	r3, [r7, #32]
 8000ddc:	0e1b      	lsrs	r3, r3, #24
 8000dde:	b2db      	uxtb	r3, r3
 8000de0:	757b      	strb	r3, [r7, #21]
			tx[2] = (address & 0x00FF0000) >> 16;
 8000de2:	6a3b      	ldr	r3, [r7, #32]
 8000de4:	0c1b      	lsrs	r3, r3, #16
 8000de6:	b2db      	uxtb	r3, r3
 8000de8:	75bb      	strb	r3, [r7, #22]
			tx[3] = (address & 0x0000FF00) >> 8;
 8000dea:	6a3b      	ldr	r3, [r7, #32]
 8000dec:	0a1b      	lsrs	r3, r3, #8
 8000dee:	b2db      	uxtb	r3, r3
 8000df0:	75fb      	strb	r3, [r7, #23]
			tx[4] = (address & 0x000000FF);
 8000df2:	6a3b      	ldr	r3, [r7, #32]
 8000df4:	b2db      	uxtb	r3, r3
 8000df6:	763b      	strb	r3, [r7, #24]

			if(SPI_SendData(handle->hSPIx, tx, 5) == false)
 8000df8:	68fb      	ldr	r3, [r7, #12]
 8000dfa:	681b      	ldr	r3, [r3, #0]
 8000dfc:	f107 0114 	add.w	r1, r7, #20
 8000e00:	2205      	movs	r2, #5
 8000e02:	4618      	mov	r0, r3
 8000e04:	f7ff fdc6 	bl	8000994 <SPI_SendData>
 8000e08:	4603      	mov	r3, r0
 8000e0a:	f083 0301 	eor.w	r3, r3, #1
 8000e0e:	b2db      	uxtb	r3, r3
 8000e10:	2b00      	cmp	r3, #0
 8000e12:	d024      	beq.n	8000e5e <W25QXX_Write+0xf8>
			{
				W25QXX_CS_PinControl(handle, DISABLE);
 8000e14:	2100      	movs	r1, #0
 8000e16:	68f8      	ldr	r0, [r7, #12]
 8000e18:	f7ff ff6b 	bl	8000cf2 <W25QXX_CS_PinControl>
				break;
 8000e1c:	e044      	b.n	8000ea8 <W25QXX_Write+0x142>
			}
		}
		else
		{
			tx[0] = W25QXX_PAGE_PROGRAM_3ADD;
 8000e1e:	2302      	movs	r3, #2
 8000e20:	753b      	strb	r3, [r7, #20]
			tx[1] = (address & 0x00FF0000) >> 16;
 8000e22:	6a3b      	ldr	r3, [r7, #32]
 8000e24:	0c1b      	lsrs	r3, r3, #16
 8000e26:	b2db      	uxtb	r3, r3
 8000e28:	757b      	strb	r3, [r7, #21]
			tx[2] = (address & 0x0000FF00) >> 8;
 8000e2a:	6a3b      	ldr	r3, [r7, #32]
 8000e2c:	0a1b      	lsrs	r3, r3, #8
 8000e2e:	b2db      	uxtb	r3, r3
 8000e30:	75bb      	strb	r3, [r7, #22]
			tx[3] = (address & 0x000000FF);
 8000e32:	6a3b      	ldr	r3, [r7, #32]
 8000e34:	b2db      	uxtb	r3, r3
 8000e36:	75fb      	strb	r3, [r7, #23]

			if(SPI_SendData(handle->hSPIx, tx, 4) == false)
 8000e38:	68fb      	ldr	r3, [r7, #12]
 8000e3a:	681b      	ldr	r3, [r3, #0]
 8000e3c:	f107 0114 	add.w	r1, r7, #20
 8000e40:	2204      	movs	r2, #4
 8000e42:	4618      	mov	r0, r3
 8000e44:	f7ff fda6 	bl	8000994 <SPI_SendData>
 8000e48:	4603      	mov	r3, r0
 8000e4a:	f083 0301 	eor.w	r3, r3, #1
 8000e4e:	b2db      	uxtb	r3, r3
 8000e50:	2b00      	cmp	r3, #0
 8000e52:	d004      	beq.n	8000e5e <W25QXX_Write+0xf8>
			{
				W25QXX_CS_PinControl(handle, DISABLE);
 8000e54:	2100      	movs	r1, #0
 8000e56:	68f8      	ldr	r0, [r7, #12]
 8000e58:	f7ff ff4b 	bl	8000cf2 <W25QXX_CS_PinControl>
				break;
 8000e5c:	e024      	b.n	8000ea8 <W25QXX_Write+0x142>
			}
		}
		if(SPI_SendData(handle->hSPIx, data, size) == false)
 8000e5e:	68fb      	ldr	r3, [r7, #12]
 8000e60:	681b      	ldr	r3, [r3, #0]
 8000e62:	683a      	ldr	r2, [r7, #0]
 8000e64:	6879      	ldr	r1, [r7, #4]
 8000e66:	4618      	mov	r0, r3
 8000e68:	f7ff fd94 	bl	8000994 <SPI_SendData>
 8000e6c:	4603      	mov	r3, r0
 8000e6e:	f083 0301 	eor.w	r3, r3, #1
 8000e72:	b2db      	uxtb	r3, r3
 8000e74:	2b00      	cmp	r3, #0
 8000e76:	d004      	beq.n	8000e82 <W25QXX_Write+0x11c>
		{
			W25QXX_CS_PinControl(handle, DISABLE);
 8000e78:	2100      	movs	r1, #0
 8000e7a:	68f8      	ldr	r0, [r7, #12]
 8000e7c:	f7ff ff39 	bl	8000cf2 <W25QXX_CS_PinControl>
			break;
 8000e80:	e012      	b.n	8000ea8 <W25QXX_Write+0x142>
		}
		W25QXX_CS_PinControl(handle, DISABLE);
 8000e82:	2100      	movs	r1, #0
 8000e84:	68f8      	ldr	r0, [r7, #12]
 8000e86:	f7ff ff34 	bl	8000cf2 <W25QXX_CS_PinControl>
		if(W25QXX_WaitForWrite(handle))
 8000e8a:	68f8      	ldr	r0, [r7, #12]
 8000e8c:	f7ff ff1b 	bl	8000cc6 <W25QXX_WaitForWrite>
 8000e90:	4603      	mov	r3, r0
 8000e92:	2b00      	cmp	r3, #0
 8000e94:	d008      	beq.n	8000ea8 <W25QXX_Write+0x142>
		{
			status = true;
 8000e96:	2301      	movs	r3, #1
 8000e98:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8000e9c:	e004      	b.n	8000ea8 <W25QXX_Write+0x142>
			break; // Write Enum based fault status
 8000e9e:	bf00      	nop
 8000ea0:	e002      	b.n	8000ea8 <W25QXX_Write+0x142>
			break; // Write Enum based fault status
 8000ea2:	bf00      	nop
 8000ea4:	e000      	b.n	8000ea8 <W25QXX_Write+0x142>
			break; // Write Enum based fault status
 8000ea6:	bf00      	nop
		}
	}
	while(0);

	W25QXX_WRITE_CONTROL(handle, DISABLE);
 8000ea8:	2100      	movs	r1, #0
 8000eaa:	68f8      	ldr	r0, [r7, #12]
 8000eac:	f7ff fe85 	bl	8000bba <W25QXX_WRITE_CONTROL>
}
 8000eb0:	bf00      	nop
 8000eb2:	4618      	mov	r0, r3
 8000eb4:	3728      	adds	r7, #40	@ 0x28
 8000eb6:	46bd      	mov	sp, r7
 8000eb8:	bd80      	pop	{r7, pc}

08000eba <memset>:
 8000eba:	4402      	add	r2, r0
 8000ebc:	4603      	mov	r3, r0
 8000ebe:	4293      	cmp	r3, r2
 8000ec0:	d100      	bne.n	8000ec4 <memset+0xa>
 8000ec2:	4770      	bx	lr
 8000ec4:	f803 1b01 	strb.w	r1, [r3], #1
 8000ec8:	e7f9      	b.n	8000ebe <memset+0x4>
	...

08000ecc <__libc_init_array>:
 8000ecc:	b570      	push	{r4, r5, r6, lr}
 8000ece:	4d0d      	ldr	r5, [pc, #52]	@ (8000f04 <__libc_init_array+0x38>)
 8000ed0:	4c0d      	ldr	r4, [pc, #52]	@ (8000f08 <__libc_init_array+0x3c>)
 8000ed2:	1b64      	subs	r4, r4, r5
 8000ed4:	10a4      	asrs	r4, r4, #2
 8000ed6:	2600      	movs	r6, #0
 8000ed8:	42a6      	cmp	r6, r4
 8000eda:	d109      	bne.n	8000ef0 <__libc_init_array+0x24>
 8000edc:	4d0b      	ldr	r5, [pc, #44]	@ (8000f0c <__libc_init_array+0x40>)
 8000ede:	4c0c      	ldr	r4, [pc, #48]	@ (8000f10 <__libc_init_array+0x44>)
 8000ee0:	f000 f818 	bl	8000f14 <_init>
 8000ee4:	1b64      	subs	r4, r4, r5
 8000ee6:	10a4      	asrs	r4, r4, #2
 8000ee8:	2600      	movs	r6, #0
 8000eea:	42a6      	cmp	r6, r4
 8000eec:	d105      	bne.n	8000efa <__libc_init_array+0x2e>
 8000eee:	bd70      	pop	{r4, r5, r6, pc}
 8000ef0:	f855 3b04 	ldr.w	r3, [r5], #4
 8000ef4:	4798      	blx	r3
 8000ef6:	3601      	adds	r6, #1
 8000ef8:	e7ee      	b.n	8000ed8 <__libc_init_array+0xc>
 8000efa:	f855 3b04 	ldr.w	r3, [r5], #4
 8000efe:	4798      	blx	r3
 8000f00:	3601      	adds	r6, #1
 8000f02:	e7f2      	b.n	8000eea <__libc_init_array+0x1e>
 8000f04:	08000f2c 	.word	0x08000f2c
 8000f08:	08000f2c 	.word	0x08000f2c
 8000f0c:	08000f2c 	.word	0x08000f2c
 8000f10:	08000f30 	.word	0x08000f30

08000f14 <_init>:
 8000f14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f16:	bf00      	nop
 8000f18:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f1a:	bc08      	pop	{r3}
 8000f1c:	469e      	mov	lr, r3
 8000f1e:	4770      	bx	lr

08000f20 <_fini>:
 8000f20:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8000f22:	bf00      	nop
 8000f24:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000f26:	bc08      	pop	{r3}
 8000f28:	469e      	mov	lr, r3
 8000f2a:	4770      	bx	lr
