## read verilig rtl files
read_verilog {mydesign.v shift2.v}

current_design mydesign


