{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 5.0 Build 148 04/26/2005 SJ Full Version " "Info: Version 5.0 Build 148 04/26/2005 SJ Full Version" {  } {  } 0} { "Info" "IQEXE_START_BANNER_TIME" "Mon Apr 01 22:06:55 2019 " "Info: Processing started: Mon Apr 01 22:06:55 2019" {  } {  } 0}  } {  } 4}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off alu -c alu " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off alu -c alu" {  } {  } 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(110) " "Warning: (10273) Verilog HDL warning at alu.v(110): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Program Files/max2work/123123/allluu/alu.v" 110 0 0 } }  } 0}
{ "Warning" "WVRFX_VERI_XZ_EXTEND_SIGNIFICANT" "alu.v(288) " "Warning: (10273) Verilog HDL warning at alu.v(288): extended using \"x\" or \"z\"" {  } { { "alu.v" "" { Text "C:/Program Files/max2work/123123/allluu/alu.v" 288 0 0 } }  } 0}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "alu " "Error: Top-level design entity \"alu\" is undefined" {  } {  } 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  2 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 2 warnings" { { "Error" "EQEXE_END_BANNER_TIME" "Mon Apr 01 22:06:55 2019 " "Error: Processing ended: Mon Apr 01 22:06:55 2019" {  } {  } 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0}  } {  } 0}
