
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns 0.00

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns 0.00

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack 2554.90

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: srcb[148] (input port clocked by clk)
Endpoint: result[116] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 ^ input external delay
     2    0.91    0.00    0.00 1000.00 ^ srcb[148] (in)
                                         srcb[148] (net)
                  0.00    0.00 1000.00 ^ _2142_/A1 (OA22x2_ASAP7_75t_R)
     1    0.00    3.63    9.50 1009.50 ^ _2142_/Y (OA22x2_ASAP7_75t_R)
                                         result[116] (net)
                  3.63    0.00 1009.50 ^ result[116] (out)
                               1009.50   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                       -1000.00 -1000.00   output external delay
                               -1000.00   data required time
-----------------------------------------------------------------------------
                               -1000.00   data required time
                               -1009.50   data arrival time
-----------------------------------------------------------------------------
                               2009.50   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: is_reduct (input port clocked by clk)
Endpoint: result[123] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
    53   32.38    0.00    0.00 1000.00 v is_reduct (in)
                                         is_reduct (net)
                  0.00    0.00 1000.00 v _1115_/A (AND2x2_ASAP7_75t_R)
   140   82.36  227.15  120.50 1120.50 v _1115_/Y (AND2x2_ASAP7_75t_R)
                                         _0565_ (net)
                227.15    0.00 1120.50 v _1955_/B (OA211x2_ASAP7_75t_R)
     4    2.38   19.84   78.04 1198.54 v _1955_/Y (OA211x2_ASAP7_75t_R)
                                         _0268_ (net)
                 19.84    0.00 1198.54 v _1956_/B (OR3x1_ASAP7_75t_R)
     1    0.60    9.22   25.72 1224.25 v _1956_/Y (OR3x1_ASAP7_75t_R)
                                         _0269_ (net)
                  9.22    0.00 1224.25 v _1962_/C1 (OA222x2_ASAP7_75t_R)
     3    1.17    9.81   23.55 1247.81 v _1962_/Y (OA222x2_ASAP7_75t_R)
                                         result[35] (net)
                  9.81    0.00 1247.81 v _2012_/C1 (AO222x2_ASAP7_75t_R)
     2    1.11   14.10   28.57 1276.38 v _2012_/Y (AO222x2_ASAP7_75t_R)
                                         _0320_ (net)
                 14.10    0.00 1276.38 v _2024_/D (OR5x1_ASAP7_75t_R)
     3    2.41   23.16   46.68 1323.06 v _2024_/Y (OR5x1_ASAP7_75t_R)
                                         _0332_ (net)
                 23.16    0.00 1323.06 v _2035_/A1 (AO221x1_ASAP7_75t_R)
     2    1.61   13.12   26.55 1349.62 v _2035_/Y (AO221x1_ASAP7_75t_R)
                                         _0342_ (net)
                 13.12    0.00 1349.62 v _2045_/B (OA21x2_ASAP7_75t_R)
     2    1.13    8.22   14.64 1364.25 v _2045_/Y (OA21x2_ASAP7_75t_R)
                                         _0351_ (net)
                  8.22    0.00 1364.25 v _2056_/A2 (AO221x1_ASAP7_75t_R)
     3    1.74   17.42   25.22 1389.47 v _2056_/Y (AO221x1_ASAP7_75t_R)
                                         _0361_ (net)
                 17.42    0.00 1389.47 v _2191_/B1 (AO32x1_ASAP7_75t_R)
     1    0.63   12.91   23.74 1413.21 v _2191_/Y (AO32x1_ASAP7_75t_R)
                                         _0464_ (net)
                 12.91    0.00 1413.21 v _2195_/A2 (AO21x1_ASAP7_75t_R)
     1    0.56    6.52   15.18 1428.38 v _2195_/Y (AO21x1_ASAP7_75t_R)
                                         _0466_ (net)
                  6.52    0.00 1428.38 v _2198_/B1 (OA22x2_ASAP7_75t_R)
     1    0.00    5.48   16.71 1445.10 v _2198_/Y (OA22x2_ASAP7_75t_R)
                                         result[123] (net)
                  5.48    0.00 1445.10 v result[123] (out)
                               1445.10   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1445.10   data arrival time
-----------------------------------------------------------------------------
                               2554.90   slack (MET)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: is_reduct (input port clocked by clk)
Endpoint: result[123] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                       1000.00 1000.00 v input external delay
    53   32.38    0.00    0.00 1000.00 v is_reduct (in)
                                         is_reduct (net)
                  0.00    0.00 1000.00 v _1115_/A (AND2x2_ASAP7_75t_R)
   140   82.36  227.15  120.50 1120.50 v _1115_/Y (AND2x2_ASAP7_75t_R)
                                         _0565_ (net)
                227.15    0.00 1120.50 v _1955_/B (OA211x2_ASAP7_75t_R)
     4    2.38   19.84   78.04 1198.54 v _1955_/Y (OA211x2_ASAP7_75t_R)
                                         _0268_ (net)
                 19.84    0.00 1198.54 v _1956_/B (OR3x1_ASAP7_75t_R)
     1    0.60    9.22   25.72 1224.25 v _1956_/Y (OR3x1_ASAP7_75t_R)
                                         _0269_ (net)
                  9.22    0.00 1224.25 v _1962_/C1 (OA222x2_ASAP7_75t_R)
     3    1.17    9.81   23.55 1247.81 v _1962_/Y (OA222x2_ASAP7_75t_R)
                                         result[35] (net)
                  9.81    0.00 1247.81 v _2012_/C1 (AO222x2_ASAP7_75t_R)
     2    1.11   14.10   28.57 1276.38 v _2012_/Y (AO222x2_ASAP7_75t_R)
                                         _0320_ (net)
                 14.10    0.00 1276.38 v _2024_/D (OR5x1_ASAP7_75t_R)
     3    2.41   23.16   46.68 1323.06 v _2024_/Y (OR5x1_ASAP7_75t_R)
                                         _0332_ (net)
                 23.16    0.00 1323.06 v _2035_/A1 (AO221x1_ASAP7_75t_R)
     2    1.61   13.12   26.55 1349.62 v _2035_/Y (AO221x1_ASAP7_75t_R)
                                         _0342_ (net)
                 13.12    0.00 1349.62 v _2045_/B (OA21x2_ASAP7_75t_R)
     2    1.13    8.22   14.64 1364.25 v _2045_/Y (OA21x2_ASAP7_75t_R)
                                         _0351_ (net)
                  8.22    0.00 1364.25 v _2056_/A2 (AO221x1_ASAP7_75t_R)
     3    1.74   17.42   25.22 1389.47 v _2056_/Y (AO221x1_ASAP7_75t_R)
                                         _0361_ (net)
                 17.42    0.00 1389.47 v _2191_/B1 (AO32x1_ASAP7_75t_R)
     1    0.63   12.91   23.74 1413.21 v _2191_/Y (AO32x1_ASAP7_75t_R)
                                         _0464_ (net)
                 12.91    0.00 1413.21 v _2195_/A2 (AO21x1_ASAP7_75t_R)
     1    0.56    6.52   15.18 1428.38 v _2195_/Y (AO21x1_ASAP7_75t_R)
                                         _0466_ (net)
                  6.52    0.00 1428.38 v _2198_/B1 (OA22x2_ASAP7_75t_R)
     1    0.00    5.48   16.71 1445.10 v _2198_/Y (OA22x2_ASAP7_75t_R)
                                         result[123] (net)
                  5.48    0.00 1445.10 v result[123] (out)
                               1445.10   data arrival time

                  0.00 5000.00 5000.00   clock clk (rise edge)
                          0.00 5000.00   clock network delay (ideal)
                          0.00 5000.00   clock reconvergence pessimism
                       -1000.00 4000.00   output external delay
                               4000.00   data required time
-----------------------------------------------------------------------------
                               4000.00   data required time
                               -1445.10   data arrival time
-----------------------------------------------------------------------------
                               2554.90   slack (MET)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Combinational          1.80e-05   1.22e-05   1.10e-07   3.03e-05 100.0%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.80e-05   1.22e-05   1.10e-07   3.03e-05 100.0%
                          59.3%      40.3%       0.4%
