<?xml version="1.0" encoding="UTF-8" standalone="no"?> 
<board schema_version="2.0" vendor="aldec.com" name="TySOM-2-7Z100" display_name="TySOM-2-7Z100" url="https://www.aldec.com/en/products/embedded/tysom" preset_file="preset.xml">
	<images>
		<image name="TySOM_board.png" display_name="TySOM-2-7Z100 BOARD" sub_type="board">
			<description>TySOM-2-7Z100 Board</description>
		</image>
	</images>
	<compatible_board_revisions>
		<revision id="0">1.0</revision>
	</compatible_board_revisions>
	<file_version>1.0</file_version>
	<description>Aldec TySOM-2-7Z100 Zynq Evaluation and Development Kit</description>
	<components>
		<component name="part0" display_name="Aldec TySOM-2-7Z100 Zynq Evaluation and Development Kit" type="fpga" part_name="xc7z100ffg900-2" pin_map_file="part0_pins.xml" vendor="xilinx" spec_url="https://www.aldec.com/en/products/embedded/tysom">
			<description>FPGA part on the board</description>
			<interfaces>
				<interface mode="master" name="ps7_fixedio" type="xilinx.com:display_processing_system7:fixedio_rtl:1.0" of_component="ps7_fixedio" preset_proc="ps7_preset"> 
				</interface>
				
				<interface mode="master" name="switch_8bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="switch_8bits" preset_proc="switch_8bits_preset" >
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_I" physical_port="switch_8bits_tri_i" dir="in" left="7" right="0"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="switch_8bits_tri_i_0"/> 
								<pin_map port_index="1" component_pin="switch_8bits_tri_i_1"/> 
								<pin_map port_index="2" component_pin="switch_8bits_tri_i_2"/> 
								<pin_map port_index="3" component_pin="switch_8bits_tri_i_3"/> 
								<pin_map port_index="4" component_pin="switch_8bits_tri_i_4"/> 
								<pin_map port_index="5" component_pin="switch_8bits_tri_i_5"/>
								<pin_map port_index="6" component_pin="switch_8bits_tri_i_6"/>
								<pin_map port_index="7" component_pin="switch_8bits_tri_i_7"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
				
				<interface mode="master" name="leds_4bits" type="xilinx.com:interface:gpio_rtl:1.0" of_component="leds_4bits" preset_proc="leds_8bits_preset">
					<preferred_ips>
						<preferred_ip vendor="xilinx.com" library="ip" name="axi_gpio" order="0"/>
					</preferred_ips>
					<port_maps>
						<port_map logical_port="TRI_O" physical_port="leds_4bits_tri_o" dir="out" left="3" right="0"> 
							<pin_maps>
								<pin_map port_index="0" component_pin="leds_4bits_tri_o_0"/> 
								<pin_map port_index="1" component_pin="leds_4bits_tri_o_1"/> 
								<pin_map port_index="2" component_pin="leds_4bits_tri_o_2"/> 
								<pin_map port_index="3" component_pin="leds_4bits_tri_o_3"/>
							</pin_maps>
						</port_map>
					</port_maps>
				</interface>
		  	</interfaces>
		</component>
		
		<component name="ps7_fixedio" display_name="PS7 fixed IO" type="chip" sub_type="fixed_io" major_group=""/>
		
		<component name="switch_8bits" display_name="Dip switch" type="chip" sub_type="switch" major_group="General Purpose Input or Output">
			<description>Dip switch, Active High</description>
		</component>
		
		<component name="leds_4bits" display_name="LED" type="chip" sub_type="led" major_group="General Purpose Input or Output">
			<description>LEDs, 3 to 0, Active High</description>
		</component>
	</components>
	<connections>
		<connection name="part0_switch_8bits" component1="part0" component2="switch_8bits">
			<connection_map name="part0_switch_8bits_1" c1_st_index="0" c1_end_index="7" c2_st_index="0" c2_end_index="7"/>
		</connection>

		<connection name="part0_leds_4bits" component1="part0" component2="leds_4bits">
			<connection_map name="part0_leds_4bits_1" c1_st_index="8" c1_end_index="11" c2_st_index="0" c2_end_index="3"/>
		</connection>
	</connections>
</board>
