Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Apr 24 16:19:27 2024
| Host         : LAPTOP-OMKLKK1U running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file soc_mini_top_timing_summary_routed.rpt -pb soc_mini_top_timing_summary_routed.pb -rpx soc_mini_top_timing_summary_routed.rpx -warn_on_violation
| Design       : soc_mini_top
| Device       : 7a200t-fbg676
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 35 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.586        0.000                      0                  914        0.141        0.000                      0                  914        3.000        0.000                       0                   176  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)       Period(ns)      Frequency(MHz)
-----               ------------       ----------      --------------
clk                 {0.000 5.000}      10.000          100.000         
  clkfbout_clk_pll  {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_pll   {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                   3.000        0.000                       0                     1  
  clkfbout_clk_pll                                                                                                                                                    7.845        0.000                       0                     3  
  cpu_clk_clk_pll         6.586        0.000                      0                  914        0.141        0.000                      0                  914        8.750        0.000                       0                   172  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_pll
  To Clock:  clkfbout_clk_pll

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_pll
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1   pll.clk_pll/inst/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       10.000      150.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_pll
  To Clock:  cpu_clk_clk_pll

Setup :            0  Failing Endpoints,  Worst Slack        6.586ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.141ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.586ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        13.369ns  (logic 4.532ns (33.897%)  route 8.837ns (66.103%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.232ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.736    -2.232    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.776 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.067    -0.709    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A0
    SLICE_X40Y127        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.897     0.188 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           1.035     1.222    cpu/u_regfile/spo[22]
    SLICE_X43Y128        LUT4 (Prop_lut4_I1_O)        0.124     1.346 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.538     1.884    u_confreg/led_data_reg[15]_1
    SLICE_X43Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.008 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.448     2.456    cpu/u_regfile/E[0]
    SLICE_X43Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.580 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           1.265     3.844    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X37Y125        LUT3 (Prop_lut3_I1_O)        0.150     3.994 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.939     5.933    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA1
    SLICE_X36Y131        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     6.281 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           0.781     7.063    cpu/u_regfile/rdata20[24]
    SLICE_X38Y131        LUT6 (Prop_lut6_I0_O)        0.328     7.391 r  cpu/u_regfile/rj_eq_rd_carry__1_i_5/O
                         net (fo=1, routed)           0.428     7.819    cpu/u_regfile/rj_eq_rd_carry__1_i_5_n_0
    SLICE_X41Y130        LUT5 (Prop_lut5_I1_O)        0.124     7.943 r  cpu/u_regfile/rj_eq_rd_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.943    cpu/u_regfile_n_5
    SLICE_X41Y130        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.479 f  cpu/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.643     9.121    cpu/rj_eq_rd
    SLICE_X43Y128        LUT6 (Prop_lut6_I3_O)        0.313     9.434 r  cpu/pc[1]_i_5/O
                         net (fo=5, routed)           0.695    10.129    cpu/br_taken__0
    SLICE_X38Y125        LUT3 (Prop_lut3_I0_O)        0.124    10.253 r  cpu/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    10.253    cpu/pc[1]_i_4_n_0
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.803 r  cpu/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.803    cpu/pc_reg[1]_i_1_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    11.137 r  cpu/pc_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.137    cpu/pc_reg[5]_i_1_n_6
    SLICE_X38Y126        FDRE                                         r  cpu/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.621    18.151    cpu/cpu_clk
    SLICE_X38Y126        FDRE                                         r  cpu/pc_reg[6]/C
                         clock pessimism             -0.403    17.748    
                         clock uncertainty           -0.087    17.661    
    SLICE_X38Y126        FDRE (Setup_fdre_C_D)        0.062    17.723    cpu/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         17.723    
                         arrival time                         -11.137    
  -------------------------------------------------------------------
                         slack                                  6.586    

Slack (MET) :             6.697ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        13.258ns  (logic 4.421ns (33.344%)  route 8.837ns (66.656%))
  Logic Levels:           13  (CARRY4=3 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.849ns = ( 18.151 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.232ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.736    -2.232    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.776 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.067    -0.709    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A0
    SLICE_X40Y127        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.897     0.188 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           1.035     1.222    cpu/u_regfile/spo[22]
    SLICE_X43Y128        LUT4 (Prop_lut4_I1_O)        0.124     1.346 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.538     1.884    u_confreg/led_data_reg[15]_1
    SLICE_X43Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.008 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.448     2.456    cpu/u_regfile/E[0]
    SLICE_X43Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.580 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           1.265     3.844    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X37Y125        LUT3 (Prop_lut3_I1_O)        0.150     3.994 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.939     5.933    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA1
    SLICE_X36Y131        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     6.281 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           0.781     7.063    cpu/u_regfile/rdata20[24]
    SLICE_X38Y131        LUT6 (Prop_lut6_I0_O)        0.328     7.391 r  cpu/u_regfile/rj_eq_rd_carry__1_i_5/O
                         net (fo=1, routed)           0.428     7.819    cpu/u_regfile/rj_eq_rd_carry__1_i_5_n_0
    SLICE_X41Y130        LUT5 (Prop_lut5_I1_O)        0.124     7.943 r  cpu/u_regfile/rj_eq_rd_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.943    cpu/u_regfile_n_5
    SLICE_X41Y130        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.479 f  cpu/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.643     9.121    cpu/rj_eq_rd
    SLICE_X43Y128        LUT6 (Prop_lut6_I3_O)        0.313     9.434 r  cpu/pc[1]_i_5/O
                         net (fo=5, routed)           0.695    10.129    cpu/br_taken__0
    SLICE_X38Y125        LUT3 (Prop_lut3_I0_O)        0.124    10.253 r  cpu/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    10.253    cpu/pc[1]_i_4_n_0
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    10.803 r  cpu/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    10.803    cpu/pc_reg[1]_i_1_n_0
    SLICE_X38Y126        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223    11.026 r  cpu/pc_reg[5]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.026    cpu/pc_reg[5]_i_1_n_7
    SLICE_X38Y126        FDRE                                         r  cpu/pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.621    18.151    cpu/cpu_clk
    SLICE_X38Y126        FDRE                                         r  cpu/pc_reg[5]/C
                         clock pessimism             -0.403    17.748    
                         clock uncertainty           -0.087    17.661    
    SLICE_X38Y126        FDRE (Setup_fdre_C_D)        0.062    17.723    cpu/pc_reg[5]
  -------------------------------------------------------------------
                         required time                         17.723    
                         arrival time                         -11.026    
  -------------------------------------------------------------------
                         slack                                  6.697    

Slack (MET) :             6.850ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        13.125ns  (logic 4.288ns (32.669%)  route 8.837ns (67.331%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.851ns = ( 18.149 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.232ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.736    -2.232    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.776 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.067    -0.709    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A0
    SLICE_X40Y127        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.897     0.188 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           1.035     1.222    cpu/u_regfile/spo[22]
    SLICE_X43Y128        LUT4 (Prop_lut4_I1_O)        0.124     1.346 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.538     1.884    u_confreg/led_data_reg[15]_1
    SLICE_X43Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.008 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.448     2.456    cpu/u_regfile/E[0]
    SLICE_X43Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.580 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           1.265     3.844    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X37Y125        LUT3 (Prop_lut3_I1_O)        0.150     3.994 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.939     5.933    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA1
    SLICE_X36Y131        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     6.281 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           0.781     7.063    cpu/u_regfile/rdata20[24]
    SLICE_X38Y131        LUT6 (Prop_lut6_I0_O)        0.328     7.391 r  cpu/u_regfile/rj_eq_rd_carry__1_i_5/O
                         net (fo=1, routed)           0.428     7.819    cpu/u_regfile/rj_eq_rd_carry__1_i_5_n_0
    SLICE_X41Y130        LUT5 (Prop_lut5_I1_O)        0.124     7.943 r  cpu/u_regfile/rj_eq_rd_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.943    cpu/u_regfile_n_5
    SLICE_X41Y130        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.479 f  cpu/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.643     9.121    cpu/rj_eq_rd
    SLICE_X43Y128        LUT6 (Prop_lut6_I3_O)        0.313     9.434 r  cpu/pc[1]_i_5/O
                         net (fo=5, routed)           0.695    10.129    cpu/br_taken__0
    SLICE_X38Y125        LUT3 (Prop_lut3_I0_O)        0.124    10.253 r  cpu/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    10.253    cpu/pc[1]_i_4_n_0
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.893 r  cpu/pc_reg[1]_i_1/O[3]
                         net (fo=1, routed)           0.000    10.893    cpu/pc_reg[1]_i_1_n_4
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.619    18.149    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[4]/C
                         clock pessimism             -0.381    17.768    
                         clock uncertainty           -0.087    17.681    
    SLICE_X38Y125        FDRE (Setup_fdre_C_D)        0.062    17.743    cpu/pc_reg[4]
  -------------------------------------------------------------------
                         required time                         17.743    
                         arrival time                         -10.893    
  -------------------------------------------------------------------
                         slack                                  6.850    

Slack (MET) :             6.910ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        13.065ns  (logic 4.228ns (32.359%)  route 8.837ns (67.641%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.851ns = ( 18.149 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.232ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.736    -2.232    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.776 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.067    -0.709    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A0
    SLICE_X40Y127        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.897     0.188 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           1.035     1.222    cpu/u_regfile/spo[22]
    SLICE_X43Y128        LUT4 (Prop_lut4_I1_O)        0.124     1.346 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.538     1.884    u_confreg/led_data_reg[15]_1
    SLICE_X43Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.008 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.448     2.456    cpu/u_regfile/E[0]
    SLICE_X43Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.580 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           1.265     3.844    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X37Y125        LUT3 (Prop_lut3_I1_O)        0.150     3.994 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.939     5.933    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA1
    SLICE_X36Y131        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     6.281 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           0.781     7.063    cpu/u_regfile/rdata20[24]
    SLICE_X38Y131        LUT6 (Prop_lut6_I0_O)        0.328     7.391 r  cpu/u_regfile/rj_eq_rd_carry__1_i_5/O
                         net (fo=1, routed)           0.428     7.819    cpu/u_regfile/rj_eq_rd_carry__1_i_5_n_0
    SLICE_X41Y130        LUT5 (Prop_lut5_I1_O)        0.124     7.943 r  cpu/u_regfile/rj_eq_rd_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.943    cpu/u_regfile_n_5
    SLICE_X41Y130        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.479 f  cpu/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.643     9.121    cpu/rj_eq_rd
    SLICE_X43Y128        LUT6 (Prop_lut6_I3_O)        0.313     9.434 r  cpu/pc[1]_i_5/O
                         net (fo=5, routed)           0.695    10.129    cpu/br_taken__0
    SLICE_X38Y125        LUT3 (Prop_lut3_I0_O)        0.124    10.253 r  cpu/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    10.253    cpu/pc[1]_i_4_n_0
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.833 r  cpu/pc_reg[1]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.833    cpu/pc_reg[1]_i_1_n_5
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.619    18.149    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[3]/C
                         clock pessimism             -0.381    17.768    
                         clock uncertainty           -0.087    17.681    
    SLICE_X38Y125        FDRE (Setup_fdre_C_D)        0.062    17.743    cpu/pc_reg[3]
  -------------------------------------------------------------------
                         required time                         17.743    
                         arrival time                         -10.833    
  -------------------------------------------------------------------
                         slack                                  6.910    

Slack (MET) :             7.253ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.201ns  (logic 3.734ns (30.601%)  route 8.468ns (69.399%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns = ( 18.158 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.232ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.736    -2.232    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.776 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.067    -0.709    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A0
    SLICE_X40Y127        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.897     0.188 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           1.035     1.222    cpu/u_regfile/spo[22]
    SLICE_X43Y128        LUT4 (Prop_lut4_I1_O)        0.124     1.346 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.538     1.884    u_confreg/led_data_reg[15]_1
    SLICE_X43Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.008 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.448     2.456    cpu/u_regfile/E[0]
    SLICE_X43Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.580 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           1.265     3.844    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X37Y125        LUT3 (Prop_lut3_I1_O)        0.124     3.968 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.684     5.652    cpu/u_regfile/rf_reg_r2_0_31_12_17/ADDRA0
    SLICE_X40Y129        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.802 r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA/O
                         net (fo=3, routed)           0.847     6.649    cpu/u_regfile/rdata20[12]
    SLICE_X39Y128        LUT6 (Prop_lut6_I5_O)        0.328     6.977 r  cpu/u_regfile/alu_result_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.977    cpu/u_regfile_n_85
    SLICE_X39Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.509 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.509    cpu/alu_result_carry__2_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.623    cpu/alu_result_carry__3_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.737    cpu/alu_result_carry__4_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.050 r  cpu/alu_result_carry__5/O[3]
                         net (fo=1, routed)           0.954     9.004    cpu/u_regfile/alu_result[27]
    SLICE_X37Y131        LUT2 (Prop_lut2_I0_O)        0.334     9.338 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.631     9.970    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIB1
    SLICE_X36Y131        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.628    18.158    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X36Y131        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.418    17.740    
                         clock uncertainty           -0.087    17.653    
    SLICE_X36Y131        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.430    17.223    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.223    
                         arrival time                          -9.970    
  -------------------------------------------------------------------
                         slack                                  7.253    

Slack (MET) :             7.263ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/pc_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.712ns  (logic 3.875ns (30.481%)  route 8.837ns (69.519%))
  Logic Levels:           12  (CARRY4=2 LUT3=2 LUT4=1 LUT5=1 LUT6=4 RAMD32=1 RAMS32=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.851ns = ( 18.149 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.232ns
    Clock Pessimism Removal (CPR):    -0.381ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.736    -2.232    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.776 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.067    -0.709    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A0
    SLICE_X40Y127        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.897     0.188 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           1.035     1.222    cpu/u_regfile/spo[22]
    SLICE_X43Y128        LUT4 (Prop_lut4_I1_O)        0.124     1.346 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.538     1.884    u_confreg/led_data_reg[15]_1
    SLICE_X43Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.008 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.448     2.456    cpu/u_regfile/E[0]
    SLICE_X43Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.580 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           1.265     3.844    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X37Y125        LUT3 (Prop_lut3_I1_O)        0.150     3.994 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.939     5.933    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA1
    SLICE_X36Y131        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     6.281 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           0.781     7.063    cpu/u_regfile/rdata20[24]
    SLICE_X38Y131        LUT6 (Prop_lut6_I0_O)        0.328     7.391 r  cpu/u_regfile/rj_eq_rd_carry__1_i_5/O
                         net (fo=1, routed)           0.428     7.819    cpu/u_regfile/rj_eq_rd_carry__1_i_5_n_0
    SLICE_X41Y130        LUT5 (Prop_lut5_I1_O)        0.124     7.943 r  cpu/u_regfile/rj_eq_rd_carry__1_i_3/O
                         net (fo=1, routed)           0.000     7.943    cpu/u_regfile_n_5
    SLICE_X41Y130        CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     8.479 f  cpu/rj_eq_rd_carry__1/CO[2]
                         net (fo=1, routed)           0.643     9.121    cpu/rj_eq_rd
    SLICE_X43Y128        LUT6 (Prop_lut6_I3_O)        0.313     9.434 r  cpu/pc[1]_i_5/O
                         net (fo=5, routed)           0.695    10.129    cpu/br_taken__0
    SLICE_X38Y125        LUT3 (Prop_lut3_I0_O)        0.124    10.253 r  cpu/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    10.253    cpu/pc[1]_i_4_n_0
    SLICE_X38Y125        CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.227    10.480 r  cpu/pc_reg[1]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.480    cpu/pc_reg[1]_i_1_n_6
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.619    18.149    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/C
                         clock pessimism             -0.381    17.768    
                         clock uncertainty           -0.087    17.681    
    SLICE_X38Y125        FDRE (Setup_fdre_C_D)        0.062    17.743    cpu/pc_reg[2]
  -------------------------------------------------------------------
                         required time                         17.743    
                         arrival time                         -10.480    
  -------------------------------------------------------------------
                         slack                                  7.263    

Slack (MET) :             7.389ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        12.030ns  (logic 3.728ns (30.987%)  route 8.302ns (69.013%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.841ns = ( 18.159 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.232ns
    Clock Pessimism Removal (CPR):    -0.403ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.736    -2.232    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.776 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.067    -0.709    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A0
    SLICE_X40Y127        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.897     0.188 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           1.035     1.222    cpu/u_regfile/spo[22]
    SLICE_X43Y128        LUT4 (Prop_lut4_I1_O)        0.124     1.346 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.538     1.884    u_confreg/led_data_reg[15]_1
    SLICE_X43Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.008 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.448     2.456    cpu/u_regfile/E[0]
    SLICE_X43Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.580 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           1.265     3.844    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X37Y125        LUT3 (Prop_lut3_I1_O)        0.150     3.994 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.939     5.933    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA1
    SLICE_X36Y131        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     6.281 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           0.815     7.096    cpu/u_regfile/rdata20[24]
    SLICE_X39Y131        LUT6 (Prop_lut6_I5_O)        0.328     7.424 r  cpu/u_regfile/alu_result_carry__5_i_8/O
                         net (fo=1, routed)           0.000     7.424    cpu/u_regfile_n_97
    SLICE_X39Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.956    cpu/alu_result_carry__5_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.269 r  cpu/alu_result_carry__6/O[3]
                         net (fo=1, routed)           0.657     8.926    cpu/u_regfile/alu_result[31]
    SLICE_X40Y132        LUT2 (Prop_lut2_I0_O)        0.332     9.258 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.540     9.798    cpu/u_regfile/rf_reg_r1_0_31_30_31/DIA1
    SLICE_X40Y133        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.629    18.159    cpu/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X40Y133        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.403    17.756    
                         clock uncertainty           -0.087    17.669    
    SLICE_X40Y133        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.482    17.187    cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.187    
                         arrival time                          -9.798    
  -------------------------------------------------------------------
                         slack                                  7.389    

Slack (MET) :             7.423ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        11.983ns  (logic 3.728ns (31.109%)  route 8.255ns (68.891%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.839ns = ( 18.161 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.232ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.736    -2.232    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.776 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.067    -0.709    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A0
    SLICE_X40Y127        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.897     0.188 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           1.035     1.222    cpu/u_regfile/spo[22]
    SLICE_X43Y128        LUT4 (Prop_lut4_I1_O)        0.124     1.346 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.538     1.884    u_confreg/led_data_reg[15]_1
    SLICE_X43Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.008 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.448     2.456    cpu/u_regfile/E[0]
    SLICE_X43Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.580 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           1.265     3.844    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X37Y125        LUT3 (Prop_lut3_I1_O)        0.150     3.994 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.939     5.933    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA1
    SLICE_X36Y131        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     6.281 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           0.815     7.096    cpu/u_regfile/rdata20[24]
    SLICE_X39Y131        LUT6 (Prop_lut6_I5_O)        0.328     7.424 r  cpu/u_regfile/alu_result_carry__5_i_8/O
                         net (fo=1, routed)           0.000     7.424    cpu/u_regfile_n_97
    SLICE_X39Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.956    cpu/alu_result_carry__5_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.269 r  cpu/alu_result_carry__6/O[3]
                         net (fo=1, routed)           0.657     8.926    cpu/u_regfile/alu_result[31]
    SLICE_X40Y132        LUT2 (Prop_lut2_I0_O)        0.332     9.258 r  cpu/u_regfile/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.493     9.751    cpu/u_regfile/rf_reg_r2_0_31_30_31/DIA1
    SLICE_X36Y133        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.631    18.161    cpu/u_regfile/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X36Y133        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism             -0.418    17.743    
                         clock uncertainty           -0.087    17.656    
    SLICE_X36Y133        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.482    17.174    cpu/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         17.174    
                         arrival time                          -9.751    
  -------------------------------------------------------------------
                         slack                                  7.423    

Slack (MET) :             7.537ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        11.919ns  (logic 3.734ns (31.325%)  route 8.186ns (68.675%))
  Logic Levels:           12  (CARRY4=4 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.840ns = ( 18.160 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.232ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.736    -2.232    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.776 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.067    -0.709    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A0
    SLICE_X40Y127        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.897     0.188 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           1.035     1.222    cpu/u_regfile/spo[22]
    SLICE_X43Y128        LUT4 (Prop_lut4_I1_O)        0.124     1.346 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.538     1.884    u_confreg/led_data_reg[15]_1
    SLICE_X43Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.008 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.448     2.456    cpu/u_regfile/E[0]
    SLICE_X43Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.580 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           1.265     3.844    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X37Y125        LUT3 (Prop_lut3_I1_O)        0.124     3.968 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=37, routed)          1.684     5.652    cpu/u_regfile/rf_reg_r2_0_31_12_17/ADDRA0
    SLICE_X40Y129        RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.150     5.802 r  cpu/u_regfile/rf_reg_r2_0_31_12_17/RAMA/O
                         net (fo=3, routed)           0.847     6.649    cpu/u_regfile/rdata20[12]
    SLICE_X39Y128        LUT6 (Prop_lut6_I5_O)        0.328     6.977 r  cpu/u_regfile/alu_result_carry__2_i_8/O
                         net (fo=1, routed)           0.000     6.977    cpu/u_regfile_n_85
    SLICE_X39Y128        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.509 r  cpu/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.509    cpu/alu_result_carry__2_n_0
    SLICE_X39Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.623 r  cpu/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.623    cpu/alu_result_carry__3_n_0
    SLICE_X39Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.737 r  cpu/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.737    cpu/alu_result_carry__4_n_0
    SLICE_X39Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.050 r  cpu/alu_result_carry__5/O[3]
                         net (fo=1, routed)           0.954     9.004    cpu/u_regfile/alu_result[27]
    SLICE_X37Y131        LUT2 (Prop_lut2_I0_O)        0.334     9.338 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.349     9.688    cpu/u_regfile/rf_reg_r1_0_31_24_29/DIB1
    SLICE_X36Y132        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.630    18.160    cpu/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X36Y132        RAMD32                                       r  cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism             -0.418    17.742    
                         clock uncertainty           -0.087    17.655    
    SLICE_X36Y132        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.430    17.225    cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         17.225    
                         arrival time                          -9.688    
  -------------------------------------------------------------------
                         slack                                  7.537    

Slack (MET) :             7.559ns  (required time - arrival time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_pll rise@20.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        11.875ns  (logic 3.746ns (31.542%)  route 8.130ns (68.458%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT3=1 LUT4=1 LUT6=3 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.842ns = ( 18.158 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.232ns
    Clock Pessimism Removal (CPR):    -0.418ns
  Clock Uncertainty:      0.087ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.159ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.485     1.485 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.619     3.104    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -9.006    -5.902 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.837    -4.064    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.968 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.736    -2.232    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.456    -1.776 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          1.067    -0.709    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A0
    SLICE_X40Y127        RAMS32 (Prop_rams32_ADR0_O)
                                                      0.897     0.188 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           1.035     1.222    cpu/u_regfile/spo[22]
    SLICE_X43Y128        LUT4 (Prop_lut4_I1_O)        0.124     1.346 r  cpu/u_regfile/led_data[15]_i_5/O
                         net (fo=4, routed)           0.538     1.884    u_confreg/led_data_reg[15]_1
    SLICE_X43Y127        LUT6 (Prop_lut6_I5_O)        0.124     2.008 r  u_confreg/led_data[15]_i_2/O
                         net (fo=34, routed)          0.448     2.456    cpu/u_regfile/E[0]
    SLICE_X43Y128        LUT6 (Prop_lut6_I5_O)        0.124     2.580 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_6/O
                         net (fo=6, routed)           1.265     3.844    cpu/u_regfile/src_reg_is_rd__0
    SLICE_X37Y125        LUT3 (Prop_lut3_I1_O)        0.150     3.994 r  cpu/u_regfile/rf_reg_r2_0_31_0_5_i_4/O
                         net (fo=37, routed)          1.939     5.933    cpu/u_regfile/rf_reg_r2_0_31_24_29/ADDRA1
    SLICE_X36Y131        RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.348     6.281 r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMA/O
                         net (fo=2, routed)           0.815     7.096    cpu/u_regfile/rdata20[24]
    SLICE_X39Y131        LUT6 (Prop_lut6_I5_O)        0.328     7.424 r  cpu/u_regfile/alu_result_carry__5_i_8/O
                         net (fo=1, routed)           0.000     7.424    cpu/u_regfile_n_97
    SLICE_X39Y131        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  cpu/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.956    cpu/alu_result_carry__5_n_0
    SLICE_X39Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.290 r  cpu/alu_result_carry__6/O[1]
                         net (fo=1, routed)           0.652     8.942    cpu/u_regfile/alu_result[29]
    SLICE_X38Y132        LUT2 (Prop_lut2_I0_O)        0.329     9.271 r  cpu/u_regfile/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.372     9.643    cpu/u_regfile/rf_reg_r2_0_31_24_29/DIC1
    SLICE_X36Y131        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                     20.000    20.000 r  
    AC19                                              0.000    20.000 r  clk (IN)
                         net (fo=0)                   0.000    20.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         1.414    21.414 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.531    22.945    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.262    14.684 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.755    16.439    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.530 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         1.628    18.158    cpu/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X36Y131        RAMD32                                       r  cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism             -0.418    17.740    
                         clock uncertainty           -0.087    17.653    
    SLICE_X36Y131        RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.451    17.202    cpu/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         17.202    
                         arrival time                          -9.643    
  -------------------------------------------------------------------
                         slack                                  7.559    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.081%)  route 0.344ns (70.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.603    -0.517    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.344    -0.032    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/A1
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.872    -0.279    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/WCLK
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.203    -0.482    
    SLICE_X36Y125        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.173    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.081%)  route 0.344ns (70.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.603    -0.517    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.344    -0.032    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/A1
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.872    -0.279    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/WCLK
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP/CLK
                         clock pessimism             -0.203    -0.482    
    SLICE_X36Y125        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.173    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_11_11/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.081%)  route 0.344ns (70.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.603    -0.517    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.344    -0.032    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_11_11/A1
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_11_11/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.872    -0.279    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_11_11/WCLK
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_11_11/SP/CLK
                         clock pessimism             -0.203    -0.482    
    SLICE_X36Y125        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.173    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_11_11/SP
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 cpu/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_12_12/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.081%)  route 0.344ns (70.919%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.603    -0.517    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  cpu/pc_reg[3]/Q
                         net (fo=34, routed)          0.344    -0.032    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_12_12/A1
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_12_12/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.872    -0.279    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_12_12/WCLK
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_12_12/SP/CLK
                         clock pessimism             -0.203    -0.482    
    SLICE_X36Y125        RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.173    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_12_12/SP
  -------------------------------------------------------------------
                         required time                          0.173    
                         arrival time                          -0.032    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.387%)  route 0.356ns (71.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.603    -0.517    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          0.356    -0.020    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/A0
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.872    -0.279    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/WCLK
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP/CLK
                         clock pessimism             -0.203    -0.482    
    SLICE_X36Y125        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.172    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_0_0/SP
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.387%)  route 0.356ns (71.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.603    -0.517    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          0.356    -0.020    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/A0
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.872    -0.279    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/WCLK
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP/CLK
                         clock pessimism             -0.203    -0.482    
    SLICE_X36Y125        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.172    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_10_10/SP
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_11_11/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.387%)  route 0.356ns (71.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.603    -0.517    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          0.356    -0.020    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_11_11/A0
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_11_11/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.872    -0.279    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_11_11/WCLK
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_11_11/SP/CLK
                         clock pessimism             -0.203    -0.482    
    SLICE_X36Y125        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.172    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_11_11/SP
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 cpu/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_12_12/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.141ns (28.387%)  route 0.356ns (71.613%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.279ns
    Source Clock Delay      (SCD):    -0.517ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.603    -0.517    cpu/cpu_clk
    SLICE_X38Y125        FDRE                                         r  cpu/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y125        FDRE (Prop_fdre_C_Q)         0.141    -0.376 r  cpu/pc_reg[2]/Q
                         net (fo=34, routed)          0.356    -0.020    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_12_12/A0
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_12_12/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.872    -0.279    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_12_12/WCLK
    SLICE_X36Y125        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_12_12/SP/CLK
                         clock pessimism             -0.203    -0.482    
    SLICE_X36Y125        RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310    -0.172    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_12_12/SP
  -------------------------------------------------------------------
                         required time                          0.172    
                         arrival time                          -0.020    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.005%)  route 0.262ns (64.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.604    -0.516    cpu/cpu_clk
    SLICE_X38Y126        FDRE                                         r  cpu/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  cpu/pc_reg[6]/Q
                         net (fo=33, routed)          0.262    -0.113    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/A4
    SLICE_X36Y126        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.873    -0.278    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/WCLK
    SLICE_X36Y126        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/SP/CLK
                         clock pessimism             -0.203    -0.481    
    SLICE_X36Y126        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.281    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/SP
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 cpu/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_pll  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_pll
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_pll rise@0.000ns - cpu_clk_clk_pll rise@0.000ns)
  Data Path Delay:        0.403ns  (logic 0.141ns (35.005%)  route 0.262ns (64.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.516ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.253     0.253 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.565     0.818    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.523    -1.705 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.560    -1.146    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.120 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.604    -0.516    cpu/cpu_clk
    SLICE_X38Y126        FDRE                                         r  cpu/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y126        FDRE (Prop_fdre_C_Q)         0.141    -0.375 r  cpu/pc_reg[6]/Q
                         net (fo=33, routed)          0.262    -0.113    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/A4
    SLICE_X36Y126        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_pll rise edge)
                                                      0.000     0.000 r  
    AC19                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pll.clk_pll/inst/clk_in1
    AC19                 IBUF (Prop_ibuf_I_O)         0.441     0.441 r  pll.clk_pll/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.620     1.061    pll.clk_pll/inst/clk_in1_clk_pll
    PLLE2_ADV_X0Y2       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.851    -1.790 r  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.611    -1.180    pll.clk_pll/inst/cpu_clk_clk_pll
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.151 r  pll.clk_pll/inst/clkout1_buf/O
                         net (fo=170, routed)         0.873    -0.278    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/WCLK
    SLICE_X36Y126        RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/SP/CLK
                         clock pessimism             -0.203    -0.481    
    SLICE_X36Y126        RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200    -0.281    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/SP
  -------------------------------------------------------------------
                         required time                          0.281    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.168    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_pll
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { pll.clk_pll/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   pll.clk_pll/inst/clkout1_buf/I
Min Period        n/a     PLLE2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X38Y125   cpu/pc_reg[1]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X38Y125   cpu/pc_reg[2]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X38Y125   cpu/pc_reg[3]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X38Y125   cpu/pc_reg[4]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X41Y121   cpu_resetn_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X46Y129   u_confreg/led_data_reg[12]_lopt_replica/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X45Y129   u_confreg/led_data_reg[13]/C
Min Period        n/a     FDRE/C             n/a            1.000         20.000      19.000     SLICE_X44Y129   u_confreg/led_data_reg[13]_lopt_replica/C
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y2  pll.clk_pll/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y129   cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y129   cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y129   cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y129   cpu/u_regfile/rf_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         10.000      8.750      SLICE_X40Y131   cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK         n/a            1.250         10.000      8.750      SLICE_X40Y131   cpu/u_regfile/rf_reg_r1_0_31_18_23/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y128   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y128   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y128   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y128   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y132   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y132   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y132   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y132   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y132   cpu/u_regfile/rf_reg_r1_0_31_24_29/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X40Y133   cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         10.000      8.750      SLICE_X40Y133   cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK         n/a            1.250         10.000      8.750      SLICE_X40Y133   cpu/u_regfile/rf_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y128   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK         n/a            1.250         10.000      8.750      SLICE_X36Y128   cpu/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK



