<module name="MCU_FSS0_CFG" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="MCU_FSS0_REVISION" acronym="MCU_FSS0_REVISION" offset="0x0" width="32" description="Revision Register Used by software to track features, bugs, and compatibility.">
    <bitfield id="MODID" width="16" begin="31" end="16" resetval="0x6850" description="Module ID" range="" rwaccess="R"/>
    <bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0xC" description="RTL Revision" range="" rwaccess="R"/>
    <bitfield id="REVMAJ" width="3" begin="10" end="8" resetval="0x1" description="Major Revision" range="" rwaccess="R"/>
    <bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="" rwaccess="R"/>
    <bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x0" description="Minor Revision" range="" rwaccess="R"/>
  </register>
  <register id="MCU_FSS0_SYSCONFIG" acronym="MCU_FSS0_SYSCONFIG" offset="0x4" width="32" description="Configuration Register Controls various parameters of the cotroller state.">
    <bitfield id="RESERVED" width="28" begin="31" end="4" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_DISABLE_ADR" width="1" begin="3" end="3" resetval="0x0" description="Block Address ECC Calculation 0h = Block address within ECC calculation 1h = Block address not within ECC calculation" range="" rwaccess="RW"/>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="HB_OSPI" width="1" begin="1" end="1" resetval="0x0" description="Path Select 0h = Select OSPI path 1h = Select HyperBus interface path" range="" rwaccess="RW"/>
    <bitfield id="ECC_EN" width="1" begin="0" end="0" resetval="0x0" description="ECC Enable 0h = ECC disabled 1h = ECC enabled" range="" rwaccess="RW"/>
  </register>
  <register id="MCU_FSS0_EOI" acronym="MCU_FSS0_EOI" offset="0x10" width="32" description="End Of Interrupt (EOI) MISC Register The End Of Interrupt (EOI) MISC Register allows the CPU to acknowledge completion of an interrupt by writing to it for misc interrupt sources. An EOI write signal will be generated and another interrupt will be triggered if interrupt sources remain. This register will be reset one cycle after it has been written to. The EOI register is used to re-trigger the pulse interrupt signal to ensure that any nested interrupt events are serviced. The software interrupt handler must write to the EOI register at the end of the current interrupt processing routine, so that new events can re-trigger the pulse interrupt signal again. For level interrupt signals the EOI register is not functional and must not be used.">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="EOI_VECTOR" width="1" begin="0" end="0" resetval="0x0" description="EOI Vector Write with bit position of targeted interrupt (example: external FSS ECC is bit 0). Upon write, level interrupt will clear and if un-serviced will issue another pulse interrupt." range="" rwaccess="RW"/>
  </register>
  <register id="MCU_FSS0_STATUS_RAW" acronym="MCU_FSS0_STATUS_RAW" offset="0x14" width="32" description="Interrupt Source Set Register The Interrupt Source Set Register allows the interrupt sources to be manually set when writing 1h to a specific bit. Write 0h = No action Write 1h = Set event Read 0h = No event pending Read 1h = Event pending">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_WRITE_NONALIGN" width="1" begin="2" end="2" resetval="0x0" description="ECC Write Non Aligned Write is not aligned to 32-byte boundary or not a multiple of 32-byte." range="" rwaccess="RW1S"/>
    <bitfield id="ECC_ERROR_2BIT" width="1" begin="1" end="1" resetval="0x0" description="ECC Error on 2 Bits Not correctable." range="" rwaccess="RW1S"/>
    <bitfield id="ECC_ERROR_1BIT" width="1" begin="0" end="0" resetval="0x0" description="ECC Error on 1 Bit Correctable." range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_FSS0_STATUS" acronym="MCU_FSS0_STATUS" offset="0x18" width="32" description="Interrupt Source Clear Register The Interrupt Source Clear Register allows the interrupt sources to be manually cleared when writing 1h to a specific bit. Write 0h = No action Write 1h = Clear event Read 0h = No event pending Read 1h = Event pending">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_WRITE_NONALIGN" width="1" begin="2" end="2" resetval="0x0" description="ECC Write Non Aligned Write is not aligned to 32-byte boundary or not a multiple of 32-byte." range="" rwaccess="RW1C"/>
    <bitfield id="ECC_ERROR_2BIT" width="1" begin="1" end="1" resetval="0x0" description="ECC Error on 2 Bits Not correctable." range="" rwaccess="RW1C"/>
    <bitfield id="ECC_ERROR_1BIT" width="1" begin="0" end="0" resetval="0x0" description="ECC Error on 1 Bit Correctable." range="" rwaccess="RW1C"/>
  </register>
  <register id="MCU_FSS0_ENABLE_SET" acronym="MCU_FSS0_ENABLE_SET" offset="0x1C" width="32" description="Interrupt Source Enable Register The Interrupt Source Enable Register allows the interrupt sources to be manually enabled when writing 1h to a specific bit. Write 0h = No action Write 1h = Enable event Read 0h = Event is disabled Read 1h = Event is enabled">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_WRITE_NONALIGN" width="1" begin="2" end="2" resetval="0x0" description="ECC Write Non Aligned Write is not aligned to 32-byte boundary or not a multiple of 32-byte." range="" rwaccess="RW1S"/>
    <bitfield id="ECC_ERROR_2BIT" width="1" begin="1" end="1" resetval="0x0" description="ECC Error on 2 Bits Not correctable." range="" rwaccess="RW1S"/>
    <bitfield id="ECC_ERROR_1BIT" width="1" begin="0" end="0" resetval="0x0" description="ECC Error on 1 Bit Correctable." range="" rwaccess="RW1S"/>
  </register>
  <register id="MCU_FSS0_ENABLE_CLR" acronym="MCU_FSS0_ENABLE_CLR" offset="0x20" width="32" description="Interrupt Source Disable Register The Interrupt Source Disable Register allows the interrupt sources to be manually disabled when writing 1h to a specific bit. Write 0h = No action Write 1h = Disable event Read 0h = Event is disabled Read 1h = Event is enabled">
    <bitfield id="RESERVED" width="29" begin="31" end="3" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_WRITE_NONALIGN" width="1" begin="2" end="2" resetval="0x0" description="ECC Write Non Aligned Write is not aligned to 32-byte boundary or not a multiple of 32-byte." range="" rwaccess="RW1C"/>
    <bitfield id="ECC_ERROR_2BIT" width="1" begin="1" end="1" resetval="0x0" description="ECC Error on 2 Bits Not correctable." range="" rwaccess="RW1C"/>
    <bitfield id="ECC_ERROR_1BIT" width="1" begin="0" end="0" resetval="0x0" description="ECC Error on 1 Bit Correctable." range="" rwaccess="RW1C"/>
  </register>
  <register id="MCU_FSS0_ECC_RGSTRT_j" acronym="MCU_FSS0_ECC_RGSTRT_j" offset="0x30" width="32" description="ECC Region Start Register The ECC Region Start Register defines the start of the ECC region in 4 KB steps. Offset = 30h + (j &#215; 8h); where j = 0h to 3h MCU_FSS0_ECC_RGSTRT_0: 4700 0030h MCU_FSS0_ECC_RGSTRT_1: 4700 0038h MCU_FSS0_ECC_RGSTRT_2: 4700 0046h MCU_FSS0_ECC_RGSTRT_3: 4700 0054h">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="R_START" width="20" begin="19" end="0" resetval="0x0" description="ECC Region Start Address This bit field defines the start of the ECC region in 4 KB steps. Address start = {start[19:0], 000h} 0h = start is 0000 0000h 1h = start is 0000 1000h Ah = start is 0000 A000h" range="" rwaccess="RW"/>
  </register>
  <register id="MCU_FSS0_ECC_RGSIZ_j" acronym="MCU_FSS0_ECC_RGSIZ_j" offset="0x34" width="32" description="ECC Region Size Register The ECC Region Size Register defines the size of the ECC region in 4 KB steps. Offset = 34h + (j &#215; 8h); where j = 0h to 3h MCU_FSS0_ECC_RGSIZ_0: 4700 0034h MCU_FSS0_ECC_RGSIZ_1: 4700 0042h MCU_FSS0_ECC_RGSIZ_2: 4700 0050h MCU_FSS0_ECC_RGSIZ_3: 4700 0058h">
    <bitfield id="RESERVED" width="12" begin="31" end="20" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="R_SIZE" width="20" begin="19" end="0" resetval="0x0" description="ECC Region Size This bit field defines the size of the ECC region in 4 KB steps. 0h = size is zero and disabled 1h = size is 4 KB Ah = size is 40 KB F FFFFh = size is 4 GB" range="" rwaccess="RW"/>
  </register>
  <register id="MCU_FSS0_ECC_BLOCK_ADR" acronym="MCU_FSS0_ECC_BLOCK_ADR" offset="0x70" width="32" description="ECC Error Block Address Register The ECC Error Block Address Register holds the current top of stack ECC error block address, this is only valid when the [31] ECC_ERR_VALID bit is set.">
    <bitfield id="ECC_ERROR_BLOCK_ADDR" width="27" begin="31" end="5" resetval="0x0" description="ECC Error Block Address ECC 32-byte aligned block address" range="" rwaccess="R"/>
    <bitfield id="RESERVED" width="5" begin="4" end="0" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
  </register>
  <register id="MCU_FSS0_ECC_TYPE" acronym="MCU_FSS0_ECC_TYPE" offset="0x74" width="32" description="ECC Error Type Register The ECC Error Type Register holds the current top of stack ECC error info, this is only valid when the [31] ECC_ERR_VALID bit is set.">
    <bitfield id="ECC_ERR_VALID" width="1" begin="31" end="31" resetval="0x0" description="ECC Error Valid When set indicates that there is valid ECC error information available. Writing a 1h to this register will pop the top of the stack." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="25" begin="30" end="6" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="ECC_ERR_ADR" width="1" begin="5" end="5" resetval="0x0" description="ECC Error Address When set indicates that there was a single error detected within the address field." range="" rwaccess="R"/>
    <bitfield id="ECC_ERR_MAC" width="1" begin="4" end="4" resetval="0x0" description="ECC Error MAC When set indicates that there was a single error detected within the MAC field." range="" rwaccess="R"/>
    <bitfield id="ECC_ERR_DA1" width="1" begin="3" end="3" resetval="0x0" description="ECC Error High Data Word When set indicates that there was a single error detected within the High Data word." range="" rwaccess="R"/>
    <bitfield id="ECC_ERR_DA0" width="1" begin="2" end="2" resetval="0x0" description="ECC Error Low Data Word When set indicates that there was a single error detected within the Low Data word." range="" rwaccess="R"/>
    <bitfield id="ECC_ERR_DED" width="1" begin="1" end="1" resetval="0x0" description="ECC Error (DED) When set indicates that there was a double error detected for the block." range="" rwaccess="R"/>
    <bitfield id="ECC_ERR_SEC" width="1" begin="0" end="0" resetval="0x0" description="ECC Error (SEC) When set indicates that there was a single error detected for the block." range="" rwaccess="R"/>
  </register>
  <register id="MCU_FSS0_WRT_TYPE" acronym="MCU_FSS0_WRT_TYPE" offset="0x78" width="32" description="Error Write Type Register The Error Write Type Register holds the current top of stack write error info, this is only valid when the [31] WRT_ERR_VALID bit is set.">
    <bitfield id="WRT_ERR_VALID" width="1" begin="31" end="31" resetval="0x0" description="Write Error Valid When set indicates that there is valid write error information available. Writing a 1h to this register will pop the top of the stack." range="" rwaccess="RW1C"/>
    <bitfield id="RESERVED" width="17" begin="30" end="14" resetval="0x0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="WRT_ERR_BEN" width="1" begin="13" end="13" resetval="0x0" description="Write Error Non-Contiguous Byte Enables When set indicates that there was a write error due to a non-contiguous byte enables." range="" rwaccess="R"/>
    <bitfield id="WRT_ERR_ADR" width="1" begin="12" end="12" resetval="0x0" description="Write Error Address When set indicates that there was a write error due to a non-aligned address." range="" rwaccess="R"/>
    <bitfield id="WRT_ERR_ROUTEID" width="12" begin="11" end="0" resetval="0x0" description="Write Error Route ID Indicates the Route ID for the Master that caused the write error." range="" rwaccess="R"/>
  </register>
</module>
