module Question10(output[3:0] d, input[1:0] i);
    wire wi0,wi1;
    not (wi0,i[0]),(wi1,i[1]);
    and (d[3],i[0],i[1]),(d[2],wi0,i[1]),(d[1],i[0],wi1),(d[0],wi0,wi1);
endmodule