Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Fri Apr 21 22:14:15 2023
| Host         : Deez running 64-bit Ubuntu 22.04.2 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file main_test_timing_summary_routed.rpt -pb main_test_timing_summary_routed.pb -rpx main_test_timing_summary_routed.rpx -warn_on_violation
| Design       : main_test
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.705        0.000                      0                  185        0.145        0.000                      0                  185        4.500        0.000                       0                   106  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.705        0.000                      0                  185        0.145        0.000                      0                  185        4.500        0.000                       0                   106  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.705ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.145ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.705ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.339ns  (logic 2.457ns (56.622%)  route 1.882ns (43.378%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 13.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.287     4.218    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.218    tx/clk_cnt_reg[3]
    SLICE_X89Y127        LUT2 (Prop_lut2_I1_O)        0.097     5.315 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.315    tx/state1_carry_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.727 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.727    tx/state1_carry_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.816 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    tx/state1_carry__0_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.905 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.905    tx/state1_carry__1_n_0
    SLICE_X89Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.994 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.275     7.269    tx/state1_carry__2_n_0
    SLICE_X88Y125        LUT2 (Prop_lut2_I1_O)        0.097     7.366 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.366    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.768 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.768    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.860 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.952 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.952    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.044 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.044    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.136 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.136    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.228 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.320 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.320    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y132        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.557 r  tx/clk_cnt_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.557    tx/clk_cnt_reg[28]_i_1_n_4
    SLICE_X88Y132        FDRE                                         r  tx/clk_cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.197    13.975    tx/clk_IBUF_BUFG
    SLICE_X88Y132        FDRE                                         r  tx/clk_cnt_reg[31]/C
                         clock pessimism              0.229    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X88Y132        FDRE (Setup_fdre_C_D)        0.094    14.263    tx/clk_cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -8.557    
  -------------------------------------------------------------------
                         slack                                  5.705    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.325ns  (logic 2.443ns (56.482%)  route 1.882ns (43.518%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 13.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.287     4.218    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.218    tx/clk_cnt_reg[3]
    SLICE_X89Y127        LUT2 (Prop_lut2_I1_O)        0.097     5.315 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.315    tx/state1_carry_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.727 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.727    tx/state1_carry_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.816 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    tx/state1_carry__0_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.905 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.905    tx/state1_carry__1_n_0
    SLICE_X89Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.994 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.275     7.269    tx/state1_carry__2_n_0
    SLICE_X88Y125        LUT2 (Prop_lut2_I1_O)        0.097     7.366 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.366    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.768 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.768    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.860 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.952 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.952    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.044 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.044    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.136 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.136    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.228 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.320 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.320    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y132        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.543 r  tx/clk_cnt_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.543    tx/clk_cnt_reg[28]_i_1_n_6
    SLICE_X88Y132        FDRE                                         r  tx/clk_cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.197    13.975    tx/clk_IBUF_BUFG
    SLICE_X88Y132        FDRE                                         r  tx/clk_cnt_reg[29]/C
                         clock pessimism              0.229    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X88Y132        FDRE (Setup_fdre_C_D)        0.094    14.263    tx/clk_cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -8.543    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.762ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 2.400ns (56.045%)  route 1.882ns (43.955%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 13.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.287     4.218    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.218    tx/clk_cnt_reg[3]
    SLICE_X89Y127        LUT2 (Prop_lut2_I1_O)        0.097     5.315 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.315    tx/state1_carry_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.727 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.727    tx/state1_carry_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.816 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    tx/state1_carry__0_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.905 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.905    tx/state1_carry__1_n_0
    SLICE_X89Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.994 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.275     7.269    tx/state1_carry__2_n_0
    SLICE_X88Y125        LUT2 (Prop_lut2_I1_O)        0.097     7.366 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.366    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.768 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.768    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.860 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.952 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.952    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.044 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.044    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.136 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.136    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.228 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.320 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.320    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y132        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     8.500 r  tx/clk_cnt_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.500    tx/clk_cnt_reg[28]_i_1_n_5
    SLICE_X88Y132        FDRE                                         r  tx/clk_cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.197    13.975    tx/clk_IBUF_BUFG
    SLICE_X88Y132        FDRE                                         r  tx/clk_cnt_reg[30]/C
                         clock pessimism              0.229    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X88Y132        FDRE (Setup_fdre_C_D)        0.094    14.263    tx/clk_cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -8.500    
  -------------------------------------------------------------------
                         slack                                  5.762    

Slack (MET) :             5.785ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.259ns  (logic 2.377ns (55.807%)  route 1.882ns (44.193%))
  Logic Levels:           14  (CARRY4=12 LUT2=2)
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.975ns = ( 13.975 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.287     4.218    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.218    tx/clk_cnt_reg[3]
    SLICE_X89Y127        LUT2 (Prop_lut2_I1_O)        0.097     5.315 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.315    tx/state1_carry_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.727 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.727    tx/state1_carry_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.816 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    tx/state1_carry__0_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.905 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.905    tx/state1_carry__1_n_0
    SLICE_X89Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.994 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.275     7.269    tx/state1_carry__2_n_0
    SLICE_X88Y125        LUT2 (Prop_lut2_I1_O)        0.097     7.366 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.366    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.768 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.768    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.860 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.952 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.952    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.044 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.044    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.136 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.136    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.228 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.320 r  tx/clk_cnt_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.320    tx/clk_cnt_reg[24]_i_1_n_0
    SLICE_X88Y132        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.477 r  tx/clk_cnt_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.477    tx/clk_cnt_reg[28]_i_1_n_7
    SLICE_X88Y132        FDRE                                         r  tx/clk_cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.197    13.975    tx/clk_IBUF_BUFG
    SLICE_X88Y132        FDRE                                         r  tx/clk_cnt_reg[28]/C
                         clock pessimism              0.229    14.204    
                         clock uncertainty           -0.035    14.169    
    SLICE_X88Y132        FDRE (Setup_fdre_C_D)        0.094    14.263    tx/clk_cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         14.263    
                         arrival time                          -8.477    
  -------------------------------------------------------------------
                         slack                                  5.785    

Slack (MET) :             5.796ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.247ns  (logic 2.365ns (55.682%)  route 1.882ns (44.318%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.287     4.218    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.218    tx/clk_cnt_reg[3]
    SLICE_X89Y127        LUT2 (Prop_lut2_I1_O)        0.097     5.315 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.315    tx/state1_carry_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.727 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.727    tx/state1_carry_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.816 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    tx/state1_carry__0_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.905 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.905    tx/state1_carry__1_n_0
    SLICE_X89Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.994 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.275     7.269    tx/state1_carry__2_n_0
    SLICE_X88Y125        LUT2 (Prop_lut2_I1_O)        0.097     7.366 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.366    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.768 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.768    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.860 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.952 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.952    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.044 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.044    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.136 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.136    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.228 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.465 r  tx/clk_cnt_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.465    tx/clk_cnt_reg[24]_i_1_n_4
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.196    13.974    tx/clk_IBUF_BUFG
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[27]/C
                         clock pessimism              0.229    14.203    
                         clock uncertainty           -0.035    14.168    
    SLICE_X88Y131        FDRE (Setup_fdre_C_D)        0.094    14.262    tx/clk_cnt_reg[27]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                          -8.465    
  -------------------------------------------------------------------
                         slack                                  5.796    

Slack (MET) :             5.810ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.233ns  (logic 2.351ns (55.536%)  route 1.882ns (44.464%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.287     4.218    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.218    tx/clk_cnt_reg[3]
    SLICE_X89Y127        LUT2 (Prop_lut2_I1_O)        0.097     5.315 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.315    tx/state1_carry_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.727 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.727    tx/state1_carry_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.816 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    tx/state1_carry__0_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.905 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.905    tx/state1_carry__1_n_0
    SLICE_X89Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.994 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.275     7.269    tx/state1_carry__2_n_0
    SLICE_X88Y125        LUT2 (Prop_lut2_I1_O)        0.097     7.366 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.366    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.768 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.768    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.860 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.952 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.952    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.044 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.044    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.136 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.136    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.228 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.451 r  tx/clk_cnt_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.451    tx/clk_cnt_reg[24]_i_1_n_6
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.196    13.974    tx/clk_IBUF_BUFG
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[25]/C
                         clock pessimism              0.229    14.203    
                         clock uncertainty           -0.035    14.168    
    SLICE_X88Y131        FDRE (Setup_fdre_C_D)        0.094    14.262    tx/clk_cnt_reg[25]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                          -8.451    
  -------------------------------------------------------------------
                         slack                                  5.810    

Slack (MET) :             5.853ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.190ns  (logic 2.308ns (55.080%)  route 1.882ns (44.920%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.287     4.218    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.218    tx/clk_cnt_reg[3]
    SLICE_X89Y127        LUT2 (Prop_lut2_I1_O)        0.097     5.315 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.315    tx/state1_carry_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.727 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.727    tx/state1_carry_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.816 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    tx/state1_carry__0_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.905 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.905    tx/state1_carry__1_n_0
    SLICE_X89Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.994 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.275     7.269    tx/state1_carry__2_n_0
    SLICE_X88Y125        LUT2 (Prop_lut2_I1_O)        0.097     7.366 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.366    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.768 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.768    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.860 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.952 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.952    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.044 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.044    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.136 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.136    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.228 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.180     8.408 r  tx/clk_cnt_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     8.408    tx/clk_cnt_reg[24]_i_1_n_5
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.196    13.974    tx/clk_IBUF_BUFG
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[26]/C
                         clock pessimism              0.229    14.203    
                         clock uncertainty           -0.035    14.168    
    SLICE_X88Y131        FDRE (Setup_fdre_C_D)        0.094    14.262    tx/clk_cnt_reg[26]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                          -8.408    
  -------------------------------------------------------------------
                         slack                                  5.853    

Slack (MET) :             5.876ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.167ns  (logic 2.285ns (54.832%)  route 1.882ns (45.168%))
  Logic Levels:           13  (CARRY4=11 LUT2=2)
  Clock Path Skew:        -0.015ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.974ns = ( 13.974 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.287     4.218    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.218    tx/clk_cnt_reg[3]
    SLICE_X89Y127        LUT2 (Prop_lut2_I1_O)        0.097     5.315 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.315    tx/state1_carry_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.727 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.727    tx/state1_carry_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.816 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    tx/state1_carry__0_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.905 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.905    tx/state1_carry__1_n_0
    SLICE_X89Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.994 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.275     7.269    tx/state1_carry__2_n_0
    SLICE_X88Y125        LUT2 (Prop_lut2_I1_O)        0.097     7.366 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.366    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.768 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.768    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.860 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.952 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.952    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.044 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.044    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.136 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.136    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.228 r  tx/clk_cnt_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.228    tx/clk_cnt_reg[20]_i_1_n_0
    SLICE_X88Y131        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.157     8.385 r  tx/clk_cnt_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     8.385    tx/clk_cnt_reg[24]_i_1_n_7
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.196    13.974    tx/clk_IBUF_BUFG
    SLICE_X88Y131        FDRE                                         r  tx/clk_cnt_reg[24]/C
                         clock pessimism              0.229    14.203    
                         clock uncertainty           -0.035    14.168    
    SLICE_X88Y131        FDRE (Setup_fdre_C_D)        0.094    14.262    tx/clk_cnt_reg[24]
  -------------------------------------------------------------------
                         required time                         14.262    
                         arrival time                          -8.385    
  -------------------------------------------------------------------
                         slack                                  5.876    

Slack (MET) :             5.887ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.155ns  (logic 2.273ns (54.701%)  route 1.882ns (45.299%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.287     4.218    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.218    tx/clk_cnt_reg[3]
    SLICE_X89Y127        LUT2 (Prop_lut2_I1_O)        0.097     5.315 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.315    tx/state1_carry_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.727 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.727    tx/state1_carry_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.816 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    tx/state1_carry__0_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.905 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.905    tx/state1_carry__1_n_0
    SLICE_X89Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.994 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.275     7.269    tx/state1_carry__2_n_0
    SLICE_X88Y125        LUT2 (Prop_lut2_I1_O)        0.097     7.366 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.366    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.768 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.768    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.860 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.952 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.952    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.044 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.044    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.136 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.136    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.237     8.373 r  tx/clk_cnt_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     8.373    tx/clk_cnt_reg[20]_i_1_n_4
    SLICE_X88Y130        FDRE                                         r  tx/clk_cnt_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.195    13.973    tx/clk_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  tx/clk_cnt_reg[23]/C
                         clock pessimism              0.229    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X88Y130        FDRE (Setup_fdre_C_D)        0.094    14.261    tx/clk_cnt_reg[23]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -8.373    
  -------------------------------------------------------------------
                         slack                                  5.887    

Slack (MET) :             5.901ns  (required time - arrival time)
  Source:                 tx/clk_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/clk_cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 2.259ns (54.548%)  route 1.882ns (45.452%))
  Logic Levels:           12  (CARRY4=10 LUT2=2)
  Clock Path Skew:        -0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.973ns = ( 13.973 - 10.000 ) 
    Source Clock Delay      (SCD):    4.218ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.287     4.218    tx/clk_IBUF_BUFG
    SLICE_X88Y125        FDRE                                         r  tx/clk_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y125        FDRE (Prop_fdre_C_Q)         0.393     4.611 f  tx/clk_cnt_reg[3]/Q
                         net (fo=3, routed)           0.607     5.218    tx/clk_cnt_reg[3]
    SLICE_X89Y127        LUT2 (Prop_lut2_I1_O)        0.097     5.315 r  tx/state1_carry_i_7/O
                         net (fo=1, routed)           0.000     5.315    tx/state1_carry_i_7_n_0
    SLICE_X89Y127        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412     5.727 r  tx/state1_carry/CO[3]
                         net (fo=1, routed)           0.000     5.727    tx/state1_carry_n_0
    SLICE_X89Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.816 r  tx/state1_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.816    tx/state1_carry__0_n_0
    SLICE_X89Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.905 r  tx/state1_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.905    tx/state1_carry__1_n_0
    SLICE_X89Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089     5.994 r  tx/state1_carry__2/CO[3]
                         net (fo=74, routed)          1.275     7.269    tx/state1_carry__2_n_0
    SLICE_X88Y125        LUT2 (Prop_lut2_I1_O)        0.097     7.366 r  tx/clk_cnt[0]_i_6/O
                         net (fo=1, routed)           0.000     7.366    tx/clk_cnt[0]_i_6_n_0
    SLICE_X88Y125        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402     7.768 r  tx/clk_cnt_reg[0]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.768    tx/clk_cnt_reg[0]_i_2_n_0
    SLICE_X88Y126        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.860 r  tx/clk_cnt_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.860    tx/clk_cnt_reg[4]_i_1_n_0
    SLICE_X88Y127        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     7.952 r  tx/clk_cnt_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.952    tx/clk_cnt_reg[8]_i_1_n_0
    SLICE_X88Y128        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.044 r  tx/clk_cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.044    tx/clk_cnt_reg[12]_i_1_n_0
    SLICE_X88Y129        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     8.136 r  tx/clk_cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.136    tx/clk_cnt_reg[16]_i_1_n_0
    SLICE_X88Y130        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.223     8.359 r  tx/clk_cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     8.359    tx/clk_cnt_reg[20]_i_1_n_6
    SLICE_X88Y130        FDRE                                         r  tx/clk_cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.195    13.973    tx/clk_IBUF_BUFG
    SLICE_X88Y130        FDRE                                         r  tx/clk_cnt_reg[21]/C
                         clock pessimism              0.229    14.202    
                         clock uncertainty           -0.035    14.167    
    SLICE_X88Y130        FDRE (Setup_fdre_C_D)        0.094    14.261    tx/clk_cnt_reg[21]
  -------------------------------------------------------------------
                         required time                         14.261    
                         arrival time                          -8.359    
  -------------------------------------------------------------------
                         slack                                  5.901    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 method/nfsr_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            method/nfsr_reg[15]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.805%)  route 0.064ns (31.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.510    method/clk_IBUF_BUFG
    SLICE_X82Y129        FDRE                                         r  method/nfsr_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y129        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  method/nfsr_reg[16]/Q
                         net (fo=2, routed)           0.064     1.715    method/nfsr_reg_n_0_[16]
    SLICE_X83Y129        FDSE                                         r  method/nfsr_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.026    method/clk_IBUF_BUFG
    SLICE_X83Y129        FDSE                                         r  method/nfsr_reg[15]/C
                         clock pessimism             -0.502     1.523    
    SLICE_X83Y129        FDSE (Hold_fdse_C_D)         0.047     1.570    method/nfsr_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 bytes_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.910%)  route 0.098ns (41.090%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X89Y128        FDRE                                         r  bytes_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  bytes_reg[6]/Q
                         net (fo=1, routed)           0.098     1.750    tx/Q[6]
    SLICE_X86Y128        FDRE                                         r  tx/data_r_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.026    tx/clk_IBUF_BUFG
    SLICE_X86Y128        FDRE                                         r  tx/data_r_reg[6]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X86Y128        FDRE (Hold_fdre_C_D)         0.070     1.594    tx/data_r_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 tmp_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bytes_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.709%)  route 0.127ns (47.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X85Y127        FDRE                                         r  tmp_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  tmp_reg[5]/Q
                         net (fo=2, routed)           0.127     1.777    tmp[5]
    SLICE_X87Y127        FDRE                                         r  bytes_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.859     2.025    clk_IBUF_BUFG
    SLICE_X87Y127        FDRE                                         r  bytes_reg[5]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X87Y127        FDRE (Hold_fdre_C_D)         0.072     1.617    bytes_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 bytes_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.141ns (57.819%)  route 0.103ns (42.181%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X89Y128        FDRE                                         r  bytes_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y128        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  bytes_reg[3]/Q
                         net (fo=1, routed)           0.103     1.754    tx/Q[3]
    SLICE_X86Y128        FDRE                                         r  tx/data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.026    tx/clk_IBUF_BUFG
    SLICE_X86Y128        FDRE                                         r  tx/data_r_reg[3]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X86Y128        FDRE (Hold_fdre_C_D)         0.070     1.594    tx/data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 tmp_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bytes_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.709%)  route 0.127ns (47.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X85Y127        FDRE                                         r  tmp_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  tmp_reg[2]/Q
                         net (fo=2, routed)           0.127     1.777    tmp[2]
    SLICE_X87Y127        FDRE                                         r  bytes_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.859     2.025    clk_IBUF_BUFG
    SLICE_X87Y127        FDRE                                         r  bytes_reg[2]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X87Y127        FDRE (Hold_fdre_C_D)         0.070     1.615    bytes_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 bytes_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx/data_r_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.655%)  route 0.112ns (44.345%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.510    clk_IBUF_BUFG
    SLICE_X87Y127        FDRE                                         r  bytes_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y127        FDRE (Prop_fdre_C_Q)         0.141     1.651 r  bytes_reg[5]/Q
                         net (fo=1, routed)           0.112     1.764    tx/Q[5]
    SLICE_X86Y127        FDRE                                         r  tx/data_r_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.859     2.025    tx/clk_IBUF_BUFG
    SLICE_X86Y127        FDRE                                         r  tx/data_r_reg[5]/C
                         clock pessimism             -0.501     1.523    
    SLICE_X86Y127        FDRE (Hold_fdre_C_D)         0.076     1.599    tx/data_r_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.764    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 tmp_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bytes_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.268ns  (logic 0.141ns (52.709%)  route 0.127ns (47.291%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X85Y127        FDRE                                         r  tmp_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y127        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  tmp_reg[1]/Q
                         net (fo=2, routed)           0.127     1.777    tmp[1]
    SLICE_X87Y127        FDRE                                         r  bytes_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.859     2.025    clk_IBUF_BUFG
    SLICE_X87Y127        FDRE                                         r  bytes_reg[1]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X87Y127        FDRE (Hold_fdre_C_D)         0.066     1.611    bytes_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.777    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 method/nfsr_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            method/nfsr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.599%)  route 0.117ns (45.401%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.511ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.592     1.511    method/clk_IBUF_BUFG
    SLICE_X82Y130        FDRE                                         r  method/nfsr_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y130        FDRE (Prop_fdre_C_Q)         0.141     1.652 r  method/nfsr_reg[9]/Q
                         net (fo=2, routed)           0.117     1.770    method/nfsr_reg_n_0_[9]
    SLICE_X83Y129        FDRE                                         r  method/nfsr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.026    method/clk_IBUF_BUFG
    SLICE_X83Y129        FDRE                                         r  method/nfsr_reg[8]/C
                         clock pessimism             -0.501     1.524    
    SLICE_X83Y129        FDRE (Hold_fdre_C_D)         0.078     1.602    method/nfsr_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 method/nfsr_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            method/obit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.186ns (66.342%)  route 0.094ns (33.658%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.509    method/clk_IBUF_BUFG
    SLICE_X82Y128        FDSE                                         r  method/nfsr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y128        FDSE (Prop_fdse_C_Q)         0.141     1.650 r  method/nfsr_reg[0]/Q
                         net (fo=2, routed)           0.094     1.745    method/nfsr_reg_n_0_[0]
    SLICE_X83Y128        LUT4 (Prop_lut4_I0_O)        0.045     1.790 r  method/obit_i_1/O
                         net (fo=1, routed)           0.000     1.790    method/obit_i_1_n_0
    SLICE_X83Y128        FDRE                                         r  method/obit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.025    method/clk_IBUF_BUFG
    SLICE_X83Y128        FDRE                                         r  method/obit_reg/C
                         clock pessimism             -0.502     1.522    
    SLICE_X83Y128        FDRE (Hold_fdre_C_D)         0.091     1.613    method/obit_reg
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 tmp_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            bytes_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.056%)  route 0.120ns (45.944%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.509ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.590     1.509    clk_IBUF_BUFG
    SLICE_X85Y128        FDRE                                         r  tmp_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y128        FDRE (Prop_fdre_C_Q)         0.141     1.650 r  tmp_reg[0]/Q
                         net (fo=2, routed)           0.120     1.770    tmp[0]
    SLICE_X87Y127        FDRE                                         r  bytes_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.859     2.025    clk_IBUF_BUFG
    SLICE_X87Y127        FDRE                                         r  bytes_reg[0]/C
                         clock pessimism             -0.479     1.545    
    SLICE_X87Y127        FDRE (Hold_fdre_C_D)         0.046     1.591    bytes_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.770    
  -------------------------------------------------------------------
                         slack                                  0.179    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X84Y128   FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y128   FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X84Y128   FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y127   bytes_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y127   bytes_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y127   bytes_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y128   bytes_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X89Y128   bytes_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y127   bytes_reg[5]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   FSM_onehot_state_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   FSM_onehot_state_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   FSM_onehot_state_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   bytes_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   bytes_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   bytes_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   bytes_reg[1]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y128   FSM_onehot_state_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   bytes_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   bytes_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   bytes_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y127   bytes_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.732ns  (logic 3.519ns (74.364%)  route 1.213ns (25.636%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.291     4.222    tx/clk_IBUF_BUFG
    SLICE_X87Y128        FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128        FDSE (Prop_fdse_C_Q)         0.341     4.563 r  tx/sig_reg/Q
                         net (fo=7, routed)           1.213     5.776    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         3.178     8.954 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     8.954    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 tx/sig_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx_sig
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.728ns  (logic 1.397ns (80.842%)  route 0.331ns (19.158%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.591     1.510    tx/clk_IBUF_BUFG
    SLICE_X87Y128        FDSE                                         r  tx/sig_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y128        FDSE (Prop_fdse_C_Q)         0.141     1.651 r  tx/sig_reg/Q
                         net (fo=7, routed)           0.331     1.982    tx_sig_OBUF
    D4                   OBUF (Prop_obuf_I_O)         1.256     3.238 r  tx_sig_OBUF_inst/O
                         net (fo=0)                   0.000     3.238    tx_sig
    D4                                                                r  tx_sig (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           105 Endpoints
Min Delay           105 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[11]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 1.423ns (24.173%)  route 4.463ns (75.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.117     4.443    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.540 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         1.346     5.885    method/SR[0]
    SLICE_X82Y129        FDSE                                         r  method/nfsr_reg[11]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X82Y129        FDSE                                         r  method/nfsr_reg[11]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 1.423ns (24.173%)  route 4.463ns (75.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.117     4.443    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.540 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         1.346     5.885    method/SR[0]
    SLICE_X82Y129        FDRE                                         r  method/nfsr_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X82Y129        FDRE                                         r  method/nfsr_reg[16]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 1.423ns (24.173%)  route 4.463ns (75.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.117     4.443    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.540 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         1.346     5.885    method/SR[0]
    SLICE_X82Y129        FDRE                                         r  method/nfsr_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X82Y129        FDRE                                         r  method/nfsr_reg[17]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 1.423ns (24.173%)  route 4.463ns (75.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.117     4.443    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.540 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         1.346     5.885    method/SR[0]
    SLICE_X82Y129        FDRE                                         r  method/nfsr_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X82Y129        FDRE                                         r  method/nfsr_reg[19]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 1.423ns (24.173%)  route 4.463ns (75.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.117     4.443    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.540 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         1.346     5.885    method/SR[0]
    SLICE_X82Y129        FDRE                                         r  method/nfsr_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X82Y129        FDRE                                         r  method/nfsr_reg[30]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 1.423ns (24.173%)  route 4.463ns (75.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.117     4.443    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.540 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         1.346     5.885    method/SR[0]
    SLICE_X82Y129        FDRE                                         r  method/nfsr_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X82Y129        FDRE                                         r  method/nfsr_reg[31]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[6]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.885ns  (logic 1.423ns (24.173%)  route 4.463ns (75.827%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.117     4.443    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.540 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         1.346     5.885    method/SR[0]
    SLICE_X82Y129        FDSE                                         r  method/nfsr_reg[6]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X82Y129        FDSE                                         r  method/nfsr_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.423ns (24.186%)  route 4.460ns (75.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.117     4.443    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.540 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         1.343     5.882    method/SR[0]
    SLICE_X83Y129        FDRE                                         r  method/nfsr_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X83Y129        FDRE                                         r  method/nfsr_reg[12]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[13]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.423ns (24.186%)  route 4.460ns (75.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.117     4.443    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.540 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         1.343     5.882    method/SR[0]
    SLICE_X83Y129        FDSE                                         r  method/nfsr_reg[13]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X83Y129        FDSE                                         r  method/nfsr_reg[13]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/nfsr_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.882ns  (logic 1.423ns (24.186%)  route 4.460ns (75.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        3.969ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         1.326     1.326 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           3.117     4.443    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.097     4.540 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         1.343     5.882    method/SR[0]
    SLICE_X83Y129        FDRE                                         r  method/nfsr_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263     1.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443     2.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072     2.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         1.191     3.969    method/clk_IBUF_BUFG
    SLICE_X83Y129        FDRE                                         r  method/nfsr_reg[14]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            method/obit_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.126ns  (logic 0.290ns (13.660%)  route 1.836ns (86.340%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.836     2.081    method/rstn_IBUF
    SLICE_X83Y128        LUT4 (Prop_lut4_I1_O)        0.045     2.126 r  method/obit_i_1/O
                         net (fo=1, routed)           0.000     2.126    method/obit_i_1_n_0
    SLICE_X83Y128        FDRE                                         r  method/obit_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.025    method/clk_IBUF_BUFG
    SLICE_X83Y128        FDRE                                         r  method/obit_reg/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            FSM_onehot_state_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.255ns  (logic 0.290ns (12.878%)  route 1.965ns (87.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.838     2.083    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.128 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         0.127     2.255    tx_n_0
    SLICE_X84Y128        FDSE                                         r  FSM_onehot_state_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X84Y128        FDSE                                         r  FSM_onehot_state_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.255ns  (logic 0.290ns (12.878%)  route 1.965ns (87.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.838     2.083    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.128 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         0.127     2.255    tx_n_0
    SLICE_X84Y128        FDRE                                         r  FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X84Y128        FDRE                                         r  FSM_onehot_state_reg[1]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.255ns  (logic 0.290ns (12.878%)  route 1.965ns (87.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.838     2.083    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.128 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         0.127     2.255    tx_n_0
    SLICE_X84Y128        FDRE                                         r  FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X84Y128        FDRE                                         r  FSM_onehot_state_reg[2]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            pause_reg_inv/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.255ns  (logic 0.290ns (12.878%)  route 1.965ns (87.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.838     2.083    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.128 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         0.127     2.255    tx_n_0
    SLICE_X84Y128        FDSE                                         r  pause_reg_inv/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X84Y128        FDSE                                         r  pause_reg_inv/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tmp_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.255ns  (logic 0.290ns (12.878%)  route 1.965ns (87.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.838     2.083    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.128 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         0.127     2.255    tx_n_0
    SLICE_X85Y128        FDRE                                         r  tmp_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X85Y128        FDRE                                         r  tmp_reg[0]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tmp_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.255ns  (logic 0.290ns (12.878%)  route 1.965ns (87.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.838     2.083    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.128 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         0.127     2.255    tx_n_0
    SLICE_X84Y128        FDRE                                         r  tmp_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X84Y128        FDRE                                         r  tmp_reg[3]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tmp_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.255ns  (logic 0.290ns (12.878%)  route 1.965ns (87.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.838     2.083    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.128 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         0.127     2.255    tx_n_0
    SLICE_X85Y128        FDRE                                         r  tmp_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X85Y128        FDRE                                         r  tmp_reg[4]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            tmp_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.255ns  (logic 0.290ns (12.878%)  route 1.965ns (87.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.838     2.083    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.128 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         0.127     2.255    tx_n_0
    SLICE_X85Y128        FDRE                                         r  tmp_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X85Y128        FDRE                                         r  tmp_reg[6]/C

Slack:                    inf
  Source:                 rstn
                            (input port)
  Destination:            transmit_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        2.255ns  (logic 0.290ns (12.878%)  route 1.965ns (87.122%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.025ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 f  rstn (IN)
                         net (fo=0)                   0.000     0.000    rstn
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 f  rstn_IBUF_inst/O
                         net (fo=2, routed)           1.838     2.083    tx/rstn_IBUF
    SLICE_X83Y128        LUT1 (Prop_lut1_I0_O)        0.045     2.128 r  tx/FSM_onehot_state[2]_i_1__0/O
                         net (fo=104, routed)         0.127     2.255    tx_n_0
    SLICE_X85Y128        FDRE                                         r  transmit_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=105, routed)         0.860     2.025    clk_IBUF_BUFG
    SLICE_X85Y128        FDRE                                         r  transmit_reg/C





