void\r\ngp102_grctx_generate_attrib(struct gf100_grctx *info)\r\n{\r\nstruct gf100_gr *gr = info->gr;\r\nconst struct gf100_grctx_func *grctx = gr->func->grctx;\r\nconst u32 alpha = grctx->alpha_nr;\r\nconst u32 attrib = grctx->attrib_nr;\r\nconst u32 pertpc = 0x20 * (grctx->attrib_nr_max + grctx->alpha_nr_max);\r\nconst u32 size = roundup(gr->tpc_total * pertpc, 0x80);\r\nconst u32 access = NV_MEM_ACCESS_RW;\r\nconst int s = 12;\r\nconst int b = mmio_vram(info, size, (1 << s), access);\r\nconst int max_batches = 0xffff;\r\nu32 ao = 0;\r\nu32 bo = ao + grctx->alpha_nr_max * gr->tpc_total;\r\nint gpc, ppc, n = 0;\r\nmmio_refn(info, 0x418810, 0x80000000, s, b);\r\nmmio_refn(info, 0x419848, 0x10000000, s, b);\r\nmmio_refn(info, 0x419c2c, 0x10000000, s, b);\r\nmmio_refn(info, 0x419b00, 0x00000000, s, b);\r\nmmio_wr32(info, 0x419b04, 0x80000000 | size >> 7);\r\nmmio_wr32(info, 0x405830, attrib);\r\nmmio_wr32(info, 0x40585c, alpha);\r\nmmio_wr32(info, 0x4064c4, ((alpha / 4) << 16) | max_batches);\r\nfor (gpc = 0; gpc < gr->gpc_nr; gpc++) {\r\nfor (ppc = 0; ppc < gr->ppc_nr[gpc]; ppc++, n++) {\r\nconst u32 as = alpha * gr->ppc_tpc_nr[gpc][ppc];\r\nconst u32 bs = attrib * gr->ppc_tpc_nr[gpc][ppc];\r\nconst u32 u = 0x418ea0 + (n * 0x04);\r\nconst u32 o = PPC_UNIT(gpc, ppc, 0);\r\nconst u32 p = GPC_UNIT(gpc, 0xc44 + (ppc * 4));\r\nif (!(gr->ppc_mask[gpc] & (1 << ppc)))\r\ncontinue;\r\nmmio_wr32(info, o + 0xc0, bs);\r\nmmio_wr32(info, p, bs);\r\nmmio_wr32(info, o + 0xf4, bo);\r\nmmio_wr32(info, o + 0xf0, bs);\r\nbo += grctx->attrib_nr_max * gr->ppc_tpc_nr[gpc][ppc];\r\nmmio_wr32(info, o + 0xe4, as);\r\nmmio_wr32(info, o + 0xf8, ao);\r\nao += grctx->alpha_nr_max * gr->ppc_tpc_nr[gpc][ppc];\r\nmmio_wr32(info, u, bs);\r\n}\r\n}\r\nmmio_wr32(info, 0x4181e4, 0x00000100);\r\nmmio_wr32(info, 0x41befc, 0x00000100);\r\n}
