<?xml version="1.0" encoding="UTF-8"?>
<rootTag>
<Award>
<AwardTitle>CAREER: An Integrated Approach to Soft Error Mitigation in CMOS Digital Systems</AwardTitle>
<AGENCY>NSF</AGENCY>
<AwardEffectiveDate>06/01/2008</AwardEffectiveDate>
<AwardExpirationDate>05/31/2013</AwardExpirationDate>
<AwardTotalIntnAmount>400000.00</AwardTotalIntnAmount>
<AwardAmount>400000</AwardAmount>
<AwardInstrument>
<Value>Continuing Grant</Value>
</AwardInstrument>
<Organization>
<Code>05010000</Code>
<Directorate>
<Abbreviation>CSE</Abbreviation>
<LongName>Direct For Computer &amp; Info Scie &amp; Enginr</LongName>
</Directorate>
<Division>
<Abbreviation>CCF</Abbreviation>
<LongName>Division of Computing and Communication Foundations</LongName>
</Division>
</Organization>
<ProgramOfficer>
<SignBlockName>Hong Jiang</SignBlockName>
<PO_EMAI/>
<PO_PHON/>
</ProgramOfficer>
<AbstractNarration>One of today?s most challenging design issues is the threat of radiation-induced soft errors in CMOS digital systems. In nanometer technologies, the frequency of soft errors affects the markets of consumer electronics and networking, not just aerospace or military applications. This research aims to develop mitigation strategies that reduce the overall soft error rate while minimizing traditional cost metrics such as silicon area, power consumption, and performance degradation. Both technology scaling and system complexity have motivated designers to rely upon cell libraries and reusable cores in their design flow. This work investigates the fundamental fault generation and fault transport of radiation-induced soft errors within those building blocks. By identifying the fundamental characteristics of soft errors, design principles can be developed to improve the starting point for reliability of all types of integrated circuits, from avionics and space applications to enterprise servers, network routers, and control systems. This work includes simulation of irradiated individual circuits as well as experimentation to analyze the full hardware implementation of a microprocessor. The research leverages and integrates traditional domains such as computer architecture, VLSI design, fault tolerance, and radiation effects.  Another critical component of this effort is the recruitment and retention of students in science and engineering from traditionally underrepresented groups. The PI has partnered with the Tennessee Louis Stokes Alliance for Minority Participation program at Vanderbilt University to provide summer undergraduate research opportunities and professional development seminars to help students prepare for and succeed in graduate school. &lt;br/&gt;</AbstractNarration>
<MinAmdLetterDate>06/06/2008</MinAmdLetterDate>
<MaxAmdLetterDate>05/09/2012</MaxAmdLetterDate>
<ARRAAmount/>
<TRAN_TYPE>Grant</TRAN_TYPE>
<CFDA_NUM>47.070</CFDA_NUM>
<NSF_PAR_USE_FLAG>0</NSF_PAR_USE_FLAG>
<FUND_AGCY_CODE>4900</FUND_AGCY_CODE>
<AWDG_AGCY_CODE>4900</AWDG_AGCY_CODE>
<AwardID>0747042</AwardID>
<Investigator>
<FirstName>William</FirstName>
<LastName>Robinson</LastName>
<PI_MID_INIT>H</PI_MID_INIT>
<PI_SUFX_NAME/>
<PI_FULL_NAME>William H Robinson</PI_FULL_NAME>
<EmailAddress>william.h.robinson@vanderbilt.edu</EmailAddress>
<PI_PHON>6153221507</PI_PHON>
<NSF_ID>000263050</NSF_ID>
<StartDate>06/06/2008</StartDate>
<EndDate/>
<RoleCode>Principal Investigator</RoleCode>
</Investigator>
<Institution>
<Name>Vanderbilt University</Name>
<CityName>Nashville</CityName>
<ZipCode>372350002</ZipCode>
<PhoneNumber>6153222631</PhoneNumber>
<StreetAddress>Sponsored Programs Administratio</StreetAddress>
<StreetAddress2><![CDATA[PMB 407749 2301 Vanderbilt Place]]></StreetAddress2>
<CountryName>United States</CountryName>
<StateName>Tennessee</StateName>
<StateCode>TN</StateCode>
<CONGRESSDISTRICT>05</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_ORG>TN05</CONGRESS_DISTRICT_ORG>
<ORG_DUNS_NUM>965717143</ORG_DUNS_NUM>
<ORG_LGL_BUS_NAME>VANDERBILT UNIVERSITY, THE</ORG_LGL_BUS_NAME>
<ORG_PRNT_DUNS_NUM>004413456</ORG_PRNT_DUNS_NUM>
</Institution>
<Performance_Institution>
<Name><![CDATA[Vanderbilt University]]></Name>
<CityName>Nashville</CityName>
<StateCode>TN</StateCode>
<ZipCode>372350002</ZipCode>
<StreetAddress><![CDATA[Sponsored Programs Administratio]]></StreetAddress>
<CountryCode>US</CountryCode>
<CountryName>United States</CountryName>
<StateName>Tennessee</StateName>
<CountryFlag>1</CountryFlag>
<CONGRESSDISTRICT>05</CONGRESSDISTRICT>
<CONGRESS_DISTRICT_PERF>TN05</CONGRESS_DISTRICT_PERF>
</Performance_Institution>
<FoaInformation>
<Code>0000912</Code>
<Name>Computer Science</Name>
</FoaInformation>
<ProgramElement>
<Code>7352</Code>
<Text>COMPUTING PROCESSES &amp; ARTIFACT</Text>
</ProgramElement>
<ProgramElement>
<Code>9150</Code>
<Text>EPSCoR Co-Funding</Text>
</ProgramElement>
<ProgramReference>
<Code>1045</Code>
<Text>CAREER-Faculty Erly Career Dev</Text>
</ProgramReference>
<ProgramReference>
<Code>1187</Code>
<Text>PECASE- eligible</Text>
</ProgramReference>
<ProgramReference>
<Code>9150</Code>
<Text>EXP PROG TO STIM COMP RES</Text>
</ProgramReference>
<ProgramReference>
<Code>9218</Code>
<Text>BASIC RESEARCH &amp; HUMAN RESORCS</Text>
</ProgramReference>
<ProgramReference>
<Code>HPCC</Code>
<Text>HIGH PERFORMANCE COMPUTING &amp; COMM</Text>
</ProgramReference>
<Appropriation>
<Code>0108</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0111</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<Appropriation>
<Code>0112</Code>
<Name>NSF RESEARCH &amp; RELATED ACTIVIT</Name>
<APP_SYMB_ID>040100</APP_SYMB_ID>
</Appropriation>
<FUND_OBLG>2008~240000</FUND_OBLG>
<FUND_OBLG>2011~80000</FUND_OBLG>
<FUND_OBLG>2012~80000</FUND_OBLG>
<POR>
<DRECONTENT><![CDATA[<div class="porColContainerWBG"> <div class="porContentCol"><p><!--[if gte mso 9]><xml> <o:OfficeDocumentSettings> <o:RelyOnVML /> <o:AllowPNG /> </o:OfficeDocumentSettings> </xml><![endif]--></p> <p><!--[if gte mso 9]><xml> <w:WordDocument> <w:View>Normal</w:View> <w:Zoom>0</w:Zoom> <w:TrackMoves /> <w:TrackFormatting /> <w:DoNotShowInsertionsAndDeletions /> <w:PunctuationKerning /> <w:ValidateAgainstSchemas /> <w:SaveIfXMLInvalid>false</w:SaveIfXMLInvalid> <w:IgnoreMixedContent>false</w:IgnoreMixedContent> <w:AlwaysShowPlaceholderText>false</w:AlwaysShowPlaceholderText> <w:DoNotPromoteQF /> <w:LidThemeOther>EN-US</w:LidThemeOther> <w:LidThemeAsian>X-NONE</w:LidThemeAsian> <w:LidThemeComplexScript>X-NONE</w:LidThemeComplexScript> <w:Compatibility> <w:BreakWrappedTables /> <w:SnapToGridInCell /> <w:WrapTextWithPunct /> <w:UseAsianBreakRules /> <w:DontGrowAutofit /> <w:SplitPgBreakAndParaMark /> <w:EnableOpenTypeKerning /> <w:DontFlipMirrorIndents /> <w:OverrideTableStyleHps /> </w:Compatibility> <m:mathPr> <m:mathFont m:val="Cambria Math" /> <m:brkBin m:val="before" /> <m:brkBinSub m:val=" " /> <m:smallFrac m:val="off" /> <m:dispDef /> <m:lMargin m:val="0" /> <m:rMargin m:val="0" /> <m:defJc m:val="centerGroup" /> <m:wrapIndent m:val="1440" /> <m:intLim m:val="subSup" /> <m:naryLim m:val="undOvr" /> </m:mathPr></w:WordDocument> </xml><![endif]--><!--[if gte mso 9]><xml> <w:LatentStyles DefLockedState="false" DefUnhideWhenUsed="true"   DefSemiHidden="true" DefQFormat="false" DefPriority="99"   LatentStyleCount="267"> <w:LsdException Locked="false" Priority="0" SemiHidden="false"    UnhideWhenUsed="false" QFormat="true" Name="Normal" /> <w:LsdException Locked="false" Priority="9" SemiHidden="false"    UnhideWhenUsed="false" QFormat="true" Name="heading 1" /> <w:LsdException Locked="false" Priority="9" QFormat="true" Name="heading 2" /> <w:LsdException Locked="false" Priority="9" QFormat="true" Name="heading 3" /> <w:LsdException Locked="false" Priority="9" QFormat="true" Name="heading 4" /> <w:LsdException Locked="false" Priority="9" QFormat="true" Name="heading 5" /> <w:LsdException Locked="false" Priority="9" QFormat="true" Name="heading 6" /> <w:LsdException Locked="false" Priority="9" QFormat="true" Name="heading 7" /> <w:LsdException Locked="false" Priority="9" QFormat="true" Name="heading 8" /> <w:LsdException Locked="false" Priority="9" QFormat="true" Name="heading 9" /> <w:LsdException Locked="false" Priority="39" Name="toc 1" /> <w:LsdException Locked="false" Priority="39" Name="toc 2" /> <w:LsdException Locked="false" Priority="39" Name="toc 3" /> <w:LsdException Locked="false" Priority="39" Name="toc 4" /> <w:LsdException Locked="false" Priority="39" Name="toc 5" /> <w:LsdException Locked="false" Priority="39" Name="toc 6" /> <w:LsdException Locked="false" Priority="39" Name="toc 7" /> <w:LsdException Locked="false" Priority="39" Name="toc 8" /> <w:LsdException Locked="false" Priority="39" Name="toc 9" /> <w:LsdException Locked="false" Priority="35" QFormat="true" Name="caption" /> <w:LsdException Locked="false" Priority="10" SemiHidden="false"    UnhideWhenUsed="false" QFormat="true" Name="Title" /> <w:LsdException Locked="false" Priority="1" Name="Default Paragraph Font" /> <w:LsdException Locked="false" Priority="11" SemiHidden="false"    UnhideWhenUsed="false" QFormat="true" Name="Subtitle" /> <w:LsdException Locked="false" Priority="22" SemiHidden="false"    UnhideWhenUsed="false" QFormat="true" Name="Strong" /> <w:LsdException Locked="false" Priority="20" SemiHidden="false"    UnhideWhenUsed="false" QFormat="true" Name="Emphasis" /> <w:LsdException Locked="false" Priority="59" SemiHidden="false"    UnhideWhenUsed="false" Name="Table Grid" /> <w:LsdException Locked="false" UnhideWhenUsed="false" Name="Placeholder Text" /> <w:LsdException Locked="false" Priority="1" SemiHidden="false"    UnhideWhenUsed="false" QFormat="true" Name="No Spacing" /> <w:LsdException Locked="false" Priority="60" SemiHidden="false"    Un...]]></DRECONTENT>
<POR_COPY_TXT><![CDATA[          Normal 0      false false false  EN-US X-NONE X-NONE                                                                                                                                                                        Integrated circuits (ICs) are everywhere; we use them knowingly within common portable electronics, such as our laptops and smart phones, as well as embedded within complex systems such as our automobiles. Our technological society relies upon the products of the electronics industry for commerce, communication, and entertainment. The ubiquity of ICs for mission-critical, safety, and communication applications has highlighted the need for enhanced reliability. ICs in nanometer technologies have become more vulnerable to faults and errors, such as those induced by ionizing radiation (e.g., alpha particles, terrestrial neutrons, muons, protons, heavy ions).While the effects of radiation have long been a significant concern in space applications, they are now an important reliability issue for nanometer technologies in terrestrial applications. This work investigated the fundamental fault generation and fault transport of radiation-induced soft errors within ICs. By identifying the fundamental characteristics of soft errors and translating those characteristics across layers of design abstraction, design principles were developed to improve the starting point for reliability of all types of ICs. Using that information, this project developed mitigation strategies that reduced the overall soft error rate while minimizing traditional cost metrics such as silicon area, power consumption, and performance degradation. Intellectual Merit: The research focused on reliability-aware logic synthesis to reduce the baseline soft error rate for a synthesized circuit while still allowing the incorporation of other mitigation techniques previously used for error detection and correction. Logic synthesis is the process in which the hardware description of the design is converted into a netlist. In an IC, this netlist represents the design with detailed logic cells and connections based upon a standard cell library for a selected process technology. The research made the following contributions:   Identification of design characteristics that can be used by electronic design automation (EDA) tools to estimate reliability during the logic synthesis step. Identification of the impact of optimization algorithms during the logic synthesis step on the reliability of a circuit. Development of an approach to minimize circuit vulnerability based on library cell selection.  These contributions extend the ability of a circuit designer to both estimate and improve the reliability of combinational logic in a large system (e.g., microprocessor) at an early design stage. Using a cell-level netlist and a table of error generation probabilities for each cell as inputs, a designer can: (1) estimate which cells have the highest probability of propagating and latching a fault, and (2) determine which cell-replacement strategy is most cost-effective at improving the reliability of the vulnerable cell. Broader Impacts: The research spanned traditional domains such as computer architecture, VLSI design, fault tolerance, and radiation effects to enhance reliability within the electronics industry. The reliability techniques of this research apply to the EDA tools used by designers that develop semiconductor intellectual property (IP), a key part of electronics design because semiconductor IP reduces IC development costs and accelerates time-to-market. The educational approach used research-based activities to enhance the experience of students both inside and outside the classroom while providing mentorship to guide and encourage students towards careers in engineering. A new graduate course called Computer Architecture Reliability was developed, using the textbook Architecture Design for Soft Errors, authored by Shubu Mukherjee. The course co...]]></POR_COPY_TXT>
</POR>
</Award>
</rootTag>
