{"Source Block": ["oh/elink/hdl/erx_protocol.v@65:75@HdlIdDef", "   reg [3:0]      ctrlmode_2;\n   reg [31:0]     dstaddr_2;\n   reg [1:0]      datamode_2;\n   reg            write_2;\n   reg            access_2;\n   reg [31:0]     data_2;\n   reg [31:0]     srcaddr_2;\n   reg            stream_2;\n\n\n   wire \t  ecfg_rx_enable_sync;\n"], "Clone Blocks": [["oh/elink/hdl/erx_protocol.v@63:73", "   reg            stream_1;\n   \n   reg [3:0]      ctrlmode_2;\n   reg [31:0]     dstaddr_2;\n   reg [1:0]      datamode_2;\n   reg            write_2;\n   reg            access_2;\n   reg [31:0]     data_2;\n   reg [31:0]     srcaddr_2;\n   reg            stream_2;\n\n"], ["oh/elink/hdl/erx_protocol.v@67:77", "   reg [1:0]      datamode_2;\n   reg            write_2;\n   reg            access_2;\n   reg [31:0]     data_2;\n   reg [31:0]     srcaddr_2;\n   reg            stream_2;\n\n\n   wire \t  ecfg_rx_enable_sync;\n   wire \t  gated_access;\n   \n"], ["oh/elink/hdl/erx_protocol.v@61:71", "   reg [31:0]     data_1;\n   reg [31:0]     srcaddr_1;\n   reg            stream_1;\n   \n   reg [3:0]      ctrlmode_2;\n   reg [31:0]     dstaddr_2;\n   reg [1:0]      datamode_2;\n   reg            write_2;\n   reg            access_2;\n   reg [31:0]     data_2;\n   reg [31:0]     srcaddr_2;\n"], ["oh/elink/hdl/erx_protocol.v@62:72", "   reg [31:0]     srcaddr_1;\n   reg            stream_1;\n   \n   reg [3:0]      ctrlmode_2;\n   reg [31:0]     dstaddr_2;\n   reg [1:0]      datamode_2;\n   reg            write_2;\n   reg            access_2;\n   reg [31:0]     data_2;\n   reg [31:0]     srcaddr_2;\n   reg            stream_2;\n"], ["oh/elink/hdl/erx_protocol.v@58:68", "   reg [1:0]      datamode_1;\n   reg            write_1;\n   reg            access_1;\n   reg [31:0]     data_1;\n   reg [31:0]     srcaddr_1;\n   reg            stream_1;\n   \n   reg [3:0]      ctrlmode_2;\n   reg [31:0]     dstaddr_2;\n   reg [1:0]      datamode_2;\n   reg            write_2;\n"], ["oh/elink/hdl/erx_protocol.v@60:70", "   reg            access_1;\n   reg [31:0]     data_1;\n   reg [31:0]     srcaddr_1;\n   reg            stream_1;\n   \n   reg [3:0]      ctrlmode_2;\n   reg [31:0]     dstaddr_2;\n   reg [1:0]      datamode_2;\n   reg            write_2;\n   reg            access_2;\n   reg [31:0]     data_2;\n"], ["oh/elink/hdl/erx_protocol.v@66:76", "   reg [31:0]     dstaddr_2;\n   reg [1:0]      datamode_2;\n   reg            write_2;\n   reg            access_2;\n   reg [31:0]     data_2;\n   reg [31:0]     srcaddr_2;\n   reg            stream_2;\n\n\n   wire \t  ecfg_rx_enable_sync;\n   wire \t  gated_access;\n"], ["oh/elink/hdl/erx_protocol.v@64:74", "   \n   reg [3:0]      ctrlmode_2;\n   reg [31:0]     dstaddr_2;\n   reg [1:0]      datamode_2;\n   reg            write_2;\n   reg            access_2;\n   reg [31:0]     data_2;\n   reg [31:0]     srcaddr_2;\n   reg            stream_2;\n\n\n"]], "Diff Content": {"Delete": [[70, "   reg [31:0]     data_2;\n"]], "Add": []}}