--student name: ZHIJIE LAN
--student number: 201990309
--timer module

library ieee ;
use ieee . std_logic_1164 . all ;

ENTITY timetest IS
	PORT ( Clk: in std_logic ;
			Pulse: out std_logic);
END timetest;

ARCHITECTURE design_timetest OF timetest IS
begin
	process(Clk)
	variable a : integer := 0;
	begin
	
		if (clk'event and clk='1') then
			a:=a+1;
			if (a<=5) then
			pulse<='0';
			elsif(a>5) then
			pulse<='1';
			a:=0;
			end if;
		end if;	
	end process;
END design_timer;
