
smartfusionmss_MSS_CM3_0_app:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002e48  20000000  20000000  00008000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000520  20002e48  20002e48  0000ae48  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          00000098  20003368  20003368  0000b368  2**2
                  ALLOC
  3 .stack        00003000  20003400  20003400  0000b368  2**0
                  ALLOC
  4 .comment      00000102  00000000  00000000  0000b368  2**0
                  CONTENTS, READONLY
  5 .debug_aranges 00000240  00000000  00000000  0000b46a  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 00000523  00000000  00000000  0000b6aa  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   000039ae  00000000  00000000  0000bbcd  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 0000081b  00000000  00000000  0000f57b  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   000017c9  00000000  00000000  0000fd96  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000d40  00000000  00000000  00011560  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000018b1  00000000  00000000  000122a0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    00000b18  00000000  00000000  00013b51  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_macinfo 0002a834  00000000  00000000  00014669  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .ARM.attributes 00000025  00000000  00000000  0003ee9d  2**0
                  CONTENTS, READONLY
 15 .debug_ranges 00000210  00000000  00000000  0003eec2  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

20000000 <__text_start>:
20000000:	20010000 	.word	0x20010000
20000004:	20000299 	.word	0x20000299
20000008:	20000309 	.word	0x20000309
2000000c:	2000030b 	.word	0x2000030b
20000010:	2000030d 	.word	0x2000030d
20000014:	2000030f 	.word	0x2000030f
20000018:	20000311 	.word	0x20000311
	...
2000002c:	20000313 	.word	0x20000313
20000030:	20000315 	.word	0x20000315
20000034:	00000000 	.word	0x00000000
20000038:	20000317 	.word	0x20000317
2000003c:	20000319 	.word	0x20000319
20000040:	2000031b 	.word	0x2000031b
20000044:	2000031d 	.word	0x2000031d
20000048:	2000031f 	.word	0x2000031f
2000004c:	20000321 	.word	0x20000321
20000050:	20000323 	.word	0x20000323
20000054:	20000325 	.word	0x20000325
20000058:	20000327 	.word	0x20000327
2000005c:	20000329 	.word	0x20000329
20000060:	2000032b 	.word	0x2000032b
20000064:	2000032d 	.word	0x2000032d
20000068:	20000f19 	.word	0x20000f19
2000006c:	20000f45 	.word	0x20000f45
20000070:	20000333 	.word	0x20000333
20000074:	20000335 	.word	0x20000335
20000078:	20000337 	.word	0x20000337
2000007c:	20000339 	.word	0x20000339
20000080:	2000033b 	.word	0x2000033b
20000084:	2000033d 	.word	0x2000033d
20000088:	2000033f 	.word	0x2000033f
2000008c:	20000341 	.word	0x20000341
20000090:	20000343 	.word	0x20000343
20000094:	20000345 	.word	0x20000345
20000098:	20000347 	.word	0x20000347
2000009c:	20000349 	.word	0x20000349
200000a0:	2000034b 	.word	0x2000034b
	...
200000bc:	2000034d 	.word	0x2000034d
200000c0:	2000034f 	.word	0x2000034f
200000c4:	20000351 	.word	0x20000351
200000c8:	20000353 	.word	0x20000353
200000cc:	20000355 	.word	0x20000355
200000d0:	20000357 	.word	0x20000357
200000d4:	20000359 	.word	0x20000359
200000d8:	2000035b 	.word	0x2000035b
200000dc:	2000035d 	.word	0x2000035d
200000e0:	2000035f 	.word	0x2000035f
200000e4:	20000361 	.word	0x20000361
200000e8:	20000363 	.word	0x20000363
200000ec:	20000365 	.word	0x20000365
200000f0:	20000367 	.word	0x20000367
200000f4:	20000369 	.word	0x20000369
200000f8:	2000036b 	.word	0x2000036b
200000fc:	2000036d 	.word	0x2000036d
20000100:	2000036f 	.word	0x2000036f
20000104:	20000371 	.word	0x20000371
20000108:	20000373 	.word	0x20000373
2000010c:	20000375 	.word	0x20000375
20000110:	20000377 	.word	0x20000377
20000114:	20000379 	.word	0x20000379
20000118:	2000037b 	.word	0x2000037b
2000011c:	2000037d 	.word	0x2000037d
20000120:	2000037f 	.word	0x2000037f
20000124:	20000381 	.word	0x20000381
20000128:	20000383 	.word	0x20000383
2000012c:	20000385 	.word	0x20000385
20000130:	20000387 	.word	0x20000387
20000134:	20000389 	.word	0x20000389
20000138:	2000038b 	.word	0x2000038b
2000013c:	2000038d 	.word	0x2000038d
20000140:	2000038f 	.word	0x2000038f
20000144:	20000391 	.word	0x20000391
20000148:	20000393 	.word	0x20000393
2000014c:	20000395 	.word	0x20000395
20000150:	20000397 	.word	0x20000397
20000154:	20000399 	.word	0x20000399
20000158:	2000039b 	.word	0x2000039b
2000015c:	2000039d 	.word	0x2000039d
20000160:	2000039f 	.word	0x2000039f
20000164:	200003a1 	.word	0x200003a1
20000168:	200003a3 	.word	0x200003a3
2000016c:	200003a5 	.word	0x200003a5
20000170:	200003a7 	.word	0x200003a7
20000174:	200003a9 	.word	0x200003a9
20000178:	200003ab 	.word	0x200003ab
2000017c:	200003ad 	.word	0x200003ad
20000180:	200003af 	.word	0x200003af
20000184:	200003b1 	.word	0x200003b1
20000188:	200003b3 	.word	0x200003b3
2000018c:	200003b5 	.word	0x200003b5
20000190:	200003b7 	.word	0x200003b7
20000194:	200003b9 	.word	0x200003b9
20000198:	200003bb 	.word	0x200003bb
2000019c:	200003bd 	.word	0x200003bd
200001a0:	200003bf 	.word	0x200003bf
200001a4:	200003c1 	.word	0x200003c1
200001a8:	200003c3 	.word	0x200003c3
200001ac:	200003c5 	.word	0x200003c5
200001b0:	200003c7 	.word	0x200003c7
200001b4:	200003c9 	.word	0x200003c9
200001b8:	200003cb 	.word	0x200003cb
200001bc:	200003cd 	.word	0x200003cd
200001c0:	200003cf 	.word	0x200003cf
200001c4:	200003d1 	.word	0x200003d1
200001c8:	200003d3 	.word	0x200003d3
200001cc:	200003d5 	.word	0x200003d5
200001d0:	200003d7 	.word	0x200003d7
200001d4:	200003d9 	.word	0x200003d9
200001d8:	200003db 	.word	0x200003db
200001dc:	200003dd 	.word	0x200003dd
200001e0:	200003df 	.word	0x200003df
200001e4:	200003e1 	.word	0x200003e1
200001e8:	200003e3 	.word	0x200003e3
200001ec:	200003e5 	.word	0x200003e5
200001f0:	200003e7 	.word	0x200003e7
200001f4:	200003e9 	.word	0x200003e9
200001f8:	200003eb 	.word	0x200003eb
200001fc:	200003ed 	.word	0x200003ed
20000200:	200003ef 	.word	0x200003ef
20000204:	200003f1 	.word	0x200003f1
20000208:	200003f3 	.word	0x200003f3
2000020c:	200003f5 	.word	0x200003f5
20000210:	200003f7 	.word	0x200003f7
20000214:	200003f9 	.word	0x200003f9
20000218:	200003fb 	.word	0x200003fb
2000021c:	200003fd 	.word	0x200003fd
20000220:	200003ff 	.word	0x200003ff
20000224:	20000401 	.word	0x20000401
20000228:	20000403 	.word	0x20000403
2000022c:	20000405 	.word	0x20000405
20000230:	20000407 	.word	0x20000407
20000234:	20000409 	.word	0x20000409
20000238:	2000040b 	.word	0x2000040b
2000023c:	2000040d 	.word	0x2000040d
20000240:	2000040f 	.word	0x2000040f
20000244:	20000411 	.word	0x20000411
20000248:	20000413 	.word	0x20000413
2000024c:	20000415 	.word	0x20000415
20000250:	20000417 	.word	0x20000417
20000254:	20000419 	.word	0x20000419
20000258:	2000041b 	.word	0x2000041b
2000025c:	2000041d 	.word	0x2000041d
20000260:	2000041f 	.word	0x2000041f
20000264:	20000421 	.word	0x20000421
20000268:	20000423 	.word	0x20000423
2000026c:	20000425 	.word	0x20000425
20000270:	20000427 	.word	0x20000427
20000274:	20000429 	.word	0x20000429
20000278:	2000042b 	.word	0x2000042b
2000027c:	2000042d 	.word	0x2000042d
20000280:	2000042f 	.word	0x2000042f
20000284:	20000431 	.word	0x20000431
20000288:	20000433 	.word	0x20000433
2000028c:	20000435 	.word	0x20000435
20000290:	20000437 	.word	0x20000437
20000294:	20000439 	.word	0x20000439

20000298 <Reset_Handler>:
20000298:	4868      	ldr	r0, [pc, #416]	; (2000043c <ACE_PPE_Flag31_IRQHandler+0x4>)
2000029a:	4780      	blx	r0
2000029c:	4868      	ldr	r0, [pc, #416]	; (20000440 <ACE_PPE_Flag31_IRQHandler+0x8>)
2000029e:	2800      	cmp	r0, #0
200002a0:	d10b      	bne.n	200002ba <copy_data>
200002a2:	4868      	ldr	r0, [pc, #416]	; (20000444 <ACE_PPE_Flag31_IRQHandler+0xc>)
200002a4:	4968      	ldr	r1, [pc, #416]	; (20000448 <ACE_PPE_Flag31_IRQHandler+0x10>)
200002a6:	4a69      	ldr	r2, [pc, #420]	; (2000044c <ACE_PPE_Flag31_IRQHandler+0x14>)
200002a8:	4288      	cmp	r0, r1
200002aa:	d006      	beq.n	200002ba <copy_data>

200002ac <copy_code_loop>:
200002ac:	4291      	cmp	r1, r2
200002ae:	bf1c      	itt	ne
200002b0:	f850 3b04 	ldrne.w	r3, [r0], #4
200002b4:	f841 3b04 	strne.w	r3, [r1], #4
200002b8:	d1f8      	bne.n	200002ac <copy_code_loop>

200002ba <copy_data>:
200002ba:	4865      	ldr	r0, [pc, #404]	; (20000450 <ACE_PPE_Flag31_IRQHandler+0x18>)
200002bc:	4965      	ldr	r1, [pc, #404]	; (20000454 <ACE_PPE_Flag31_IRQHandler+0x1c>)
200002be:	4a66      	ldr	r2, [pc, #408]	; (20000458 <ACE_PPE_Flag31_IRQHandler+0x20>)
200002c0:	4288      	cmp	r0, r1
200002c2:	d006      	beq.n	200002d2 <clear_bss>

200002c4 <copy_data_loop>:
200002c4:	4291      	cmp	r1, r2
200002c6:	bf1c      	itt	ne
200002c8:	f850 3b04 	ldrne.w	r3, [r0], #4
200002cc:	f841 3b04 	strne.w	r3, [r1], #4
200002d0:	d1f8      	bne.n	200002c4 <copy_data_loop>

200002d2 <clear_bss>:
200002d2:	4862      	ldr	r0, [pc, #392]	; (2000045c <ACE_PPE_Flag31_IRQHandler+0x24>)
200002d4:	4962      	ldr	r1, [pc, #392]	; (20000460 <ACE_PPE_Flag31_IRQHandler+0x28>)
200002d6:	4a63      	ldr	r2, [pc, #396]	; (20000464 <ACE_PPE_Flag31_IRQHandler+0x2c>)

200002d8 <clear_bss_loop>:
200002d8:	4291      	cmp	r1, r2
200002da:	bf18      	it	ne
200002dc:	f841 0b04 	strne.w	r0, [r1], #4
200002e0:	d1fa      	bne.n	200002d8 <clear_bss_loop>
	...

200002f0 <call_glob_ctor>:
200002f0:	f8df 0174 	ldr.w	r0, [pc, #372]	; 20000468 <ACE_PPE_Flag31_IRQHandler+0x30>
200002f4:	f20f 0e03 	addw	lr, pc, #3
200002f8:	4700      	bx	r0

200002fa <branch_to_main>:
200002fa:	f04f 0000 	mov.w	r0, #0
200002fe:	f04f 0100 	mov.w	r1, #0
20000302:	f8df f168 	ldr.w	pc, [pc, #360]	; 2000046c <ACE_PPE_Flag31_IRQHandler+0x34>

20000306 <ExitLoop>:
20000306:	e7fe      	b.n	20000306 <ExitLoop>

20000308 <NMI_Handler>:
20000308:	e7fe      	b.n	20000308 <NMI_Handler>

2000030a <HardFault_Handler>:
2000030a:	e7fe      	b.n	2000030a <HardFault_Handler>

2000030c <MemManage_Handler>:
2000030c:	e7fe      	b.n	2000030c <MemManage_Handler>

2000030e <BusFault_Handler>:
2000030e:	e7fe      	b.n	2000030e <BusFault_Handler>

20000310 <UsageFault_Handler>:
20000310:	e7fe      	b.n	20000310 <UsageFault_Handler>

20000312 <SVC_Handler>:
20000312:	e7fe      	b.n	20000312 <SVC_Handler>

20000314 <DebugMon_Handler>:
20000314:	e7fe      	b.n	20000314 <DebugMon_Handler>

20000316 <PendSV_Handler>:
20000316:	e7fe      	b.n	20000316 <PendSV_Handler>

20000318 <SysTick_Handler>:
20000318:	e7fe      	b.n	20000318 <SysTick_Handler>

2000031a <WdogWakeup_IRQHandler>:
2000031a:	e7fe      	b.n	2000031a <WdogWakeup_IRQHandler>

2000031c <BrownOut_1_5V_IRQHandler>:
2000031c:	e7fe      	b.n	2000031c <BrownOut_1_5V_IRQHandler>

2000031e <BrownOut_3_3V_IRQHandler>:
2000031e:	e7fe      	b.n	2000031e <BrownOut_3_3V_IRQHandler>

20000320 <RTC_Match_IRQHandler>:
20000320:	e7fe      	b.n	20000320 <RTC_Match_IRQHandler>

20000322 <RTCIF_Pub_IRQHandler>:
20000322:	e7fe      	b.n	20000322 <RTCIF_Pub_IRQHandler>

20000324 <EthernetMAC_IRQHandler>:
20000324:	e7fe      	b.n	20000324 <EthernetMAC_IRQHandler>

20000326 <IAP_IRQHandler>:
20000326:	e7fe      	b.n	20000326 <IAP_IRQHandler>

20000328 <ENVM0_IRQHandler>:
20000328:	e7fe      	b.n	20000328 <ENVM0_IRQHandler>

2000032a <ENVM1_IRQHandler>:
2000032a:	e7fe      	b.n	2000032a <ENVM1_IRQHandler>

2000032c <DMA_IRQHandler>:
2000032c:	e7fe      	b.n	2000032c <DMA_IRQHandler>
2000032e:	e7fe      	b.n	2000032e <DMA_IRQHandler+0x2>
20000330:	e7fe      	b.n	20000330 <DMA_IRQHandler+0x4>

20000332 <SPI0_IRQHandler>:
20000332:	e7fe      	b.n	20000332 <SPI0_IRQHandler>

20000334 <SPI1_IRQHandler>:
20000334:	e7fe      	b.n	20000334 <SPI1_IRQHandler>

20000336 <I2C0_IRQHandler>:
20000336:	e7fe      	b.n	20000336 <I2C0_IRQHandler>

20000338 <I2C0_SMBAlert_IRQHandler>:
20000338:	e7fe      	b.n	20000338 <I2C0_SMBAlert_IRQHandler>

2000033a <I2C0_SMBus_IRQHandler>:
2000033a:	e7fe      	b.n	2000033a <I2C0_SMBus_IRQHandler>

2000033c <I2C1_IRQHandler>:
2000033c:	e7fe      	b.n	2000033c <I2C1_IRQHandler>

2000033e <I2C1_SMBAlert_IRQHandler>:
2000033e:	e7fe      	b.n	2000033e <I2C1_SMBAlert_IRQHandler>

20000340 <I2C1_SMBus_IRQHandler>:
20000340:	e7fe      	b.n	20000340 <I2C1_SMBus_IRQHandler>

20000342 <Timer1_IRQHandler>:
20000342:	e7fe      	b.n	20000342 <Timer1_IRQHandler>

20000344 <Timer2_IRQHandler>:
20000344:	e7fe      	b.n	20000344 <Timer2_IRQHandler>

20000346 <PLL_Lock_IRQHandler>:
20000346:	e7fe      	b.n	20000346 <PLL_Lock_IRQHandler>

20000348 <PLL_LockLost_IRQHandler>:
20000348:	e7fe      	b.n	20000348 <PLL_LockLost_IRQHandler>

2000034a <CommError_IRQHandler>:
2000034a:	e7fe      	b.n	2000034a <CommError_IRQHandler>

2000034c <Fabric_IRQHandler>:
2000034c:	e7fe      	b.n	2000034c <Fabric_IRQHandler>

2000034e <GPIO0_IRQHandler>:
2000034e:	e7fe      	b.n	2000034e <GPIO0_IRQHandler>

20000350 <GPIO1_IRQHandler>:
20000350:	e7fe      	b.n	20000350 <GPIO1_IRQHandler>

20000352 <GPIO2_IRQHandler>:
20000352:	e7fe      	b.n	20000352 <GPIO2_IRQHandler>

20000354 <GPIO3_IRQHandler>:
20000354:	e7fe      	b.n	20000354 <GPIO3_IRQHandler>

20000356 <GPIO4_IRQHandler>:
20000356:	e7fe      	b.n	20000356 <GPIO4_IRQHandler>

20000358 <GPIO5_IRQHandler>:
20000358:	e7fe      	b.n	20000358 <GPIO5_IRQHandler>

2000035a <GPIO6_IRQHandler>:
2000035a:	e7fe      	b.n	2000035a <GPIO6_IRQHandler>

2000035c <GPIO7_IRQHandler>:
2000035c:	e7fe      	b.n	2000035c <GPIO7_IRQHandler>

2000035e <GPIO8_IRQHandler>:
2000035e:	e7fe      	b.n	2000035e <GPIO8_IRQHandler>

20000360 <GPIO9_IRQHandler>:
20000360:	e7fe      	b.n	20000360 <GPIO9_IRQHandler>

20000362 <GPIO10_IRQHandler>:
20000362:	e7fe      	b.n	20000362 <GPIO10_IRQHandler>

20000364 <GPIO11_IRQHandler>:
20000364:	e7fe      	b.n	20000364 <GPIO11_IRQHandler>

20000366 <GPIO12_IRQHandler>:
20000366:	e7fe      	b.n	20000366 <GPIO12_IRQHandler>

20000368 <GPIO13_IRQHandler>:
20000368:	e7fe      	b.n	20000368 <GPIO13_IRQHandler>

2000036a <GPIO14_IRQHandler>:
2000036a:	e7fe      	b.n	2000036a <GPIO14_IRQHandler>

2000036c <GPIO15_IRQHandler>:
2000036c:	e7fe      	b.n	2000036c <GPIO15_IRQHandler>

2000036e <GPIO16_IRQHandler>:
2000036e:	e7fe      	b.n	2000036e <GPIO16_IRQHandler>

20000370 <GPIO17_IRQHandler>:
20000370:	e7fe      	b.n	20000370 <GPIO17_IRQHandler>

20000372 <GPIO18_IRQHandler>:
20000372:	e7fe      	b.n	20000372 <GPIO18_IRQHandler>

20000374 <GPIO19_IRQHandler>:
20000374:	e7fe      	b.n	20000374 <GPIO19_IRQHandler>

20000376 <GPIO20_IRQHandler>:
20000376:	e7fe      	b.n	20000376 <GPIO20_IRQHandler>

20000378 <GPIO21_IRQHandler>:
20000378:	e7fe      	b.n	20000378 <GPIO21_IRQHandler>

2000037a <GPIO22_IRQHandler>:
2000037a:	e7fe      	b.n	2000037a <GPIO22_IRQHandler>

2000037c <GPIO23_IRQHandler>:
2000037c:	e7fe      	b.n	2000037c <GPIO23_IRQHandler>

2000037e <GPIO24_IRQHandler>:
2000037e:	e7fe      	b.n	2000037e <GPIO24_IRQHandler>

20000380 <GPIO25_IRQHandler>:
20000380:	e7fe      	b.n	20000380 <GPIO25_IRQHandler>

20000382 <GPIO26_IRQHandler>:
20000382:	e7fe      	b.n	20000382 <GPIO26_IRQHandler>

20000384 <GPIO27_IRQHandler>:
20000384:	e7fe      	b.n	20000384 <GPIO27_IRQHandler>

20000386 <GPIO28_IRQHandler>:
20000386:	e7fe      	b.n	20000386 <GPIO28_IRQHandler>

20000388 <GPIO29_IRQHandler>:
20000388:	e7fe      	b.n	20000388 <GPIO29_IRQHandler>

2000038a <GPIO30_IRQHandler>:
2000038a:	e7fe      	b.n	2000038a <GPIO30_IRQHandler>

2000038c <GPIO31_IRQHandler>:
2000038c:	e7fe      	b.n	2000038c <GPIO31_IRQHandler>

2000038e <ACE_PC0_Flag0_IRQHandler>:
2000038e:	e7fe      	b.n	2000038e <ACE_PC0_Flag0_IRQHandler>

20000390 <ACE_PC0_Flag1_IRQHandler>:
20000390:	e7fe      	b.n	20000390 <ACE_PC0_Flag1_IRQHandler>

20000392 <ACE_PC0_Flag2_IRQHandler>:
20000392:	e7fe      	b.n	20000392 <ACE_PC0_Flag2_IRQHandler>

20000394 <ACE_PC0_Flag3_IRQHandler>:
20000394:	e7fe      	b.n	20000394 <ACE_PC0_Flag3_IRQHandler>

20000396 <ACE_PC1_Flag0_IRQHandler>:
20000396:	e7fe      	b.n	20000396 <ACE_PC1_Flag0_IRQHandler>

20000398 <ACE_PC1_Flag1_IRQHandler>:
20000398:	e7fe      	b.n	20000398 <ACE_PC1_Flag1_IRQHandler>

2000039a <ACE_PC1_Flag2_IRQHandler>:
2000039a:	e7fe      	b.n	2000039a <ACE_PC1_Flag2_IRQHandler>

2000039c <ACE_PC1_Flag3_IRQHandler>:
2000039c:	e7fe      	b.n	2000039c <ACE_PC1_Flag3_IRQHandler>

2000039e <ACE_PC2_Flag0_IRQHandler>:
2000039e:	e7fe      	b.n	2000039e <ACE_PC2_Flag0_IRQHandler>

200003a0 <ACE_PC2_Flag1_IRQHandler>:
200003a0:	e7fe      	b.n	200003a0 <ACE_PC2_Flag1_IRQHandler>

200003a2 <ACE_PC2_Flag2_IRQHandler>:
200003a2:	e7fe      	b.n	200003a2 <ACE_PC2_Flag2_IRQHandler>

200003a4 <ACE_PC2_Flag3_IRQHandler>:
200003a4:	e7fe      	b.n	200003a4 <ACE_PC2_Flag3_IRQHandler>

200003a6 <ACE_ADC0_DataValid_IRQHandler>:
200003a6:	e7fe      	b.n	200003a6 <ACE_ADC0_DataValid_IRQHandler>

200003a8 <ACE_ADC1_DataValid_IRQHandler>:
200003a8:	e7fe      	b.n	200003a8 <ACE_ADC1_DataValid_IRQHandler>

200003aa <ACE_ADC2_DataValid_IRQHandler>:
200003aa:	e7fe      	b.n	200003aa <ACE_ADC2_DataValid_IRQHandler>

200003ac <ACE_ADC0_CalDone_IRQHandler>:
200003ac:	e7fe      	b.n	200003ac <ACE_ADC0_CalDone_IRQHandler>

200003ae <ACE_ADC1_CalDone_IRQHandler>:
200003ae:	e7fe      	b.n	200003ae <ACE_ADC1_CalDone_IRQHandler>

200003b0 <ACE_ADC2_CalDone_IRQHandler>:
200003b0:	e7fe      	b.n	200003b0 <ACE_ADC2_CalDone_IRQHandler>

200003b2 <ACE_ADC0_CalStart_IRQHandler>:
200003b2:	e7fe      	b.n	200003b2 <ACE_ADC0_CalStart_IRQHandler>

200003b4 <ACE_ADC1_CalStart_IRQHandler>:
200003b4:	e7fe      	b.n	200003b4 <ACE_ADC1_CalStart_IRQHandler>

200003b6 <ACE_ADC2_CalStart_IRQHandler>:
200003b6:	e7fe      	b.n	200003b6 <ACE_ADC2_CalStart_IRQHandler>

200003b8 <ACE_Comp0_Fall_IRQHandler>:
200003b8:	e7fe      	b.n	200003b8 <ACE_Comp0_Fall_IRQHandler>

200003ba <ACE_Comp1_Fall_IRQHandler>:
200003ba:	e7fe      	b.n	200003ba <ACE_Comp1_Fall_IRQHandler>

200003bc <ACE_Comp2_Fall_IRQHandler>:
200003bc:	e7fe      	b.n	200003bc <ACE_Comp2_Fall_IRQHandler>

200003be <ACE_Comp3_Fall_IRQHandler>:
200003be:	e7fe      	b.n	200003be <ACE_Comp3_Fall_IRQHandler>

200003c0 <ACE_Comp4_Fall_IRQHandler>:
200003c0:	e7fe      	b.n	200003c0 <ACE_Comp4_Fall_IRQHandler>

200003c2 <ACE_Comp5_Fall_IRQHandler>:
200003c2:	e7fe      	b.n	200003c2 <ACE_Comp5_Fall_IRQHandler>

200003c4 <ACE_Comp6_Fall_IRQHandler>:
200003c4:	e7fe      	b.n	200003c4 <ACE_Comp6_Fall_IRQHandler>

200003c6 <ACE_Comp7_Fall_IRQHandler>:
200003c6:	e7fe      	b.n	200003c6 <ACE_Comp7_Fall_IRQHandler>

200003c8 <ACE_Comp8_Fall_IRQHandler>:
200003c8:	e7fe      	b.n	200003c8 <ACE_Comp8_Fall_IRQHandler>

200003ca <ACE_Comp9_Fall_IRQHandler>:
200003ca:	e7fe      	b.n	200003ca <ACE_Comp9_Fall_IRQHandler>

200003cc <ACE_Comp10_Fall_IRQHandler>:
200003cc:	e7fe      	b.n	200003cc <ACE_Comp10_Fall_IRQHandler>

200003ce <ACE_Comp11_Fall_IRQHandler>:
200003ce:	e7fe      	b.n	200003ce <ACE_Comp11_Fall_IRQHandler>

200003d0 <ACE_Comp0_Rise_IRQHandler>:
200003d0:	e7fe      	b.n	200003d0 <ACE_Comp0_Rise_IRQHandler>

200003d2 <ACE_Comp1_Rise_IRQHandler>:
200003d2:	e7fe      	b.n	200003d2 <ACE_Comp1_Rise_IRQHandler>

200003d4 <ACE_Comp2_Rise_IRQHandler>:
200003d4:	e7fe      	b.n	200003d4 <ACE_Comp2_Rise_IRQHandler>

200003d6 <ACE_Comp3_Rise_IRQHandler>:
200003d6:	e7fe      	b.n	200003d6 <ACE_Comp3_Rise_IRQHandler>

200003d8 <ACE_Comp4_Rise_IRQHandler>:
200003d8:	e7fe      	b.n	200003d8 <ACE_Comp4_Rise_IRQHandler>

200003da <ACE_Comp5_Rise_IRQHandler>:
200003da:	e7fe      	b.n	200003da <ACE_Comp5_Rise_IRQHandler>

200003dc <ACE_Comp6_Rise_IRQHandler>:
200003dc:	e7fe      	b.n	200003dc <ACE_Comp6_Rise_IRQHandler>

200003de <ACE_Comp7_Rise_IRQHandler>:
200003de:	e7fe      	b.n	200003de <ACE_Comp7_Rise_IRQHandler>

200003e0 <ACE_Comp8_Rise_IRQHandler>:
200003e0:	e7fe      	b.n	200003e0 <ACE_Comp8_Rise_IRQHandler>

200003e2 <ACE_Comp9_Rise_IRQHandler>:
200003e2:	e7fe      	b.n	200003e2 <ACE_Comp9_Rise_IRQHandler>

200003e4 <ACE_Comp10_Rise_IRQHandler>:
200003e4:	e7fe      	b.n	200003e4 <ACE_Comp10_Rise_IRQHandler>

200003e6 <ACE_Comp11_Rise_IRQHandler>:
200003e6:	e7fe      	b.n	200003e6 <ACE_Comp11_Rise_IRQHandler>

200003e8 <ACE_ADC0_FifoFull_IRQHandler>:
200003e8:	e7fe      	b.n	200003e8 <ACE_ADC0_FifoFull_IRQHandler>

200003ea <ACE_ADC0_FifoAFull_IRQHandler>:
200003ea:	e7fe      	b.n	200003ea <ACE_ADC0_FifoAFull_IRQHandler>

200003ec <ACE_ADC0_FifoEmpty_IRQHandler>:
200003ec:	e7fe      	b.n	200003ec <ACE_ADC0_FifoEmpty_IRQHandler>

200003ee <ACE_ADC1_FifoFull_IRQHandler>:
200003ee:	e7fe      	b.n	200003ee <ACE_ADC1_FifoFull_IRQHandler>

200003f0 <ACE_ADC1_FifoAFull_IRQHandler>:
200003f0:	e7fe      	b.n	200003f0 <ACE_ADC1_FifoAFull_IRQHandler>

200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>:
200003f2:	e7fe      	b.n	200003f2 <ACE_ADC1_FifoEmpty_IRQHandler>

200003f4 <ACE_ADC2_FifoFull_IRQHandler>:
200003f4:	e7fe      	b.n	200003f4 <ACE_ADC2_FifoFull_IRQHandler>

200003f6 <ACE_ADC2_FifoAFull_IRQHandler>:
200003f6:	e7fe      	b.n	200003f6 <ACE_ADC2_FifoAFull_IRQHandler>

200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>:
200003f8:	e7fe      	b.n	200003f8 <ACE_ADC2_FifoEmpty_IRQHandler>

200003fa <ACE_PPE_Flag0_IRQHandler>:
200003fa:	e7fe      	b.n	200003fa <ACE_PPE_Flag0_IRQHandler>

200003fc <ACE_PPE_Flag1_IRQHandler>:
200003fc:	e7fe      	b.n	200003fc <ACE_PPE_Flag1_IRQHandler>

200003fe <ACE_PPE_Flag2_IRQHandler>:
200003fe:	e7fe      	b.n	200003fe <ACE_PPE_Flag2_IRQHandler>

20000400 <ACE_PPE_Flag3_IRQHandler>:
20000400:	e7fe      	b.n	20000400 <ACE_PPE_Flag3_IRQHandler>

20000402 <ACE_PPE_Flag4_IRQHandler>:
20000402:	e7fe      	b.n	20000402 <ACE_PPE_Flag4_IRQHandler>

20000404 <ACE_PPE_Flag5_IRQHandler>:
20000404:	e7fe      	b.n	20000404 <ACE_PPE_Flag5_IRQHandler>

20000406 <ACE_PPE_Flag6_IRQHandler>:
20000406:	e7fe      	b.n	20000406 <ACE_PPE_Flag6_IRQHandler>

20000408 <ACE_PPE_Flag7_IRQHandler>:
20000408:	e7fe      	b.n	20000408 <ACE_PPE_Flag7_IRQHandler>

2000040a <ACE_PPE_Flag8_IRQHandler>:
2000040a:	e7fe      	b.n	2000040a <ACE_PPE_Flag8_IRQHandler>

2000040c <ACE_PPE_Flag9_IRQHandler>:
2000040c:	e7fe      	b.n	2000040c <ACE_PPE_Flag9_IRQHandler>

2000040e <ACE_PPE_Flag10_IRQHandler>:
2000040e:	e7fe      	b.n	2000040e <ACE_PPE_Flag10_IRQHandler>

20000410 <ACE_PPE_Flag11_IRQHandler>:
20000410:	e7fe      	b.n	20000410 <ACE_PPE_Flag11_IRQHandler>

20000412 <ACE_PPE_Flag12_IRQHandler>:
20000412:	e7fe      	b.n	20000412 <ACE_PPE_Flag12_IRQHandler>

20000414 <ACE_PPE_Flag13_IRQHandler>:
20000414:	e7fe      	b.n	20000414 <ACE_PPE_Flag13_IRQHandler>

20000416 <ACE_PPE_Flag14_IRQHandler>:
20000416:	e7fe      	b.n	20000416 <ACE_PPE_Flag14_IRQHandler>

20000418 <ACE_PPE_Flag15_IRQHandler>:
20000418:	e7fe      	b.n	20000418 <ACE_PPE_Flag15_IRQHandler>

2000041a <ACE_PPE_Flag16_IRQHandler>:
2000041a:	e7fe      	b.n	2000041a <ACE_PPE_Flag16_IRQHandler>

2000041c <ACE_PPE_Flag17_IRQHandler>:
2000041c:	e7fe      	b.n	2000041c <ACE_PPE_Flag17_IRQHandler>

2000041e <ACE_PPE_Flag18_IRQHandler>:
2000041e:	e7fe      	b.n	2000041e <ACE_PPE_Flag18_IRQHandler>

20000420 <ACE_PPE_Flag19_IRQHandler>:
20000420:	e7fe      	b.n	20000420 <ACE_PPE_Flag19_IRQHandler>

20000422 <ACE_PPE_Flag20_IRQHandler>:
20000422:	e7fe      	b.n	20000422 <ACE_PPE_Flag20_IRQHandler>

20000424 <ACE_PPE_Flag21_IRQHandler>:
20000424:	e7fe      	b.n	20000424 <ACE_PPE_Flag21_IRQHandler>

20000426 <ACE_PPE_Flag22_IRQHandler>:
20000426:	e7fe      	b.n	20000426 <ACE_PPE_Flag22_IRQHandler>

20000428 <ACE_PPE_Flag23_IRQHandler>:
20000428:	e7fe      	b.n	20000428 <ACE_PPE_Flag23_IRQHandler>

2000042a <ACE_PPE_Flag24_IRQHandler>:
2000042a:	e7fe      	b.n	2000042a <ACE_PPE_Flag24_IRQHandler>

2000042c <ACE_PPE_Flag25_IRQHandler>:
2000042c:	e7fe      	b.n	2000042c <ACE_PPE_Flag25_IRQHandler>

2000042e <ACE_PPE_Flag26_IRQHandler>:
2000042e:	e7fe      	b.n	2000042e <ACE_PPE_Flag26_IRQHandler>

20000430 <ACE_PPE_Flag27_IRQHandler>:
20000430:	e7fe      	b.n	20000430 <ACE_PPE_Flag27_IRQHandler>

20000432 <ACE_PPE_Flag28_IRQHandler>:
20000432:	e7fe      	b.n	20000432 <ACE_PPE_Flag28_IRQHandler>

20000434 <ACE_PPE_Flag29_IRQHandler>:
20000434:	e7fe      	b.n	20000434 <ACE_PPE_Flag29_IRQHandler>

20000436 <ACE_PPE_Flag30_IRQHandler>:
20000436:	e7fe      	b.n	20000436 <ACE_PPE_Flag30_IRQHandler>

20000438 <ACE_PPE_Flag31_IRQHandler>:
20000438:	e7fe      	b.n	20000438 <ACE_PPE_Flag31_IRQHandler>
2000043a:	0000      	.short	0x0000
2000043c:	20000f71 	.word	0x20000f71
20000440:	00000000 	.word	0x00000000
20000444:	20000000 	.word	0x20000000
20000448:	20000000 	.word	0x20000000
2000044c:	20002e48 	.word	0x20002e48
20000450:	20002e48 	.word	0x20002e48
20000454:	20002e48 	.word	0x20002e48
20000458:	20003368 	.word	0x20003368
2000045c:	00000000 	.word	0x00000000
20000460:	20003368 	.word	0x20003368
20000464:	20003400 	.word	0x20003400
20000468:	200011b5 	.word	0x200011b5
2000046c:	20000541 	.word	0x20000541

20000470 <__do_global_dtors_aux>:
20000470:	f243 3368 	movw	r3, #13160	; 0x3368
20000474:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000478:	781a      	ldrb	r2, [r3, #0]
2000047a:	b90a      	cbnz	r2, 20000480 <__do_global_dtors_aux+0x10>
2000047c:	2001      	movs	r0, #1
2000047e:	7018      	strb	r0, [r3, #0]
20000480:	4770      	bx	lr
20000482:	bf00      	nop

20000484 <frame_dummy>:
20000484:	f642 6048 	movw	r0, #11848	; 0x2e48
20000488:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000048c:	b508      	push	{r3, lr}
2000048e:	6803      	ldr	r3, [r0, #0]
20000490:	b12b      	cbz	r3, 2000049e <frame_dummy+0x1a>
20000492:	f240 0300 	movw	r3, #0
20000496:	f2c0 0300 	movt	r3, #0
2000049a:	b103      	cbz	r3, 2000049e <frame_dummy+0x1a>
2000049c:	4798      	blx	r3
2000049e:	bd08      	pop	{r3, pc}

200004a0 <setLeftSideForward>:
#include "CarControl.h"
#include "CarController_hw_platform.h"

void setLeftSideForward(void) {
200004a0:	b480      	push	{r7}
200004a2:	af00      	add	r7, sp, #0
	*((uint32_t*)HBRIDGECONTROLLER_0) = 0x0;
200004a4:	f240 0300 	movw	r3, #0
200004a8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200004ac:	f04f 0200 	mov.w	r2, #0
200004b0:	601a      	str	r2, [r3, #0]
}
200004b2:	46bd      	mov	sp, r7
200004b4:	bc80      	pop	{r7}
200004b6:	4770      	bx	lr

200004b8 <setLeftSideReverse>:

void setLeftSideReverse(void) {
200004b8:	b480      	push	{r7}
200004ba:	af00      	add	r7, sp, #0
	*((uint32_t*)HBRIDGECONTROLLER_0) = 0x1;
200004bc:	f240 0300 	movw	r3, #0
200004c0:	f2c4 0305 	movt	r3, #16389	; 0x4005
200004c4:	f04f 0201 	mov.w	r2, #1
200004c8:	601a      	str	r2, [r3, #0]
}
200004ca:	46bd      	mov	sp, r7
200004cc:	bc80      	pop	{r7}
200004ce:	4770      	bx	lr

200004d0 <setRightSideForward>:

void setRightSideForward(void) {
200004d0:	b480      	push	{r7}
200004d2:	af00      	add	r7, sp, #0
	*((uint32_t*)(HBRIDGECONTROLLER_0 + 4)) = 0x0;
200004d4:	f240 0304 	movw	r3, #4
200004d8:	f2c4 0305 	movt	r3, #16389	; 0x4005
200004dc:	f04f 0200 	mov.w	r2, #0
200004e0:	601a      	str	r2, [r3, #0]
}
200004e2:	46bd      	mov	sp, r7
200004e4:	bc80      	pop	{r7}
200004e6:	4770      	bx	lr

200004e8 <setRightSideReverse>:

void setRightSideReverse(void) {
200004e8:	b480      	push	{r7}
200004ea:	af00      	add	r7, sp, #0
	*((uint32_t*)(HBRIDGECONTROLLER_0 + 4)) = 0x1;
200004ec:	f240 0304 	movw	r3, #4
200004f0:	f2c4 0305 	movt	r3, #16389	; 0x4005
200004f4:	f04f 0201 	mov.w	r2, #1
200004f8:	601a      	str	r2, [r3, #0]
}
200004fa:	46bd      	mov	sp, r7
200004fc:	bc80      	pop	{r7}
200004fe:	4770      	bx	lr

20000500 <setLeftSideSpeed>:

void setLeftSideSpeed(uint32_t speed) {
20000500:	b480      	push	{r7}
20000502:	b083      	sub	sp, #12
20000504:	af00      	add	r7, sp, #0
20000506:	6078      	str	r0, [r7, #4]
	*((uint32_t*)(HBRIDGECONTROLLER_0 + 8)) = speed;
20000508:	f240 0308 	movw	r3, #8
2000050c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000510:	687a      	ldr	r2, [r7, #4]
20000512:	601a      	str	r2, [r3, #0]
}
20000514:	f107 070c 	add.w	r7, r7, #12
20000518:	46bd      	mov	sp, r7
2000051a:	bc80      	pop	{r7}
2000051c:	4770      	bx	lr
2000051e:	bf00      	nop

20000520 <setRightSideSpeed>:

void setRightSideSpeed(uint32_t speed) {
20000520:	b480      	push	{r7}
20000522:	b083      	sub	sp, #12
20000524:	af00      	add	r7, sp, #0
20000526:	6078      	str	r0, [r7, #4]
	*((uint32_t*)(HBRIDGECONTROLLER_0 + 12)) = speed;
20000528:	f240 030c 	movw	r3, #12
2000052c:	f2c4 0305 	movt	r3, #16389	; 0x4005
20000530:	687a      	ldr	r2, [r7, #4]
20000532:	601a      	str	r2, [r3, #0]
}
20000534:	f107 070c 	add.w	r7, r7, #12
20000538:	46bd      	mov	sp, r7
2000053a:	bc80      	pop	{r7}
2000053c:	4770      	bx	lr
2000053e:	bf00      	nop

20000540 <main>:
#include "drivers/mss_uart/mss_uart.h"
#include "xbee.h"



int main() {
20000540:	b580      	push	{r7, lr}
20000542:	af00      	add	r7, sp, #0
	initialize_controller_reciever();
20000544:	f000 f822 	bl	2000058c <initialize_controller_reciever>

	setLeftSideForward();
20000548:	f7ff ffaa 	bl	200004a0 <setLeftSideForward>
	setRightSideForward();
2000054c:	f7ff ffc0 	bl	200004d0 <setRightSideForward>

	setLeftSideSpeed(64);
20000550:	f04f 0040 	mov.w	r0, #64	; 0x40
20000554:	f7ff ffd4 	bl	20000500 <setLeftSideSpeed>
	setRightSideSpeed(64);
20000558:	f04f 0040 	mov.w	r0, #64	; 0x40
2000055c:	f7ff ffe0 	bl	20000520 <setRightSideSpeed>

	setLeftSideReverse();
20000560:	f7ff ffaa 	bl	200004b8 <setLeftSideReverse>
	setRightSideReverse();
20000564:	f7ff ffc0 	bl	200004e8 <setRightSideReverse>

	setLeftSideSpeed(128);
20000568:	f04f 0080 	mov.w	r0, #128	; 0x80
2000056c:	f7ff ffc8 	bl	20000500 <setLeftSideSpeed>
	setRightSideSpeed(128);
20000570:	f04f 0080 	mov.w	r0, #128	; 0x80
20000574:	f7ff ffd4 	bl	20000520 <setRightSideSpeed>

	setLeftSideSpeed(0);
20000578:	f04f 0000 	mov.w	r0, #0
2000057c:	f7ff ffc0 	bl	20000500 <setLeftSideSpeed>
	setRightSideSpeed(0);
20000580:	f04f 0000 	mov.w	r0, #0
20000584:	f7ff ffcc 	bl	20000520 <setRightSideSpeed>

	while(1){

	}
20000588:	e7fe      	b.n	20000588 <main+0x48>
2000058a:	bf00      	nop

2000058c <initialize_controller_reciever>:
#include "xbee.h"
#include <stdio.h>

void initialize_controller_reciever(void) {
2000058c:	b580      	push	{r7, lr}
2000058e:	af00      	add	r7, sp, #0
	MSS_UART_init(&g_mss_uart1, MSS_UART_9600_BAUD, MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY | MSS_UART_ONE_STOP_BIT);
20000590:	f243 30a8 	movw	r0, #13224	; 0x33a8
20000594:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000598:	f44f 5116 	mov.w	r1, #9600	; 0x2580
2000059c:	f04f 0203 	mov.w	r2, #3
200005a0:	f000 f972 	bl	20000888 <MSS_UART_init>
	MSS_UART_set_rx_handler( &g_mss_uart1, uart1_rx_handler, MSS_UART_FIFO_EIGHT_BYTES);
200005a4:	f243 30a8 	movw	r0, #13224	; 0x33a8
200005a8:	f2c2 0000 	movt	r0, #8192	; 0x2000
200005ac:	f240 51c1 	movw	r1, #1473	; 0x5c1
200005b0:	f2c2 0100 	movt	r1, #8192	; 0x2000
200005b4:	f04f 0280 	mov.w	r2, #128	; 0x80
200005b8:	f000 fc5a 	bl	20000e70 <MSS_UART_set_rx_handler>
}
200005bc:	bd80      	pop	{r7, pc}
200005be:	bf00      	nop

200005c0 <uart1_rx_handler>:

void uart1_rx_handler( mss_uart_instance_t * this_uart ) {
200005c0:	b580      	push	{r7, lr}
200005c2:	b096      	sub	sp, #88	; 0x58
200005c4:	af00      	add	r7, sp, #0
200005c6:	6078      	str	r0, [r7, #4]
	uint8_t rx_buff[8];
	char recieved_data[50];
	int rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
200005c8:	f107 0340 	add.w	r3, r7, #64	; 0x40
200005cc:	6878      	ldr	r0, [r7, #4]
200005ce:	4619      	mov	r1, r3
200005d0:	f04f 0208 	mov.w	r2, #8
200005d4:	f000 facc 	bl	20000b70 <MSS_UART_get_rx>
200005d8:	4603      	mov	r3, r0
200005da:	64bb      	str	r3, [r7, #72]	; 0x48
	char current_char = rx_buff[0];
200005dc:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
200005e0:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	int i = 0, chr_index = 0;
200005e4:	f04f 0300 	mov.w	r3, #0
200005e8:	653b      	str	r3, [r7, #80]	; 0x50
200005ea:	f04f 0300 	mov.w	r3, #0
200005ee:	657b      	str	r3, [r7, #84]	; 0x54
	while (current_char != 10) {
200005f0:	e02c      	b.n	2000064c <uart1_rx_handler+0x8c>
		if (chr_index >= rx_size || chr_index == 8) {
200005f2:	6d7a      	ldr	r2, [r7, #84]	; 0x54
200005f4:	6cbb      	ldr	r3, [r7, #72]	; 0x48
200005f6:	429a      	cmp	r2, r3
200005f8:	da02      	bge.n	20000600 <uart1_rx_handler+0x40>
200005fa:	6d7b      	ldr	r3, [r7, #84]	; 0x54
200005fc:	2b08      	cmp	r3, #8
200005fe:	d10d      	bne.n	2000061c <uart1_rx_handler+0x5c>
			rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
20000600:	f107 0340 	add.w	r3, r7, #64	; 0x40
20000604:	6878      	ldr	r0, [r7, #4]
20000606:	4619      	mov	r1, r3
20000608:	f04f 0208 	mov.w	r2, #8
2000060c:	f000 fab0 	bl	20000b70 <MSS_UART_get_rx>
20000610:	4603      	mov	r3, r0
20000612:	64bb      	str	r3, [r7, #72]	; 0x48
			chr_index = 0;
20000614:	f04f 0300 	mov.w	r3, #0
20000618:	657b      	str	r3, [r7, #84]	; 0x54
			continue;
2000061a:	e017      	b.n	2000064c <uart1_rx_handler+0x8c>
		}
		recieved_data[i] = current_char;
2000061c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
2000061e:	f107 0258 	add.w	r2, r7, #88	; 0x58
20000622:	4413      	add	r3, r2
20000624:	f897 204f 	ldrb.w	r2, [r7, #79]	; 0x4f
20000628:	f803 2c4c 	strb.w	r2, [r3, #-76]
		i++;
2000062c:	6d3b      	ldr	r3, [r7, #80]	; 0x50
2000062e:	f103 0301 	add.w	r3, r3, #1
20000632:	653b      	str	r3, [r7, #80]	; 0x50
		chr_index++;
20000634:	6d7b      	ldr	r3, [r7, #84]	; 0x54
20000636:	f103 0301 	add.w	r3, r3, #1
2000063a:	657b      	str	r3, [r7, #84]	; 0x54
		current_char = rx_buff[chr_index];
2000063c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
2000063e:	f107 0258 	add.w	r2, r7, #88	; 0x58
20000642:	4413      	add	r3, r2
20000644:	f813 3c18 	ldrb.w	r3, [r3, #-24]
20000648:	f887 304f 	strb.w	r3, [r7, #79]	; 0x4f
	uint8_t rx_buff[8];
	char recieved_data[50];
	int rx_size = MSS_UART_get_rx( this_uart, rx_buff, sizeof(rx_buff) );
	char current_char = rx_buff[0];
	int i = 0, chr_index = 0;
	while (current_char != 10) {
2000064c:	f897 304f 	ldrb.w	r3, [r7, #79]	; 0x4f
20000650:	2b0a      	cmp	r3, #10
20000652:	d1ce      	bne.n	200005f2 <uart1_rx_handler+0x32>
		recieved_data[i] = current_char;
		i++;
		chr_index++;
		current_char = rx_buff[chr_index];
	}
	recieved_data[i] = 10;
20000654:	6d3b      	ldr	r3, [r7, #80]	; 0x50
20000656:	f107 0258 	add.w	r2, r7, #88	; 0x58
2000065a:	4413      	add	r3, r2
2000065c:	f04f 020a 	mov.w	r2, #10
20000660:	f803 2c4c 	strb.w	r2, [r3, #-76]
	recieved_data[i+1] = 0;
20000664:	6d3b      	ldr	r3, [r7, #80]	; 0x50
20000666:	f103 0301 	add.w	r3, r3, #1
2000066a:	f107 0258 	add.w	r2, r7, #88	; 0x58
2000066e:	4413      	add	r3, r2
20000670:	f04f 0200 	mov.w	r2, #0
20000674:	f803 2c4c 	strb.w	r2, [r3, #-76]

	puts(recieved_data);
20000678:	f107 030c 	add.w	r3, r7, #12
2000067c:	4618      	mov	r0, r3
2000067e:	f000 fdfd 	bl	2000127c <puts>

}
20000682:	f107 0758 	add.w	r7, r7, #88	; 0x58
20000686:	46bd      	mov	sp, r7
20000688:	bd80      	pop	{r7, pc}
2000068a:	bf00      	nop

2000068c <_close>:

/*==============================================================================
 * Close a file.
 */
int _close(int file)
{
2000068c:	b480      	push	{r7}
2000068e:	b083      	sub	sp, #12
20000690:	af00      	add	r7, sp, #0
20000692:	6078      	str	r0, [r7, #4]
    return -1;
20000694:	f04f 33ff 	mov.w	r3, #4294967295
}
20000698:	4618      	mov	r0, r3
2000069a:	f107 070c 	add.w	r7, r7, #12
2000069e:	46bd      	mov	sp, r7
200006a0:	bc80      	pop	{r7}
200006a2:	4770      	bx	lr

200006a4 <_exit>:
{
	/* Should we force a system reset? */
	while( 1 )
	{
		;
	}
200006a4:	b480      	push	{r7}
200006a6:	b083      	sub	sp, #12
200006a8:	af00      	add	r7, sp, #0
200006aa:	6078      	str	r0, [r7, #4]
200006ac:	e7fe      	b.n	200006ac <_exit+0x8>
200006ae:	bf00      	nop

200006b0 <_fstat>:

/*==============================================================================
 * Status of an open file.
 */
int _fstat(int file, struct stat *st)
{
200006b0:	b480      	push	{r7}
200006b2:	b083      	sub	sp, #12
200006b4:	af00      	add	r7, sp, #0
200006b6:	6078      	str	r0, [r7, #4]
200006b8:	6039      	str	r1, [r7, #0]
    st->st_mode = S_IFCHR;
200006ba:	683b      	ldr	r3, [r7, #0]
200006bc:	f44f 5200 	mov.w	r2, #8192	; 0x2000
200006c0:	605a      	str	r2, [r3, #4]
    return 0;
200006c2:	f04f 0300 	mov.w	r3, #0
}
200006c6:	4618      	mov	r0, r3
200006c8:	f107 070c 	add.w	r7, r7, #12
200006cc:	46bd      	mov	sp, r7
200006ce:	bc80      	pop	{r7}
200006d0:	4770      	bx	lr
200006d2:	bf00      	nop

200006d4 <_isatty>:

/*==============================================================================
 * Query whether output stream is a terminal.
 */
int _isatty(int file)
{
200006d4:	b480      	push	{r7}
200006d6:	b083      	sub	sp, #12
200006d8:	af00      	add	r7, sp, #0
200006da:	6078      	str	r0, [r7, #4]
    return 1;
200006dc:	f04f 0301 	mov.w	r3, #1
}
200006e0:	4618      	mov	r0, r3
200006e2:	f107 070c 	add.w	r7, r7, #12
200006e6:	46bd      	mov	sp, r7
200006e8:	bc80      	pop	{r7}
200006ea:	4770      	bx	lr

200006ec <_lseek>:

/*==============================================================================
 * Set position in a file.
 */
int _lseek(int file, int ptr, int dir)
{
200006ec:	b480      	push	{r7}
200006ee:	b085      	sub	sp, #20
200006f0:	af00      	add	r7, sp, #0
200006f2:	60f8      	str	r0, [r7, #12]
200006f4:	60b9      	str	r1, [r7, #8]
200006f6:	607a      	str	r2, [r7, #4]
    return 0;
200006f8:	f04f 0300 	mov.w	r3, #0
}
200006fc:	4618      	mov	r0, r3
200006fe:	f107 0714 	add.w	r7, r7, #20
20000702:	46bd      	mov	sp, r7
20000704:	bc80      	pop	{r7}
20000706:	4770      	bx	lr

20000708 <_read>:

/*==============================================================================
 * Read from a file.
 */
int _read(int file, char *ptr, int len)
{
20000708:	b480      	push	{r7}
2000070a:	b085      	sub	sp, #20
2000070c:	af00      	add	r7, sp, #0
2000070e:	60f8      	str	r0, [r7, #12]
20000710:	60b9      	str	r1, [r7, #8]
20000712:	607a      	str	r2, [r7, #4]
    return 0;
20000714:	f04f 0300 	mov.w	r3, #0
}
20000718:	4618      	mov	r0, r3
2000071a:	f107 0714 	add.w	r7, r7, #20
2000071e:	46bd      	mov	sp, r7
20000720:	bc80      	pop	{r7}
20000722:	4770      	bx	lr

20000724 <_write_r>:
 * all files, including stdout—so if you need to generate any output, for
 * example to a serial port for debugging, you should make your minimal write
 * capable of doing this.
 */
int _write_r( void * reent, int file, char * ptr, int len )
{
20000724:	b580      	push	{r7, lr}
20000726:	b084      	sub	sp, #16
20000728:	af00      	add	r7, sp, #0
2000072a:	60f8      	str	r0, [r7, #12]
2000072c:	60b9      	str	r1, [r7, #8]
2000072e:	607a      	str	r2, [r7, #4]
20000730:	603b      	str	r3, [r7, #0]
#ifdef ACTEL_STDIO_THRU_UART
    /*--------------------------------------------------------------------------
     * Initialize the UART driver if it is the first time this function is
     * called.
     */
    if ( !g_stdio_uart_init_done )
20000732:	f243 336c 	movw	r3, #13164	; 0x336c
20000736:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000073a:	681b      	ldr	r3, [r3, #0]
2000073c:	2b00      	cmp	r3, #0
2000073e:	d110      	bne.n	20000762 <_write_r+0x3e>
    {
        MSS_UART_init( &g_mss_uart0, ACTEL_STDIO_BAUD_RATE, (MSS_UART_DATA_8_BITS | MSS_UART_NO_PARITY));
20000740:	f243 30d0 	movw	r0, #13264	; 0x33d0
20000744:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000748:	f44f 4161 	mov.w	r1, #57600	; 0xe100
2000074c:	f04f 0203 	mov.w	r2, #3
20000750:	f000 f89a 	bl	20000888 <MSS_UART_init>
        g_stdio_uart_init_done = 1;
20000754:	f243 336c 	movw	r3, #13164	; 0x336c
20000758:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000075c:	f04f 0201 	mov.w	r2, #1
20000760:	601a      	str	r2, [r3, #0]
    }
    
    /*--------------------------------------------------------------------------
     * Output text to the UART.
     */
    MSS_UART_polled_tx( &g_mss_uart0, (uint8_t *)ptr, len );
20000762:	683b      	ldr	r3, [r7, #0]
20000764:	f243 30d0 	movw	r0, #13264	; 0x33d0
20000768:	f2c2 0000 	movt	r0, #8192	; 0x2000
2000076c:	6879      	ldr	r1, [r7, #4]
2000076e:	461a      	mov	r2, r3
20000770:	f000 f98c 	bl	20000a8c <MSS_UART_polled_tx>
    
    return len;
20000774:	683b      	ldr	r3, [r7, #0]
#else   /* ACTEL_STDIO_THRU_UART */
    return 0;
#endif  /* ACTEL_STDIO_THRU_UART */
}
20000776:	4618      	mov	r0, r3
20000778:	f107 0710 	add.w	r7, r7, #16
2000077c:	46bd      	mov	sp, r7
2000077e:	bd80      	pop	{r7, pc}

20000780 <_sbrk>:
 * it is useful to have a working implementation. The following suffices for a
 * standalone system; it exploits the symbol _end automatically defined by the
 * GNU linker. 
 */
caddr_t _sbrk(int incr)
{
20000780:	b580      	push	{r7, lr}
20000782:	b084      	sub	sp, #16
20000784:	af00      	add	r7, sp, #0
20000786:	6078      	str	r0, [r7, #4]
    extern char _end;		/* Defined by the linker */
    static char *heap_end;
    char *prev_heap_end;
    char * stack_ptr;
    
    if (heap_end == 0)
20000788:	f243 3370 	movw	r3, #13168	; 0x3370
2000078c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000790:	681b      	ldr	r3, [r3, #0]
20000792:	2b00      	cmp	r3, #0
20000794:	d108      	bne.n	200007a8 <_sbrk+0x28>
    {
      heap_end = &_end;
20000796:	f243 3370 	movw	r3, #13168	; 0x3370
2000079a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000079e:	f243 4200 	movw	r2, #13312	; 0x3400
200007a2:	f2c2 0200 	movt	r2, #8192	; 0x2000
200007a6:	601a      	str	r2, [r3, #0]
    }
    
    prev_heap_end = heap_end;
200007a8:	f243 3370 	movw	r3, #13168	; 0x3370
200007ac:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007b0:	681b      	ldr	r3, [r3, #0]
200007b2:	60bb      	str	r3, [r7, #8]
    asm volatile ("MRS %0, msp" : "=r" (stack_ptr) );
200007b4:	f3ef 8308 	mrs	r3, MSP
200007b8:	60fb      	str	r3, [r7, #12]
    if (heap_end + incr > stack_ptr)
200007ba:	f243 3370 	movw	r3, #13168	; 0x3370
200007be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007c2:	681a      	ldr	r2, [r3, #0]
200007c4:	687b      	ldr	r3, [r7, #4]
200007c6:	441a      	add	r2, r3
200007c8:	68fb      	ldr	r3, [r7, #12]
200007ca:	429a      	cmp	r2, r3
200007cc:	d90f      	bls.n	200007ee <_sbrk+0x6e>
    {
      _write_r ((void *)0, 1, "Heap and stack collision\n", 25);
200007ce:	f04f 0000 	mov.w	r0, #0
200007d2:	f04f 0101 	mov.w	r1, #1
200007d6:	f642 5290 	movw	r2, #11664	; 0x2d90
200007da:	f2c2 0200 	movt	r2, #8192	; 0x2000
200007de:	f04f 0319 	mov.w	r3, #25
200007e2:	f7ff ff9f 	bl	20000724 <_write_r>
      _exit (1);
200007e6:	f04f 0001 	mov.w	r0, #1
200007ea:	f7ff ff5b 	bl	200006a4 <_exit>
    }
  
    heap_end += incr;
200007ee:	f243 3370 	movw	r3, #13168	; 0x3370
200007f2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200007f6:	681a      	ldr	r2, [r3, #0]
200007f8:	687b      	ldr	r3, [r7, #4]
200007fa:	441a      	add	r2, r3
200007fc:	f243 3370 	movw	r3, #13168	; 0x3370
20000800:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000804:	601a      	str	r2, [r3, #0]
    return (caddr_t) prev_heap_end;
20000806:	68bb      	ldr	r3, [r7, #8]
}
20000808:	4618      	mov	r0, r3
2000080a:	f107 0710 	add.w	r7, r7, #16
2000080e:	46bd      	mov	sp, r7
20000810:	bd80      	pop	{r7, pc}
20000812:	bf00      	nop

20000814 <NVIC_EnableIRQ>:
 *
 * Enable a device specific interupt in the NVIC interrupt controller.
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
{
20000814:	b480      	push	{r7}
20000816:	b083      	sub	sp, #12
20000818:	af00      	add	r7, sp, #0
2000081a:	4603      	mov	r3, r0
2000081c:	80fb      	strh	r3, [r7, #6]
  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
2000081e:	f24e 1300 	movw	r3, #57600	; 0xe100
20000822:	f2ce 0300 	movt	r3, #57344	; 0xe000
20000826:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
2000082a:	ea4f 1252 	mov.w	r2, r2, lsr #5
2000082e:	88f9      	ldrh	r1, [r7, #6]
20000830:	f001 011f 	and.w	r1, r1, #31
20000834:	f04f 0001 	mov.w	r0, #1
20000838:	fa00 f101 	lsl.w	r1, r0, r1
2000083c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
20000840:	f107 070c 	add.w	r7, r7, #12
20000844:	46bd      	mov	sp, r7
20000846:	bc80      	pop	{r7}
20000848:	4770      	bx	lr
2000084a:	bf00      	nop

2000084c <NVIC_ClearPendingIRQ>:
 *
 * Clear the pending bit for the specified interrupt. 
 * The interrupt number cannot be a negative value.
 */
static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
2000084c:	b480      	push	{r7}
2000084e:	b083      	sub	sp, #12
20000850:	af00      	add	r7, sp, #0
20000852:	4603      	mov	r3, r0
20000854:	80fb      	strh	r3, [r7, #6]
  NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
20000856:	f24e 1300 	movw	r3, #57600	; 0xe100
2000085a:	f2ce 0300 	movt	r3, #57344	; 0xe000
2000085e:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
20000862:	ea4f 1252 	mov.w	r2, r2, lsr #5
20000866:	88f9      	ldrh	r1, [r7, #6]
20000868:	f001 011f 	and.w	r1, r1, #31
2000086c:	f04f 0001 	mov.w	r0, #1
20000870:	fa00 f101 	lsl.w	r1, r0, r1
20000874:	f102 0260 	add.w	r2, r2, #96	; 0x60
20000878:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
}
2000087c:	f107 070c 	add.w	r7, r7, #12
20000880:	46bd      	mov	sp, r7
20000882:	bc80      	pop	{r7}
20000884:	4770      	bx	lr
20000886:	bf00      	nop

20000888 <MSS_UART_init>:
(
    mss_uart_instance_t* this_uart,
    uint32_t baud_rate,
    uint8_t line_config
)
{
20000888:	b580      	push	{r7, lr}
2000088a:	b088      	sub	sp, #32
2000088c:	af00      	add	r7, sp, #0
2000088e:	60f8      	str	r0, [r7, #12]
20000890:	60b9      	str	r1, [r7, #8]
20000892:	4613      	mov	r3, r2
20000894:	71fb      	strb	r3, [r7, #7]
    uint16_t baud_value = 1U;
20000896:	f04f 0301 	mov.w	r3, #1
2000089a:	82fb      	strh	r3, [r7, #22]
    uint32_t pclk_freq = 0U;
2000089c:	f04f 0300 	mov.w	r3, #0
200008a0:	61bb      	str	r3, [r7, #24]
    uint32_t baud_value_l;

    /* The driver expects g_mss_uart0 and g_mss_uart1 to be the only
     * mss_uart_instance_t instances used to identify UART0 and UART1. */
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
200008a2:	68fa      	ldr	r2, [r7, #12]
200008a4:	f243 33d0 	movw	r3, #13264	; 0x33d0
200008a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008ac:	429a      	cmp	r2, r3
200008ae:	d007      	beq.n	200008c0 <MSS_UART_init+0x38>
200008b0:	68fa      	ldr	r2, [r7, #12]
200008b2:	f243 33a8 	movw	r3, #13224	; 0x33a8
200008b6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008ba:	429a      	cmp	r2, r3
200008bc:	d000      	beq.n	200008c0 <MSS_UART_init+0x38>
200008be:	be00      	bkpt	0x0000

    /* baud_rate should be greater than 0 */
    ASSERT( 0U < baud_rate );
200008c0:	68bb      	ldr	r3, [r7, #8]
200008c2:	2b00      	cmp	r3, #0
200008c4:	d100      	bne.n	200008c8 <MSS_UART_init+0x40>
200008c6:	be00      	bkpt	0x0000

    /* Force the value of the CMSIS global variables holding the various system
     * clock frequencies to be updated. */
    SystemCoreClockUpdate();
200008c8:	f000 fb58 	bl	20000f7c <SystemCoreClockUpdate>

    if ( this_uart == &g_mss_uart0 )
200008cc:	68fa      	ldr	r2, [r7, #12]
200008ce:	f243 33d0 	movw	r3, #13264	; 0x33d0
200008d2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008d6:	429a      	cmp	r2, r3
200008d8:	d12e      	bne.n	20000938 <MSS_UART_init+0xb0>
    {
        this_uart->hw_reg = UART0;
200008da:	68fb      	ldr	r3, [r7, #12]
200008dc:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
200008e0:	601a      	str	r2, [r3, #0]
        this_uart->hw_reg_bit = UART0_BITBAND;
200008e2:	68fb      	ldr	r3, [r7, #12]
200008e4:	f04f 4284 	mov.w	r2, #1107296256	; 0x42000000
200008e8:	605a      	str	r2, [r3, #4]
        this_uart->irqn = UART0_IRQn;
200008ea:	68fb      	ldr	r3, [r7, #12]
200008ec:	f04f 020a 	mov.w	r2, #10
200008f0:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK0;
200008f2:	f642 6354 	movw	r3, #11860	; 0x2e54
200008f6:	f2c2 0300 	movt	r3, #8192	; 0x2000
200008fa:	681b      	ldr	r3, [r3, #0]
200008fc:	61bb      	str	r3, [r7, #24]

        /* reset UART0 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART0_SOFTRESET_MASK;
200008fe:	f242 0300 	movw	r3, #8192	; 0x2000
20000902:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000906:	f242 0200 	movw	r2, #8192	; 0x2000
2000090a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000090e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000910:	f042 0280 	orr.w	r2, r2, #128	; 0x80
20000914:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART0 interrupt */
        NVIC_ClearPendingIRQ( UART0_IRQn );
20000916:	f04f 000a 	mov.w	r0, #10
2000091a:	f7ff ff97 	bl	2000084c <NVIC_ClearPendingIRQ>
        /* Take UART0 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART0_SOFTRESET_MASK;
2000091e:	f242 0300 	movw	r3, #8192	; 0x2000
20000922:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000926:	f242 0200 	movw	r2, #8192	; 0x2000
2000092a:	f2ce 0204 	movt	r2, #57348	; 0xe004
2000092e:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000930:	f022 0280 	bic.w	r2, r2, #128	; 0x80
20000934:	631a      	str	r2, [r3, #48]	; 0x30
20000936:	e031      	b.n	2000099c <MSS_UART_init+0x114>
    }
    else
    {
        this_uart->hw_reg = UART1;
20000938:	68fa      	ldr	r2, [r7, #12]
2000093a:	f240 0300 	movw	r3, #0
2000093e:	f2c4 0301 	movt	r3, #16385	; 0x4001
20000942:	6013      	str	r3, [r2, #0]
        this_uart->hw_reg_bit = UART1_BITBAND;
20000944:	68fa      	ldr	r2, [r7, #12]
20000946:	f240 0300 	movw	r3, #0
2000094a:	f2c4 2320 	movt	r3, #16928	; 0x4220
2000094e:	6053      	str	r3, [r2, #4]
        this_uart->irqn = UART1_IRQn;
20000950:	68fb      	ldr	r3, [r7, #12]
20000952:	f04f 020b 	mov.w	r2, #11
20000956:	811a      	strh	r2, [r3, #8]

        pclk_freq = g_FrequencyPCLK1;
20000958:	f642 6358 	movw	r3, #11864	; 0x2e58
2000095c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000960:	681b      	ldr	r3, [r3, #0]
20000962:	61bb      	str	r3, [r7, #24]

        /* Reset UART1 */
        SYSREG->SOFT_RST_CR |= SYSREG_UART1_SOFTRESET_MASK;
20000964:	f242 0300 	movw	r3, #8192	; 0x2000
20000968:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000096c:	f242 0200 	movw	r2, #8192	; 0x2000
20000970:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000974:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000976:	f442 7280 	orr.w	r2, r2, #256	; 0x100
2000097a:	631a      	str	r2, [r3, #48]	; 0x30
        /* Clear any previously pended UART1 interrupt */
        NVIC_ClearPendingIRQ( UART1_IRQn );
2000097c:	f04f 000b 	mov.w	r0, #11
20000980:	f7ff ff64 	bl	2000084c <NVIC_ClearPendingIRQ>
        /* Take UART1 out of reset. */
        SYSREG->SOFT_RST_CR &= ~SYSREG_UART1_SOFTRESET_MASK;
20000984:	f242 0300 	movw	r3, #8192	; 0x2000
20000988:	f2ce 0304 	movt	r3, #57348	; 0xe004
2000098c:	f242 0200 	movw	r2, #8192	; 0x2000
20000990:	f2ce 0204 	movt	r2, #57348	; 0xe004
20000994:	6b12      	ldr	r2, [r2, #48]	; 0x30
20000996:	f422 7280 	bic.w	r2, r2, #256	; 0x100
2000099a:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* disable interrupts */
    this_uart->hw_reg->IER = 0U;
2000099c:	68fb      	ldr	r3, [r7, #12]
2000099e:	681b      	ldr	r3, [r3, #0]
200009a0:	f04f 0200 	mov.w	r2, #0
200009a4:	711a      	strb	r2, [r3, #4]
     * The baud value is computed using the following equation:
     *      baud_value_l = PCLK_Frequency / (baud_rate * 16)
     * The baud value is rounded up or down depending on what would be the remainder
     * of the divide by 16 operation.
     */
    if( 0U < baud_rate )
200009a6:	68bb      	ldr	r3, [r7, #8]
200009a8:	2b00      	cmp	r3, #0
200009aa:	d021      	beq.n	200009f0 <MSS_UART_init+0x168>
    {
        baud_value_l = (uint32_t)(pclk_freq / baud_rate);
200009ac:	69ba      	ldr	r2, [r7, #24]
200009ae:	68bb      	ldr	r3, [r7, #8]
200009b0:	fbb2 f3f3 	udiv	r3, r2, r3
200009b4:	61fb      	str	r3, [r7, #28]
        if( baud_value_l & 0x00000008U )
200009b6:	69fb      	ldr	r3, [r7, #28]
200009b8:	f003 0308 	and.w	r3, r3, #8
200009bc:	2b00      	cmp	r3, #0
200009be:	d006      	beq.n	200009ce <MSS_UART_init+0x146>
        {
            /* remainder above 0.5 */
            baud_value_l = (baud_value_l >> 4U) + 1U;        
200009c0:	69fb      	ldr	r3, [r7, #28]
200009c2:	ea4f 1313 	mov.w	r3, r3, lsr #4
200009c6:	f103 0301 	add.w	r3, r3, #1
200009ca:	61fb      	str	r3, [r7, #28]
200009cc:	e003      	b.n	200009d6 <MSS_UART_init+0x14e>
        }
        else
        {
            /* remainder below 0.5 */
            baud_value_l = (baud_value_l >> 4U);
200009ce:	69fb      	ldr	r3, [r7, #28]
200009d0:	ea4f 1313 	mov.w	r3, r3, lsr #4
200009d4:	61fb      	str	r3, [r7, #28]
        }
    
        /* Check if the baud rate is supported by the PCLK */
        ASSERT( baud_value_l <= UINT16_MAX);
200009d6:	69fa      	ldr	r2, [r7, #28]
200009d8:	f64f 73ff 	movw	r3, #65535	; 0xffff
200009dc:	429a      	cmp	r2, r3
200009de:	d900      	bls.n	200009e2 <MSS_UART_init+0x15a>
200009e0:	be00      	bkpt	0x0000
        if( baud_value_l <= (uint32_t)UINT16_MAX)
200009e2:	69fa      	ldr	r2, [r7, #28]
200009e4:	f64f 73ff 	movw	r3, #65535	; 0xffff
200009e8:	429a      	cmp	r2, r3
200009ea:	d801      	bhi.n	200009f0 <MSS_UART_init+0x168>
        {
            baud_value = (uint16_t)baud_value_l;
200009ec:	69fb      	ldr	r3, [r7, #28]
200009ee:	82fb      	strh	r3, [r7, #22]
        }
    }
    
    /* set divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)1;
200009f0:	68fb      	ldr	r3, [r7, #12]
200009f2:	685b      	ldr	r3, [r3, #4]
200009f4:	f04f 0201 	mov.w	r2, #1
200009f8:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* msb of baud value */
    this_uart->hw_reg->DMR = (uint8_t)(baud_value >> 8);
200009fc:	68fb      	ldr	r3, [r7, #12]
200009fe:	681b      	ldr	r3, [r3, #0]
20000a00:	8afa      	ldrh	r2, [r7, #22]
20000a02:	ea4f 2212 	mov.w	r2, r2, lsr #8
20000a06:	b292      	uxth	r2, r2
20000a08:	b2d2      	uxtb	r2, r2
20000a0a:	711a      	strb	r2, [r3, #4]
    /* lsb of baud value */
    this_uart->hw_reg->DLR = (uint8_t)baud_value;
20000a0c:	68fb      	ldr	r3, [r7, #12]
20000a0e:	681b      	ldr	r3, [r3, #0]
20000a10:	8afa      	ldrh	r2, [r7, #22]
20000a12:	b2d2      	uxtb	r2, r2
20000a14:	701a      	strb	r2, [r3, #0]

    /* reset divisor latch */
    this_uart->hw_reg_bit->LCR_DLAB = (uint32_t)0;
20000a16:	68fb      	ldr	r3, [r7, #12]
20000a18:	685b      	ldr	r3, [r3, #4]
20000a1a:	f04f 0200 	mov.w	r2, #0
20000a1e:	f8c3 219c 	str.w	r2, [r3, #412]	; 0x19c

    /* set the line control register (bit length, stop bits, parity) */
    this_uart->hw_reg->LCR = line_config;
20000a22:	68fb      	ldr	r3, [r7, #12]
20000a24:	681b      	ldr	r3, [r3, #0]
20000a26:	79fa      	ldrb	r2, [r7, #7]
20000a28:	731a      	strb	r2, [r3, #12]

    /* FIFO configuration */
    /* RX FIFO length = 1 byte, clear receiver FIFO, 
       clear transmitter FIFO, enable RXRDYN and TXRDYN pins. */
    this_uart->hw_reg->FCR = (uint8_t)MSS_UART_FIFO_SINGLE_BYTE | 
20000a2a:	68fb      	ldr	r3, [r7, #12]
20000a2c:	681b      	ldr	r3, [r3, #0]
20000a2e:	f04f 020e 	mov.w	r2, #14
20000a32:	721a      	strb	r2, [r3, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_CLEAR_TX_FIFO_MASK | 
                              FCR_ENABLE_TXRDY_RXRDY_MASK;
    /* disable loopback */
    this_uart->hw_reg_bit->MCR_LOOP = (uint32_t)0;
20000a34:	68fb      	ldr	r3, [r7, #12]
20000a36:	685b      	ldr	r3, [r3, #4]
20000a38:	f04f 0200 	mov.w	r2, #0
20000a3c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

    /* Instance setup */
    this_uart->tx_buff_size = TX_COMPLETE;
20000a40:	68fb      	ldr	r3, [r7, #12]
20000a42:	f04f 0200 	mov.w	r2, #0
20000a46:	611a      	str	r2, [r3, #16]
    this_uart->tx_buffer = (const uint8_t *)0;
20000a48:	68fb      	ldr	r3, [r7, #12]
20000a4a:	f04f 0200 	mov.w	r2, #0
20000a4e:	60da      	str	r2, [r3, #12]
    this_uart->tx_idx = 0U;
20000a50:	68fb      	ldr	r3, [r7, #12]
20000a52:	f04f 0200 	mov.w	r2, #0
20000a56:	615a      	str	r2, [r3, #20]

    /* Default handlers for MSS UART interrupts */
    this_uart->rx_handler       = NULL_HANDLER;
20000a58:	68fb      	ldr	r3, [r7, #12]
20000a5a:	f04f 0200 	mov.w	r2, #0
20000a5e:	61da      	str	r2, [r3, #28]
    this_uart->tx_handler       = default_tx_handler;
20000a60:	68fa      	ldr	r2, [r7, #12]
20000a62:	f640 5369 	movw	r3, #3433	; 0xd69
20000a66:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000a6a:	6213      	str	r3, [r2, #32]
    this_uart->linests_handler  = NULL_HANDLER;
20000a6c:	68fb      	ldr	r3, [r7, #12]
20000a6e:	f04f 0200 	mov.w	r2, #0
20000a72:	619a      	str	r2, [r3, #24]
    this_uart->modemsts_handler = NULL_HANDLER;
20000a74:	68fb      	ldr	r3, [r7, #12]
20000a76:	f04f 0200 	mov.w	r2, #0
20000a7a:	625a      	str	r2, [r3, #36]	; 0x24

    /* Initialize the sticky status */
    this_uart->status = 0U;
20000a7c:	68fb      	ldr	r3, [r7, #12]
20000a7e:	f04f 0200 	mov.w	r2, #0
20000a82:	729a      	strb	r2, [r3, #10]
}
20000a84:	f107 0720 	add.w	r7, r7, #32
20000a88:	46bd      	mov	sp, r7
20000a8a:	bd80      	pop	{r7, pc}

20000a8c <MSS_UART_polled_tx>:
(
    mss_uart_instance_t * this_uart,
    const uint8_t * pbuff,
    uint32_t tx_size
)
{
20000a8c:	b480      	push	{r7}
20000a8e:	b089      	sub	sp, #36	; 0x24
20000a90:	af00      	add	r7, sp, #0
20000a92:	60f8      	str	r0, [r7, #12]
20000a94:	60b9      	str	r1, [r7, #8]
20000a96:	607a      	str	r2, [r7, #4]
    uint32_t char_idx = 0U;
20000a98:	f04f 0300 	mov.w	r3, #0
20000a9c:	613b      	str	r3, [r7, #16]
    uint32_t size_sent;
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000a9e:	68fa      	ldr	r2, [r7, #12]
20000aa0:	f243 33d0 	movw	r3, #13264	; 0x33d0
20000aa4:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000aa8:	429a      	cmp	r2, r3
20000aaa:	d007      	beq.n	20000abc <MSS_UART_polled_tx+0x30>
20000aac:	68fa      	ldr	r2, [r7, #12]
20000aae:	f243 33a8 	movw	r3, #13224	; 0x33a8
20000ab2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ab6:	429a      	cmp	r2, r3
20000ab8:	d000      	beq.n	20000abc <MSS_UART_polled_tx+0x30>
20000aba:	be00      	bkpt	0x0000
    ASSERT( pbuff != ( (uint8_t *)0 ) );
20000abc:	68bb      	ldr	r3, [r7, #8]
20000abe:	2b00      	cmp	r3, #0
20000ac0:	d100      	bne.n	20000ac4 <MSS_UART_polled_tx+0x38>
20000ac2:	be00      	bkpt	0x0000
    ASSERT( tx_size > 0U );
20000ac4:	687b      	ldr	r3, [r7, #4]
20000ac6:	2b00      	cmp	r3, #0
20000ac8:	d100      	bne.n	20000acc <MSS_UART_polled_tx+0x40>
20000aca:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000acc:	68fa      	ldr	r2, [r7, #12]
20000ace:	f243 33d0 	movw	r3, #13264	; 0x33d0
20000ad2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ad6:	429a      	cmp	r2, r3
20000ad8:	d006      	beq.n	20000ae8 <MSS_UART_polled_tx+0x5c>
20000ada:	68fa      	ldr	r2, [r7, #12]
20000adc:	f243 33a8 	movw	r3, #13224	; 0x33a8
20000ae0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ae4:	429a      	cmp	r2, r3
20000ae6:	d13d      	bne.n	20000b64 <MSS_UART_polled_tx+0xd8>
20000ae8:	68bb      	ldr	r3, [r7, #8]
20000aea:	2b00      	cmp	r3, #0
20000aec:	d03a      	beq.n	20000b64 <MSS_UART_polled_tx+0xd8>
20000aee:	687b      	ldr	r3, [r7, #4]
20000af0:	2b00      	cmp	r3, #0
20000af2:	d037      	beq.n	20000b64 <MSS_UART_polled_tx+0xd8>
         /* Remain in this loop until the entire input buffer
          * has been transferred to the UART.
          */
        do {
            /* Read the Line Status Register and update the sticky record */
            status = this_uart->hw_reg->LSR;
20000af4:	68fb      	ldr	r3, [r7, #12]
20000af6:	681b      	ldr	r3, [r3, #0]
20000af8:	7d1b      	ldrb	r3, [r3, #20]
20000afa:	76fb      	strb	r3, [r7, #27]
            this_uart->status |= status;
20000afc:	68fb      	ldr	r3, [r7, #12]
20000afe:	7a9a      	ldrb	r2, [r3, #10]
20000b00:	7efb      	ldrb	r3, [r7, #27]
20000b02:	ea42 0303 	orr.w	r3, r2, r3
20000b06:	b2da      	uxtb	r2, r3
20000b08:	68fb      	ldr	r3, [r7, #12]
20000b0a:	729a      	strb	r2, [r3, #10]

            /* Check if TX FIFO is empty. */
            if( status & MSS_UART_THRE )
20000b0c:	7efb      	ldrb	r3, [r7, #27]
20000b0e:	f003 0320 	and.w	r3, r3, #32
20000b12:	2b00      	cmp	r3, #0
20000b14:	d023      	beq.n	20000b5e <MSS_UART_polled_tx+0xd2>
            {
                uint32_t fill_size = TX_FIFO_SIZE;
20000b16:	f04f 0310 	mov.w	r3, #16
20000b1a:	61fb      	str	r3, [r7, #28]

                /* Calculate the number of bytes to transmit. */
                if ( tx_size < TX_FIFO_SIZE )
20000b1c:	687b      	ldr	r3, [r7, #4]
20000b1e:	2b0f      	cmp	r3, #15
20000b20:	d801      	bhi.n	20000b26 <MSS_UART_polled_tx+0x9a>
                {
                    fill_size = tx_size;
20000b22:	687b      	ldr	r3, [r7, #4]
20000b24:	61fb      	str	r3, [r7, #28]
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000b26:	f04f 0300 	mov.w	r3, #0
20000b2a:	617b      	str	r3, [r7, #20]
20000b2c:	e00e      	b.n	20000b4c <MSS_UART_polled_tx+0xc0>
                {
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
20000b2e:	68fb      	ldr	r3, [r7, #12]
20000b30:	681b      	ldr	r3, [r3, #0]
20000b32:	68b9      	ldr	r1, [r7, #8]
20000b34:	693a      	ldr	r2, [r7, #16]
20000b36:	440a      	add	r2, r1
20000b38:	7812      	ldrb	r2, [r2, #0]
20000b3a:	701a      	strb	r2, [r3, #0]
20000b3c:	693b      	ldr	r3, [r7, #16]
20000b3e:	f103 0301 	add.w	r3, r3, #1
20000b42:	613b      	str	r3, [r7, #16]
                {
                    fill_size = tx_size;
                }

                /* Fill the TX FIFO with the calculated the number of bytes. */
                for ( size_sent = 0U; size_sent < fill_size; ++size_sent )
20000b44:	697b      	ldr	r3, [r7, #20]
20000b46:	f103 0301 	add.w	r3, r3, #1
20000b4a:	617b      	str	r3, [r7, #20]
20000b4c:	697a      	ldr	r2, [r7, #20]
20000b4e:	69fb      	ldr	r3, [r7, #28]
20000b50:	429a      	cmp	r2, r3
20000b52:	d3ec      	bcc.n	20000b2e <MSS_UART_polled_tx+0xa2>
                    /* Send next character in the buffer. */
                    this_uart->hw_reg->THR = pbuff[char_idx++];
                }

                /* Calculate the number of untransmitted bytes remaining. */
                tx_size -= size_sent;
20000b54:	687a      	ldr	r2, [r7, #4]
20000b56:	697b      	ldr	r3, [r7, #20]
20000b58:	ebc3 0302 	rsb	r3, r3, r2
20000b5c:	607b      	str	r3, [r7, #4]
            }
        }while( tx_size );
20000b5e:	687b      	ldr	r3, [r7, #4]
20000b60:	2b00      	cmp	r3, #0
20000b62:	d1c7      	bne.n	20000af4 <MSS_UART_polled_tx+0x68>
    }
}
20000b64:	f107 0724 	add.w	r7, r7, #36	; 0x24
20000b68:	46bd      	mov	sp, r7
20000b6a:	bc80      	pop	{r7}
20000b6c:	4770      	bx	lr
20000b6e:	bf00      	nop

20000b70 <MSS_UART_get_rx>:
(
    mss_uart_instance_t * this_uart,
    uint8_t * rx_buff,
    size_t buff_size
)
{
20000b70:	b480      	push	{r7}
20000b72:	b087      	sub	sp, #28
20000b74:	af00      	add	r7, sp, #0
20000b76:	60f8      	str	r0, [r7, #12]
20000b78:	60b9      	str	r1, [r7, #8]
20000b7a:	607a      	str	r2, [r7, #4]
    size_t rx_size = 0U;
20000b7c:	f04f 0300 	mov.w	r3, #0
20000b80:	613b      	str	r3, [r7, #16]
    uint8_t status = 0U;
20000b82:	f04f 0300 	mov.w	r3, #0
20000b86:	75fb      	strb	r3, [r7, #23]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000b88:	68fa      	ldr	r2, [r7, #12]
20000b8a:	f243 33d0 	movw	r3, #13264	; 0x33d0
20000b8e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000b92:	429a      	cmp	r2, r3
20000b94:	d007      	beq.n	20000ba6 <MSS_UART_get_rx+0x36>
20000b96:	68fa      	ldr	r2, [r7, #12]
20000b98:	f243 33a8 	movw	r3, #13224	; 0x33a8
20000b9c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ba0:	429a      	cmp	r2, r3
20000ba2:	d000      	beq.n	20000ba6 <MSS_UART_get_rx+0x36>
20000ba4:	be00      	bkpt	0x0000
    ASSERT( rx_buff != ((uint8_t *)0) );
20000ba6:	68bb      	ldr	r3, [r7, #8]
20000ba8:	2b00      	cmp	r3, #0
20000baa:	d100      	bne.n	20000bae <MSS_UART_get_rx+0x3e>
20000bac:	be00      	bkpt	0x0000
    ASSERT( buff_size > 0U );
20000bae:	687b      	ldr	r3, [r7, #4]
20000bb0:	2b00      	cmp	r3, #0
20000bb2:	d100      	bne.n	20000bb6 <MSS_UART_get_rx+0x46>
20000bb4:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000bb6:	68fa      	ldr	r2, [r7, #12]
20000bb8:	f243 33d0 	movw	r3, #13264	; 0x33d0
20000bbc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bc0:	429a      	cmp	r2, r3
20000bc2:	d006      	beq.n	20000bd2 <MSS_UART_get_rx+0x62>
20000bc4:	68fa      	ldr	r2, [r7, #12]
20000bc6:	f243 33a8 	movw	r3, #13224	; 0x33a8
20000bca:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000bce:	429a      	cmp	r2, r3
20000bd0:	d134      	bne.n	20000c3c <MSS_UART_get_rx+0xcc>
20000bd2:	68bb      	ldr	r3, [r7, #8]
20000bd4:	2b00      	cmp	r3, #0
20000bd6:	d031      	beq.n	20000c3c <MSS_UART_get_rx+0xcc>
20000bd8:	687b      	ldr	r3, [r7, #4]
20000bda:	2b00      	cmp	r3, #0
20000bdc:	d02e      	beq.n	20000c3c <MSS_UART_get_rx+0xcc>
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
20000bde:	68fb      	ldr	r3, [r7, #12]
20000be0:	681b      	ldr	r3, [r3, #0]
20000be2:	7d1b      	ldrb	r3, [r3, #20]
20000be4:	75fb      	strb	r3, [r7, #23]
        this_uart->status |= status;
20000be6:	68fb      	ldr	r3, [r7, #12]
20000be8:	7a9a      	ldrb	r2, [r3, #10]
20000bea:	7dfb      	ldrb	r3, [r7, #23]
20000bec:	ea42 0303 	orr.w	r3, r2, r3
20000bf0:	b2da      	uxtb	r2, r3
20000bf2:	68fb      	ldr	r3, [r7, #12]
20000bf4:	729a      	strb	r2, [r3, #10]

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000bf6:	e017      	b.n	20000c28 <MSS_UART_get_rx+0xb8>
               ( rx_size < buff_size ) )
        {
            rx_buff[rx_size] = this_uart->hw_reg->RBR;
20000bf8:	68ba      	ldr	r2, [r7, #8]
20000bfa:	693b      	ldr	r3, [r7, #16]
20000bfc:	4413      	add	r3, r2
20000bfe:	68fa      	ldr	r2, [r7, #12]
20000c00:	6812      	ldr	r2, [r2, #0]
20000c02:	7812      	ldrb	r2, [r2, #0]
20000c04:	b2d2      	uxtb	r2, r2
20000c06:	701a      	strb	r2, [r3, #0]
            ++rx_size;
20000c08:	693b      	ldr	r3, [r7, #16]
20000c0a:	f103 0301 	add.w	r3, r3, #1
20000c0e:	613b      	str	r3, [r7, #16]
            status = this_uart->hw_reg->LSR;
20000c10:	68fb      	ldr	r3, [r7, #12]
20000c12:	681b      	ldr	r3, [r3, #0]
20000c14:	7d1b      	ldrb	r3, [r3, #20]
20000c16:	75fb      	strb	r3, [r7, #23]
            this_uart->status |= status;
20000c18:	68fb      	ldr	r3, [r7, #12]
20000c1a:	7a9a      	ldrb	r2, [r3, #10]
20000c1c:	7dfb      	ldrb	r3, [r7, #23]
20000c1e:	ea42 0303 	orr.w	r3, r2, r3
20000c22:	b2da      	uxtb	r2, r3
20000c24:	68fb      	ldr	r3, [r7, #12]
20000c26:	729a      	strb	r2, [r3, #10]
          ( rx_buff != ((uint8_t *)0) ) && ( buff_size > 0U ) )
    {
        status = this_uart->hw_reg->LSR;
        this_uart->status |= status;

        while (( (status & MSS_UART_DATA_READY) != 0U) &&
20000c28:	7dfb      	ldrb	r3, [r7, #23]
20000c2a:	f003 0301 	and.w	r3, r3, #1
20000c2e:	b2db      	uxtb	r3, r3
20000c30:	2b00      	cmp	r3, #0
20000c32:	d003      	beq.n	20000c3c <MSS_UART_get_rx+0xcc>
20000c34:	693a      	ldr	r2, [r7, #16]
20000c36:	687b      	ldr	r3, [r7, #4]
20000c38:	429a      	cmp	r2, r3
20000c3a:	d3dd      	bcc.n	20000bf8 <MSS_UART_get_rx+0x88>
            ++rx_size;
            status = this_uart->hw_reg->LSR;
            this_uart->status |= status;
        }
    }
    return rx_size;
20000c3c:	693b      	ldr	r3, [r7, #16]
}
20000c3e:	4618      	mov	r0, r3
20000c40:	f107 071c 	add.w	r7, r7, #28
20000c44:	46bd      	mov	sp, r7
20000c46:	bc80      	pop	{r7}
20000c48:	4770      	bx	lr
20000c4a:	bf00      	nop

20000c4c <MSS_UART_isr>:
static void
MSS_UART_isr
(
    mss_uart_instance_t * this_uart
)
{
20000c4c:	b580      	push	{r7, lr}
20000c4e:	b084      	sub	sp, #16
20000c50:	af00      	add	r7, sp, #0
20000c52:	6078      	str	r0, [r7, #4]
    uint8_t iirf;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000c54:	687a      	ldr	r2, [r7, #4]
20000c56:	f243 33d0 	movw	r3, #13264	; 0x33d0
20000c5a:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c5e:	429a      	cmp	r2, r3
20000c60:	d007      	beq.n	20000c72 <MSS_UART_isr+0x26>
20000c62:	687a      	ldr	r2, [r7, #4]
20000c64:	f243 33a8 	movw	r3, #13224	; 0x33a8
20000c68:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c6c:	429a      	cmp	r2, r3
20000c6e:	d000      	beq.n	20000c72 <MSS_UART_isr+0x26>
20000c70:	be00      	bkpt	0x0000

    if ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) )
20000c72:	687a      	ldr	r2, [r7, #4]
20000c74:	f243 33d0 	movw	r3, #13264	; 0x33d0
20000c78:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c7c:	429a      	cmp	r2, r3
20000c7e:	d006      	beq.n	20000c8e <MSS_UART_isr+0x42>
20000c80:	687a      	ldr	r2, [r7, #4]
20000c82:	f243 33a8 	movw	r3, #13224	; 0x33a8
20000c86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000c8a:	429a      	cmp	r2, r3
20000c8c:	d167      	bne.n	20000d5e <MSS_UART_isr+0x112>
    {
        iirf = this_uart->hw_reg->IIR & IIRF_MASK;
20000c8e:	687b      	ldr	r3, [r7, #4]
20000c90:	681b      	ldr	r3, [r3, #0]
20000c92:	7a1b      	ldrb	r3, [r3, #8]
20000c94:	b2db      	uxtb	r3, r3
20000c96:	f003 030f 	and.w	r3, r3, #15
20000c9a:	73fb      	strb	r3, [r7, #15]

        switch ( iirf )
20000c9c:	7bfb      	ldrb	r3, [r7, #15]
20000c9e:	2b0c      	cmp	r3, #12
20000ca0:	d854      	bhi.n	20000d4c <MSS_UART_isr+0x100>
20000ca2:	a201      	add	r2, pc, #4	; (adr r2, 20000ca8 <MSS_UART_isr+0x5c>)
20000ca4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
20000ca8:	20000cdd 	.word	0x20000cdd
20000cac:	20000d4d 	.word	0x20000d4d
20000cb0:	20000cf9 	.word	0x20000cf9
20000cb4:	20000d4d 	.word	0x20000d4d
20000cb8:	20000d15 	.word	0x20000d15
20000cbc:	20000d4d 	.word	0x20000d4d
20000cc0:	20000d31 	.word	0x20000d31
20000cc4:	20000d4d 	.word	0x20000d4d
20000cc8:	20000d4d 	.word	0x20000d4d
20000ccc:	20000d4d 	.word	0x20000d4d
20000cd0:	20000d4d 	.word	0x20000d4d
20000cd4:	20000d4d 	.word	0x20000d4d
20000cd8:	20000d15 	.word	0x20000d15
        {
            case IIRF_MODEM_STATUS:  /* Modem status interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->modemsts_handler );
20000cdc:	687b      	ldr	r3, [r7, #4]
20000cde:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000ce0:	2b00      	cmp	r3, #0
20000ce2:	d100      	bne.n	20000ce6 <MSS_UART_isr+0x9a>
20000ce4:	be00      	bkpt	0x0000
                if( NULL_HANDLER != this_uart->modemsts_handler )
20000ce6:	687b      	ldr	r3, [r7, #4]
20000ce8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000cea:	2b00      	cmp	r3, #0
20000cec:	d030      	beq.n	20000d50 <MSS_UART_isr+0x104>
                {
                   (*(this_uart->modemsts_handler))( this_uart );
20000cee:	687b      	ldr	r3, [r7, #4]
20000cf0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
20000cf2:	6878      	ldr	r0, [r7, #4]
20000cf4:	4798      	blx	r3
                }
            }
            break;
20000cf6:	e032      	b.n	20000d5e <MSS_UART_isr+0x112>

            case IIRF_THRE: /* Transmitter Holding Register Empty */
            {
                ASSERT( NULL_HANDLER != this_uart->tx_handler );
20000cf8:	687b      	ldr	r3, [r7, #4]
20000cfa:	6a1b      	ldr	r3, [r3, #32]
20000cfc:	2b00      	cmp	r3, #0
20000cfe:	d100      	bne.n	20000d02 <MSS_UART_isr+0xb6>
20000d00:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->tx_handler )
20000d02:	687b      	ldr	r3, [r7, #4]
20000d04:	6a1b      	ldr	r3, [r3, #32]
20000d06:	2b00      	cmp	r3, #0
20000d08:	d024      	beq.n	20000d54 <MSS_UART_isr+0x108>
                {
                    (*(this_uart->tx_handler))( this_uart );
20000d0a:	687b      	ldr	r3, [r7, #4]
20000d0c:	6a1b      	ldr	r3, [r3, #32]
20000d0e:	6878      	ldr	r0, [r7, #4]
20000d10:	4798      	blx	r3
                }
            }
            break;
20000d12:	e024      	b.n	20000d5e <MSS_UART_isr+0x112>

            case IIRF_RX_DATA:      /* Received Data Available */
            case IIRF_DATA_TIMEOUT: /* Received Data Timed-out */
            {
                ASSERT( NULL_HANDLER != this_uart->rx_handler );
20000d14:	687b      	ldr	r3, [r7, #4]
20000d16:	69db      	ldr	r3, [r3, #28]
20000d18:	2b00      	cmp	r3, #0
20000d1a:	d100      	bne.n	20000d1e <MSS_UART_isr+0xd2>
20000d1c:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->rx_handler )
20000d1e:	687b      	ldr	r3, [r7, #4]
20000d20:	69db      	ldr	r3, [r3, #28]
20000d22:	2b00      	cmp	r3, #0
20000d24:	d018      	beq.n	20000d58 <MSS_UART_isr+0x10c>
                {
                    (*(this_uart->rx_handler))( this_uart );
20000d26:	687b      	ldr	r3, [r7, #4]
20000d28:	69db      	ldr	r3, [r3, #28]
20000d2a:	6878      	ldr	r0, [r7, #4]
20000d2c:	4798      	blx	r3
                }
            }
            break;
20000d2e:	e016      	b.n	20000d5e <MSS_UART_isr+0x112>

            case IIRF_RX_LINE_STATUS:  /* Line Status Interrupt */
            {
                ASSERT( NULL_HANDLER != this_uart->linests_handler );
20000d30:	687b      	ldr	r3, [r7, #4]
20000d32:	699b      	ldr	r3, [r3, #24]
20000d34:	2b00      	cmp	r3, #0
20000d36:	d100      	bne.n	20000d3a <MSS_UART_isr+0xee>
20000d38:	be00      	bkpt	0x0000
                if ( NULL_HANDLER != this_uart->linests_handler )
20000d3a:	687b      	ldr	r3, [r7, #4]
20000d3c:	699b      	ldr	r3, [r3, #24]
20000d3e:	2b00      	cmp	r3, #0
20000d40:	d00c      	beq.n	20000d5c <MSS_UART_isr+0x110>
                {
                   (*(this_uart->linests_handler))( this_uart );
20000d42:	687b      	ldr	r3, [r7, #4]
20000d44:	699b      	ldr	r3, [r3, #24]
20000d46:	6878      	ldr	r0, [r7, #4]
20000d48:	4798      	blx	r3
                }
            }
            break;
20000d4a:	e008      	b.n	20000d5e <MSS_UART_isr+0x112>

            default:
            {
                ASSERT( INVALID_INTERRUPT );
20000d4c:	be00      	bkpt	0x0000
20000d4e:	e006      	b.n	20000d5e <MSS_UART_isr+0x112>
                if( NULL_HANDLER != this_uart->modemsts_handler )
                {
                   (*(this_uart->modemsts_handler))( this_uart );
                }
            }
            break;
20000d50:	bf00      	nop
20000d52:	e004      	b.n	20000d5e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->tx_handler )
                {
                    (*(this_uart->tx_handler))( this_uart );
                }
            }
            break;
20000d54:	bf00      	nop
20000d56:	e002      	b.n	20000d5e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->rx_handler )
                {
                    (*(this_uart->rx_handler))( this_uart );
                }
            }
            break;
20000d58:	bf00      	nop
20000d5a:	e000      	b.n	20000d5e <MSS_UART_isr+0x112>
                if ( NULL_HANDLER != this_uart->linests_handler )
                {
                   (*(this_uart->linests_handler))( this_uart );
                }
            }
            break;
20000d5c:	bf00      	nop
                ASSERT( INVALID_INTERRUPT );
            }
            break;
        }
    }
}
20000d5e:	f107 0710 	add.w	r7, r7, #16
20000d62:	46bd      	mov	sp, r7
20000d64:	bd80      	pop	{r7, pc}
20000d66:	bf00      	nop

20000d68 <default_tx_handler>:
static void
default_tx_handler
(
    mss_uart_instance_t * this_uart
)
{
20000d68:	b480      	push	{r7}
20000d6a:	b087      	sub	sp, #28
20000d6c:	af00      	add	r7, sp, #0
20000d6e:	6078      	str	r0, [r7, #4]
    uint8_t status;

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000d70:	687a      	ldr	r2, [r7, #4]
20000d72:	f243 33d0 	movw	r3, #13264	; 0x33d0
20000d76:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d7a:	429a      	cmp	r2, r3
20000d7c:	d007      	beq.n	20000d8e <default_tx_handler+0x26>
20000d7e:	687a      	ldr	r2, [r7, #4]
20000d80:	f243 33a8 	movw	r3, #13224	; 0x33a8
20000d84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000d88:	429a      	cmp	r2, r3
20000d8a:	d000      	beq.n	20000d8e <default_tx_handler+0x26>
20000d8c:	be00      	bkpt	0x0000
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
20000d8e:	687b      	ldr	r3, [r7, #4]
20000d90:	68db      	ldr	r3, [r3, #12]
20000d92:	2b00      	cmp	r3, #0
20000d94:	d100      	bne.n	20000d98 <default_tx_handler+0x30>
20000d96:	be00      	bkpt	0x0000
    ASSERT( 0U < this_uart->tx_buff_size );
20000d98:	687b      	ldr	r3, [r7, #4]
20000d9a:	691b      	ldr	r3, [r3, #16]
20000d9c:	2b00      	cmp	r3, #0
20000d9e:	d100      	bne.n	20000da2 <default_tx_handler+0x3a>
20000da0:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000da2:	687a      	ldr	r2, [r7, #4]
20000da4:	f243 33d0 	movw	r3, #13264	; 0x33d0
20000da8:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dac:	429a      	cmp	r2, r3
20000dae:	d006      	beq.n	20000dbe <default_tx_handler+0x56>
20000db0:	687a      	ldr	r2, [r7, #4]
20000db2:	f243 33a8 	movw	r3, #13224	; 0x33a8
20000db6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000dba:	429a      	cmp	r2, r3
20000dbc:	d152      	bne.n	20000e64 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
20000dbe:	687b      	ldr	r3, [r7, #4]
20000dc0:	68db      	ldr	r3, [r3, #12]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000dc2:	2b00      	cmp	r3, #0
20000dc4:	d04e      	beq.n	20000e64 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
20000dc6:	687b      	ldr	r3, [r7, #4]
20000dc8:	691b      	ldr	r3, [r3, #16]

    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
    ASSERT( ( (uint8_t *)0 ) != this_uart->tx_buffer );
    ASSERT( 0U < this_uart->tx_buff_size );

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000dca:	2b00      	cmp	r3, #0
20000dcc:	d04a      	beq.n	20000e64 <default_tx_handler+0xfc>
        ( ( (uint8_t *)0 ) != this_uart->tx_buffer ) &&
        ( 0U < this_uart->tx_buff_size ) )
    {
        /* Read the Line Status Register and update the sticky record. */
        status = this_uart->hw_reg->LSR;
20000dce:	687b      	ldr	r3, [r7, #4]
20000dd0:	681b      	ldr	r3, [r3, #0]
20000dd2:	7d1b      	ldrb	r3, [r3, #20]
20000dd4:	72fb      	strb	r3, [r7, #11]
        this_uart->status |= status;
20000dd6:	687b      	ldr	r3, [r7, #4]
20000dd8:	7a9a      	ldrb	r2, [r3, #10]
20000dda:	7afb      	ldrb	r3, [r7, #11]
20000ddc:	ea42 0303 	orr.w	r3, r2, r3
20000de0:	b2da      	uxtb	r2, r3
20000de2:	687b      	ldr	r3, [r7, #4]
20000de4:	729a      	strb	r2, [r3, #10]

        /*
         * This function should only be called as a result of a THRE interrupt.
         * Verify that this is true before proceeding to transmit data.
         */
        if ( status & MSS_UART_THRE )
20000de6:	7afb      	ldrb	r3, [r7, #11]
20000de8:	f003 0320 	and.w	r3, r3, #32
20000dec:	2b00      	cmp	r3, #0
20000dee:	d029      	beq.n	20000e44 <default_tx_handler+0xdc>
        {
            uint32_t i;
            uint32_t fill_size = TX_FIFO_SIZE;
20000df0:	f04f 0310 	mov.w	r3, #16
20000df4:	613b      	str	r3, [r7, #16]
            uint32_t tx_remain = this_uart->tx_buff_size - this_uart->tx_idx;
20000df6:	687b      	ldr	r3, [r7, #4]
20000df8:	691a      	ldr	r2, [r3, #16]
20000dfa:	687b      	ldr	r3, [r7, #4]
20000dfc:	695b      	ldr	r3, [r3, #20]
20000dfe:	ebc3 0302 	rsb	r3, r3, r2
20000e02:	617b      	str	r3, [r7, #20]

            /* Calculate the number of bytes to transmit. */
            if ( tx_remain < TX_FIFO_SIZE )
20000e04:	697b      	ldr	r3, [r7, #20]
20000e06:	2b0f      	cmp	r3, #15
20000e08:	d801      	bhi.n	20000e0e <default_tx_handler+0xa6>
            {
                fill_size = tx_remain;
20000e0a:	697b      	ldr	r3, [r7, #20]
20000e0c:	613b      	str	r3, [r7, #16]
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20000e0e:	f04f 0300 	mov.w	r3, #0
20000e12:	60fb      	str	r3, [r7, #12]
20000e14:	e012      	b.n	20000e3c <default_tx_handler+0xd4>
            {
                /* Send next character in the buffer. */
                this_uart->hw_reg->THR = this_uart->tx_buffer[this_uart->tx_idx];
20000e16:	687b      	ldr	r3, [r7, #4]
20000e18:	681b      	ldr	r3, [r3, #0]
20000e1a:	687a      	ldr	r2, [r7, #4]
20000e1c:	68d1      	ldr	r1, [r2, #12]
20000e1e:	687a      	ldr	r2, [r7, #4]
20000e20:	6952      	ldr	r2, [r2, #20]
20000e22:	440a      	add	r2, r1
20000e24:	7812      	ldrb	r2, [r2, #0]
20000e26:	701a      	strb	r2, [r3, #0]
                ++this_uart->tx_idx;
20000e28:	687b      	ldr	r3, [r7, #4]
20000e2a:	695b      	ldr	r3, [r3, #20]
20000e2c:	f103 0201 	add.w	r2, r3, #1
20000e30:	687b      	ldr	r3, [r7, #4]
20000e32:	615a      	str	r2, [r3, #20]
            {
                fill_size = tx_remain;
            }

            /* Fill the TX FIFO with the calculated the number of bytes. */
            for ( i = 0U; i < fill_size; ++i )
20000e34:	68fb      	ldr	r3, [r7, #12]
20000e36:	f103 0301 	add.w	r3, r3, #1
20000e3a:	60fb      	str	r3, [r7, #12]
20000e3c:	68fa      	ldr	r2, [r7, #12]
20000e3e:	693b      	ldr	r3, [r7, #16]
20000e40:	429a      	cmp	r2, r3
20000e42:	d3e8      	bcc.n	20000e16 <default_tx_handler+0xae>
                ++this_uart->tx_idx;
            }
        }

        /* Flag Tx as complete if all data has been pushed into the Tx FIFO. */
        if ( this_uart->tx_idx == this_uart->tx_buff_size )
20000e44:	687b      	ldr	r3, [r7, #4]
20000e46:	695a      	ldr	r2, [r3, #20]
20000e48:	687b      	ldr	r3, [r7, #4]
20000e4a:	691b      	ldr	r3, [r3, #16]
20000e4c:	429a      	cmp	r2, r3
20000e4e:	d109      	bne.n	20000e64 <default_tx_handler+0xfc>
        {
            this_uart->tx_buff_size = TX_COMPLETE;
20000e50:	687b      	ldr	r3, [r7, #4]
20000e52:	f04f 0200 	mov.w	r2, #0
20000e56:	611a      	str	r2, [r3, #16]
            /* disables TX interrupt */
            this_uart->hw_reg_bit->IER_ETBEI = 0U;
20000e58:	687b      	ldr	r3, [r7, #4]
20000e5a:	685b      	ldr	r3, [r3, #4]
20000e5c:	f04f 0200 	mov.w	r2, #0
20000e60:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        }
    }
}
20000e64:	f107 071c 	add.w	r7, r7, #28
20000e68:	46bd      	mov	sp, r7
20000e6a:	bc80      	pop	{r7}
20000e6c:	4770      	bx	lr
20000e6e:	bf00      	nop

20000e70 <MSS_UART_set_rx_handler>:
(
    mss_uart_instance_t *       this_uart,
    mss_uart_irq_handler_t      handler,
    mss_uart_rx_trig_level_t    trigger_level
)
{
20000e70:	b580      	push	{r7, lr}
20000e72:	b084      	sub	sp, #16
20000e74:	af00      	add	r7, sp, #0
20000e76:	60f8      	str	r0, [r7, #12]
20000e78:	60b9      	str	r1, [r7, #8]
20000e7a:	4613      	mov	r3, r2
20000e7c:	71fb      	strb	r3, [r7, #7]
    ASSERT( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) );
20000e7e:	68fa      	ldr	r2, [r7, #12]
20000e80:	f243 33d0 	movw	r3, #13264	; 0x33d0
20000e84:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e88:	429a      	cmp	r2, r3
20000e8a:	d007      	beq.n	20000e9c <MSS_UART_set_rx_handler+0x2c>
20000e8c:	68fa      	ldr	r2, [r7, #12]
20000e8e:	f243 33a8 	movw	r3, #13224	; 0x33a8
20000e92:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000e96:	429a      	cmp	r2, r3
20000e98:	d000      	beq.n	20000e9c <MSS_UART_set_rx_handler+0x2c>
20000e9a:	be00      	bkpt	0x0000
    ASSERT( handler != INVALID_IRQ_HANDLER );
20000e9c:	68bb      	ldr	r3, [r7, #8]
20000e9e:	2b00      	cmp	r3, #0
20000ea0:	d100      	bne.n	20000ea4 <MSS_UART_set_rx_handler+0x34>
20000ea2:	be00      	bkpt	0x0000
    ASSERT( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL );
20000ea4:	79fb      	ldrb	r3, [r7, #7]
20000ea6:	2bc0      	cmp	r3, #192	; 0xc0
20000ea8:	d900      	bls.n	20000eac <MSS_UART_set_rx_handler+0x3c>
20000eaa:	be00      	bkpt	0x0000

    if( ( (this_uart == &g_mss_uart0) || (this_uart == &g_mss_uart1) ) &&
20000eac:	68fa      	ldr	r2, [r7, #12]
20000eae:	f243 33d0 	movw	r3, #13264	; 0x33d0
20000eb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000eb6:	429a      	cmp	r2, r3
20000eb8:	d006      	beq.n	20000ec8 <MSS_UART_set_rx_handler+0x58>
20000eba:	68fa      	ldr	r2, [r7, #12]
20000ebc:	f243 33a8 	movw	r3, #13224	; 0x33a8
20000ec0:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000ec4:	429a      	cmp	r2, r3
20000ec6:	d123      	bne.n	20000f10 <MSS_UART_set_rx_handler+0xa0>
20000ec8:	68bb      	ldr	r3, [r7, #8]
20000eca:	2b00      	cmp	r3, #0
20000ecc:	d020      	beq.n	20000f10 <MSS_UART_set_rx_handler+0xa0>
20000ece:	79fb      	ldrb	r3, [r7, #7]
20000ed0:	2bc0      	cmp	r3, #192	; 0xc0
20000ed2:	d81d      	bhi.n	20000f10 <MSS_UART_set_rx_handler+0xa0>
        ( handler != INVALID_IRQ_HANDLER) &&
        ( trigger_level < MSS_UART_FIFO_INVALID_TRIG_LEVEL) )
    {
        this_uart->rx_handler = handler;
20000ed4:	68fb      	ldr	r3, [r7, #12]
20000ed6:	68ba      	ldr	r2, [r7, #8]
20000ed8:	61da      	str	r2, [r3, #28]

        /* Set the receive interrupt trigger level. */
        /* Clear RX FIFO; Enable TXRDY and RXRDY for PDMA */
        this_uart->hw_reg->FCR = (uint8_t)(FCR_TRIG_LEVEL_MASK & (uint8_t)trigger_level) |
20000eda:	68fb      	ldr	r3, [r7, #12]
20000edc:	681a      	ldr	r2, [r3, #0]
20000ede:	79fb      	ldrb	r3, [r7, #7]
20000ee0:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
20000ee4:	f043 030a 	orr.w	r3, r3, #10
20000ee8:	b2db      	uxtb	r3, r3
20000eea:	7213      	strb	r3, [r2, #8]
                              FCR_CLEAR_RX_FIFO_MASK | FCR_ENABLE_TXRDY_RXRDY_MASK;

        /* Clear any previously pended interrupts */
        NVIC_ClearPendingIRQ( this_uart->irqn );
20000eec:	68fb      	ldr	r3, [r7, #12]
20000eee:	891b      	ldrh	r3, [r3, #8]
20000ef0:	b21b      	sxth	r3, r3
20000ef2:	4618      	mov	r0, r3
20000ef4:	f7ff fcaa 	bl	2000084c <NVIC_ClearPendingIRQ>

        /* Enable receive interrupt. */
        this_uart->hw_reg_bit->IER_ERBFI = 1U;
20000ef8:	68fb      	ldr	r3, [r7, #12]
20000efa:	685b      	ldr	r3, [r3, #4]
20000efc:	f04f 0201 	mov.w	r2, #1
20000f00:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

        /* Enable UART instance interrupt in Cortex-M3 NVIC. */
        NVIC_EnableIRQ( this_uart->irqn );
20000f04:	68fb      	ldr	r3, [r7, #12]
20000f06:	891b      	ldrh	r3, [r3, #8]
20000f08:	b21b      	sxth	r3, r3
20000f0a:	4618      	mov	r0, r3
20000f0c:	f7ff fc82 	bl	20000814 <NVIC_EnableIRQ>
    }
}
20000f10:	f107 0710 	add.w	r7, r7, #16
20000f14:	46bd      	mov	sp, r7
20000f16:	bd80      	pop	{r7, pc}

20000f18 <UART0_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART0_IRQHandler( void )
#else
void UART0_IRQHandler( void )
#endif
{
20000f18:	4668      	mov	r0, sp
20000f1a:	f020 0107 	bic.w	r1, r0, #7
20000f1e:	468d      	mov	sp, r1
20000f20:	b589      	push	{r0, r3, r7, lr}
20000f22:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart0 );
20000f24:	f243 30d0 	movw	r0, #13264	; 0x33d0
20000f28:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f2c:	f7ff fe8e 	bl	20000c4c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART0_IRQn );
20000f30:	f04f 000a 	mov.w	r0, #10
20000f34:	f7ff fc8a 	bl	2000084c <NVIC_ClearPendingIRQ>
}
20000f38:	46bd      	mov	sp, r7
20000f3a:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20000f3e:	4685      	mov	sp, r0
20000f40:	4770      	bx	lr
20000f42:	bf00      	nop

20000f44 <UART1_IRQHandler>:
#if defined(__GNUC__)
__attribute__((__interrupt__)) void UART1_IRQHandler( void )
#else
void UART1_IRQHandler( void )
#endif
{
20000f44:	4668      	mov	r0, sp
20000f46:	f020 0107 	bic.w	r1, r0, #7
20000f4a:	468d      	mov	sp, r1
20000f4c:	b589      	push	{r0, r3, r7, lr}
20000f4e:	af00      	add	r7, sp, #0
    MSS_UART_isr( &g_mss_uart1 );
20000f50:	f243 30a8 	movw	r0, #13224	; 0x33a8
20000f54:	f2c2 0000 	movt	r0, #8192	; 0x2000
20000f58:	f7ff fe78 	bl	20000c4c <MSS_UART_isr>
    NVIC_ClearPendingIRQ( UART1_IRQn );
20000f5c:	f04f 000b 	mov.w	r0, #11
20000f60:	f7ff fc74 	bl	2000084c <NVIC_ClearPendingIRQ>
}
20000f64:	46bd      	mov	sp, r7
20000f66:	e8bd 4089 	ldmia.w	sp!, {r0, r3, r7, lr}
20000f6a:	4685      	mov	sp, r0
20000f6c:	4770      	bx	lr
20000f6e:	bf00      	nop

20000f70 <SystemInit>:

/***************************************************************************//**
 * See system_a2fxxxm3f.h for details.
 */
void SystemInit(void)
{
20000f70:	b480      	push	{r7}
20000f72:	af00      	add	r7, sp, #0
    /*
     * Do not make use of global variables or make any asumptions regarding
     * memory content if modifying this function. The memory content has not been
     * initialised by the time this function is called by the start-up code.
     */
}
20000f74:	46bd      	mov	sp, r7
20000f76:	bc80      	pop	{r7}
20000f78:	4770      	bx	lr
20000f7a:	bf00      	nop

20000f7c <SystemCoreClockUpdate>:

/***************************************************************************//**
 *
 */
void SystemCoreClockUpdate (void)
{
20000f7c:	b580      	push	{r7, lr}
20000f7e:	b08a      	sub	sp, #40	; 0x28
20000f80:	af00      	add	r7, sp, #0
    uint32_t PclkDiv0;
    uint32_t PclkDiv1;
    uint32_t AceDiv;
    uint32_t FabDiv;

    const uint32_t pclk_div_lut[4] = { 1uL, 2uL, 4uL, 1uL };
20000f82:	f642 53ac 	movw	r3, #11692	; 0x2dac
20000f86:	f2c2 0300 	movt	r3, #8192	; 0x2000
20000f8a:	46bc      	mov	ip, r7
20000f8c:	cb0f      	ldmia	r3!, {r0, r1, r2, r3}
20000f8e:	e88c 000f 	stmia.w	ip, {r0, r1, r2, r3}

    /* Read PCLK dividers from system registers. Multiply the value read from
     * system register by two to get actual divider value. */
    PclkDiv0 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK0_DIV_SHIFT) & PCLK_DIV_MASK)];
20000f92:	f242 0300 	movw	r3, #8192	; 0x2000
20000f96:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000f9a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20000f9c:	ea4f 0393 	mov.w	r3, r3, lsr #2
20000fa0:	f003 0303 	and.w	r3, r3, #3
20000fa4:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000fa8:	f107 0228 	add.w	r2, r7, #40	; 0x28
20000fac:	4413      	add	r3, r2
20000fae:	f853 3c28 	ldr.w	r3, [r3, #-40]
20000fb2:	613b      	str	r3, [r7, #16]
    PclkDiv1 = pclk_div_lut[((SYSREG->MSS_CLK_CR >> PCLK1_DIV_SHIFT) & PCLK_DIV_MASK)];
20000fb4:	f242 0300 	movw	r3, #8192	; 0x2000
20000fb8:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000fbc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20000fbe:	ea4f 1313 	mov.w	r3, r3, lsr #4
20000fc2:	f003 0303 	and.w	r3, r3, #3
20000fc6:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000fca:	f107 0228 	add.w	r2, r7, #40	; 0x28
20000fce:	4413      	add	r3, r2
20000fd0:	f853 3c28 	ldr.w	r3, [r3, #-40]
20000fd4:	617b      	str	r3, [r7, #20]
    AceDiv = pclk_div_lut[((SYSREG->MSS_CLK_CR >> ACE_DIV_SHIFT) & PCLK_DIV_MASK)];
20000fd6:	f242 0300 	movw	r3, #8192	; 0x2000
20000fda:	f2ce 0304 	movt	r3, #57348	; 0xe004
20000fde:	6c9b      	ldr	r3, [r3, #72]	; 0x48
20000fe0:	ea4f 1393 	mov.w	r3, r3, lsr #6
20000fe4:	f003 0303 	and.w	r3, r3, #3
20000fe8:	ea4f 0383 	mov.w	r3, r3, lsl #2
20000fec:	f107 0228 	add.w	r2, r7, #40	; 0x28
20000ff0:	4413      	add	r3, r2
20000ff2:	f853 3c28 	ldr.w	r3, [r3, #-40]
20000ff6:	61bb      	str	r3, [r7, #24]
    {
        /* Compute the FPGA fabric frequency divider. */
        uint32_t obdiv;
        uint32_t obdivhalf;
        
        obdiv = (SYSREG->MSS_CCC_DIV_CR >> OBDIV_SHIFT) & OBDIV_MASK;
20000ff8:	f242 0300 	movw	r3, #8192	; 0x2000
20000ffc:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20001002:	ea4f 2313 	mov.w	r3, r3, lsr #8
20001006:	f003 031f 	and.w	r3, r3, #31
2000100a:	623b      	str	r3, [r7, #32]
        obdivhalf = (SYSREG->MSS_CCC_DIV_CR >> OBDIVHALF_SHIFT) & OBDIVHALF_MASK;
2000100c:	f242 0300 	movw	r3, #8192	; 0x2000
20001010:	f2ce 0304 	movt	r3, #57348	; 0xe004
20001014:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
20001016:	ea4f 3353 	mov.w	r3, r3, lsr #13
2000101a:	f003 0301 	and.w	r3, r3, #1
2000101e:	627b      	str	r3, [r7, #36]	; 0x24
        FabDiv = obdiv + 1uL;
20001020:	6a3b      	ldr	r3, [r7, #32]
20001022:	f103 0301 	add.w	r3, r3, #1
20001026:	61fb      	str	r3, [r7, #28]
        if ( obdivhalf != 0uL )
20001028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
2000102a:	2b00      	cmp	r3, #0
2000102c:	d003      	beq.n	20001036 <SystemCoreClockUpdate+0xba>
        {
            FabDiv = FabDiv * 2uL;
2000102e:	69fb      	ldr	r3, [r7, #28]
20001030:	ea4f 0343 	mov.w	r3, r3, lsl #1
20001034:	61fb      	str	r3, [r7, #28]
    }
    
    /* Retrieve FCLK from eNVM spare pages if Actel system boot programmed as part of the system. */
    
    /* Read system clock from eNVM spare pages. */
    SystemCoreClock = GetSystemClock();
20001036:	f000 f849 	bl	200010cc <GetSystemClock>
2000103a:	4602      	mov	r2, r0
2000103c:	f642 6350 	movw	r3, #11856	; 0x2e50
20001040:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001044:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK0 = SystemCoreClock / PclkDiv0;
20001046:	f642 6350 	movw	r3, #11856	; 0x2e50
2000104a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000104e:	681a      	ldr	r2, [r3, #0]
20001050:	693b      	ldr	r3, [r7, #16]
20001052:	fbb2 f2f3 	udiv	r2, r2, r3
20001056:	f642 6354 	movw	r3, #11860	; 0x2e54
2000105a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000105e:	601a      	str	r2, [r3, #0]
    g_FrequencyPCLK1 = SystemCoreClock / PclkDiv1;
20001060:	f642 6350 	movw	r3, #11856	; 0x2e50
20001064:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001068:	681a      	ldr	r2, [r3, #0]
2000106a:	697b      	ldr	r3, [r7, #20]
2000106c:	fbb2 f2f3 	udiv	r2, r2, r3
20001070:	f642 6358 	movw	r3, #11864	; 0x2e58
20001074:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001078:	601a      	str	r2, [r3, #0]
    g_FrequencyACE = SystemCoreClock / AceDiv;
2000107a:	f642 6350 	movw	r3, #11856	; 0x2e50
2000107e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001082:	681a      	ldr	r2, [r3, #0]
20001084:	69bb      	ldr	r3, [r7, #24]
20001086:	fbb2 f2f3 	udiv	r2, r2, r3
2000108a:	f642 635c 	movw	r3, #11868	; 0x2e5c
2000108e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001092:	601a      	str	r2, [r3, #0]
    g_FrequencyFPGA = SystemCoreClock / FabDiv;
20001094:	f642 6350 	movw	r3, #11856	; 0x2e50
20001098:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000109c:	681a      	ldr	r2, [r3, #0]
2000109e:	69fb      	ldr	r3, [r7, #28]
200010a0:	fbb2 f2f3 	udiv	r2, r2, r3
200010a4:	f642 6360 	movw	r3, #11872	; 0x2e60
200010a8:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010ac:	601a      	str	r2, [r3, #0]
    
    /* Keep SystemFrequency as well as SystemCoreClock for legacy reasons. */
    SystemFrequency = SystemCoreClock;
200010ae:	f642 6350 	movw	r3, #11856	; 0x2e50
200010b2:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010b6:	681a      	ldr	r2, [r3, #0]
200010b8:	f642 634c 	movw	r3, #11852	; 0x2e4c
200010bc:	f2c2 0300 	movt	r3, #8192	; 0x2000
200010c0:	601a      	str	r2, [r3, #0]
}
200010c2:	f107 0728 	add.w	r7, r7, #40	; 0x28
200010c6:	46bd      	mov	sp, r7
200010c8:	bd80      	pop	{r7, pc}
200010ca:	bf00      	nop

200010cc <GetSystemClock>:
 * retrieved from eNVM spare pages.
 * The FCLK frequency value selected in the MSS Configurator software tool is
 * stored in eNVM spare pages as part of the Actel system boot configuration data.
 */
uint32_t GetSystemClock( void )
{
200010cc:	b480      	push	{r7}
200010ce:	b08b      	sub	sp, #44	; 0x2c
200010d0:	af00      	add	r7, sp, #0
    uint32_t fclk = 0uL;
200010d2:	f04f 0300 	mov.w	r3, #0
200010d6:	607b      	str	r3, [r7, #4]
    
    uint32_t * p_sysboot_key = SYSBOOT_KEY_ADDR;
200010d8:	f640 031c 	movw	r3, #2076	; 0x81c
200010dc:	f2c6 0308 	movt	r3, #24584	; 0x6008
200010e0:	60bb      	str	r3, [r7, #8]
    uint32_t * p_idcode = IDCODE_LOCATION;
200010e2:	f240 2330 	movw	r3, #560	; 0x230
200010e6:	f2c6 0308 	movt	r3, #24584	; 0x6008
200010ea:	60fb      	str	r3, [r7, #12]
    uint32_t idcode;
	
    idcode = *p_idcode & ~IDCODE_DEV_REV_MASK;
200010ec:	68fb      	ldr	r3, [r7, #12]
200010ee:	681b      	ldr	r3, [r3, #0]
200010f0:	f023 4370 	bic.w	r3, r3, #4026531840	; 0xf0000000
200010f4:	613b      	str	r3, [r7, #16]
	
    if ( A2F060IFX_ID == idcode )
200010f6:	693a      	ldr	r2, [r7, #16]
200010f8:	f241 13cf 	movw	r3, #4559	; 0x11cf
200010fc:	f2c0 53a1 	movt	r3, #1441	; 0x5a1
20001100:	429a      	cmp	r2, r3
20001102:	d108      	bne.n	20001116 <GetSystemClock+0x4a>
    {
        uint32_t *p_fclk = SYSBOOT_A2F060_FCLK_ADDR;
20001104:	f64e 732c 	movw	r3, #61228	; 0xef2c
20001108:	f2c6 0301 	movt	r3, #24577	; 0x6001
2000110c:	617b      	str	r3, [r7, #20]
        fclk = *p_fclk;
2000110e:	697b      	ldr	r3, [r7, #20]
20001110:	681b      	ldr	r3, [r3, #0]
20001112:	607b      	str	r3, [r7, #4]
20001114:	e03d      	b.n	20001192 <GetSystemClock+0xc6>
    }
    else if ( SYSBOOT_KEY_VALUE == *p_sysboot_key )
20001116:	68bb      	ldr	r3, [r7, #8]
20001118:	681a      	ldr	r2, [r3, #0]
2000111a:	f244 3341 	movw	r3, #17217	; 0x4341
2000111e:	f6c4 4354 	movt	r3, #19540	; 0x4c54
20001122:	429a      	cmp	r2, r3
20001124:	d135      	bne.n	20001192 <GetSystemClock+0xc6>
    {
        /* Actel system boot programmed, check if it has the FCLK value stored. */
        uint32_t *p_sysboot_version = SYSBOOT_VERSION_ADDR;
20001126:	f640 0340 	movw	r3, #2112	; 0x840
2000112a:	f2c6 0308 	movt	r3, #24584	; 0x6008
2000112e:	61bb      	str	r3, [r7, #24]
        uint32_t sysboot_version = *p_sysboot_version;
20001130:	69bb      	ldr	r3, [r7, #24]
20001132:	681b      	ldr	r3, [r3, #0]
20001134:	61fb      	str	r3, [r7, #28]
        
        sysboot_version &= SYSBOOT_VERSION_MASK;
20001136:	69fb      	ldr	r3, [r7, #28]
20001138:	f023 437f 	bic.w	r3, r3, #4278190080	; 0xff000000
2000113c:	61fb      	str	r3, [r7, #28]
        
        if ( sysboot_version >= MIN_SYSBOOT_VERSION )
2000113e:	69fa      	ldr	r2, [r7, #28]
20001140:	f240 3300 	movw	r3, #768	; 0x300
20001144:	f2c0 0301 	movt	r3, #1
20001148:	429a      	cmp	r2, r3
2000114a:	d922      	bls.n	20001192 <GetSystemClock+0xc6>
        {
            /* Handle change of eNVM location of FCLK between 1.3.x and 2.x.x versions of the system boot. */
            if ( sysboot_version < SYSBOOT_VERSION_2_X )
2000114c:	69fa      	ldr	r2, [r7, #28]
2000114e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001152:	f2c0 0301 	movt	r3, #1
20001156:	429a      	cmp	r2, r3
20001158:	d808      	bhi.n	2000116c <GetSystemClock+0xa0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 1.3.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_1_3_FCLK_ADDR;
2000115a:	f241 632c 	movw	r3, #5676	; 0x162c
2000115e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001162:	623b      	str	r3, [r7, #32]
                fclk = *p_fclk;
20001164:	6a3b      	ldr	r3, [r7, #32]
20001166:	681b      	ldr	r3, [r3, #0]
20001168:	607b      	str	r3, [r7, #4]
2000116a:	e012      	b.n	20001192 <GetSystemClock+0xc6>
            }
            else if ( sysboot_version < MAX_SYSBOOT_VERSION )
2000116c:	69fa      	ldr	r2, [r7, #28]
2000116e:	f64f 73ff 	movw	r3, #65535	; 0xffff
20001172:	f2c0 0302 	movt	r3, #2
20001176:	429a      	cmp	r2, r3
20001178:	d808      	bhi.n	2000118c <GetSystemClock+0xc0>
            {
                /* Read FCLK value from MSS configurator generated configuration
                 * data stored in eNVM spare pages as part of system boot version 2.x.x
                 * configuration tables. */
                uint32_t *p_fclk = SYSBOOT_2_x_FCLK_ADDR;
2000117a:	f641 63ac 	movw	r3, #7852	; 0x1eac
2000117e:	f2c6 0308 	movt	r3, #24584	; 0x6008
20001182:	627b      	str	r3, [r7, #36]	; 0x24
                fclk = *p_fclk;
20001184:	6a7b      	ldr	r3, [r7, #36]	; 0x24
20001186:	681b      	ldr	r3, [r3, #0]
20001188:	607b      	str	r3, [r7, #4]
2000118a:	e002      	b.n	20001192 <GetSystemClock+0xc6>
            }
            else
            {
                fclk = 0uL;
2000118c:	f04f 0300 	mov.w	r3, #0
20001190:	607b      	str	r3, [r7, #4]
            }
        }
    }
    
    if ( 0uL == fclk )
20001192:	687b      	ldr	r3, [r7, #4]
20001194:	2b00      	cmp	r3, #0
20001196:	d105      	bne.n	200011a4 <GetSystemClock+0xd8>
        /* 
         * Could not retrieve FCLK from system boot configuration data. Fall back
         * to using SMARTFUSION_FCLK_FREQ which must then be defined as part of
         * project settings.
         */
        ASSERT( SMARTFUSION_FCLK_FREQ_DEFINED );
20001198:	be00      	bkpt	0x0000
        fclk = SMARTFUSION_FCLK_FREQ;
2000119a:	f647 0340 	movw	r3, #30784	; 0x7840
2000119e:	f2c0 137d 	movt	r3, #381	; 0x17d
200011a2:	607b      	str	r3, [r7, #4]
    }
    
    return fclk;
200011a4:	687b      	ldr	r3, [r7, #4]
}
200011a6:	4618      	mov	r0, r3
200011a8:	f107 072c 	add.w	r7, r7, #44	; 0x2c
200011ac:	46bd      	mov	sp, r7
200011ae:	bc80      	pop	{r7}
200011b0:	4770      	bx	lr
200011b2:	bf00      	nop

200011b4 <__libc_init_array>:
200011b4:	b570      	push	{r4, r5, r6, lr}
200011b6:	f642 6640 	movw	r6, #11840	; 0x2e40
200011ba:	f642 6540 	movw	r5, #11840	; 0x2e40
200011be:	f2c2 0600 	movt	r6, #8192	; 0x2000
200011c2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200011c6:	1b76      	subs	r6, r6, r5
200011c8:	10b6      	asrs	r6, r6, #2
200011ca:	d006      	beq.n	200011da <__libc_init_array+0x26>
200011cc:	2400      	movs	r4, #0
200011ce:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200011d2:	3401      	adds	r4, #1
200011d4:	4798      	blx	r3
200011d6:	42a6      	cmp	r6, r4
200011d8:	d8f9      	bhi.n	200011ce <__libc_init_array+0x1a>
200011da:	f642 6540 	movw	r5, #11840	; 0x2e40
200011de:	f642 6644 	movw	r6, #11844	; 0x2e44
200011e2:	f2c2 0500 	movt	r5, #8192	; 0x2000
200011e6:	f2c2 0600 	movt	r6, #8192	; 0x2000
200011ea:	1b76      	subs	r6, r6, r5
200011ec:	f001 fe1c 	bl	20002e28 <_init>
200011f0:	10b6      	asrs	r6, r6, #2
200011f2:	d006      	beq.n	20001202 <__libc_init_array+0x4e>
200011f4:	2400      	movs	r4, #0
200011f6:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
200011fa:	3401      	adds	r4, #1
200011fc:	4798      	blx	r3
200011fe:	42a6      	cmp	r6, r4
20001200:	d8f9      	bhi.n	200011f6 <__libc_init_array+0x42>
20001202:	bd70      	pop	{r4, r5, r6, pc}

20001204 <_puts_r>:
20001204:	b530      	push	{r4, r5, lr}
20001206:	4604      	mov	r4, r0
20001208:	b089      	sub	sp, #36	; 0x24
2000120a:	4608      	mov	r0, r1
2000120c:	460d      	mov	r5, r1
2000120e:	f000 f83d 	bl	2000128c <strlen>
20001212:	f642 53c4 	movw	r3, #11716	; 0x2dc4
20001216:	9501      	str	r5, [sp, #4]
20001218:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000121c:	9303      	str	r3, [sp, #12]
2000121e:	9002      	str	r0, [sp, #8]
20001220:	1c43      	adds	r3, r0, #1
20001222:	9307      	str	r3, [sp, #28]
20001224:	2301      	movs	r3, #1
20001226:	9304      	str	r3, [sp, #16]
20001228:	ab01      	add	r3, sp, #4
2000122a:	9305      	str	r3, [sp, #20]
2000122c:	2302      	movs	r3, #2
2000122e:	9306      	str	r3, [sp, #24]
20001230:	b10c      	cbz	r4, 20001236 <_puts_r+0x32>
20001232:	69a3      	ldr	r3, [r4, #24]
20001234:	b1eb      	cbz	r3, 20001272 <_puts_r+0x6e>
20001236:	f642 6364 	movw	r3, #11876	; 0x2e64
2000123a:	4620      	mov	r0, r4
2000123c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001240:	681b      	ldr	r3, [r3, #0]
20001242:	689b      	ldr	r3, [r3, #8]
20001244:	899a      	ldrh	r2, [r3, #12]
20001246:	f412 5f00 	tst.w	r2, #8192	; 0x2000
2000124a:	bf01      	itttt	eq
2000124c:	f442 5200 	orreq.w	r2, r2, #8192	; 0x2000
20001250:	819a      	strheq	r2, [r3, #12]
20001252:	6e59      	ldreq	r1, [r3, #100]	; 0x64
20001254:	f421 5200 	biceq.w	r2, r1, #8192	; 0x2000
20001258:	68a1      	ldr	r1, [r4, #8]
2000125a:	bf08      	it	eq
2000125c:	665a      	streq	r2, [r3, #100]	; 0x64
2000125e:	aa05      	add	r2, sp, #20
20001260:	f000 f928 	bl	200014b4 <__sfvwrite_r>
20001264:	2800      	cmp	r0, #0
20001266:	bf14      	ite	ne
20001268:	f04f 30ff 	movne.w	r0, #4294967295
2000126c:	200a      	moveq	r0, #10
2000126e:	b009      	add	sp, #36	; 0x24
20001270:	bd30      	pop	{r4, r5, pc}
20001272:	4620      	mov	r0, r4
20001274:	f000 f8ee 	bl	20001454 <__sinit>
20001278:	e7dd      	b.n	20001236 <_puts_r+0x32>
2000127a:	bf00      	nop

2000127c <puts>:
2000127c:	f642 6364 	movw	r3, #11876	; 0x2e64
20001280:	4601      	mov	r1, r0
20001282:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001286:	6818      	ldr	r0, [r3, #0]
20001288:	e7bc      	b.n	20001204 <_puts_r>
2000128a:	bf00      	nop

2000128c <strlen>:
2000128c:	f020 0103 	bic.w	r1, r0, #3
20001290:	f010 0003 	ands.w	r0, r0, #3
20001294:	f1c0 0000 	rsb	r0, r0, #0
20001298:	f851 3b04 	ldr.w	r3, [r1], #4
2000129c:	f100 0c04 	add.w	ip, r0, #4
200012a0:	ea4f 0ccc 	mov.w	ip, ip, lsl #3
200012a4:	f06f 0200 	mvn.w	r2, #0
200012a8:	bf1c      	itt	ne
200012aa:	fa22 f20c 	lsrne.w	r2, r2, ip
200012ae:	4313      	orrne	r3, r2
200012b0:	f04f 0c01 	mov.w	ip, #1
200012b4:	ea4c 2c0c 	orr.w	ip, ip, ip, lsl #8
200012b8:	ea4c 4c0c 	orr.w	ip, ip, ip, lsl #16
200012bc:	eba3 020c 	sub.w	r2, r3, ip
200012c0:	ea22 0203 	bic.w	r2, r2, r3
200012c4:	ea12 12cc 	ands.w	r2, r2, ip, lsl #7
200012c8:	bf04      	itt	eq
200012ca:	f851 3b04 	ldreq.w	r3, [r1], #4
200012ce:	3004      	addeq	r0, #4
200012d0:	d0f4      	beq.n	200012bc <strlen+0x30>
200012d2:	f013 0fff 	tst.w	r3, #255	; 0xff
200012d6:	bf1f      	itttt	ne
200012d8:	3001      	addne	r0, #1
200012da:	f413 4f7f 	tstne.w	r3, #65280	; 0xff00
200012de:	3001      	addne	r0, #1
200012e0:	f413 0f7f 	tstne.w	r3, #16711680	; 0xff0000
200012e4:	bf18      	it	ne
200012e6:	3001      	addne	r0, #1
200012e8:	4770      	bx	lr
200012ea:	bf00      	nop

200012ec <__sfp_lock_acquire>:
200012ec:	4770      	bx	lr
200012ee:	bf00      	nop

200012f0 <__sfp_lock_release>:
200012f0:	4770      	bx	lr
200012f2:	bf00      	nop

200012f4 <__sinit_lock_acquire>:
200012f4:	4770      	bx	lr
200012f6:	bf00      	nop

200012f8 <__sinit_lock_release>:
200012f8:	4770      	bx	lr
200012fa:	bf00      	nop

200012fc <__fp_lock>:
200012fc:	2000      	movs	r0, #0
200012fe:	4770      	bx	lr

20001300 <__fp_unlock>:
20001300:	2000      	movs	r0, #0
20001302:	4770      	bx	lr

20001304 <__fp_unlock_all>:
20001304:	f642 6364 	movw	r3, #11876	; 0x2e64
20001308:	f241 3101 	movw	r1, #4865	; 0x1301
2000130c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001310:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001314:	6818      	ldr	r0, [r3, #0]
20001316:	f000 ba91 	b.w	2000183c <_fwalk>
2000131a:	bf00      	nop

2000131c <__fp_lock_all>:
2000131c:	f642 6364 	movw	r3, #11876	; 0x2e64
20001320:	f241 21fd 	movw	r1, #4861	; 0x12fd
20001324:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001328:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000132c:	6818      	ldr	r0, [r3, #0]
2000132e:	f000 ba85 	b.w	2000183c <_fwalk>
20001332:	bf00      	nop

20001334 <_cleanup_r>:
20001334:	f642 0119 	movw	r1, #10265	; 0x2819
20001338:	f2c2 0100 	movt	r1, #8192	; 0x2000
2000133c:	f000 ba7e 	b.w	2000183c <_fwalk>

20001340 <_cleanup>:
20001340:	f642 53bc 	movw	r3, #11708	; 0x2dbc
20001344:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001348:	6818      	ldr	r0, [r3, #0]
2000134a:	e7f3      	b.n	20001334 <_cleanup_r>

2000134c <std>:
2000134c:	b510      	push	{r4, lr}
2000134e:	4604      	mov	r4, r0
20001350:	2300      	movs	r3, #0
20001352:	305c      	adds	r0, #92	; 0x5c
20001354:	81a1      	strh	r1, [r4, #12]
20001356:	4619      	mov	r1, r3
20001358:	81e2      	strh	r2, [r4, #14]
2000135a:	2208      	movs	r2, #8
2000135c:	6023      	str	r3, [r4, #0]
2000135e:	6063      	str	r3, [r4, #4]
20001360:	60a3      	str	r3, [r4, #8]
20001362:	6663      	str	r3, [r4, #100]	; 0x64
20001364:	6123      	str	r3, [r4, #16]
20001366:	6163      	str	r3, [r4, #20]
20001368:	61a3      	str	r3, [r4, #24]
2000136a:	f000 febd 	bl	200020e8 <memset>
2000136e:	f242 600d 	movw	r0, #9741	; 0x260d
20001372:	f242 51d1 	movw	r1, #9681	; 0x25d1
20001376:	f242 52a9 	movw	r2, #9641	; 0x25a9
2000137a:	f242 53a1 	movw	r3, #9633	; 0x25a1
2000137e:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001382:	f2c2 0100 	movt	r1, #8192	; 0x2000
20001386:	f2c2 0200 	movt	r2, #8192	; 0x2000
2000138a:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000138e:	6260      	str	r0, [r4, #36]	; 0x24
20001390:	62a1      	str	r1, [r4, #40]	; 0x28
20001392:	62e2      	str	r2, [r4, #44]	; 0x2c
20001394:	6323      	str	r3, [r4, #48]	; 0x30
20001396:	6224      	str	r4, [r4, #32]
20001398:	bd10      	pop	{r4, pc}
2000139a:	bf00      	nop

2000139c <__sfmoreglue>:
2000139c:	b570      	push	{r4, r5, r6, lr}
2000139e:	2568      	movs	r5, #104	; 0x68
200013a0:	460e      	mov	r6, r1
200013a2:	fb05 f501 	mul.w	r5, r5, r1
200013a6:	f105 010c 	add.w	r1, r5, #12
200013aa:	f000 fa6d 	bl	20001888 <_malloc_r>
200013ae:	4604      	mov	r4, r0
200013b0:	b148      	cbz	r0, 200013c6 <__sfmoreglue+0x2a>
200013b2:	f100 030c 	add.w	r3, r0, #12
200013b6:	2100      	movs	r1, #0
200013b8:	6046      	str	r6, [r0, #4]
200013ba:	462a      	mov	r2, r5
200013bc:	4618      	mov	r0, r3
200013be:	6021      	str	r1, [r4, #0]
200013c0:	60a3      	str	r3, [r4, #8]
200013c2:	f000 fe91 	bl	200020e8 <memset>
200013c6:	4620      	mov	r0, r4
200013c8:	bd70      	pop	{r4, r5, r6, pc}
200013ca:	bf00      	nop

200013cc <__sfp>:
200013cc:	f642 53bc 	movw	r3, #11708	; 0x2dbc
200013d0:	f2c2 0300 	movt	r3, #8192	; 0x2000
200013d4:	b570      	push	{r4, r5, r6, lr}
200013d6:	681d      	ldr	r5, [r3, #0]
200013d8:	4606      	mov	r6, r0
200013da:	69ab      	ldr	r3, [r5, #24]
200013dc:	2b00      	cmp	r3, #0
200013de:	d02a      	beq.n	20001436 <__sfp+0x6a>
200013e0:	35d8      	adds	r5, #216	; 0xd8
200013e2:	686b      	ldr	r3, [r5, #4]
200013e4:	68ac      	ldr	r4, [r5, #8]
200013e6:	3b01      	subs	r3, #1
200013e8:	d503      	bpl.n	200013f2 <__sfp+0x26>
200013ea:	e020      	b.n	2000142e <__sfp+0x62>
200013ec:	3468      	adds	r4, #104	; 0x68
200013ee:	3b01      	subs	r3, #1
200013f0:	d41d      	bmi.n	2000142e <__sfp+0x62>
200013f2:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
200013f6:	2a00      	cmp	r2, #0
200013f8:	d1f8      	bne.n	200013ec <__sfp+0x20>
200013fa:	2500      	movs	r5, #0
200013fc:	f04f 33ff 	mov.w	r3, #4294967295
20001400:	6665      	str	r5, [r4, #100]	; 0x64
20001402:	f104 005c 	add.w	r0, r4, #92	; 0x5c
20001406:	81e3      	strh	r3, [r4, #14]
20001408:	4629      	mov	r1, r5
2000140a:	f04f 0301 	mov.w	r3, #1
2000140e:	6025      	str	r5, [r4, #0]
20001410:	81a3      	strh	r3, [r4, #12]
20001412:	2208      	movs	r2, #8
20001414:	60a5      	str	r5, [r4, #8]
20001416:	6065      	str	r5, [r4, #4]
20001418:	6125      	str	r5, [r4, #16]
2000141a:	6165      	str	r5, [r4, #20]
2000141c:	61a5      	str	r5, [r4, #24]
2000141e:	f000 fe63 	bl	200020e8 <memset>
20001422:	64e5      	str	r5, [r4, #76]	; 0x4c
20001424:	6365      	str	r5, [r4, #52]	; 0x34
20001426:	63a5      	str	r5, [r4, #56]	; 0x38
20001428:	64a5      	str	r5, [r4, #72]	; 0x48
2000142a:	4620      	mov	r0, r4
2000142c:	bd70      	pop	{r4, r5, r6, pc}
2000142e:	6828      	ldr	r0, [r5, #0]
20001430:	b128      	cbz	r0, 2000143e <__sfp+0x72>
20001432:	4605      	mov	r5, r0
20001434:	e7d5      	b.n	200013e2 <__sfp+0x16>
20001436:	4628      	mov	r0, r5
20001438:	f000 f80c 	bl	20001454 <__sinit>
2000143c:	e7d0      	b.n	200013e0 <__sfp+0x14>
2000143e:	4630      	mov	r0, r6
20001440:	2104      	movs	r1, #4
20001442:	f7ff ffab 	bl	2000139c <__sfmoreglue>
20001446:	6028      	str	r0, [r5, #0]
20001448:	2800      	cmp	r0, #0
2000144a:	d1f2      	bne.n	20001432 <__sfp+0x66>
2000144c:	230c      	movs	r3, #12
2000144e:	4604      	mov	r4, r0
20001450:	6033      	str	r3, [r6, #0]
20001452:	e7ea      	b.n	2000142a <__sfp+0x5e>

20001454 <__sinit>:
20001454:	b570      	push	{r4, r5, r6, lr}
20001456:	6986      	ldr	r6, [r0, #24]
20001458:	4604      	mov	r4, r0
2000145a:	b106      	cbz	r6, 2000145e <__sinit+0xa>
2000145c:	bd70      	pop	{r4, r5, r6, pc}
2000145e:	f241 3335 	movw	r3, #4917	; 0x1335
20001462:	2501      	movs	r5, #1
20001464:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001468:	f8c0 60d8 	str.w	r6, [r0, #216]	; 0xd8
2000146c:	6283      	str	r3, [r0, #40]	; 0x28
2000146e:	f8c0 60dc 	str.w	r6, [r0, #220]	; 0xdc
20001472:	f8c0 60e0 	str.w	r6, [r0, #224]	; 0xe0
20001476:	6185      	str	r5, [r0, #24]
20001478:	f7ff ffa8 	bl	200013cc <__sfp>
2000147c:	6060      	str	r0, [r4, #4]
2000147e:	4620      	mov	r0, r4
20001480:	f7ff ffa4 	bl	200013cc <__sfp>
20001484:	60a0      	str	r0, [r4, #8]
20001486:	4620      	mov	r0, r4
20001488:	f7ff ffa0 	bl	200013cc <__sfp>
2000148c:	4632      	mov	r2, r6
2000148e:	2104      	movs	r1, #4
20001490:	4623      	mov	r3, r4
20001492:	60e0      	str	r0, [r4, #12]
20001494:	6860      	ldr	r0, [r4, #4]
20001496:	f7ff ff59 	bl	2000134c <std>
2000149a:	462a      	mov	r2, r5
2000149c:	68a0      	ldr	r0, [r4, #8]
2000149e:	2109      	movs	r1, #9
200014a0:	4623      	mov	r3, r4
200014a2:	f7ff ff53 	bl	2000134c <std>
200014a6:	4623      	mov	r3, r4
200014a8:	68e0      	ldr	r0, [r4, #12]
200014aa:	2112      	movs	r1, #18
200014ac:	2202      	movs	r2, #2
200014ae:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
200014b2:	e74b      	b.n	2000134c <std>

200014b4 <__sfvwrite_r>:
200014b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200014b8:	6893      	ldr	r3, [r2, #8]
200014ba:	b085      	sub	sp, #20
200014bc:	4690      	mov	r8, r2
200014be:	460c      	mov	r4, r1
200014c0:	9003      	str	r0, [sp, #12]
200014c2:	2b00      	cmp	r3, #0
200014c4:	d064      	beq.n	20001590 <__sfvwrite_r+0xdc>
200014c6:	8988      	ldrh	r0, [r1, #12]
200014c8:	fa1f fa80 	uxth.w	sl, r0
200014cc:	f01a 0f08 	tst.w	sl, #8
200014d0:	f000 80a0 	beq.w	20001614 <__sfvwrite_r+0x160>
200014d4:	690b      	ldr	r3, [r1, #16]
200014d6:	2b00      	cmp	r3, #0
200014d8:	f000 809c 	beq.w	20001614 <__sfvwrite_r+0x160>
200014dc:	f01a 0b02 	ands.w	fp, sl, #2
200014e0:	f8d8 5000 	ldr.w	r5, [r8]
200014e4:	bf1c      	itt	ne
200014e6:	f04f 0a00 	movne.w	sl, #0
200014ea:	4657      	movne	r7, sl
200014ec:	d136      	bne.n	2000155c <__sfvwrite_r+0xa8>
200014ee:	f01a 0a01 	ands.w	sl, sl, #1
200014f2:	bf1d      	ittte	ne
200014f4:	46dc      	movne	ip, fp
200014f6:	46d9      	movne	r9, fp
200014f8:	465f      	movne	r7, fp
200014fa:	4656      	moveq	r6, sl
200014fc:	d152      	bne.n	200015a4 <__sfvwrite_r+0xf0>
200014fe:	b326      	cbz	r6, 2000154a <__sfvwrite_r+0x96>
20001500:	b280      	uxth	r0, r0
20001502:	68a7      	ldr	r7, [r4, #8]
20001504:	f410 7f00 	tst.w	r0, #512	; 0x200
20001508:	f000 808f 	beq.w	2000162a <__sfvwrite_r+0x176>
2000150c:	42be      	cmp	r6, r7
2000150e:	46bb      	mov	fp, r7
20001510:	f080 80a7 	bcs.w	20001662 <__sfvwrite_r+0x1ae>
20001514:	6820      	ldr	r0, [r4, #0]
20001516:	4637      	mov	r7, r6
20001518:	46b3      	mov	fp, r6
2000151a:	465a      	mov	r2, fp
2000151c:	4651      	mov	r1, sl
2000151e:	f000 fd87 	bl	20002030 <memmove>
20001522:	68a2      	ldr	r2, [r4, #8]
20001524:	6823      	ldr	r3, [r4, #0]
20001526:	46b1      	mov	r9, r6
20001528:	1bd7      	subs	r7, r2, r7
2000152a:	60a7      	str	r7, [r4, #8]
2000152c:	4637      	mov	r7, r6
2000152e:	445b      	add	r3, fp
20001530:	6023      	str	r3, [r4, #0]
20001532:	f8d8 3008 	ldr.w	r3, [r8, #8]
20001536:	ebc9 0606 	rsb	r6, r9, r6
2000153a:	44ca      	add	sl, r9
2000153c:	1bdf      	subs	r7, r3, r7
2000153e:	f8c8 7008 	str.w	r7, [r8, #8]
20001542:	b32f      	cbz	r7, 20001590 <__sfvwrite_r+0xdc>
20001544:	89a0      	ldrh	r0, [r4, #12]
20001546:	2e00      	cmp	r6, #0
20001548:	d1da      	bne.n	20001500 <__sfvwrite_r+0x4c>
2000154a:	f8d5 a000 	ldr.w	sl, [r5]
2000154e:	686e      	ldr	r6, [r5, #4]
20001550:	3508      	adds	r5, #8
20001552:	e7d4      	b.n	200014fe <__sfvwrite_r+0x4a>
20001554:	f8d5 a000 	ldr.w	sl, [r5]
20001558:	686f      	ldr	r7, [r5, #4]
2000155a:	3508      	adds	r5, #8
2000155c:	f5b7 6f80 	cmp.w	r7, #1024	; 0x400
20001560:	bf34      	ite	cc
20001562:	463b      	movcc	r3, r7
20001564:	f44f 6380 	movcs.w	r3, #1024	; 0x400
20001568:	4652      	mov	r2, sl
2000156a:	9803      	ldr	r0, [sp, #12]
2000156c:	2f00      	cmp	r7, #0
2000156e:	d0f1      	beq.n	20001554 <__sfvwrite_r+0xa0>
20001570:	6aa6      	ldr	r6, [r4, #40]	; 0x28
20001572:	6a21      	ldr	r1, [r4, #32]
20001574:	47b0      	blx	r6
20001576:	2800      	cmp	r0, #0
20001578:	4482      	add	sl, r0
2000157a:	ebc0 0707 	rsb	r7, r0, r7
2000157e:	f340 80ec 	ble.w	2000175a <__sfvwrite_r+0x2a6>
20001582:	f8d8 3008 	ldr.w	r3, [r8, #8]
20001586:	1a18      	subs	r0, r3, r0
20001588:	f8c8 0008 	str.w	r0, [r8, #8]
2000158c:	2800      	cmp	r0, #0
2000158e:	d1e5      	bne.n	2000155c <__sfvwrite_r+0xa8>
20001590:	2000      	movs	r0, #0
20001592:	b005      	add	sp, #20
20001594:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
20001598:	f8d5 9000 	ldr.w	r9, [r5]
2000159c:	f04f 0c00 	mov.w	ip, #0
200015a0:	686f      	ldr	r7, [r5, #4]
200015a2:	3508      	adds	r5, #8
200015a4:	2f00      	cmp	r7, #0
200015a6:	d0f7      	beq.n	20001598 <__sfvwrite_r+0xe4>
200015a8:	f1bc 0f00 	cmp.w	ip, #0
200015ac:	f000 80b5 	beq.w	2000171a <__sfvwrite_r+0x266>
200015b0:	6963      	ldr	r3, [r4, #20]
200015b2:	45bb      	cmp	fp, r7
200015b4:	bf34      	ite	cc
200015b6:	46da      	movcc	sl, fp
200015b8:	46ba      	movcs	sl, r7
200015ba:	68a6      	ldr	r6, [r4, #8]
200015bc:	6820      	ldr	r0, [r4, #0]
200015be:	6922      	ldr	r2, [r4, #16]
200015c0:	199e      	adds	r6, r3, r6
200015c2:	4290      	cmp	r0, r2
200015c4:	bf94      	ite	ls
200015c6:	2200      	movls	r2, #0
200015c8:	2201      	movhi	r2, #1
200015ca:	45b2      	cmp	sl, r6
200015cc:	bfd4      	ite	le
200015ce:	2200      	movle	r2, #0
200015d0:	f002 0201 	andgt.w	r2, r2, #1
200015d4:	2a00      	cmp	r2, #0
200015d6:	f040 80ae 	bne.w	20001736 <__sfvwrite_r+0x282>
200015da:	459a      	cmp	sl, r3
200015dc:	f2c0 8082 	blt.w	200016e4 <__sfvwrite_r+0x230>
200015e0:	6aa6      	ldr	r6, [r4, #40]	; 0x28
200015e2:	464a      	mov	r2, r9
200015e4:	f8cd c004 	str.w	ip, [sp, #4]
200015e8:	9803      	ldr	r0, [sp, #12]
200015ea:	6a21      	ldr	r1, [r4, #32]
200015ec:	47b0      	blx	r6
200015ee:	f8dd c004 	ldr.w	ip, [sp, #4]
200015f2:	1e06      	subs	r6, r0, #0
200015f4:	f340 80b1 	ble.w	2000175a <__sfvwrite_r+0x2a6>
200015f8:	ebbb 0b06 	subs.w	fp, fp, r6
200015fc:	f000 8086 	beq.w	2000170c <__sfvwrite_r+0x258>
20001600:	f8d8 3008 	ldr.w	r3, [r8, #8]
20001604:	44b1      	add	r9, r6
20001606:	1bbf      	subs	r7, r7, r6
20001608:	1b9e      	subs	r6, r3, r6
2000160a:	f8c8 6008 	str.w	r6, [r8, #8]
2000160e:	2e00      	cmp	r6, #0
20001610:	d1c8      	bne.n	200015a4 <__sfvwrite_r+0xf0>
20001612:	e7bd      	b.n	20001590 <__sfvwrite_r+0xdc>
20001614:	9803      	ldr	r0, [sp, #12]
20001616:	4621      	mov	r1, r4
20001618:	f001 f80a 	bl	20002630 <__swsetup_r>
2000161c:	2800      	cmp	r0, #0
2000161e:	f040 80d4 	bne.w	200017ca <__sfvwrite_r+0x316>
20001622:	89a0      	ldrh	r0, [r4, #12]
20001624:	fa1f fa80 	uxth.w	sl, r0
20001628:	e758      	b.n	200014dc <__sfvwrite_r+0x28>
2000162a:	6820      	ldr	r0, [r4, #0]
2000162c:	46b9      	mov	r9, r7
2000162e:	6923      	ldr	r3, [r4, #16]
20001630:	4298      	cmp	r0, r3
20001632:	bf94      	ite	ls
20001634:	2300      	movls	r3, #0
20001636:	2301      	movhi	r3, #1
20001638:	42b7      	cmp	r7, r6
2000163a:	bf2c      	ite	cs
2000163c:	2300      	movcs	r3, #0
2000163e:	f003 0301 	andcc.w	r3, r3, #1
20001642:	2b00      	cmp	r3, #0
20001644:	f040 809d 	bne.w	20001782 <__sfvwrite_r+0x2ce>
20001648:	6963      	ldr	r3, [r4, #20]
2000164a:	429e      	cmp	r6, r3
2000164c:	f0c0 808c 	bcc.w	20001768 <__sfvwrite_r+0x2b4>
20001650:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20001652:	4652      	mov	r2, sl
20001654:	9803      	ldr	r0, [sp, #12]
20001656:	6a21      	ldr	r1, [r4, #32]
20001658:	47b8      	blx	r7
2000165a:	1e07      	subs	r7, r0, #0
2000165c:	dd7d      	ble.n	2000175a <__sfvwrite_r+0x2a6>
2000165e:	46b9      	mov	r9, r7
20001660:	e767      	b.n	20001532 <__sfvwrite_r+0x7e>
20001662:	f410 6f90 	tst.w	r0, #1152	; 0x480
20001666:	bf08      	it	eq
20001668:	6820      	ldreq	r0, [r4, #0]
2000166a:	f43f af56 	beq.w	2000151a <__sfvwrite_r+0x66>
2000166e:	6962      	ldr	r2, [r4, #20]
20001670:	6921      	ldr	r1, [r4, #16]
20001672:	6823      	ldr	r3, [r4, #0]
20001674:	eb02 0942 	add.w	r9, r2, r2, lsl #1
20001678:	1a5b      	subs	r3, r3, r1
2000167a:	eb09 79d9 	add.w	r9, r9, r9, lsr #31
2000167e:	f103 0c01 	add.w	ip, r3, #1
20001682:	44b4      	add	ip, r6
20001684:	ea4f 0969 	mov.w	r9, r9, asr #1
20001688:	45e1      	cmp	r9, ip
2000168a:	464a      	mov	r2, r9
2000168c:	bf3c      	itt	cc
2000168e:	46e1      	movcc	r9, ip
20001690:	464a      	movcc	r2, r9
20001692:	f410 6f80 	tst.w	r0, #1024	; 0x400
20001696:	f000 8083 	beq.w	200017a0 <__sfvwrite_r+0x2ec>
2000169a:	4611      	mov	r1, r2
2000169c:	9803      	ldr	r0, [sp, #12]
2000169e:	9302      	str	r3, [sp, #8]
200016a0:	f000 f8f2 	bl	20001888 <_malloc_r>
200016a4:	9b02      	ldr	r3, [sp, #8]
200016a6:	2800      	cmp	r0, #0
200016a8:	f000 8099 	beq.w	200017de <__sfvwrite_r+0x32a>
200016ac:	461a      	mov	r2, r3
200016ae:	6921      	ldr	r1, [r4, #16]
200016b0:	9302      	str	r3, [sp, #8]
200016b2:	9001      	str	r0, [sp, #4]
200016b4:	f000 fbf4 	bl	20001ea0 <memcpy>
200016b8:	89a2      	ldrh	r2, [r4, #12]
200016ba:	9b02      	ldr	r3, [sp, #8]
200016bc:	f8dd c004 	ldr.w	ip, [sp, #4]
200016c0:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
200016c4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
200016c8:	81a2      	strh	r2, [r4, #12]
200016ca:	ebc3 0209 	rsb	r2, r3, r9
200016ce:	eb0c 0003 	add.w	r0, ip, r3
200016d2:	4637      	mov	r7, r6
200016d4:	46b3      	mov	fp, r6
200016d6:	60a2      	str	r2, [r4, #8]
200016d8:	f8c4 c010 	str.w	ip, [r4, #16]
200016dc:	6020      	str	r0, [r4, #0]
200016de:	f8c4 9014 	str.w	r9, [r4, #20]
200016e2:	e71a      	b.n	2000151a <__sfvwrite_r+0x66>
200016e4:	4652      	mov	r2, sl
200016e6:	4649      	mov	r1, r9
200016e8:	4656      	mov	r6, sl
200016ea:	f8cd c004 	str.w	ip, [sp, #4]
200016ee:	f000 fc9f 	bl	20002030 <memmove>
200016f2:	68a2      	ldr	r2, [r4, #8]
200016f4:	6823      	ldr	r3, [r4, #0]
200016f6:	ebbb 0b06 	subs.w	fp, fp, r6
200016fa:	ebca 0202 	rsb	r2, sl, r2
200016fe:	f8dd c004 	ldr.w	ip, [sp, #4]
20001702:	4453      	add	r3, sl
20001704:	60a2      	str	r2, [r4, #8]
20001706:	6023      	str	r3, [r4, #0]
20001708:	f47f af7a 	bne.w	20001600 <__sfvwrite_r+0x14c>
2000170c:	9803      	ldr	r0, [sp, #12]
2000170e:	4621      	mov	r1, r4
20001710:	f001 f88a 	bl	20002828 <_fflush_r>
20001714:	bb08      	cbnz	r0, 2000175a <__sfvwrite_r+0x2a6>
20001716:	46dc      	mov	ip, fp
20001718:	e772      	b.n	20001600 <__sfvwrite_r+0x14c>
2000171a:	4648      	mov	r0, r9
2000171c:	210a      	movs	r1, #10
2000171e:	463a      	mov	r2, r7
20001720:	f000 fb84 	bl	20001e2c <memchr>
20001724:	2800      	cmp	r0, #0
20001726:	d04b      	beq.n	200017c0 <__sfvwrite_r+0x30c>
20001728:	f100 0b01 	add.w	fp, r0, #1
2000172c:	f04f 0c01 	mov.w	ip, #1
20001730:	ebc9 0b0b 	rsb	fp, r9, fp
20001734:	e73c      	b.n	200015b0 <__sfvwrite_r+0xfc>
20001736:	4649      	mov	r1, r9
20001738:	4632      	mov	r2, r6
2000173a:	f8cd c004 	str.w	ip, [sp, #4]
2000173e:	f000 fc77 	bl	20002030 <memmove>
20001742:	6823      	ldr	r3, [r4, #0]
20001744:	4621      	mov	r1, r4
20001746:	9803      	ldr	r0, [sp, #12]
20001748:	199b      	adds	r3, r3, r6
2000174a:	6023      	str	r3, [r4, #0]
2000174c:	f001 f86c 	bl	20002828 <_fflush_r>
20001750:	f8dd c004 	ldr.w	ip, [sp, #4]
20001754:	2800      	cmp	r0, #0
20001756:	f43f af4f 	beq.w	200015f8 <__sfvwrite_r+0x144>
2000175a:	89a3      	ldrh	r3, [r4, #12]
2000175c:	f04f 30ff 	mov.w	r0, #4294967295
20001760:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20001764:	81a3      	strh	r3, [r4, #12]
20001766:	e714      	b.n	20001592 <__sfvwrite_r+0xde>
20001768:	4632      	mov	r2, r6
2000176a:	4651      	mov	r1, sl
2000176c:	f000 fc60 	bl	20002030 <memmove>
20001770:	68a2      	ldr	r2, [r4, #8]
20001772:	6823      	ldr	r3, [r4, #0]
20001774:	4637      	mov	r7, r6
20001776:	1b92      	subs	r2, r2, r6
20001778:	46b1      	mov	r9, r6
2000177a:	199b      	adds	r3, r3, r6
2000177c:	60a2      	str	r2, [r4, #8]
2000177e:	6023      	str	r3, [r4, #0]
20001780:	e6d7      	b.n	20001532 <__sfvwrite_r+0x7e>
20001782:	4651      	mov	r1, sl
20001784:	463a      	mov	r2, r7
20001786:	f000 fc53 	bl	20002030 <memmove>
2000178a:	6823      	ldr	r3, [r4, #0]
2000178c:	9803      	ldr	r0, [sp, #12]
2000178e:	4621      	mov	r1, r4
20001790:	19db      	adds	r3, r3, r7
20001792:	6023      	str	r3, [r4, #0]
20001794:	f001 f848 	bl	20002828 <_fflush_r>
20001798:	2800      	cmp	r0, #0
2000179a:	f43f aeca 	beq.w	20001532 <__sfvwrite_r+0x7e>
2000179e:	e7dc      	b.n	2000175a <__sfvwrite_r+0x2a6>
200017a0:	9803      	ldr	r0, [sp, #12]
200017a2:	9302      	str	r3, [sp, #8]
200017a4:	f000 fd0e 	bl	200021c4 <_realloc_r>
200017a8:	9b02      	ldr	r3, [sp, #8]
200017aa:	4684      	mov	ip, r0
200017ac:	2800      	cmp	r0, #0
200017ae:	d18c      	bne.n	200016ca <__sfvwrite_r+0x216>
200017b0:	6921      	ldr	r1, [r4, #16]
200017b2:	9803      	ldr	r0, [sp, #12]
200017b4:	f001 f948 	bl	20002a48 <_free_r>
200017b8:	9903      	ldr	r1, [sp, #12]
200017ba:	230c      	movs	r3, #12
200017bc:	600b      	str	r3, [r1, #0]
200017be:	e7cc      	b.n	2000175a <__sfvwrite_r+0x2a6>
200017c0:	f107 0b01 	add.w	fp, r7, #1
200017c4:	f04f 0c01 	mov.w	ip, #1
200017c8:	e6f2      	b.n	200015b0 <__sfvwrite_r+0xfc>
200017ca:	9903      	ldr	r1, [sp, #12]
200017cc:	2209      	movs	r2, #9
200017ce:	89a3      	ldrh	r3, [r4, #12]
200017d0:	f04f 30ff 	mov.w	r0, #4294967295
200017d4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
200017d8:	600a      	str	r2, [r1, #0]
200017da:	81a3      	strh	r3, [r4, #12]
200017dc:	e6d9      	b.n	20001592 <__sfvwrite_r+0xde>
200017de:	9a03      	ldr	r2, [sp, #12]
200017e0:	230c      	movs	r3, #12
200017e2:	6013      	str	r3, [r2, #0]
200017e4:	e7b9      	b.n	2000175a <__sfvwrite_r+0x2a6>
200017e6:	bf00      	nop

200017e8 <_fwalk_reent>:
200017e8:	e92d 45f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, sl, lr}
200017ec:	4607      	mov	r7, r0
200017ee:	468a      	mov	sl, r1
200017f0:	f7ff fd7c 	bl	200012ec <__sfp_lock_acquire>
200017f4:	f117 06d8 	adds.w	r6, r7, #216	; 0xd8
200017f8:	bf08      	it	eq
200017fa:	46b0      	moveq	r8, r6
200017fc:	d018      	beq.n	20001830 <_fwalk_reent+0x48>
200017fe:	f04f 0800 	mov.w	r8, #0
20001802:	6875      	ldr	r5, [r6, #4]
20001804:	68b4      	ldr	r4, [r6, #8]
20001806:	3d01      	subs	r5, #1
20001808:	d40f      	bmi.n	2000182a <_fwalk_reent+0x42>
2000180a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000180e:	b14b      	cbz	r3, 20001824 <_fwalk_reent+0x3c>
20001810:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20001814:	4621      	mov	r1, r4
20001816:	4638      	mov	r0, r7
20001818:	f1b3 3fff 	cmp.w	r3, #4294967295
2000181c:	d002      	beq.n	20001824 <_fwalk_reent+0x3c>
2000181e:	47d0      	blx	sl
20001820:	ea48 0800 	orr.w	r8, r8, r0
20001824:	3468      	adds	r4, #104	; 0x68
20001826:	3d01      	subs	r5, #1
20001828:	d5ef      	bpl.n	2000180a <_fwalk_reent+0x22>
2000182a:	6836      	ldr	r6, [r6, #0]
2000182c:	2e00      	cmp	r6, #0
2000182e:	d1e8      	bne.n	20001802 <_fwalk_reent+0x1a>
20001830:	f7ff fd5e 	bl	200012f0 <__sfp_lock_release>
20001834:	4640      	mov	r0, r8
20001836:	e8bd 85f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, sl, pc}
2000183a:	bf00      	nop

2000183c <_fwalk>:
2000183c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20001840:	4606      	mov	r6, r0
20001842:	4688      	mov	r8, r1
20001844:	f7ff fd52 	bl	200012ec <__sfp_lock_acquire>
20001848:	36d8      	adds	r6, #216	; 0xd8
2000184a:	bf08      	it	eq
2000184c:	4637      	moveq	r7, r6
2000184e:	d015      	beq.n	2000187c <_fwalk+0x40>
20001850:	2700      	movs	r7, #0
20001852:	6875      	ldr	r5, [r6, #4]
20001854:	68b4      	ldr	r4, [r6, #8]
20001856:	3d01      	subs	r5, #1
20001858:	d40d      	bmi.n	20001876 <_fwalk+0x3a>
2000185a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
2000185e:	b13b      	cbz	r3, 20001870 <_fwalk+0x34>
20001860:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
20001864:	4620      	mov	r0, r4
20001866:	f1b3 3fff 	cmp.w	r3, #4294967295
2000186a:	d001      	beq.n	20001870 <_fwalk+0x34>
2000186c:	47c0      	blx	r8
2000186e:	4307      	orrs	r7, r0
20001870:	3468      	adds	r4, #104	; 0x68
20001872:	3d01      	subs	r5, #1
20001874:	d5f1      	bpl.n	2000185a <_fwalk+0x1e>
20001876:	6836      	ldr	r6, [r6, #0]
20001878:	2e00      	cmp	r6, #0
2000187a:	d1ea      	bne.n	20001852 <_fwalk+0x16>
2000187c:	f7ff fd38 	bl	200012f0 <__sfp_lock_release>
20001880:	4638      	mov	r0, r7
20001882:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20001886:	bf00      	nop

20001888 <_malloc_r>:
20001888:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
2000188c:	f101 040b 	add.w	r4, r1, #11
20001890:	2c16      	cmp	r4, #22
20001892:	b083      	sub	sp, #12
20001894:	4606      	mov	r6, r0
20001896:	d82f      	bhi.n	200018f8 <_malloc_r+0x70>
20001898:	2300      	movs	r3, #0
2000189a:	2410      	movs	r4, #16
2000189c:	428c      	cmp	r4, r1
2000189e:	bf2c      	ite	cs
200018a0:	4619      	movcs	r1, r3
200018a2:	f043 0101 	orrcc.w	r1, r3, #1
200018a6:	2900      	cmp	r1, #0
200018a8:	d130      	bne.n	2000190c <_malloc_r+0x84>
200018aa:	4630      	mov	r0, r6
200018ac:	f000 fc86 	bl	200021bc <__malloc_lock>
200018b0:	f5b4 7ffc 	cmp.w	r4, #504	; 0x1f8
200018b4:	d22e      	bcs.n	20001914 <_malloc_r+0x8c>
200018b6:	ea4f 0ed4 	mov.w	lr, r4, lsr #3
200018ba:	f642 7558 	movw	r5, #12120	; 0x2f58
200018be:	f2c2 0500 	movt	r5, #8192	; 0x2000
200018c2:	eb05 02ce 	add.w	r2, r5, lr, lsl #3
200018c6:	68d3      	ldr	r3, [r2, #12]
200018c8:	4293      	cmp	r3, r2
200018ca:	f000 8206 	beq.w	20001cda <_malloc_r+0x452>
200018ce:	685a      	ldr	r2, [r3, #4]
200018d0:	f103 0508 	add.w	r5, r3, #8
200018d4:	68d9      	ldr	r1, [r3, #12]
200018d6:	4630      	mov	r0, r6
200018d8:	f022 0c03 	bic.w	ip, r2, #3
200018dc:	689a      	ldr	r2, [r3, #8]
200018de:	4463      	add	r3, ip
200018e0:	685c      	ldr	r4, [r3, #4]
200018e2:	608a      	str	r2, [r1, #8]
200018e4:	f044 0401 	orr.w	r4, r4, #1
200018e8:	60d1      	str	r1, [r2, #12]
200018ea:	605c      	str	r4, [r3, #4]
200018ec:	f000 fc68 	bl	200021c0 <__malloc_unlock>
200018f0:	4628      	mov	r0, r5
200018f2:	b003      	add	sp, #12
200018f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
200018f8:	f024 0407 	bic.w	r4, r4, #7
200018fc:	0fe3      	lsrs	r3, r4, #31
200018fe:	428c      	cmp	r4, r1
20001900:	bf2c      	ite	cs
20001902:	4619      	movcs	r1, r3
20001904:	f043 0101 	orrcc.w	r1, r3, #1
20001908:	2900      	cmp	r1, #0
2000190a:	d0ce      	beq.n	200018aa <_malloc_r+0x22>
2000190c:	230c      	movs	r3, #12
2000190e:	2500      	movs	r5, #0
20001910:	6033      	str	r3, [r6, #0]
20001912:	e7ed      	b.n	200018f0 <_malloc_r+0x68>
20001914:	ea5f 2e54 	movs.w	lr, r4, lsr #9
20001918:	bf04      	itt	eq
2000191a:	ea4f 0ed4 	moveq.w	lr, r4, lsr #3
2000191e:	ea4f 00ce 	moveq.w	r0, lr, lsl #3
20001922:	f040 8090 	bne.w	20001a46 <_malloc_r+0x1be>
20001926:	f642 7558 	movw	r5, #12120	; 0x2f58
2000192a:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000192e:	1828      	adds	r0, r5, r0
20001930:	68c3      	ldr	r3, [r0, #12]
20001932:	4298      	cmp	r0, r3
20001934:	d106      	bne.n	20001944 <_malloc_r+0xbc>
20001936:	e00d      	b.n	20001954 <_malloc_r+0xcc>
20001938:	2a00      	cmp	r2, #0
2000193a:	f280 816f 	bge.w	20001c1c <_malloc_r+0x394>
2000193e:	68db      	ldr	r3, [r3, #12]
20001940:	4298      	cmp	r0, r3
20001942:	d007      	beq.n	20001954 <_malloc_r+0xcc>
20001944:	6859      	ldr	r1, [r3, #4]
20001946:	f021 0103 	bic.w	r1, r1, #3
2000194a:	1b0a      	subs	r2, r1, r4
2000194c:	2a0f      	cmp	r2, #15
2000194e:	ddf3      	ble.n	20001938 <_malloc_r+0xb0>
20001950:	f10e 3eff 	add.w	lr, lr, #4294967295
20001954:	f10e 0e01 	add.w	lr, lr, #1
20001958:	f642 7758 	movw	r7, #12120	; 0x2f58
2000195c:	f2c2 0700 	movt	r7, #8192	; 0x2000
20001960:	f107 0108 	add.w	r1, r7, #8
20001964:	688b      	ldr	r3, [r1, #8]
20001966:	4299      	cmp	r1, r3
20001968:	bf08      	it	eq
2000196a:	687a      	ldreq	r2, [r7, #4]
2000196c:	d026      	beq.n	200019bc <_malloc_r+0x134>
2000196e:	685a      	ldr	r2, [r3, #4]
20001970:	f022 0c03 	bic.w	ip, r2, #3
20001974:	ebc4 020c 	rsb	r2, r4, ip
20001978:	2a0f      	cmp	r2, #15
2000197a:	f300 8194 	bgt.w	20001ca6 <_malloc_r+0x41e>
2000197e:	2a00      	cmp	r2, #0
20001980:	60c9      	str	r1, [r1, #12]
20001982:	6089      	str	r1, [r1, #8]
20001984:	f280 8099 	bge.w	20001aba <_malloc_r+0x232>
20001988:	f5bc 7f00 	cmp.w	ip, #512	; 0x200
2000198c:	f080 8165 	bcs.w	20001c5a <_malloc_r+0x3d2>
20001990:	ea4f 0cdc 	mov.w	ip, ip, lsr #3
20001994:	f04f 0a01 	mov.w	sl, #1
20001998:	687a      	ldr	r2, [r7, #4]
2000199a:	eb07 00cc 	add.w	r0, r7, ip, lsl #3
2000199e:	ea4f 0cac 	mov.w	ip, ip, asr #2
200019a2:	fa0a fc0c 	lsl.w	ip, sl, ip
200019a6:	60d8      	str	r0, [r3, #12]
200019a8:	f8d0 8008 	ldr.w	r8, [r0, #8]
200019ac:	ea4c 0202 	orr.w	r2, ip, r2
200019b0:	607a      	str	r2, [r7, #4]
200019b2:	f8c3 8008 	str.w	r8, [r3, #8]
200019b6:	f8c8 300c 	str.w	r3, [r8, #12]
200019ba:	6083      	str	r3, [r0, #8]
200019bc:	f04f 0c01 	mov.w	ip, #1
200019c0:	ea4f 03ae 	mov.w	r3, lr, asr #2
200019c4:	fa0c fc03 	lsl.w	ip, ip, r3
200019c8:	4594      	cmp	ip, r2
200019ca:	f200 8082 	bhi.w	20001ad2 <_malloc_r+0x24a>
200019ce:	ea12 0f0c 	tst.w	r2, ip
200019d2:	d108      	bne.n	200019e6 <_malloc_r+0x15e>
200019d4:	f02e 0e03 	bic.w	lr, lr, #3
200019d8:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
200019dc:	f10e 0e04 	add.w	lr, lr, #4
200019e0:	ea12 0f0c 	tst.w	r2, ip
200019e4:	d0f8      	beq.n	200019d8 <_malloc_r+0x150>
200019e6:	eb07 09ce 	add.w	r9, r7, lr, lsl #3
200019ea:	46f2      	mov	sl, lr
200019ec:	46c8      	mov	r8, r9
200019ee:	f8d8 300c 	ldr.w	r3, [r8, #12]
200019f2:	4598      	cmp	r8, r3
200019f4:	d107      	bne.n	20001a06 <_malloc_r+0x17e>
200019f6:	e168      	b.n	20001cca <_malloc_r+0x442>
200019f8:	2a00      	cmp	r2, #0
200019fa:	f280 8178 	bge.w	20001cee <_malloc_r+0x466>
200019fe:	68db      	ldr	r3, [r3, #12]
20001a00:	4598      	cmp	r8, r3
20001a02:	f000 8162 	beq.w	20001cca <_malloc_r+0x442>
20001a06:	6858      	ldr	r0, [r3, #4]
20001a08:	f020 0003 	bic.w	r0, r0, #3
20001a0c:	1b02      	subs	r2, r0, r4
20001a0e:	2a0f      	cmp	r2, #15
20001a10:	ddf2      	ble.n	200019f8 <_malloc_r+0x170>
20001a12:	461d      	mov	r5, r3
20001a14:	191f      	adds	r7, r3, r4
20001a16:	f8d3 c00c 	ldr.w	ip, [r3, #12]
20001a1a:	f044 0e01 	orr.w	lr, r4, #1
20001a1e:	f855 4f08 	ldr.w	r4, [r5, #8]!
20001a22:	4630      	mov	r0, r6
20001a24:	50ba      	str	r2, [r7, r2]
20001a26:	f042 0201 	orr.w	r2, r2, #1
20001a2a:	f8c3 e004 	str.w	lr, [r3, #4]
20001a2e:	f8cc 4008 	str.w	r4, [ip, #8]
20001a32:	f8c4 c00c 	str.w	ip, [r4, #12]
20001a36:	608f      	str	r7, [r1, #8]
20001a38:	60cf      	str	r7, [r1, #12]
20001a3a:	607a      	str	r2, [r7, #4]
20001a3c:	60b9      	str	r1, [r7, #8]
20001a3e:	60f9      	str	r1, [r7, #12]
20001a40:	f000 fbbe 	bl	200021c0 <__malloc_unlock>
20001a44:	e754      	b.n	200018f0 <_malloc_r+0x68>
20001a46:	f1be 0f04 	cmp.w	lr, #4
20001a4a:	bf9e      	ittt	ls
20001a4c:	ea4f 1e94 	movls.w	lr, r4, lsr #6
20001a50:	f10e 0e38 	addls.w	lr, lr, #56	; 0x38
20001a54:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001a58:	f67f af65 	bls.w	20001926 <_malloc_r+0x9e>
20001a5c:	f1be 0f14 	cmp.w	lr, #20
20001a60:	bf9c      	itt	ls
20001a62:	f10e 0e5b 	addls.w	lr, lr, #91	; 0x5b
20001a66:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001a6a:	f67f af5c 	bls.w	20001926 <_malloc_r+0x9e>
20001a6e:	f1be 0f54 	cmp.w	lr, #84	; 0x54
20001a72:	bf9e      	ittt	ls
20001a74:	ea4f 3e14 	movls.w	lr, r4, lsr #12
20001a78:	f10e 0e6e 	addls.w	lr, lr, #110	; 0x6e
20001a7c:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001a80:	f67f af51 	bls.w	20001926 <_malloc_r+0x9e>
20001a84:	f5be 7faa 	cmp.w	lr, #340	; 0x154
20001a88:	bf9e      	ittt	ls
20001a8a:	ea4f 3ed4 	movls.w	lr, r4, lsr #15
20001a8e:	f10e 0e77 	addls.w	lr, lr, #119	; 0x77
20001a92:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001a96:	f67f af46 	bls.w	20001926 <_malloc_r+0x9e>
20001a9a:	f240 5354 	movw	r3, #1364	; 0x554
20001a9e:	459e      	cmp	lr, r3
20001aa0:	bf95      	itete	ls
20001aa2:	ea4f 4e94 	movls.w	lr, r4, lsr #18
20001aa6:	f44f 707c 	movhi.w	r0, #1008	; 0x3f0
20001aaa:	f10e 0e7c 	addls.w	lr, lr, #124	; 0x7c
20001aae:	f04f 0e7e 	movhi.w	lr, #126	; 0x7e
20001ab2:	bf98      	it	ls
20001ab4:	ea4f 00ce 	movls.w	r0, lr, lsl #3
20001ab8:	e735      	b.n	20001926 <_malloc_r+0x9e>
20001aba:	eb03 020c 	add.w	r2, r3, ip
20001abe:	f103 0508 	add.w	r5, r3, #8
20001ac2:	4630      	mov	r0, r6
20001ac4:	6853      	ldr	r3, [r2, #4]
20001ac6:	f043 0301 	orr.w	r3, r3, #1
20001aca:	6053      	str	r3, [r2, #4]
20001acc:	f000 fb78 	bl	200021c0 <__malloc_unlock>
20001ad0:	e70e      	b.n	200018f0 <_malloc_r+0x68>
20001ad2:	f8d7 8008 	ldr.w	r8, [r7, #8]
20001ad6:	f8d8 3004 	ldr.w	r3, [r8, #4]
20001ada:	f023 0903 	bic.w	r9, r3, #3
20001ade:	ebc4 0209 	rsb	r2, r4, r9
20001ae2:	454c      	cmp	r4, r9
20001ae4:	bf94      	ite	ls
20001ae6:	2300      	movls	r3, #0
20001ae8:	2301      	movhi	r3, #1
20001aea:	2a0f      	cmp	r2, #15
20001aec:	bfd8      	it	le
20001aee:	f043 0301 	orrle.w	r3, r3, #1
20001af2:	2b00      	cmp	r3, #0
20001af4:	f000 80a1 	beq.w	20001c3a <_malloc_r+0x3b2>
20001af8:	f243 3b74 	movw	fp, #13172	; 0x3374
20001afc:	f8d5 2408 	ldr.w	r2, [r5, #1032]	; 0x408
20001b00:	f2c2 0b00 	movt	fp, #8192	; 0x2000
20001b04:	f8db 3000 	ldr.w	r3, [fp]
20001b08:	3310      	adds	r3, #16
20001b0a:	191b      	adds	r3, r3, r4
20001b0c:	f1b2 3fff 	cmp.w	r2, #4294967295
20001b10:	d006      	beq.n	20001b20 <_malloc_r+0x298>
20001b12:	f503 637e 	add.w	r3, r3, #4064	; 0xfe0
20001b16:	331f      	adds	r3, #31
20001b18:	f423 637e 	bic.w	r3, r3, #4064	; 0xfe0
20001b1c:	f023 031f 	bic.w	r3, r3, #31
20001b20:	4619      	mov	r1, r3
20001b22:	4630      	mov	r0, r6
20001b24:	9301      	str	r3, [sp, #4]
20001b26:	f000 fd27 	bl	20002578 <_sbrk_r>
20001b2a:	9b01      	ldr	r3, [sp, #4]
20001b2c:	f1b0 3fff 	cmp.w	r0, #4294967295
20001b30:	4682      	mov	sl, r0
20001b32:	f000 80f4 	beq.w	20001d1e <_malloc_r+0x496>
20001b36:	eb08 0109 	add.w	r1, r8, r9
20001b3a:	4281      	cmp	r1, r0
20001b3c:	f200 80ec 	bhi.w	20001d18 <_malloc_r+0x490>
20001b40:	f8db 2004 	ldr.w	r2, [fp, #4]
20001b44:	189a      	adds	r2, r3, r2
20001b46:	4551      	cmp	r1, sl
20001b48:	f8cb 2004 	str.w	r2, [fp, #4]
20001b4c:	f000 8145 	beq.w	20001dda <_malloc_r+0x552>
20001b50:	f8d5 5408 	ldr.w	r5, [r5, #1032]	; 0x408
20001b54:	f642 7058 	movw	r0, #12120	; 0x2f58
20001b58:	f2c2 0000 	movt	r0, #8192	; 0x2000
20001b5c:	f1b5 3fff 	cmp.w	r5, #4294967295
20001b60:	bf08      	it	eq
20001b62:	f8c0 a408 	streq.w	sl, [r0, #1032]	; 0x408
20001b66:	d003      	beq.n	20001b70 <_malloc_r+0x2e8>
20001b68:	4452      	add	r2, sl
20001b6a:	1a51      	subs	r1, r2, r1
20001b6c:	f8cb 1004 	str.w	r1, [fp, #4]
20001b70:	f01a 0507 	ands.w	r5, sl, #7
20001b74:	4630      	mov	r0, r6
20001b76:	bf17      	itett	ne
20001b78:	f1c5 0508 	rsbne	r5, r5, #8
20001b7c:	f44f 5580 	moveq.w	r5, #4096	; 0x1000
20001b80:	44aa      	addne	sl, r5
20001b82:	f505 5580 	addne.w	r5, r5, #4096	; 0x1000
20001b86:	4453      	add	r3, sl
20001b88:	051b      	lsls	r3, r3, #20
20001b8a:	0d1b      	lsrs	r3, r3, #20
20001b8c:	1aed      	subs	r5, r5, r3
20001b8e:	4629      	mov	r1, r5
20001b90:	f000 fcf2 	bl	20002578 <_sbrk_r>
20001b94:	f1b0 3fff 	cmp.w	r0, #4294967295
20001b98:	f000 812c 	beq.w	20001df4 <_malloc_r+0x56c>
20001b9c:	ebca 0100 	rsb	r1, sl, r0
20001ba0:	1949      	adds	r1, r1, r5
20001ba2:	f041 0101 	orr.w	r1, r1, #1
20001ba6:	f8db 2004 	ldr.w	r2, [fp, #4]
20001baa:	f243 3374 	movw	r3, #13172	; 0x3374
20001bae:	f8c7 a008 	str.w	sl, [r7, #8]
20001bb2:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001bb6:	18aa      	adds	r2, r5, r2
20001bb8:	45b8      	cmp	r8, r7
20001bba:	f8cb 2004 	str.w	r2, [fp, #4]
20001bbe:	f8ca 1004 	str.w	r1, [sl, #4]
20001bc2:	d017      	beq.n	20001bf4 <_malloc_r+0x36c>
20001bc4:	f1b9 0f0f 	cmp.w	r9, #15
20001bc8:	f240 80df 	bls.w	20001d8a <_malloc_r+0x502>
20001bcc:	f1a9 010c 	sub.w	r1, r9, #12
20001bd0:	2505      	movs	r5, #5
20001bd2:	f021 0107 	bic.w	r1, r1, #7
20001bd6:	eb08 0001 	add.w	r0, r8, r1
20001bda:	290f      	cmp	r1, #15
20001bdc:	6085      	str	r5, [r0, #8]
20001bde:	6045      	str	r5, [r0, #4]
20001be0:	f8d8 0004 	ldr.w	r0, [r8, #4]
20001be4:	f000 0001 	and.w	r0, r0, #1
20001be8:	ea41 0000 	orr.w	r0, r1, r0
20001bec:	f8c8 0004 	str.w	r0, [r8, #4]
20001bf0:	f200 80ac 	bhi.w	20001d4c <_malloc_r+0x4c4>
20001bf4:	46d0      	mov	r8, sl
20001bf6:	f243 3374 	movw	r3, #13172	; 0x3374
20001bfa:	f8db 102c 	ldr.w	r1, [fp, #44]	; 0x2c
20001bfe:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c02:	428a      	cmp	r2, r1
20001c04:	f8db 1030 	ldr.w	r1, [fp, #48]	; 0x30
20001c08:	bf88      	it	hi
20001c0a:	62da      	strhi	r2, [r3, #44]	; 0x2c
20001c0c:	f243 3374 	movw	r3, #13172	; 0x3374
20001c10:	f2c2 0300 	movt	r3, #8192	; 0x2000
20001c14:	428a      	cmp	r2, r1
20001c16:	bf88      	it	hi
20001c18:	631a      	strhi	r2, [r3, #48]	; 0x30
20001c1a:	e082      	b.n	20001d22 <_malloc_r+0x49a>
20001c1c:	185c      	adds	r4, r3, r1
20001c1e:	689a      	ldr	r2, [r3, #8]
20001c20:	68d9      	ldr	r1, [r3, #12]
20001c22:	4630      	mov	r0, r6
20001c24:	6866      	ldr	r6, [r4, #4]
20001c26:	f103 0508 	add.w	r5, r3, #8
20001c2a:	608a      	str	r2, [r1, #8]
20001c2c:	f046 0301 	orr.w	r3, r6, #1
20001c30:	60d1      	str	r1, [r2, #12]
20001c32:	6063      	str	r3, [r4, #4]
20001c34:	f000 fac4 	bl	200021c0 <__malloc_unlock>
20001c38:	e65a      	b.n	200018f0 <_malloc_r+0x68>
20001c3a:	eb08 0304 	add.w	r3, r8, r4
20001c3e:	f042 0201 	orr.w	r2, r2, #1
20001c42:	f044 0401 	orr.w	r4, r4, #1
20001c46:	4630      	mov	r0, r6
20001c48:	f8c8 4004 	str.w	r4, [r8, #4]
20001c4c:	f108 0508 	add.w	r5, r8, #8
20001c50:	605a      	str	r2, [r3, #4]
20001c52:	60bb      	str	r3, [r7, #8]
20001c54:	f000 fab4 	bl	200021c0 <__malloc_unlock>
20001c58:	e64a      	b.n	200018f0 <_malloc_r+0x68>
20001c5a:	ea4f 225c 	mov.w	r2, ip, lsr #9
20001c5e:	2a04      	cmp	r2, #4
20001c60:	d954      	bls.n	20001d0c <_malloc_r+0x484>
20001c62:	2a14      	cmp	r2, #20
20001c64:	f200 8089 	bhi.w	20001d7a <_malloc_r+0x4f2>
20001c68:	325b      	adds	r2, #91	; 0x5b
20001c6a:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20001c6e:	44a8      	add	r8, r5
20001c70:	f642 7758 	movw	r7, #12120	; 0x2f58
20001c74:	f2c2 0700 	movt	r7, #8192	; 0x2000
20001c78:	f8d8 0008 	ldr.w	r0, [r8, #8]
20001c7c:	4540      	cmp	r0, r8
20001c7e:	d103      	bne.n	20001c88 <_malloc_r+0x400>
20001c80:	e06f      	b.n	20001d62 <_malloc_r+0x4da>
20001c82:	6880      	ldr	r0, [r0, #8]
20001c84:	4580      	cmp	r8, r0
20001c86:	d004      	beq.n	20001c92 <_malloc_r+0x40a>
20001c88:	6842      	ldr	r2, [r0, #4]
20001c8a:	f022 0203 	bic.w	r2, r2, #3
20001c8e:	4594      	cmp	ip, r2
20001c90:	d3f7      	bcc.n	20001c82 <_malloc_r+0x3fa>
20001c92:	f8d0 c00c 	ldr.w	ip, [r0, #12]
20001c96:	f8c3 c00c 	str.w	ip, [r3, #12]
20001c9a:	6098      	str	r0, [r3, #8]
20001c9c:	687a      	ldr	r2, [r7, #4]
20001c9e:	60c3      	str	r3, [r0, #12]
20001ca0:	f8cc 3008 	str.w	r3, [ip, #8]
20001ca4:	e68a      	b.n	200019bc <_malloc_r+0x134>
20001ca6:	191f      	adds	r7, r3, r4
20001ca8:	4630      	mov	r0, r6
20001caa:	f044 0401 	orr.w	r4, r4, #1
20001cae:	60cf      	str	r7, [r1, #12]
20001cb0:	605c      	str	r4, [r3, #4]
20001cb2:	f103 0508 	add.w	r5, r3, #8
20001cb6:	50ba      	str	r2, [r7, r2]
20001cb8:	f042 0201 	orr.w	r2, r2, #1
20001cbc:	608f      	str	r7, [r1, #8]
20001cbe:	607a      	str	r2, [r7, #4]
20001cc0:	60b9      	str	r1, [r7, #8]
20001cc2:	60f9      	str	r1, [r7, #12]
20001cc4:	f000 fa7c 	bl	200021c0 <__malloc_unlock>
20001cc8:	e612      	b.n	200018f0 <_malloc_r+0x68>
20001cca:	f10a 0a01 	add.w	sl, sl, #1
20001cce:	f01a 0f03 	tst.w	sl, #3
20001cd2:	d05f      	beq.n	20001d94 <_malloc_r+0x50c>
20001cd4:	f103 0808 	add.w	r8, r3, #8
20001cd8:	e689      	b.n	200019ee <_malloc_r+0x166>
20001cda:	f103 0208 	add.w	r2, r3, #8
20001cde:	68d3      	ldr	r3, [r2, #12]
20001ce0:	429a      	cmp	r2, r3
20001ce2:	bf08      	it	eq
20001ce4:	f10e 0e02 	addeq.w	lr, lr, #2
20001ce8:	f43f ae36 	beq.w	20001958 <_malloc_r+0xd0>
20001cec:	e5ef      	b.n	200018ce <_malloc_r+0x46>
20001cee:	461d      	mov	r5, r3
20001cf0:	1819      	adds	r1, r3, r0
20001cf2:	68da      	ldr	r2, [r3, #12]
20001cf4:	4630      	mov	r0, r6
20001cf6:	f855 3f08 	ldr.w	r3, [r5, #8]!
20001cfa:	684c      	ldr	r4, [r1, #4]
20001cfc:	6093      	str	r3, [r2, #8]
20001cfe:	f044 0401 	orr.w	r4, r4, #1
20001d02:	60da      	str	r2, [r3, #12]
20001d04:	604c      	str	r4, [r1, #4]
20001d06:	f000 fa5b 	bl	200021c0 <__malloc_unlock>
20001d0a:	e5f1      	b.n	200018f0 <_malloc_r+0x68>
20001d0c:	ea4f 129c 	mov.w	r2, ip, lsr #6
20001d10:	3238      	adds	r2, #56	; 0x38
20001d12:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20001d16:	e7aa      	b.n	20001c6e <_malloc_r+0x3e6>
20001d18:	45b8      	cmp	r8, r7
20001d1a:	f43f af11 	beq.w	20001b40 <_malloc_r+0x2b8>
20001d1e:	f8d7 8008 	ldr.w	r8, [r7, #8]
20001d22:	f8d8 2004 	ldr.w	r2, [r8, #4]
20001d26:	f022 0203 	bic.w	r2, r2, #3
20001d2a:	4294      	cmp	r4, r2
20001d2c:	bf94      	ite	ls
20001d2e:	2300      	movls	r3, #0
20001d30:	2301      	movhi	r3, #1
20001d32:	1b12      	subs	r2, r2, r4
20001d34:	2a0f      	cmp	r2, #15
20001d36:	bfd8      	it	le
20001d38:	f043 0301 	orrle.w	r3, r3, #1
20001d3c:	2b00      	cmp	r3, #0
20001d3e:	f43f af7c 	beq.w	20001c3a <_malloc_r+0x3b2>
20001d42:	4630      	mov	r0, r6
20001d44:	2500      	movs	r5, #0
20001d46:	f000 fa3b 	bl	200021c0 <__malloc_unlock>
20001d4a:	e5d1      	b.n	200018f0 <_malloc_r+0x68>
20001d4c:	f108 0108 	add.w	r1, r8, #8
20001d50:	4630      	mov	r0, r6
20001d52:	9301      	str	r3, [sp, #4]
20001d54:	f000 fe78 	bl	20002a48 <_free_r>
20001d58:	9b01      	ldr	r3, [sp, #4]
20001d5a:	f8d7 8008 	ldr.w	r8, [r7, #8]
20001d5e:	685a      	ldr	r2, [r3, #4]
20001d60:	e749      	b.n	20001bf6 <_malloc_r+0x36e>
20001d62:	f04f 0a01 	mov.w	sl, #1
20001d66:	f8d7 8004 	ldr.w	r8, [r7, #4]
20001d6a:	1092      	asrs	r2, r2, #2
20001d6c:	4684      	mov	ip, r0
20001d6e:	fa0a f202 	lsl.w	r2, sl, r2
20001d72:	ea48 0202 	orr.w	r2, r8, r2
20001d76:	607a      	str	r2, [r7, #4]
20001d78:	e78d      	b.n	20001c96 <_malloc_r+0x40e>
20001d7a:	2a54      	cmp	r2, #84	; 0x54
20001d7c:	d824      	bhi.n	20001dc8 <_malloc_r+0x540>
20001d7e:	ea4f 321c 	mov.w	r2, ip, lsr #12
20001d82:	326e      	adds	r2, #110	; 0x6e
20001d84:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20001d88:	e771      	b.n	20001c6e <_malloc_r+0x3e6>
20001d8a:	2301      	movs	r3, #1
20001d8c:	46d0      	mov	r8, sl
20001d8e:	f8ca 3004 	str.w	r3, [sl, #4]
20001d92:	e7c6      	b.n	20001d22 <_malloc_r+0x49a>
20001d94:	464a      	mov	r2, r9
20001d96:	f01e 0f03 	tst.w	lr, #3
20001d9a:	4613      	mov	r3, r2
20001d9c:	f10e 3eff 	add.w	lr, lr, #4294967295
20001da0:	d033      	beq.n	20001e0a <_malloc_r+0x582>
20001da2:	f853 2908 	ldr.w	r2, [r3], #-8
20001da6:	429a      	cmp	r2, r3
20001da8:	d0f5      	beq.n	20001d96 <_malloc_r+0x50e>
20001daa:	687b      	ldr	r3, [r7, #4]
20001dac:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20001db0:	459c      	cmp	ip, r3
20001db2:	f63f ae8e 	bhi.w	20001ad2 <_malloc_r+0x24a>
20001db6:	f1bc 0f00 	cmp.w	ip, #0
20001dba:	f43f ae8a 	beq.w	20001ad2 <_malloc_r+0x24a>
20001dbe:	ea1c 0f03 	tst.w	ip, r3
20001dc2:	d027      	beq.n	20001e14 <_malloc_r+0x58c>
20001dc4:	46d6      	mov	lr, sl
20001dc6:	e60e      	b.n	200019e6 <_malloc_r+0x15e>
20001dc8:	f5b2 7faa 	cmp.w	r2, #340	; 0x154
20001dcc:	d815      	bhi.n	20001dfa <_malloc_r+0x572>
20001dce:	ea4f 32dc 	mov.w	r2, ip, lsr #15
20001dd2:	3277      	adds	r2, #119	; 0x77
20001dd4:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20001dd8:	e749      	b.n	20001c6e <_malloc_r+0x3e6>
20001dda:	0508      	lsls	r0, r1, #20
20001ddc:	0d00      	lsrs	r0, r0, #20
20001dde:	2800      	cmp	r0, #0
20001de0:	f47f aeb6 	bne.w	20001b50 <_malloc_r+0x2c8>
20001de4:	f8d7 8008 	ldr.w	r8, [r7, #8]
20001de8:	444b      	add	r3, r9
20001dea:	f043 0301 	orr.w	r3, r3, #1
20001dee:	f8c8 3004 	str.w	r3, [r8, #4]
20001df2:	e700      	b.n	20001bf6 <_malloc_r+0x36e>
20001df4:	2101      	movs	r1, #1
20001df6:	2500      	movs	r5, #0
20001df8:	e6d5      	b.n	20001ba6 <_malloc_r+0x31e>
20001dfa:	f240 5054 	movw	r0, #1364	; 0x554
20001dfe:	4282      	cmp	r2, r0
20001e00:	d90d      	bls.n	20001e1e <_malloc_r+0x596>
20001e02:	f44f 787c 	mov.w	r8, #1008	; 0x3f0
20001e06:	227e      	movs	r2, #126	; 0x7e
20001e08:	e731      	b.n	20001c6e <_malloc_r+0x3e6>
20001e0a:	687b      	ldr	r3, [r7, #4]
20001e0c:	ea23 030c 	bic.w	r3, r3, ip
20001e10:	607b      	str	r3, [r7, #4]
20001e12:	e7cb      	b.n	20001dac <_malloc_r+0x524>
20001e14:	ea4f 0c4c 	mov.w	ip, ip, lsl #1
20001e18:	f10a 0a04 	add.w	sl, sl, #4
20001e1c:	e7cf      	b.n	20001dbe <_malloc_r+0x536>
20001e1e:	ea4f 429c 	mov.w	r2, ip, lsr #18
20001e22:	327c      	adds	r2, #124	; 0x7c
20001e24:	ea4f 08c2 	mov.w	r8, r2, lsl #3
20001e28:	e721      	b.n	20001c6e <_malloc_r+0x3e6>
20001e2a:	bf00      	nop

20001e2c <memchr>:
20001e2c:	f010 0f03 	tst.w	r0, #3
20001e30:	b2c9      	uxtb	r1, r1
20001e32:	b410      	push	{r4}
20001e34:	d010      	beq.n	20001e58 <memchr+0x2c>
20001e36:	2a00      	cmp	r2, #0
20001e38:	d02f      	beq.n	20001e9a <memchr+0x6e>
20001e3a:	7803      	ldrb	r3, [r0, #0]
20001e3c:	428b      	cmp	r3, r1
20001e3e:	d02a      	beq.n	20001e96 <memchr+0x6a>
20001e40:	3a01      	subs	r2, #1
20001e42:	e005      	b.n	20001e50 <memchr+0x24>
20001e44:	2a00      	cmp	r2, #0
20001e46:	d028      	beq.n	20001e9a <memchr+0x6e>
20001e48:	7803      	ldrb	r3, [r0, #0]
20001e4a:	3a01      	subs	r2, #1
20001e4c:	428b      	cmp	r3, r1
20001e4e:	d022      	beq.n	20001e96 <memchr+0x6a>
20001e50:	3001      	adds	r0, #1
20001e52:	f010 0f03 	tst.w	r0, #3
20001e56:	d1f5      	bne.n	20001e44 <memchr+0x18>
20001e58:	2a03      	cmp	r2, #3
20001e5a:	d911      	bls.n	20001e80 <memchr+0x54>
20001e5c:	ea41 2401 	orr.w	r4, r1, r1, lsl #8
20001e60:	ea44 4404 	orr.w	r4, r4, r4, lsl #16
20001e64:	6803      	ldr	r3, [r0, #0]
20001e66:	ea84 0303 	eor.w	r3, r4, r3
20001e6a:	f1a3 3c01 	sub.w	ip, r3, #16843009	; 0x1010101
20001e6e:	ea2c 0303 	bic.w	r3, ip, r3
20001e72:	f013 3f80 	tst.w	r3, #2155905152	; 0x80808080
20001e76:	d103      	bne.n	20001e80 <memchr+0x54>
20001e78:	3a04      	subs	r2, #4
20001e7a:	3004      	adds	r0, #4
20001e7c:	2a03      	cmp	r2, #3
20001e7e:	d8f1      	bhi.n	20001e64 <memchr+0x38>
20001e80:	b15a      	cbz	r2, 20001e9a <memchr+0x6e>
20001e82:	7803      	ldrb	r3, [r0, #0]
20001e84:	428b      	cmp	r3, r1
20001e86:	d006      	beq.n	20001e96 <memchr+0x6a>
20001e88:	3a01      	subs	r2, #1
20001e8a:	b132      	cbz	r2, 20001e9a <memchr+0x6e>
20001e8c:	f810 3f01 	ldrb.w	r3, [r0, #1]!
20001e90:	3a01      	subs	r2, #1
20001e92:	428b      	cmp	r3, r1
20001e94:	d1f9      	bne.n	20001e8a <memchr+0x5e>
20001e96:	bc10      	pop	{r4}
20001e98:	4770      	bx	lr
20001e9a:	2000      	movs	r0, #0
20001e9c:	e7fb      	b.n	20001e96 <memchr+0x6a>
20001e9e:	bf00      	nop

20001ea0 <memcpy>:
20001ea0:	2a03      	cmp	r2, #3
20001ea2:	e92d 07f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl}
20001ea6:	d80b      	bhi.n	20001ec0 <memcpy+0x20>
20001ea8:	b13a      	cbz	r2, 20001eba <memcpy+0x1a>
20001eaa:	2300      	movs	r3, #0
20001eac:	f811 c003 	ldrb.w	ip, [r1, r3]
20001eb0:	f800 c003 	strb.w	ip, [r0, r3]
20001eb4:	3301      	adds	r3, #1
20001eb6:	4293      	cmp	r3, r2
20001eb8:	d1f8      	bne.n	20001eac <memcpy+0xc>
20001eba:	e8bd 07f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl}
20001ebe:	4770      	bx	lr
20001ec0:	1882      	adds	r2, r0, r2
20001ec2:	460c      	mov	r4, r1
20001ec4:	4603      	mov	r3, r0
20001ec6:	e003      	b.n	20001ed0 <memcpy+0x30>
20001ec8:	f814 1c01 	ldrb.w	r1, [r4, #-1]
20001ecc:	f803 1c01 	strb.w	r1, [r3, #-1]
20001ed0:	f003 0603 	and.w	r6, r3, #3
20001ed4:	4619      	mov	r1, r3
20001ed6:	46a4      	mov	ip, r4
20001ed8:	3301      	adds	r3, #1
20001eda:	3401      	adds	r4, #1
20001edc:	2e00      	cmp	r6, #0
20001ede:	d1f3      	bne.n	20001ec8 <memcpy+0x28>
20001ee0:	f01c 0403 	ands.w	r4, ip, #3
20001ee4:	4663      	mov	r3, ip
20001ee6:	bf08      	it	eq
20001ee8:	ebc1 0c02 	rsbeq	ip, r1, r2
20001eec:	d068      	beq.n	20001fc0 <memcpy+0x120>
20001eee:	4265      	negs	r5, r4
20001ef0:	f1c4 0a04 	rsb	sl, r4, #4
20001ef4:	eb0c 0705 	add.w	r7, ip, r5
20001ef8:	4633      	mov	r3, r6
20001efa:	ea4f 0aca 	mov.w	sl, sl, lsl #3
20001efe:	f85c 6005 	ldr.w	r6, [ip, r5]
20001f02:	ea4f 08c4 	mov.w	r8, r4, lsl #3
20001f06:	1a55      	subs	r5, r2, r1
20001f08:	e008      	b.n	20001f1c <memcpy+0x7c>
20001f0a:	f857 4f04 	ldr.w	r4, [r7, #4]!
20001f0e:	4626      	mov	r6, r4
20001f10:	fa04 f40a 	lsl.w	r4, r4, sl
20001f14:	ea49 0404 	orr.w	r4, r9, r4
20001f18:	50cc      	str	r4, [r1, r3]
20001f1a:	3304      	adds	r3, #4
20001f1c:	185c      	adds	r4, r3, r1
20001f1e:	2d03      	cmp	r5, #3
20001f20:	fa26 f908 	lsr.w	r9, r6, r8
20001f24:	f1a5 0504 	sub.w	r5, r5, #4
20001f28:	eb0c 0603 	add.w	r6, ip, r3
20001f2c:	dced      	bgt.n	20001f0a <memcpy+0x6a>
20001f2e:	2300      	movs	r3, #0
20001f30:	e002      	b.n	20001f38 <memcpy+0x98>
20001f32:	5cf1      	ldrb	r1, [r6, r3]
20001f34:	54e1      	strb	r1, [r4, r3]
20001f36:	3301      	adds	r3, #1
20001f38:	1919      	adds	r1, r3, r4
20001f3a:	4291      	cmp	r1, r2
20001f3c:	d3f9      	bcc.n	20001f32 <memcpy+0x92>
20001f3e:	e7bc      	b.n	20001eba <memcpy+0x1a>
20001f40:	f853 4c40 	ldr.w	r4, [r3, #-64]
20001f44:	f841 4c40 	str.w	r4, [r1, #-64]
20001f48:	f853 4c3c 	ldr.w	r4, [r3, #-60]
20001f4c:	f841 4c3c 	str.w	r4, [r1, #-60]
20001f50:	f853 4c38 	ldr.w	r4, [r3, #-56]
20001f54:	f841 4c38 	str.w	r4, [r1, #-56]
20001f58:	f853 4c34 	ldr.w	r4, [r3, #-52]
20001f5c:	f841 4c34 	str.w	r4, [r1, #-52]
20001f60:	f853 4c30 	ldr.w	r4, [r3, #-48]
20001f64:	f841 4c30 	str.w	r4, [r1, #-48]
20001f68:	f853 4c2c 	ldr.w	r4, [r3, #-44]
20001f6c:	f841 4c2c 	str.w	r4, [r1, #-44]
20001f70:	f853 4c28 	ldr.w	r4, [r3, #-40]
20001f74:	f841 4c28 	str.w	r4, [r1, #-40]
20001f78:	f853 4c24 	ldr.w	r4, [r3, #-36]
20001f7c:	f841 4c24 	str.w	r4, [r1, #-36]
20001f80:	f853 4c20 	ldr.w	r4, [r3, #-32]
20001f84:	f841 4c20 	str.w	r4, [r1, #-32]
20001f88:	f853 4c1c 	ldr.w	r4, [r3, #-28]
20001f8c:	f841 4c1c 	str.w	r4, [r1, #-28]
20001f90:	f853 4c18 	ldr.w	r4, [r3, #-24]
20001f94:	f841 4c18 	str.w	r4, [r1, #-24]
20001f98:	f853 4c14 	ldr.w	r4, [r3, #-20]
20001f9c:	f841 4c14 	str.w	r4, [r1, #-20]
20001fa0:	f853 4c10 	ldr.w	r4, [r3, #-16]
20001fa4:	f841 4c10 	str.w	r4, [r1, #-16]
20001fa8:	f853 4c0c 	ldr.w	r4, [r3, #-12]
20001fac:	f841 4c0c 	str.w	r4, [r1, #-12]
20001fb0:	f853 4c08 	ldr.w	r4, [r3, #-8]
20001fb4:	f841 4c08 	str.w	r4, [r1, #-8]
20001fb8:	f853 4c04 	ldr.w	r4, [r3, #-4]
20001fbc:	f841 4c04 	str.w	r4, [r1, #-4]
20001fc0:	461c      	mov	r4, r3
20001fc2:	460d      	mov	r5, r1
20001fc4:	3340      	adds	r3, #64	; 0x40
20001fc6:	3140      	adds	r1, #64	; 0x40
20001fc8:	f1bc 0f3f 	cmp.w	ip, #63	; 0x3f
20001fcc:	f1ac 0c40 	sub.w	ip, ip, #64	; 0x40
20001fd0:	dcb6      	bgt.n	20001f40 <memcpy+0xa0>
20001fd2:	4621      	mov	r1, r4
20001fd4:	462b      	mov	r3, r5
20001fd6:	1b54      	subs	r4, r2, r5
20001fd8:	e00f      	b.n	20001ffa <memcpy+0x15a>
20001fda:	f851 5c10 	ldr.w	r5, [r1, #-16]
20001fde:	f843 5c10 	str.w	r5, [r3, #-16]
20001fe2:	f851 5c0c 	ldr.w	r5, [r1, #-12]
20001fe6:	f843 5c0c 	str.w	r5, [r3, #-12]
20001fea:	f851 5c08 	ldr.w	r5, [r1, #-8]
20001fee:	f843 5c08 	str.w	r5, [r3, #-8]
20001ff2:	f851 5c04 	ldr.w	r5, [r1, #-4]
20001ff6:	f843 5c04 	str.w	r5, [r3, #-4]
20001ffa:	2c0f      	cmp	r4, #15
20001ffc:	460d      	mov	r5, r1
20001ffe:	469c      	mov	ip, r3
20002000:	f101 0110 	add.w	r1, r1, #16
20002004:	f103 0310 	add.w	r3, r3, #16
20002008:	f1a4 0410 	sub.w	r4, r4, #16
2000200c:	dce5      	bgt.n	20001fda <memcpy+0x13a>
2000200e:	ebcc 0102 	rsb	r1, ip, r2
20002012:	2300      	movs	r3, #0
20002014:	e003      	b.n	2000201e <memcpy+0x17e>
20002016:	58ec      	ldr	r4, [r5, r3]
20002018:	f84c 4003 	str.w	r4, [ip, r3]
2000201c:	3304      	adds	r3, #4
2000201e:	195e      	adds	r6, r3, r5
20002020:	2903      	cmp	r1, #3
20002022:	eb03 040c 	add.w	r4, r3, ip
20002026:	f1a1 0104 	sub.w	r1, r1, #4
2000202a:	dcf4      	bgt.n	20002016 <memcpy+0x176>
2000202c:	e77f      	b.n	20001f2e <memcpy+0x8e>
2000202e:	bf00      	nop

20002030 <memmove>:
20002030:	4288      	cmp	r0, r1
20002032:	468c      	mov	ip, r1
20002034:	b470      	push	{r4, r5, r6}
20002036:	4605      	mov	r5, r0
20002038:	4614      	mov	r4, r2
2000203a:	d90e      	bls.n	2000205a <memmove+0x2a>
2000203c:	188b      	adds	r3, r1, r2
2000203e:	4298      	cmp	r0, r3
20002040:	d20b      	bcs.n	2000205a <memmove+0x2a>
20002042:	b142      	cbz	r2, 20002056 <memmove+0x26>
20002044:	ebc2 0c03 	rsb	ip, r2, r3
20002048:	4601      	mov	r1, r0
2000204a:	1e53      	subs	r3, r2, #1
2000204c:	f81c 2003 	ldrb.w	r2, [ip, r3]
20002050:	54ca      	strb	r2, [r1, r3]
20002052:	3b01      	subs	r3, #1
20002054:	d2fa      	bcs.n	2000204c <memmove+0x1c>
20002056:	bc70      	pop	{r4, r5, r6}
20002058:	4770      	bx	lr
2000205a:	2a0f      	cmp	r2, #15
2000205c:	d809      	bhi.n	20002072 <memmove+0x42>
2000205e:	2c00      	cmp	r4, #0
20002060:	d0f9      	beq.n	20002056 <memmove+0x26>
20002062:	2300      	movs	r3, #0
20002064:	f81c 2003 	ldrb.w	r2, [ip, r3]
20002068:	54ea      	strb	r2, [r5, r3]
2000206a:	3301      	adds	r3, #1
2000206c:	42a3      	cmp	r3, r4
2000206e:	d1f9      	bne.n	20002064 <memmove+0x34>
20002070:	e7f1      	b.n	20002056 <memmove+0x26>
20002072:	ea41 0300 	orr.w	r3, r1, r0
20002076:	f013 0f03 	tst.w	r3, #3
2000207a:	d1f0      	bne.n	2000205e <memmove+0x2e>
2000207c:	4694      	mov	ip, r2
2000207e:	460c      	mov	r4, r1
20002080:	4603      	mov	r3, r0
20002082:	6825      	ldr	r5, [r4, #0]
20002084:	f1ac 0c10 	sub.w	ip, ip, #16
20002088:	601d      	str	r5, [r3, #0]
2000208a:	6865      	ldr	r5, [r4, #4]
2000208c:	605d      	str	r5, [r3, #4]
2000208e:	68a5      	ldr	r5, [r4, #8]
20002090:	609d      	str	r5, [r3, #8]
20002092:	68e5      	ldr	r5, [r4, #12]
20002094:	3410      	adds	r4, #16
20002096:	60dd      	str	r5, [r3, #12]
20002098:	3310      	adds	r3, #16
2000209a:	f1bc 0f0f 	cmp.w	ip, #15
2000209e:	d8f0      	bhi.n	20002082 <memmove+0x52>
200020a0:	3a10      	subs	r2, #16
200020a2:	ea4f 1c12 	mov.w	ip, r2, lsr #4
200020a6:	f10c 0501 	add.w	r5, ip, #1
200020aa:	ebcc 7c0c 	rsb	ip, ip, ip, lsl #28
200020ae:	012d      	lsls	r5, r5, #4
200020b0:	eb02 160c 	add.w	r6, r2, ip, lsl #4
200020b4:	eb01 0c05 	add.w	ip, r1, r5
200020b8:	1945      	adds	r5, r0, r5
200020ba:	2e03      	cmp	r6, #3
200020bc:	4634      	mov	r4, r6
200020be:	d9ce      	bls.n	2000205e <memmove+0x2e>
200020c0:	2300      	movs	r3, #0
200020c2:	f85c 2003 	ldr.w	r2, [ip, r3]
200020c6:	50ea      	str	r2, [r5, r3]
200020c8:	3304      	adds	r3, #4
200020ca:	1af2      	subs	r2, r6, r3
200020cc:	2a03      	cmp	r2, #3
200020ce:	d8f8      	bhi.n	200020c2 <memmove+0x92>
200020d0:	3e04      	subs	r6, #4
200020d2:	08b3      	lsrs	r3, r6, #2
200020d4:	1c5a      	adds	r2, r3, #1
200020d6:	ebc3 7383 	rsb	r3, r3, r3, lsl #30
200020da:	0092      	lsls	r2, r2, #2
200020dc:	4494      	add	ip, r2
200020de:	eb06 0483 	add.w	r4, r6, r3, lsl #2
200020e2:	18ad      	adds	r5, r5, r2
200020e4:	e7bb      	b.n	2000205e <memmove+0x2e>
200020e6:	bf00      	nop

200020e8 <memset>:
200020e8:	2a03      	cmp	r2, #3
200020ea:	b2c9      	uxtb	r1, r1
200020ec:	b430      	push	{r4, r5}
200020ee:	d807      	bhi.n	20002100 <memset+0x18>
200020f0:	b122      	cbz	r2, 200020fc <memset+0x14>
200020f2:	2300      	movs	r3, #0
200020f4:	54c1      	strb	r1, [r0, r3]
200020f6:	3301      	adds	r3, #1
200020f8:	4293      	cmp	r3, r2
200020fa:	d1fb      	bne.n	200020f4 <memset+0xc>
200020fc:	bc30      	pop	{r4, r5}
200020fe:	4770      	bx	lr
20002100:	eb00 0c02 	add.w	ip, r0, r2
20002104:	4603      	mov	r3, r0
20002106:	e001      	b.n	2000210c <memset+0x24>
20002108:	f803 1c01 	strb.w	r1, [r3, #-1]
2000210c:	f003 0403 	and.w	r4, r3, #3
20002110:	461a      	mov	r2, r3
20002112:	3301      	adds	r3, #1
20002114:	2c00      	cmp	r4, #0
20002116:	d1f7      	bne.n	20002108 <memset+0x20>
20002118:	f04f 3301 	mov.w	r3, #16843009	; 0x1010101
2000211c:	ebc2 040c 	rsb	r4, r2, ip
20002120:	fb03 f301 	mul.w	r3, r3, r1
20002124:	e01f      	b.n	20002166 <memset+0x7e>
20002126:	f842 3c40 	str.w	r3, [r2, #-64]
2000212a:	f842 3c3c 	str.w	r3, [r2, #-60]
2000212e:	f842 3c38 	str.w	r3, [r2, #-56]
20002132:	f842 3c34 	str.w	r3, [r2, #-52]
20002136:	f842 3c30 	str.w	r3, [r2, #-48]
2000213a:	f842 3c2c 	str.w	r3, [r2, #-44]
2000213e:	f842 3c28 	str.w	r3, [r2, #-40]
20002142:	f842 3c24 	str.w	r3, [r2, #-36]
20002146:	f842 3c20 	str.w	r3, [r2, #-32]
2000214a:	f842 3c1c 	str.w	r3, [r2, #-28]
2000214e:	f842 3c18 	str.w	r3, [r2, #-24]
20002152:	f842 3c14 	str.w	r3, [r2, #-20]
20002156:	f842 3c10 	str.w	r3, [r2, #-16]
2000215a:	f842 3c0c 	str.w	r3, [r2, #-12]
2000215e:	f842 3c08 	str.w	r3, [r2, #-8]
20002162:	f842 3c04 	str.w	r3, [r2, #-4]
20002166:	4615      	mov	r5, r2
20002168:	3240      	adds	r2, #64	; 0x40
2000216a:	2c3f      	cmp	r4, #63	; 0x3f
2000216c:	f1a4 0440 	sub.w	r4, r4, #64	; 0x40
20002170:	dcd9      	bgt.n	20002126 <memset+0x3e>
20002172:	462a      	mov	r2, r5
20002174:	ebc5 040c 	rsb	r4, r5, ip
20002178:	e007      	b.n	2000218a <memset+0xa2>
2000217a:	f842 3c10 	str.w	r3, [r2, #-16]
2000217e:	f842 3c0c 	str.w	r3, [r2, #-12]
20002182:	f842 3c08 	str.w	r3, [r2, #-8]
20002186:	f842 3c04 	str.w	r3, [r2, #-4]
2000218a:	4615      	mov	r5, r2
2000218c:	3210      	adds	r2, #16
2000218e:	2c0f      	cmp	r4, #15
20002190:	f1a4 0410 	sub.w	r4, r4, #16
20002194:	dcf1      	bgt.n	2000217a <memset+0x92>
20002196:	462a      	mov	r2, r5
20002198:	ebc5 050c 	rsb	r5, r5, ip
2000219c:	e001      	b.n	200021a2 <memset+0xba>
2000219e:	f842 3c04 	str.w	r3, [r2, #-4]
200021a2:	4614      	mov	r4, r2
200021a4:	3204      	adds	r2, #4
200021a6:	2d03      	cmp	r5, #3
200021a8:	f1a5 0504 	sub.w	r5, r5, #4
200021ac:	dcf7      	bgt.n	2000219e <memset+0xb6>
200021ae:	e001      	b.n	200021b4 <memset+0xcc>
200021b0:	f804 1b01 	strb.w	r1, [r4], #1
200021b4:	4564      	cmp	r4, ip
200021b6:	d3fb      	bcc.n	200021b0 <memset+0xc8>
200021b8:	e7a0      	b.n	200020fc <memset+0x14>
200021ba:	bf00      	nop

200021bc <__malloc_lock>:
200021bc:	4770      	bx	lr
200021be:	bf00      	nop

200021c0 <__malloc_unlock>:
200021c0:	4770      	bx	lr
200021c2:	bf00      	nop

200021c4 <_realloc_r>:
200021c4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
200021c8:	4691      	mov	r9, r2
200021ca:	b083      	sub	sp, #12
200021cc:	4607      	mov	r7, r0
200021ce:	460e      	mov	r6, r1
200021d0:	2900      	cmp	r1, #0
200021d2:	f000 813a 	beq.w	2000244a <_realloc_r+0x286>
200021d6:	f1a1 0808 	sub.w	r8, r1, #8
200021da:	f109 040b 	add.w	r4, r9, #11
200021de:	f7ff ffed 	bl	200021bc <__malloc_lock>
200021e2:	2c16      	cmp	r4, #22
200021e4:	f8d8 1004 	ldr.w	r1, [r8, #4]
200021e8:	460b      	mov	r3, r1
200021ea:	f200 80a0 	bhi.w	2000232e <_realloc_r+0x16a>
200021ee:	2210      	movs	r2, #16
200021f0:	2500      	movs	r5, #0
200021f2:	4614      	mov	r4, r2
200021f4:	454c      	cmp	r4, r9
200021f6:	bf38      	it	cc
200021f8:	f045 0501 	orrcc.w	r5, r5, #1
200021fc:	2d00      	cmp	r5, #0
200021fe:	f040 812a 	bne.w	20002456 <_realloc_r+0x292>
20002202:	f021 0a03 	bic.w	sl, r1, #3
20002206:	4592      	cmp	sl, r2
20002208:	bfa2      	ittt	ge
2000220a:	4640      	movge	r0, r8
2000220c:	4655      	movge	r5, sl
2000220e:	f108 0808 	addge.w	r8, r8, #8
20002212:	da75      	bge.n	20002300 <_realloc_r+0x13c>
20002214:	f642 7358 	movw	r3, #12120	; 0x2f58
20002218:	eb08 000a 	add.w	r0, r8, sl
2000221c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002220:	f8d3 e008 	ldr.w	lr, [r3, #8]
20002224:	4586      	cmp	lr, r0
20002226:	f000 811a 	beq.w	2000245e <_realloc_r+0x29a>
2000222a:	f8d0 c004 	ldr.w	ip, [r0, #4]
2000222e:	f02c 0b01 	bic.w	fp, ip, #1
20002232:	4483      	add	fp, r0
20002234:	f8db b004 	ldr.w	fp, [fp, #4]
20002238:	f01b 0f01 	tst.w	fp, #1
2000223c:	d07c      	beq.n	20002338 <_realloc_r+0x174>
2000223e:	46ac      	mov	ip, r5
20002240:	4628      	mov	r0, r5
20002242:	f011 0f01 	tst.w	r1, #1
20002246:	f040 809b 	bne.w	20002380 <_realloc_r+0x1bc>
2000224a:	f856 1c08 	ldr.w	r1, [r6, #-8]
2000224e:	ebc1 0b08 	rsb	fp, r1, r8
20002252:	f8db 5004 	ldr.w	r5, [fp, #4]
20002256:	f025 0503 	bic.w	r5, r5, #3
2000225a:	2800      	cmp	r0, #0
2000225c:	f000 80dd 	beq.w	2000241a <_realloc_r+0x256>
20002260:	4570      	cmp	r0, lr
20002262:	f000 811f 	beq.w	200024a4 <_realloc_r+0x2e0>
20002266:	eb05 030a 	add.w	r3, r5, sl
2000226a:	eb0c 0503 	add.w	r5, ip, r3
2000226e:	4295      	cmp	r5, r2
20002270:	bfb8      	it	lt
20002272:	461d      	movlt	r5, r3
20002274:	f2c0 80d2 	blt.w	2000241c <_realloc_r+0x258>
20002278:	6881      	ldr	r1, [r0, #8]
2000227a:	465b      	mov	r3, fp
2000227c:	68c0      	ldr	r0, [r0, #12]
2000227e:	f1aa 0204 	sub.w	r2, sl, #4
20002282:	2a24      	cmp	r2, #36	; 0x24
20002284:	6081      	str	r1, [r0, #8]
20002286:	60c8      	str	r0, [r1, #12]
20002288:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000228c:	f8db 000c 	ldr.w	r0, [fp, #12]
20002290:	6081      	str	r1, [r0, #8]
20002292:	60c8      	str	r0, [r1, #12]
20002294:	f200 80d0 	bhi.w	20002438 <_realloc_r+0x274>
20002298:	2a13      	cmp	r2, #19
2000229a:	469c      	mov	ip, r3
2000229c:	d921      	bls.n	200022e2 <_realloc_r+0x11e>
2000229e:	4631      	mov	r1, r6
200022a0:	f10b 0c10 	add.w	ip, fp, #16
200022a4:	f851 0b04 	ldr.w	r0, [r1], #4
200022a8:	f8cb 0008 	str.w	r0, [fp, #8]
200022ac:	6870      	ldr	r0, [r6, #4]
200022ae:	1d0e      	adds	r6, r1, #4
200022b0:	2a1b      	cmp	r2, #27
200022b2:	f8cb 000c 	str.w	r0, [fp, #12]
200022b6:	d914      	bls.n	200022e2 <_realloc_r+0x11e>
200022b8:	6848      	ldr	r0, [r1, #4]
200022ba:	1d31      	adds	r1, r6, #4
200022bc:	f10b 0c18 	add.w	ip, fp, #24
200022c0:	f8cb 0010 	str.w	r0, [fp, #16]
200022c4:	6870      	ldr	r0, [r6, #4]
200022c6:	1d0e      	adds	r6, r1, #4
200022c8:	2a24      	cmp	r2, #36	; 0x24
200022ca:	f8cb 0014 	str.w	r0, [fp, #20]
200022ce:	d108      	bne.n	200022e2 <_realloc_r+0x11e>
200022d0:	684a      	ldr	r2, [r1, #4]
200022d2:	f10b 0c20 	add.w	ip, fp, #32
200022d6:	f8cb 2018 	str.w	r2, [fp, #24]
200022da:	6872      	ldr	r2, [r6, #4]
200022dc:	3608      	adds	r6, #8
200022de:	f8cb 201c 	str.w	r2, [fp, #28]
200022e2:	4631      	mov	r1, r6
200022e4:	4698      	mov	r8, r3
200022e6:	4662      	mov	r2, ip
200022e8:	4658      	mov	r0, fp
200022ea:	f851 3b04 	ldr.w	r3, [r1], #4
200022ee:	f842 3b04 	str.w	r3, [r2], #4
200022f2:	6873      	ldr	r3, [r6, #4]
200022f4:	f8cc 3004 	str.w	r3, [ip, #4]
200022f8:	684b      	ldr	r3, [r1, #4]
200022fa:	6053      	str	r3, [r2, #4]
200022fc:	f8db 3004 	ldr.w	r3, [fp, #4]
20002300:	ebc4 0c05 	rsb	ip, r4, r5
20002304:	f1bc 0f0f 	cmp.w	ip, #15
20002308:	d826      	bhi.n	20002358 <_realloc_r+0x194>
2000230a:	1942      	adds	r2, r0, r5
2000230c:	f003 0301 	and.w	r3, r3, #1
20002310:	ea43 0505 	orr.w	r5, r3, r5
20002314:	6045      	str	r5, [r0, #4]
20002316:	6853      	ldr	r3, [r2, #4]
20002318:	f043 0301 	orr.w	r3, r3, #1
2000231c:	6053      	str	r3, [r2, #4]
2000231e:	4638      	mov	r0, r7
20002320:	4645      	mov	r5, r8
20002322:	f7ff ff4d 	bl	200021c0 <__malloc_unlock>
20002326:	4628      	mov	r0, r5
20002328:	b003      	add	sp, #12
2000232a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
2000232e:	f024 0407 	bic.w	r4, r4, #7
20002332:	4622      	mov	r2, r4
20002334:	0fe5      	lsrs	r5, r4, #31
20002336:	e75d      	b.n	200021f4 <_realloc_r+0x30>
20002338:	f02c 0c03 	bic.w	ip, ip, #3
2000233c:	eb0c 050a 	add.w	r5, ip, sl
20002340:	4295      	cmp	r5, r2
20002342:	f6ff af7e 	blt.w	20002242 <_realloc_r+0x7e>
20002346:	6882      	ldr	r2, [r0, #8]
20002348:	460b      	mov	r3, r1
2000234a:	68c1      	ldr	r1, [r0, #12]
2000234c:	4640      	mov	r0, r8
2000234e:	f108 0808 	add.w	r8, r8, #8
20002352:	608a      	str	r2, [r1, #8]
20002354:	60d1      	str	r1, [r2, #12]
20002356:	e7d3      	b.n	20002300 <_realloc_r+0x13c>
20002358:	1901      	adds	r1, r0, r4
2000235a:	f003 0301 	and.w	r3, r3, #1
2000235e:	eb01 020c 	add.w	r2, r1, ip
20002362:	ea43 0404 	orr.w	r4, r3, r4
20002366:	f04c 0301 	orr.w	r3, ip, #1
2000236a:	6044      	str	r4, [r0, #4]
2000236c:	604b      	str	r3, [r1, #4]
2000236e:	4638      	mov	r0, r7
20002370:	6853      	ldr	r3, [r2, #4]
20002372:	3108      	adds	r1, #8
20002374:	f043 0301 	orr.w	r3, r3, #1
20002378:	6053      	str	r3, [r2, #4]
2000237a:	f000 fb65 	bl	20002a48 <_free_r>
2000237e:	e7ce      	b.n	2000231e <_realloc_r+0x15a>
20002380:	4649      	mov	r1, r9
20002382:	4638      	mov	r0, r7
20002384:	f7ff fa80 	bl	20001888 <_malloc_r>
20002388:	4605      	mov	r5, r0
2000238a:	2800      	cmp	r0, #0
2000238c:	d041      	beq.n	20002412 <_realloc_r+0x24e>
2000238e:	f8d8 3004 	ldr.w	r3, [r8, #4]
20002392:	f1a0 0208 	sub.w	r2, r0, #8
20002396:	f023 0101 	bic.w	r1, r3, #1
2000239a:	4441      	add	r1, r8
2000239c:	428a      	cmp	r2, r1
2000239e:	f000 80d7 	beq.w	20002550 <_realloc_r+0x38c>
200023a2:	f1aa 0204 	sub.w	r2, sl, #4
200023a6:	4631      	mov	r1, r6
200023a8:	2a24      	cmp	r2, #36	; 0x24
200023aa:	d878      	bhi.n	2000249e <_realloc_r+0x2da>
200023ac:	2a13      	cmp	r2, #19
200023ae:	4603      	mov	r3, r0
200023b0:	d921      	bls.n	200023f6 <_realloc_r+0x232>
200023b2:	4634      	mov	r4, r6
200023b4:	f854 3b04 	ldr.w	r3, [r4], #4
200023b8:	1d21      	adds	r1, r4, #4
200023ba:	f840 3b04 	str.w	r3, [r0], #4
200023be:	1d03      	adds	r3, r0, #4
200023c0:	f8d6 c004 	ldr.w	ip, [r6, #4]
200023c4:	2a1b      	cmp	r2, #27
200023c6:	f8c5 c004 	str.w	ip, [r5, #4]
200023ca:	d914      	bls.n	200023f6 <_realloc_r+0x232>
200023cc:	f8d4 e004 	ldr.w	lr, [r4, #4]
200023d0:	1d1c      	adds	r4, r3, #4
200023d2:	f101 0c04 	add.w	ip, r1, #4
200023d6:	f8c0 e004 	str.w	lr, [r0, #4]
200023da:	6848      	ldr	r0, [r1, #4]
200023dc:	f10c 0104 	add.w	r1, ip, #4
200023e0:	6058      	str	r0, [r3, #4]
200023e2:	1d23      	adds	r3, r4, #4
200023e4:	2a24      	cmp	r2, #36	; 0x24
200023e6:	d106      	bne.n	200023f6 <_realloc_r+0x232>
200023e8:	f8dc 2004 	ldr.w	r2, [ip, #4]
200023ec:	6062      	str	r2, [r4, #4]
200023ee:	684a      	ldr	r2, [r1, #4]
200023f0:	3108      	adds	r1, #8
200023f2:	605a      	str	r2, [r3, #4]
200023f4:	3308      	adds	r3, #8
200023f6:	4608      	mov	r0, r1
200023f8:	461a      	mov	r2, r3
200023fa:	f850 4b04 	ldr.w	r4, [r0], #4
200023fe:	f842 4b04 	str.w	r4, [r2], #4
20002402:	6849      	ldr	r1, [r1, #4]
20002404:	6059      	str	r1, [r3, #4]
20002406:	6843      	ldr	r3, [r0, #4]
20002408:	6053      	str	r3, [r2, #4]
2000240a:	4631      	mov	r1, r6
2000240c:	4638      	mov	r0, r7
2000240e:	f000 fb1b 	bl	20002a48 <_free_r>
20002412:	4638      	mov	r0, r7
20002414:	f7ff fed4 	bl	200021c0 <__malloc_unlock>
20002418:	e785      	b.n	20002326 <_realloc_r+0x162>
2000241a:	4455      	add	r5, sl
2000241c:	4295      	cmp	r5, r2
2000241e:	dbaf      	blt.n	20002380 <_realloc_r+0x1bc>
20002420:	465b      	mov	r3, fp
20002422:	f8db 000c 	ldr.w	r0, [fp, #12]
20002426:	f1aa 0204 	sub.w	r2, sl, #4
2000242a:	f853 1f08 	ldr.w	r1, [r3, #8]!
2000242e:	2a24      	cmp	r2, #36	; 0x24
20002430:	6081      	str	r1, [r0, #8]
20002432:	60c8      	str	r0, [r1, #12]
20002434:	f67f af30 	bls.w	20002298 <_realloc_r+0xd4>
20002438:	4618      	mov	r0, r3
2000243a:	4631      	mov	r1, r6
2000243c:	4698      	mov	r8, r3
2000243e:	f7ff fdf7 	bl	20002030 <memmove>
20002442:	4658      	mov	r0, fp
20002444:	f8db 3004 	ldr.w	r3, [fp, #4]
20002448:	e75a      	b.n	20002300 <_realloc_r+0x13c>
2000244a:	4611      	mov	r1, r2
2000244c:	b003      	add	sp, #12
2000244e:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
20002452:	f7ff ba19 	b.w	20001888 <_malloc_r>
20002456:	230c      	movs	r3, #12
20002458:	2500      	movs	r5, #0
2000245a:	603b      	str	r3, [r7, #0]
2000245c:	e763      	b.n	20002326 <_realloc_r+0x162>
2000245e:	f8de 5004 	ldr.w	r5, [lr, #4]
20002462:	f104 0b10 	add.w	fp, r4, #16
20002466:	f025 0c03 	bic.w	ip, r5, #3
2000246a:	eb0c 000a 	add.w	r0, ip, sl
2000246e:	4558      	cmp	r0, fp
20002470:	bfb8      	it	lt
20002472:	4670      	movlt	r0, lr
20002474:	f6ff aee5 	blt.w	20002242 <_realloc_r+0x7e>
20002478:	eb08 0204 	add.w	r2, r8, r4
2000247c:	1b01      	subs	r1, r0, r4
2000247e:	f041 0101 	orr.w	r1, r1, #1
20002482:	609a      	str	r2, [r3, #8]
20002484:	6051      	str	r1, [r2, #4]
20002486:	4638      	mov	r0, r7
20002488:	f8d8 1004 	ldr.w	r1, [r8, #4]
2000248c:	4635      	mov	r5, r6
2000248e:	f001 0301 	and.w	r3, r1, #1
20002492:	431c      	orrs	r4, r3
20002494:	f8c8 4004 	str.w	r4, [r8, #4]
20002498:	f7ff fe92 	bl	200021c0 <__malloc_unlock>
2000249c:	e743      	b.n	20002326 <_realloc_r+0x162>
2000249e:	f7ff fdc7 	bl	20002030 <memmove>
200024a2:	e7b2      	b.n	2000240a <_realloc_r+0x246>
200024a4:	4455      	add	r5, sl
200024a6:	f104 0110 	add.w	r1, r4, #16
200024aa:	44ac      	add	ip, r5
200024ac:	458c      	cmp	ip, r1
200024ae:	dbb5      	blt.n	2000241c <_realloc_r+0x258>
200024b0:	465d      	mov	r5, fp
200024b2:	f8db 000c 	ldr.w	r0, [fp, #12]
200024b6:	f1aa 0204 	sub.w	r2, sl, #4
200024ba:	f855 1f08 	ldr.w	r1, [r5, #8]!
200024be:	2a24      	cmp	r2, #36	; 0x24
200024c0:	6081      	str	r1, [r0, #8]
200024c2:	60c8      	str	r0, [r1, #12]
200024c4:	d84c      	bhi.n	20002560 <_realloc_r+0x39c>
200024c6:	2a13      	cmp	r2, #19
200024c8:	4628      	mov	r0, r5
200024ca:	d924      	bls.n	20002516 <_realloc_r+0x352>
200024cc:	4631      	mov	r1, r6
200024ce:	f10b 0010 	add.w	r0, fp, #16
200024d2:	f851 eb04 	ldr.w	lr, [r1], #4
200024d6:	f8cb e008 	str.w	lr, [fp, #8]
200024da:	f8d6 e004 	ldr.w	lr, [r6, #4]
200024de:	1d0e      	adds	r6, r1, #4
200024e0:	2a1b      	cmp	r2, #27
200024e2:	f8cb e00c 	str.w	lr, [fp, #12]
200024e6:	d916      	bls.n	20002516 <_realloc_r+0x352>
200024e8:	f8d1 e004 	ldr.w	lr, [r1, #4]
200024ec:	1d31      	adds	r1, r6, #4
200024ee:	f10b 0018 	add.w	r0, fp, #24
200024f2:	f8cb e010 	str.w	lr, [fp, #16]
200024f6:	f8d6 e004 	ldr.w	lr, [r6, #4]
200024fa:	1d0e      	adds	r6, r1, #4
200024fc:	2a24      	cmp	r2, #36	; 0x24
200024fe:	f8cb e014 	str.w	lr, [fp, #20]
20002502:	d108      	bne.n	20002516 <_realloc_r+0x352>
20002504:	684a      	ldr	r2, [r1, #4]
20002506:	f10b 0020 	add.w	r0, fp, #32
2000250a:	f8cb 2018 	str.w	r2, [fp, #24]
2000250e:	6872      	ldr	r2, [r6, #4]
20002510:	3608      	adds	r6, #8
20002512:	f8cb 201c 	str.w	r2, [fp, #28]
20002516:	4631      	mov	r1, r6
20002518:	4602      	mov	r2, r0
2000251a:	f851 eb04 	ldr.w	lr, [r1], #4
2000251e:	f842 eb04 	str.w	lr, [r2], #4
20002522:	6876      	ldr	r6, [r6, #4]
20002524:	6046      	str	r6, [r0, #4]
20002526:	6849      	ldr	r1, [r1, #4]
20002528:	6051      	str	r1, [r2, #4]
2000252a:	eb0b 0204 	add.w	r2, fp, r4
2000252e:	ebc4 010c 	rsb	r1, r4, ip
20002532:	f041 0101 	orr.w	r1, r1, #1
20002536:	609a      	str	r2, [r3, #8]
20002538:	6051      	str	r1, [r2, #4]
2000253a:	4638      	mov	r0, r7
2000253c:	f8db 1004 	ldr.w	r1, [fp, #4]
20002540:	f001 0301 	and.w	r3, r1, #1
20002544:	431c      	orrs	r4, r3
20002546:	f8cb 4004 	str.w	r4, [fp, #4]
2000254a:	f7ff fe39 	bl	200021c0 <__malloc_unlock>
2000254e:	e6ea      	b.n	20002326 <_realloc_r+0x162>
20002550:	6855      	ldr	r5, [r2, #4]
20002552:	4640      	mov	r0, r8
20002554:	f108 0808 	add.w	r8, r8, #8
20002558:	f025 0503 	bic.w	r5, r5, #3
2000255c:	4455      	add	r5, sl
2000255e:	e6cf      	b.n	20002300 <_realloc_r+0x13c>
20002560:	4631      	mov	r1, r6
20002562:	4628      	mov	r0, r5
20002564:	9300      	str	r3, [sp, #0]
20002566:	f8cd c004 	str.w	ip, [sp, #4]
2000256a:	f7ff fd61 	bl	20002030 <memmove>
2000256e:	f8dd c004 	ldr.w	ip, [sp, #4]
20002572:	9b00      	ldr	r3, [sp, #0]
20002574:	e7d9      	b.n	2000252a <_realloc_r+0x366>
20002576:	bf00      	nop

20002578 <_sbrk_r>:
20002578:	b538      	push	{r3, r4, r5, lr}
2000257a:	f243 34f8 	movw	r4, #13304	; 0x33f8
2000257e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002582:	4605      	mov	r5, r0
20002584:	4608      	mov	r0, r1
20002586:	2300      	movs	r3, #0
20002588:	6023      	str	r3, [r4, #0]
2000258a:	f7fe f8f9 	bl	20000780 <_sbrk>
2000258e:	f1b0 3fff 	cmp.w	r0, #4294967295
20002592:	d000      	beq.n	20002596 <_sbrk_r+0x1e>
20002594:	bd38      	pop	{r3, r4, r5, pc}
20002596:	6823      	ldr	r3, [r4, #0]
20002598:	2b00      	cmp	r3, #0
2000259a:	d0fb      	beq.n	20002594 <_sbrk_r+0x1c>
2000259c:	602b      	str	r3, [r5, #0]
2000259e:	bd38      	pop	{r3, r4, r5, pc}

200025a0 <__sclose>:
200025a0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200025a4:	f000 b8c6 	b.w	20002734 <_close_r>

200025a8 <__sseek>:
200025a8:	b510      	push	{r4, lr}
200025aa:	460c      	mov	r4, r1
200025ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200025b0:	f000 fb2a 	bl	20002c08 <_lseek_r>
200025b4:	89a3      	ldrh	r3, [r4, #12]
200025b6:	f1b0 3fff 	cmp.w	r0, #4294967295
200025ba:	bf15      	itete	ne
200025bc:	6560      	strne	r0, [r4, #84]	; 0x54
200025be:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
200025c2:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
200025c6:	81a3      	strheq	r3, [r4, #12]
200025c8:	bf18      	it	ne
200025ca:	81a3      	strhne	r3, [r4, #12]
200025cc:	bd10      	pop	{r4, pc}
200025ce:	bf00      	nop

200025d0 <__swrite>:
200025d0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
200025d4:	461d      	mov	r5, r3
200025d6:	898b      	ldrh	r3, [r1, #12]
200025d8:	460c      	mov	r4, r1
200025da:	4616      	mov	r6, r2
200025dc:	4607      	mov	r7, r0
200025de:	f413 7f80 	tst.w	r3, #256	; 0x100
200025e2:	d006      	beq.n	200025f2 <__swrite+0x22>
200025e4:	2302      	movs	r3, #2
200025e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
200025ea:	2200      	movs	r2, #0
200025ec:	f000 fb0c 	bl	20002c08 <_lseek_r>
200025f0:	89a3      	ldrh	r3, [r4, #12]
200025f2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
200025f6:	4638      	mov	r0, r7
200025f8:	81a3      	strh	r3, [r4, #12]
200025fa:	4632      	mov	r2, r6
200025fc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20002600:	462b      	mov	r3, r5
20002602:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20002606:	f7fe b88d 	b.w	20000724 <_write_r>
2000260a:	bf00      	nop

2000260c <__sread>:
2000260c:	b510      	push	{r4, lr}
2000260e:	460c      	mov	r4, r1
20002610:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002614:	f000 fb7c 	bl	20002d10 <_read_r>
20002618:	2800      	cmp	r0, #0
2000261a:	db03      	blt.n	20002624 <__sread+0x18>
2000261c:	6d63      	ldr	r3, [r4, #84]	; 0x54
2000261e:	181b      	adds	r3, r3, r0
20002620:	6563      	str	r3, [r4, #84]	; 0x54
20002622:	bd10      	pop	{r4, pc}
20002624:	89a3      	ldrh	r3, [r4, #12]
20002626:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
2000262a:	81a3      	strh	r3, [r4, #12]
2000262c:	bd10      	pop	{r4, pc}
2000262e:	bf00      	nop

20002630 <__swsetup_r>:
20002630:	b570      	push	{r4, r5, r6, lr}
20002632:	f642 6564 	movw	r5, #11876	; 0x2e64
20002636:	f2c2 0500 	movt	r5, #8192	; 0x2000
2000263a:	4606      	mov	r6, r0
2000263c:	460c      	mov	r4, r1
2000263e:	6828      	ldr	r0, [r5, #0]
20002640:	b110      	cbz	r0, 20002648 <__swsetup_r+0x18>
20002642:	6983      	ldr	r3, [r0, #24]
20002644:	2b00      	cmp	r3, #0
20002646:	d036      	beq.n	200026b6 <__swsetup_r+0x86>
20002648:	f642 53c8 	movw	r3, #11720	; 0x2dc8
2000264c:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002650:	429c      	cmp	r4, r3
20002652:	d038      	beq.n	200026c6 <__swsetup_r+0x96>
20002654:	f642 53e8 	movw	r3, #11752	; 0x2de8
20002658:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000265c:	429c      	cmp	r4, r3
2000265e:	d041      	beq.n	200026e4 <__swsetup_r+0xb4>
20002660:	f642 6308 	movw	r3, #11784	; 0x2e08
20002664:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002668:	429c      	cmp	r4, r3
2000266a:	bf04      	itt	eq
2000266c:	682b      	ldreq	r3, [r5, #0]
2000266e:	68dc      	ldreq	r4, [r3, #12]
20002670:	89a2      	ldrh	r2, [r4, #12]
20002672:	4611      	mov	r1, r2
20002674:	b293      	uxth	r3, r2
20002676:	f013 0f08 	tst.w	r3, #8
2000267a:	4618      	mov	r0, r3
2000267c:	bf18      	it	ne
2000267e:	6922      	ldrne	r2, [r4, #16]
20002680:	d033      	beq.n	200026ea <__swsetup_r+0xba>
20002682:	b31a      	cbz	r2, 200026cc <__swsetup_r+0x9c>
20002684:	f013 0101 	ands.w	r1, r3, #1
20002688:	d007      	beq.n	2000269a <__swsetup_r+0x6a>
2000268a:	6963      	ldr	r3, [r4, #20]
2000268c:	2100      	movs	r1, #0
2000268e:	60a1      	str	r1, [r4, #8]
20002690:	425b      	negs	r3, r3
20002692:	61a3      	str	r3, [r4, #24]
20002694:	b142      	cbz	r2, 200026a8 <__swsetup_r+0x78>
20002696:	2000      	movs	r0, #0
20002698:	bd70      	pop	{r4, r5, r6, pc}
2000269a:	f013 0f02 	tst.w	r3, #2
2000269e:	bf08      	it	eq
200026a0:	6961      	ldreq	r1, [r4, #20]
200026a2:	60a1      	str	r1, [r4, #8]
200026a4:	2a00      	cmp	r2, #0
200026a6:	d1f6      	bne.n	20002696 <__swsetup_r+0x66>
200026a8:	89a3      	ldrh	r3, [r4, #12]
200026aa:	f013 0f80 	tst.w	r3, #128	; 0x80
200026ae:	d0f2      	beq.n	20002696 <__swsetup_r+0x66>
200026b0:	f04f 30ff 	mov.w	r0, #4294967295
200026b4:	bd70      	pop	{r4, r5, r6, pc}
200026b6:	f7fe fecd 	bl	20001454 <__sinit>
200026ba:	f642 53c8 	movw	r3, #11720	; 0x2dc8
200026be:	f2c2 0300 	movt	r3, #8192	; 0x2000
200026c2:	429c      	cmp	r4, r3
200026c4:	d1c6      	bne.n	20002654 <__swsetup_r+0x24>
200026c6:	682b      	ldr	r3, [r5, #0]
200026c8:	685c      	ldr	r4, [r3, #4]
200026ca:	e7d1      	b.n	20002670 <__swsetup_r+0x40>
200026cc:	f403 7120 	and.w	r1, r3, #640	; 0x280
200026d0:	f5b1 7f00 	cmp.w	r1, #512	; 0x200
200026d4:	d0d6      	beq.n	20002684 <__swsetup_r+0x54>
200026d6:	4630      	mov	r0, r6
200026d8:	4621      	mov	r1, r4
200026da:	f000 faab 	bl	20002c34 <__smakebuf_r>
200026de:	89a3      	ldrh	r3, [r4, #12]
200026e0:	6922      	ldr	r2, [r4, #16]
200026e2:	e7cf      	b.n	20002684 <__swsetup_r+0x54>
200026e4:	682b      	ldr	r3, [r5, #0]
200026e6:	689c      	ldr	r4, [r3, #8]
200026e8:	e7c2      	b.n	20002670 <__swsetup_r+0x40>
200026ea:	f013 0f10 	tst.w	r3, #16
200026ee:	d0df      	beq.n	200026b0 <__swsetup_r+0x80>
200026f0:	f013 0f04 	tst.w	r3, #4
200026f4:	bf08      	it	eq
200026f6:	6922      	ldreq	r2, [r4, #16]
200026f8:	d017      	beq.n	2000272a <__swsetup_r+0xfa>
200026fa:	6b61      	ldr	r1, [r4, #52]	; 0x34
200026fc:	b151      	cbz	r1, 20002714 <__swsetup_r+0xe4>
200026fe:	f104 0344 	add.w	r3, r4, #68	; 0x44
20002702:	4299      	cmp	r1, r3
20002704:	d003      	beq.n	2000270e <__swsetup_r+0xde>
20002706:	4630      	mov	r0, r6
20002708:	f000 f99e 	bl	20002a48 <_free_r>
2000270c:	89a2      	ldrh	r2, [r4, #12]
2000270e:	b290      	uxth	r0, r2
20002710:	2300      	movs	r3, #0
20002712:	6363      	str	r3, [r4, #52]	; 0x34
20002714:	6922      	ldr	r2, [r4, #16]
20002716:	f64f 71db 	movw	r1, #65499	; 0xffdb
2000271a:	f2c0 0100 	movt	r1, #0
2000271e:	2300      	movs	r3, #0
20002720:	ea00 0101 	and.w	r1, r0, r1
20002724:	6063      	str	r3, [r4, #4]
20002726:	81a1      	strh	r1, [r4, #12]
20002728:	6022      	str	r2, [r4, #0]
2000272a:	f041 0308 	orr.w	r3, r1, #8
2000272e:	81a3      	strh	r3, [r4, #12]
20002730:	b29b      	uxth	r3, r3
20002732:	e7a6      	b.n	20002682 <__swsetup_r+0x52>

20002734 <_close_r>:
20002734:	b538      	push	{r3, r4, r5, lr}
20002736:	f243 34f8 	movw	r4, #13304	; 0x33f8
2000273a:	f2c2 0400 	movt	r4, #8192	; 0x2000
2000273e:	4605      	mov	r5, r0
20002740:	4608      	mov	r0, r1
20002742:	2300      	movs	r3, #0
20002744:	6023      	str	r3, [r4, #0]
20002746:	f7fd ffa1 	bl	2000068c <_close>
2000274a:	f1b0 3fff 	cmp.w	r0, #4294967295
2000274e:	d000      	beq.n	20002752 <_close_r+0x1e>
20002750:	bd38      	pop	{r3, r4, r5, pc}
20002752:	6823      	ldr	r3, [r4, #0]
20002754:	2b00      	cmp	r3, #0
20002756:	d0fb      	beq.n	20002750 <_close_r+0x1c>
20002758:	602b      	str	r3, [r5, #0]
2000275a:	bd38      	pop	{r3, r4, r5, pc}

2000275c <_fclose_r>:
2000275c:	b570      	push	{r4, r5, r6, lr}
2000275e:	4605      	mov	r5, r0
20002760:	460c      	mov	r4, r1
20002762:	2900      	cmp	r1, #0
20002764:	d04b      	beq.n	200027fe <_fclose_r+0xa2>
20002766:	f7fe fdc1 	bl	200012ec <__sfp_lock_acquire>
2000276a:	b115      	cbz	r5, 20002772 <_fclose_r+0x16>
2000276c:	69ab      	ldr	r3, [r5, #24]
2000276e:	2b00      	cmp	r3, #0
20002770:	d048      	beq.n	20002804 <_fclose_r+0xa8>
20002772:	f642 53c8 	movw	r3, #11720	; 0x2dc8
20002776:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000277a:	429c      	cmp	r4, r3
2000277c:	bf08      	it	eq
2000277e:	686c      	ldreq	r4, [r5, #4]
20002780:	d00e      	beq.n	200027a0 <_fclose_r+0x44>
20002782:	f642 53e8 	movw	r3, #11752	; 0x2de8
20002786:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000278a:	429c      	cmp	r4, r3
2000278c:	bf08      	it	eq
2000278e:	68ac      	ldreq	r4, [r5, #8]
20002790:	d006      	beq.n	200027a0 <_fclose_r+0x44>
20002792:	f642 6308 	movw	r3, #11784	; 0x2e08
20002796:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000279a:	429c      	cmp	r4, r3
2000279c:	bf08      	it	eq
2000279e:	68ec      	ldreq	r4, [r5, #12]
200027a0:	f9b4 600c 	ldrsh.w	r6, [r4, #12]
200027a4:	b33e      	cbz	r6, 200027f6 <_fclose_r+0x9a>
200027a6:	4628      	mov	r0, r5
200027a8:	4621      	mov	r1, r4
200027aa:	f000 f83d 	bl	20002828 <_fflush_r>
200027ae:	6b23      	ldr	r3, [r4, #48]	; 0x30
200027b0:	4606      	mov	r6, r0
200027b2:	b13b      	cbz	r3, 200027c4 <_fclose_r+0x68>
200027b4:	4628      	mov	r0, r5
200027b6:	6a21      	ldr	r1, [r4, #32]
200027b8:	4798      	blx	r3
200027ba:	ea36 0620 	bics.w	r6, r6, r0, asr #32
200027be:	bf28      	it	cs
200027c0:	f04f 36ff 	movcs.w	r6, #4294967295
200027c4:	89a3      	ldrh	r3, [r4, #12]
200027c6:	f013 0f80 	tst.w	r3, #128	; 0x80
200027ca:	d11f      	bne.n	2000280c <_fclose_r+0xb0>
200027cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
200027ce:	b141      	cbz	r1, 200027e2 <_fclose_r+0x86>
200027d0:	f104 0344 	add.w	r3, r4, #68	; 0x44
200027d4:	4299      	cmp	r1, r3
200027d6:	d002      	beq.n	200027de <_fclose_r+0x82>
200027d8:	4628      	mov	r0, r5
200027da:	f000 f935 	bl	20002a48 <_free_r>
200027de:	2300      	movs	r3, #0
200027e0:	6363      	str	r3, [r4, #52]	; 0x34
200027e2:	6ca1      	ldr	r1, [r4, #72]	; 0x48
200027e4:	b121      	cbz	r1, 200027f0 <_fclose_r+0x94>
200027e6:	4628      	mov	r0, r5
200027e8:	f000 f92e 	bl	20002a48 <_free_r>
200027ec:	2300      	movs	r3, #0
200027ee:	64a3      	str	r3, [r4, #72]	; 0x48
200027f0:	f04f 0300 	mov.w	r3, #0
200027f4:	81a3      	strh	r3, [r4, #12]
200027f6:	f7fe fd7b 	bl	200012f0 <__sfp_lock_release>
200027fa:	4630      	mov	r0, r6
200027fc:	bd70      	pop	{r4, r5, r6, pc}
200027fe:	460e      	mov	r6, r1
20002800:	4630      	mov	r0, r6
20002802:	bd70      	pop	{r4, r5, r6, pc}
20002804:	4628      	mov	r0, r5
20002806:	f7fe fe25 	bl	20001454 <__sinit>
2000280a:	e7b2      	b.n	20002772 <_fclose_r+0x16>
2000280c:	4628      	mov	r0, r5
2000280e:	6921      	ldr	r1, [r4, #16]
20002810:	f000 f91a 	bl	20002a48 <_free_r>
20002814:	e7da      	b.n	200027cc <_fclose_r+0x70>
20002816:	bf00      	nop

20002818 <fclose>:
20002818:	f642 6364 	movw	r3, #11876	; 0x2e64
2000281c:	4601      	mov	r1, r0
2000281e:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002822:	6818      	ldr	r0, [r3, #0]
20002824:	e79a      	b.n	2000275c <_fclose_r>
20002826:	bf00      	nop

20002828 <_fflush_r>:
20002828:	690b      	ldr	r3, [r1, #16]
2000282a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
2000282e:	460c      	mov	r4, r1
20002830:	4680      	mov	r8, r0
20002832:	2b00      	cmp	r3, #0
20002834:	d071      	beq.n	2000291a <_fflush_r+0xf2>
20002836:	b110      	cbz	r0, 2000283e <_fflush_r+0x16>
20002838:	6983      	ldr	r3, [r0, #24]
2000283a:	2b00      	cmp	r3, #0
2000283c:	d078      	beq.n	20002930 <_fflush_r+0x108>
2000283e:	f642 53c8 	movw	r3, #11720	; 0x2dc8
20002842:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002846:	429c      	cmp	r4, r3
20002848:	bf08      	it	eq
2000284a:	f8d8 4004 	ldreq.w	r4, [r8, #4]
2000284e:	d010      	beq.n	20002872 <_fflush_r+0x4a>
20002850:	f642 53e8 	movw	r3, #11752	; 0x2de8
20002854:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002858:	429c      	cmp	r4, r3
2000285a:	bf08      	it	eq
2000285c:	f8d8 4008 	ldreq.w	r4, [r8, #8]
20002860:	d007      	beq.n	20002872 <_fflush_r+0x4a>
20002862:	f642 6308 	movw	r3, #11784	; 0x2e08
20002866:	f2c2 0300 	movt	r3, #8192	; 0x2000
2000286a:	429c      	cmp	r4, r3
2000286c:	bf08      	it	eq
2000286e:	f8d8 400c 	ldreq.w	r4, [r8, #12]
20002872:	89a3      	ldrh	r3, [r4, #12]
20002874:	b21a      	sxth	r2, r3
20002876:	f012 0f08 	tst.w	r2, #8
2000287a:	d135      	bne.n	200028e8 <_fflush_r+0xc0>
2000287c:	6862      	ldr	r2, [r4, #4]
2000287e:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20002882:	81a3      	strh	r3, [r4, #12]
20002884:	2a00      	cmp	r2, #0
20002886:	dd5e      	ble.n	20002946 <_fflush_r+0x11e>
20002888:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
2000288a:	2e00      	cmp	r6, #0
2000288c:	d045      	beq.n	2000291a <_fflush_r+0xf2>
2000288e:	b29b      	uxth	r3, r3
20002890:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
20002894:	bf18      	it	ne
20002896:	6d65      	ldrne	r5, [r4, #84]	; 0x54
20002898:	d059      	beq.n	2000294e <_fflush_r+0x126>
2000289a:	f013 0f04 	tst.w	r3, #4
2000289e:	d14a      	bne.n	20002936 <_fflush_r+0x10e>
200028a0:	2300      	movs	r3, #0
200028a2:	4640      	mov	r0, r8
200028a4:	6a21      	ldr	r1, [r4, #32]
200028a6:	462a      	mov	r2, r5
200028a8:	47b0      	blx	r6
200028aa:	4285      	cmp	r5, r0
200028ac:	d138      	bne.n	20002920 <_fflush_r+0xf8>
200028ae:	89a1      	ldrh	r1, [r4, #12]
200028b0:	f24f 73ff 	movw	r3, #63487	; 0xf7ff
200028b4:	6922      	ldr	r2, [r4, #16]
200028b6:	f2c0 0300 	movt	r3, #0
200028ba:	ea01 0303 	and.w	r3, r1, r3
200028be:	2100      	movs	r1, #0
200028c0:	6061      	str	r1, [r4, #4]
200028c2:	f413 5f80 	tst.w	r3, #4096	; 0x1000
200028c6:	6b61      	ldr	r1, [r4, #52]	; 0x34
200028c8:	81a3      	strh	r3, [r4, #12]
200028ca:	6022      	str	r2, [r4, #0]
200028cc:	bf18      	it	ne
200028ce:	6565      	strne	r5, [r4, #84]	; 0x54
200028d0:	b319      	cbz	r1, 2000291a <_fflush_r+0xf2>
200028d2:	f104 0344 	add.w	r3, r4, #68	; 0x44
200028d6:	4299      	cmp	r1, r3
200028d8:	d002      	beq.n	200028e0 <_fflush_r+0xb8>
200028da:	4640      	mov	r0, r8
200028dc:	f000 f8b4 	bl	20002a48 <_free_r>
200028e0:	2000      	movs	r0, #0
200028e2:	6360      	str	r0, [r4, #52]	; 0x34
200028e4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
200028e8:	6926      	ldr	r6, [r4, #16]
200028ea:	b1b6      	cbz	r6, 2000291a <_fflush_r+0xf2>
200028ec:	6825      	ldr	r5, [r4, #0]
200028ee:	6026      	str	r6, [r4, #0]
200028f0:	1bad      	subs	r5, r5, r6
200028f2:	f012 0f03 	tst.w	r2, #3
200028f6:	bf0c      	ite	eq
200028f8:	6963      	ldreq	r3, [r4, #20]
200028fa:	2300      	movne	r3, #0
200028fc:	60a3      	str	r3, [r4, #8]
200028fe:	e00a      	b.n	20002916 <_fflush_r+0xee>
20002900:	4632      	mov	r2, r6
20002902:	462b      	mov	r3, r5
20002904:	6aa7      	ldr	r7, [r4, #40]	; 0x28
20002906:	4640      	mov	r0, r8
20002908:	6a21      	ldr	r1, [r4, #32]
2000290a:	47b8      	blx	r7
2000290c:	2800      	cmp	r0, #0
2000290e:	ebc0 0505 	rsb	r5, r0, r5
20002912:	4406      	add	r6, r0
20002914:	dd04      	ble.n	20002920 <_fflush_r+0xf8>
20002916:	2d00      	cmp	r5, #0
20002918:	dcf2      	bgt.n	20002900 <_fflush_r+0xd8>
2000291a:	2000      	movs	r0, #0
2000291c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002920:	89a3      	ldrh	r3, [r4, #12]
20002922:	f04f 30ff 	mov.w	r0, #4294967295
20002926:	f043 0340 	orr.w	r3, r3, #64	; 0x40
2000292a:	81a3      	strh	r3, [r4, #12]
2000292c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002930:	f7fe fd90 	bl	20001454 <__sinit>
20002934:	e783      	b.n	2000283e <_fflush_r+0x16>
20002936:	6862      	ldr	r2, [r4, #4]
20002938:	6b63      	ldr	r3, [r4, #52]	; 0x34
2000293a:	1aad      	subs	r5, r5, r2
2000293c:	2b00      	cmp	r3, #0
2000293e:	d0af      	beq.n	200028a0 <_fflush_r+0x78>
20002940:	6c23      	ldr	r3, [r4, #64]	; 0x40
20002942:	1aed      	subs	r5, r5, r3
20002944:	e7ac      	b.n	200028a0 <_fflush_r+0x78>
20002946:	6c22      	ldr	r2, [r4, #64]	; 0x40
20002948:	2a00      	cmp	r2, #0
2000294a:	dc9d      	bgt.n	20002888 <_fflush_r+0x60>
2000294c:	e7e5      	b.n	2000291a <_fflush_r+0xf2>
2000294e:	2301      	movs	r3, #1
20002950:	4640      	mov	r0, r8
20002952:	6a21      	ldr	r1, [r4, #32]
20002954:	47b0      	blx	r6
20002956:	f1b0 3fff 	cmp.w	r0, #4294967295
2000295a:	4605      	mov	r5, r0
2000295c:	d002      	beq.n	20002964 <_fflush_r+0x13c>
2000295e:	89a3      	ldrh	r3, [r4, #12]
20002960:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
20002962:	e79a      	b.n	2000289a <_fflush_r+0x72>
20002964:	f8d8 3000 	ldr.w	r3, [r8]
20002968:	2b1d      	cmp	r3, #29
2000296a:	d0d6      	beq.n	2000291a <_fflush_r+0xf2>
2000296c:	89a3      	ldrh	r3, [r4, #12]
2000296e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
20002972:	81a3      	strh	r3, [r4, #12]
20002974:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}

20002978 <fflush>:
20002978:	4601      	mov	r1, r0
2000297a:	b128      	cbz	r0, 20002988 <fflush+0x10>
2000297c:	f642 6364 	movw	r3, #11876	; 0x2e64
20002980:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002984:	6818      	ldr	r0, [r3, #0]
20002986:	e74f      	b.n	20002828 <_fflush_r>
20002988:	f642 53bc 	movw	r3, #11708	; 0x2dbc
2000298c:	f642 0129 	movw	r1, #10281	; 0x2829
20002990:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002994:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002998:	6818      	ldr	r0, [r3, #0]
2000299a:	f7fe bf25 	b.w	200017e8 <_fwalk_reent>
2000299e:	bf00      	nop

200029a0 <_malloc_trim_r>:
200029a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
200029a2:	f642 7458 	movw	r4, #12120	; 0x2f58
200029a6:	f2c2 0400 	movt	r4, #8192	; 0x2000
200029aa:	460f      	mov	r7, r1
200029ac:	4605      	mov	r5, r0
200029ae:	f7ff fc05 	bl	200021bc <__malloc_lock>
200029b2:	68a3      	ldr	r3, [r4, #8]
200029b4:	685e      	ldr	r6, [r3, #4]
200029b6:	f026 0603 	bic.w	r6, r6, #3
200029ba:	f506 637e 	add.w	r3, r6, #4064	; 0xfe0
200029be:	330f      	adds	r3, #15
200029c0:	1bdf      	subs	r7, r3, r7
200029c2:	0b3f      	lsrs	r7, r7, #12
200029c4:	3f01      	subs	r7, #1
200029c6:	033f      	lsls	r7, r7, #12
200029c8:	f5b7 5f80 	cmp.w	r7, #4096	; 0x1000
200029cc:	db07      	blt.n	200029de <_malloc_trim_r+0x3e>
200029ce:	2100      	movs	r1, #0
200029d0:	4628      	mov	r0, r5
200029d2:	f7ff fdd1 	bl	20002578 <_sbrk_r>
200029d6:	68a3      	ldr	r3, [r4, #8]
200029d8:	18f3      	adds	r3, r6, r3
200029da:	4283      	cmp	r3, r0
200029dc:	d004      	beq.n	200029e8 <_malloc_trim_r+0x48>
200029de:	4628      	mov	r0, r5
200029e0:	f7ff fbee 	bl	200021c0 <__malloc_unlock>
200029e4:	2000      	movs	r0, #0
200029e6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
200029e8:	4279      	negs	r1, r7
200029ea:	4628      	mov	r0, r5
200029ec:	f7ff fdc4 	bl	20002578 <_sbrk_r>
200029f0:	f1b0 3fff 	cmp.w	r0, #4294967295
200029f4:	d010      	beq.n	20002a18 <_malloc_trim_r+0x78>
200029f6:	68a2      	ldr	r2, [r4, #8]
200029f8:	f243 3378 	movw	r3, #13176	; 0x3378
200029fc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002a00:	1bf6      	subs	r6, r6, r7
20002a02:	f046 0601 	orr.w	r6, r6, #1
20002a06:	4628      	mov	r0, r5
20002a08:	6056      	str	r6, [r2, #4]
20002a0a:	681a      	ldr	r2, [r3, #0]
20002a0c:	1bd7      	subs	r7, r2, r7
20002a0e:	601f      	str	r7, [r3, #0]
20002a10:	f7ff fbd6 	bl	200021c0 <__malloc_unlock>
20002a14:	2001      	movs	r0, #1
20002a16:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
20002a18:	2100      	movs	r1, #0
20002a1a:	4628      	mov	r0, r5
20002a1c:	f7ff fdac 	bl	20002578 <_sbrk_r>
20002a20:	68a3      	ldr	r3, [r4, #8]
20002a22:	1ac2      	subs	r2, r0, r3
20002a24:	2a0f      	cmp	r2, #15
20002a26:	ddda      	ble.n	200029de <_malloc_trim_r+0x3e>
20002a28:	f243 3460 	movw	r4, #13152	; 0x3360
20002a2c:	f243 3178 	movw	r1, #13176	; 0x3378
20002a30:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002a34:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002a38:	f042 0201 	orr.w	r2, r2, #1
20002a3c:	6824      	ldr	r4, [r4, #0]
20002a3e:	1b00      	subs	r0, r0, r4
20002a40:	6008      	str	r0, [r1, #0]
20002a42:	605a      	str	r2, [r3, #4]
20002a44:	e7cb      	b.n	200029de <_malloc_trim_r+0x3e>
20002a46:	bf00      	nop

20002a48 <_free_r>:
20002a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
20002a4c:	4605      	mov	r5, r0
20002a4e:	460c      	mov	r4, r1
20002a50:	2900      	cmp	r1, #0
20002a52:	f000 8088 	beq.w	20002b66 <_free_r+0x11e>
20002a56:	f7ff fbb1 	bl	200021bc <__malloc_lock>
20002a5a:	f1a4 0208 	sub.w	r2, r4, #8
20002a5e:	f642 7058 	movw	r0, #12120	; 0x2f58
20002a62:	6856      	ldr	r6, [r2, #4]
20002a64:	f2c2 0000 	movt	r0, #8192	; 0x2000
20002a68:	f026 0301 	bic.w	r3, r6, #1
20002a6c:	f8d0 c008 	ldr.w	ip, [r0, #8]
20002a70:	18d1      	adds	r1, r2, r3
20002a72:	458c      	cmp	ip, r1
20002a74:	684f      	ldr	r7, [r1, #4]
20002a76:	f027 0703 	bic.w	r7, r7, #3
20002a7a:	f000 8095 	beq.w	20002ba8 <_free_r+0x160>
20002a7e:	f016 0601 	ands.w	r6, r6, #1
20002a82:	604f      	str	r7, [r1, #4]
20002a84:	d05f      	beq.n	20002b46 <_free_r+0xfe>
20002a86:	2600      	movs	r6, #0
20002a88:	19cc      	adds	r4, r1, r7
20002a8a:	6864      	ldr	r4, [r4, #4]
20002a8c:	f014 0f01 	tst.w	r4, #1
20002a90:	d106      	bne.n	20002aa0 <_free_r+0x58>
20002a92:	19db      	adds	r3, r3, r7
20002a94:	2e00      	cmp	r6, #0
20002a96:	d07a      	beq.n	20002b8e <_free_r+0x146>
20002a98:	688c      	ldr	r4, [r1, #8]
20002a9a:	68c9      	ldr	r1, [r1, #12]
20002a9c:	608c      	str	r4, [r1, #8]
20002a9e:	60e1      	str	r1, [r4, #12]
20002aa0:	f043 0101 	orr.w	r1, r3, #1
20002aa4:	50d3      	str	r3, [r2, r3]
20002aa6:	6051      	str	r1, [r2, #4]
20002aa8:	2e00      	cmp	r6, #0
20002aaa:	d147      	bne.n	20002b3c <_free_r+0xf4>
20002aac:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
20002ab0:	d35b      	bcc.n	20002b6a <_free_r+0x122>
20002ab2:	0a59      	lsrs	r1, r3, #9
20002ab4:	2904      	cmp	r1, #4
20002ab6:	bf9e      	ittt	ls
20002ab8:	ea4f 1c93 	movls.w	ip, r3, lsr #6
20002abc:	f10c 0c38 	addls.w	ip, ip, #56	; 0x38
20002ac0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002ac4:	d928      	bls.n	20002b18 <_free_r+0xd0>
20002ac6:	2914      	cmp	r1, #20
20002ac8:	bf9c      	itt	ls
20002aca:	f101 0c5b 	addls.w	ip, r1, #91	; 0x5b
20002ace:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002ad2:	d921      	bls.n	20002b18 <_free_r+0xd0>
20002ad4:	2954      	cmp	r1, #84	; 0x54
20002ad6:	bf9e      	ittt	ls
20002ad8:	ea4f 3c13 	movls.w	ip, r3, lsr #12
20002adc:	f10c 0c6e 	addls.w	ip, ip, #110	; 0x6e
20002ae0:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002ae4:	d918      	bls.n	20002b18 <_free_r+0xd0>
20002ae6:	f5b1 7faa 	cmp.w	r1, #340	; 0x154
20002aea:	bf9e      	ittt	ls
20002aec:	ea4f 3cd3 	movls.w	ip, r3, lsr #15
20002af0:	f10c 0c77 	addls.w	ip, ip, #119	; 0x77
20002af4:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002af8:	d90e      	bls.n	20002b18 <_free_r+0xd0>
20002afa:	f240 5c54 	movw	ip, #1364	; 0x554
20002afe:	4561      	cmp	r1, ip
20002b00:	bf95      	itete	ls
20002b02:	ea4f 4c93 	movls.w	ip, r3, lsr #18
20002b06:	f44f 747c 	movhi.w	r4, #1008	; 0x3f0
20002b0a:	f10c 0c7c 	addls.w	ip, ip, #124	; 0x7c
20002b0e:	f04f 0c7e 	movhi.w	ip, #126	; 0x7e
20002b12:	bf98      	it	ls
20002b14:	ea4f 04cc 	movls.w	r4, ip, lsl #3
20002b18:	1904      	adds	r4, r0, r4
20002b1a:	68a1      	ldr	r1, [r4, #8]
20002b1c:	42a1      	cmp	r1, r4
20002b1e:	d103      	bne.n	20002b28 <_free_r+0xe0>
20002b20:	e064      	b.n	20002bec <_free_r+0x1a4>
20002b22:	6889      	ldr	r1, [r1, #8]
20002b24:	428c      	cmp	r4, r1
20002b26:	d004      	beq.n	20002b32 <_free_r+0xea>
20002b28:	6848      	ldr	r0, [r1, #4]
20002b2a:	f020 0003 	bic.w	r0, r0, #3
20002b2e:	4283      	cmp	r3, r0
20002b30:	d3f7      	bcc.n	20002b22 <_free_r+0xda>
20002b32:	68cb      	ldr	r3, [r1, #12]
20002b34:	60d3      	str	r3, [r2, #12]
20002b36:	6091      	str	r1, [r2, #8]
20002b38:	60ca      	str	r2, [r1, #12]
20002b3a:	609a      	str	r2, [r3, #8]
20002b3c:	4628      	mov	r0, r5
20002b3e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
20002b42:	f7ff bb3d 	b.w	200021c0 <__malloc_unlock>
20002b46:	f854 4c08 	ldr.w	r4, [r4, #-8]
20002b4a:	f100 0c08 	add.w	ip, r0, #8
20002b4e:	1b12      	subs	r2, r2, r4
20002b50:	191b      	adds	r3, r3, r4
20002b52:	6894      	ldr	r4, [r2, #8]
20002b54:	4564      	cmp	r4, ip
20002b56:	d047      	beq.n	20002be8 <_free_r+0x1a0>
20002b58:	f8d2 c00c 	ldr.w	ip, [r2, #12]
20002b5c:	f8cc 4008 	str.w	r4, [ip, #8]
20002b60:	f8c4 c00c 	str.w	ip, [r4, #12]
20002b64:	e790      	b.n	20002a88 <_free_r+0x40>
20002b66:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
20002b6a:	08db      	lsrs	r3, r3, #3
20002b6c:	f04f 0c01 	mov.w	ip, #1
20002b70:	6846      	ldr	r6, [r0, #4]
20002b72:	eb00 01c3 	add.w	r1, r0, r3, lsl #3
20002b76:	109b      	asrs	r3, r3, #2
20002b78:	fa0c f303 	lsl.w	r3, ip, r3
20002b7c:	60d1      	str	r1, [r2, #12]
20002b7e:	688c      	ldr	r4, [r1, #8]
20002b80:	ea46 0303 	orr.w	r3, r6, r3
20002b84:	6043      	str	r3, [r0, #4]
20002b86:	6094      	str	r4, [r2, #8]
20002b88:	60e2      	str	r2, [r4, #12]
20002b8a:	608a      	str	r2, [r1, #8]
20002b8c:	e7d6      	b.n	20002b3c <_free_r+0xf4>
20002b8e:	688c      	ldr	r4, [r1, #8]
20002b90:	4f1c      	ldr	r7, [pc, #112]	; (20002c04 <_free_r+0x1bc>)
20002b92:	42bc      	cmp	r4, r7
20002b94:	d181      	bne.n	20002a9a <_free_r+0x52>
20002b96:	50d3      	str	r3, [r2, r3]
20002b98:	f043 0301 	orr.w	r3, r3, #1
20002b9c:	60e2      	str	r2, [r4, #12]
20002b9e:	60a2      	str	r2, [r4, #8]
20002ba0:	6053      	str	r3, [r2, #4]
20002ba2:	6094      	str	r4, [r2, #8]
20002ba4:	60d4      	str	r4, [r2, #12]
20002ba6:	e7c9      	b.n	20002b3c <_free_r+0xf4>
20002ba8:	18fb      	adds	r3, r7, r3
20002baa:	f016 0f01 	tst.w	r6, #1
20002bae:	d107      	bne.n	20002bc0 <_free_r+0x178>
20002bb0:	f854 1c08 	ldr.w	r1, [r4, #-8]
20002bb4:	1a52      	subs	r2, r2, r1
20002bb6:	185b      	adds	r3, r3, r1
20002bb8:	68d4      	ldr	r4, [r2, #12]
20002bba:	6891      	ldr	r1, [r2, #8]
20002bbc:	60a1      	str	r1, [r4, #8]
20002bbe:	60cc      	str	r4, [r1, #12]
20002bc0:	f243 3164 	movw	r1, #13156	; 0x3364
20002bc4:	6082      	str	r2, [r0, #8]
20002bc6:	f2c2 0100 	movt	r1, #8192	; 0x2000
20002bca:	f043 0001 	orr.w	r0, r3, #1
20002bce:	6050      	str	r0, [r2, #4]
20002bd0:	680a      	ldr	r2, [r1, #0]
20002bd2:	4293      	cmp	r3, r2
20002bd4:	d3b2      	bcc.n	20002b3c <_free_r+0xf4>
20002bd6:	f243 3374 	movw	r3, #13172	; 0x3374
20002bda:	4628      	mov	r0, r5
20002bdc:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002be0:	6819      	ldr	r1, [r3, #0]
20002be2:	f7ff fedd 	bl	200029a0 <_malloc_trim_r>
20002be6:	e7a9      	b.n	20002b3c <_free_r+0xf4>
20002be8:	2601      	movs	r6, #1
20002bea:	e74d      	b.n	20002a88 <_free_r+0x40>
20002bec:	2601      	movs	r6, #1
20002bee:	6844      	ldr	r4, [r0, #4]
20002bf0:	ea4f 0cac 	mov.w	ip, ip, asr #2
20002bf4:	460b      	mov	r3, r1
20002bf6:	fa06 fc0c 	lsl.w	ip, r6, ip
20002bfa:	ea44 040c 	orr.w	r4, r4, ip
20002bfe:	6044      	str	r4, [r0, #4]
20002c00:	e798      	b.n	20002b34 <_free_r+0xec>
20002c02:	bf00      	nop
20002c04:	20002f60 	.word	0x20002f60

20002c08 <_lseek_r>:
20002c08:	b538      	push	{r3, r4, r5, lr}
20002c0a:	f243 34f8 	movw	r4, #13304	; 0x33f8
20002c0e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002c12:	4605      	mov	r5, r0
20002c14:	4608      	mov	r0, r1
20002c16:	4611      	mov	r1, r2
20002c18:	461a      	mov	r2, r3
20002c1a:	2300      	movs	r3, #0
20002c1c:	6023      	str	r3, [r4, #0]
20002c1e:	f7fd fd65 	bl	200006ec <_lseek>
20002c22:	f1b0 3fff 	cmp.w	r0, #4294967295
20002c26:	d000      	beq.n	20002c2a <_lseek_r+0x22>
20002c28:	bd38      	pop	{r3, r4, r5, pc}
20002c2a:	6823      	ldr	r3, [r4, #0]
20002c2c:	2b00      	cmp	r3, #0
20002c2e:	d0fb      	beq.n	20002c28 <_lseek_r+0x20>
20002c30:	602b      	str	r3, [r5, #0]
20002c32:	bd38      	pop	{r3, r4, r5, pc}

20002c34 <__smakebuf_r>:
20002c34:	898b      	ldrh	r3, [r1, #12]
20002c36:	b5f0      	push	{r4, r5, r6, r7, lr}
20002c38:	460c      	mov	r4, r1
20002c3a:	b29a      	uxth	r2, r3
20002c3c:	b091      	sub	sp, #68	; 0x44
20002c3e:	f012 0f02 	tst.w	r2, #2
20002c42:	4605      	mov	r5, r0
20002c44:	d141      	bne.n	20002cca <__smakebuf_r+0x96>
20002c46:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
20002c4a:	2900      	cmp	r1, #0
20002c4c:	db18      	blt.n	20002c80 <__smakebuf_r+0x4c>
20002c4e:	aa01      	add	r2, sp, #4
20002c50:	f000 f874 	bl	20002d3c <_fstat_r>
20002c54:	2800      	cmp	r0, #0
20002c56:	db11      	blt.n	20002c7c <__smakebuf_r+0x48>
20002c58:	9b02      	ldr	r3, [sp, #8]
20002c5a:	f403 4370 	and.w	r3, r3, #61440	; 0xf000
20002c5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
20002c62:	bf14      	ite	ne
20002c64:	2700      	movne	r7, #0
20002c66:	2701      	moveq	r7, #1
20002c68:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
20002c6c:	d040      	beq.n	20002cf0 <__smakebuf_r+0xbc>
20002c6e:	89a3      	ldrh	r3, [r4, #12]
20002c70:	f44f 6680 	mov.w	r6, #1024	; 0x400
20002c74:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20002c78:	81a3      	strh	r3, [r4, #12]
20002c7a:	e00b      	b.n	20002c94 <__smakebuf_r+0x60>
20002c7c:	89a3      	ldrh	r3, [r4, #12]
20002c7e:	b29a      	uxth	r2, r3
20002c80:	f012 0f80 	tst.w	r2, #128	; 0x80
20002c84:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
20002c88:	bf0c      	ite	eq
20002c8a:	f44f 6680 	moveq.w	r6, #1024	; 0x400
20002c8e:	2640      	movne	r6, #64	; 0x40
20002c90:	2700      	movs	r7, #0
20002c92:	81a3      	strh	r3, [r4, #12]
20002c94:	4628      	mov	r0, r5
20002c96:	4631      	mov	r1, r6
20002c98:	f7fe fdf6 	bl	20001888 <_malloc_r>
20002c9c:	b170      	cbz	r0, 20002cbc <__smakebuf_r+0x88>
20002c9e:	89a1      	ldrh	r1, [r4, #12]
20002ca0:	f241 3235 	movw	r2, #4917	; 0x1335
20002ca4:	f2c2 0200 	movt	r2, #8192	; 0x2000
20002ca8:	6120      	str	r0, [r4, #16]
20002caa:	f041 0180 	orr.w	r1, r1, #128	; 0x80
20002cae:	6166      	str	r6, [r4, #20]
20002cb0:	62aa      	str	r2, [r5, #40]	; 0x28
20002cb2:	81a1      	strh	r1, [r4, #12]
20002cb4:	6020      	str	r0, [r4, #0]
20002cb6:	b97f      	cbnz	r7, 20002cd8 <__smakebuf_r+0xa4>
20002cb8:	b011      	add	sp, #68	; 0x44
20002cba:	bdf0      	pop	{r4, r5, r6, r7, pc}
20002cbc:	89a3      	ldrh	r3, [r4, #12]
20002cbe:	f413 7f00 	tst.w	r3, #512	; 0x200
20002cc2:	d1f9      	bne.n	20002cb8 <__smakebuf_r+0x84>
20002cc4:	f043 0302 	orr.w	r3, r3, #2
20002cc8:	81a3      	strh	r3, [r4, #12]
20002cca:	f104 0347 	add.w	r3, r4, #71	; 0x47
20002cce:	6123      	str	r3, [r4, #16]
20002cd0:	6023      	str	r3, [r4, #0]
20002cd2:	2301      	movs	r3, #1
20002cd4:	6163      	str	r3, [r4, #20]
20002cd6:	e7ef      	b.n	20002cb8 <__smakebuf_r+0x84>
20002cd8:	4628      	mov	r0, r5
20002cda:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
20002cde:	f000 f843 	bl	20002d68 <_isatty_r>
20002ce2:	2800      	cmp	r0, #0
20002ce4:	d0e8      	beq.n	20002cb8 <__smakebuf_r+0x84>
20002ce6:	89a3      	ldrh	r3, [r4, #12]
20002ce8:	f043 0301 	orr.w	r3, r3, #1
20002cec:	81a3      	strh	r3, [r4, #12]
20002cee:	e7e3      	b.n	20002cb8 <__smakebuf_r+0x84>
20002cf0:	f242 53a9 	movw	r3, #9641	; 0x25a9
20002cf4:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
20002cf6:	f2c2 0300 	movt	r3, #8192	; 0x2000
20002cfa:	429a      	cmp	r2, r3
20002cfc:	d1b7      	bne.n	20002c6e <__smakebuf_r+0x3a>
20002cfe:	89a2      	ldrh	r2, [r4, #12]
20002d00:	f44f 6380 	mov.w	r3, #1024	; 0x400
20002d04:	461e      	mov	r6, r3
20002d06:	6523      	str	r3, [r4, #80]	; 0x50
20002d08:	ea42 0303 	orr.w	r3, r2, r3
20002d0c:	81a3      	strh	r3, [r4, #12]
20002d0e:	e7c1      	b.n	20002c94 <__smakebuf_r+0x60>

20002d10 <_read_r>:
20002d10:	b538      	push	{r3, r4, r5, lr}
20002d12:	f243 34f8 	movw	r4, #13304	; 0x33f8
20002d16:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002d1a:	4605      	mov	r5, r0
20002d1c:	4608      	mov	r0, r1
20002d1e:	4611      	mov	r1, r2
20002d20:	461a      	mov	r2, r3
20002d22:	2300      	movs	r3, #0
20002d24:	6023      	str	r3, [r4, #0]
20002d26:	f7fd fcef 	bl	20000708 <_read>
20002d2a:	f1b0 3fff 	cmp.w	r0, #4294967295
20002d2e:	d000      	beq.n	20002d32 <_read_r+0x22>
20002d30:	bd38      	pop	{r3, r4, r5, pc}
20002d32:	6823      	ldr	r3, [r4, #0]
20002d34:	2b00      	cmp	r3, #0
20002d36:	d0fb      	beq.n	20002d30 <_read_r+0x20>
20002d38:	602b      	str	r3, [r5, #0]
20002d3a:	bd38      	pop	{r3, r4, r5, pc}

20002d3c <_fstat_r>:
20002d3c:	b538      	push	{r3, r4, r5, lr}
20002d3e:	f243 34f8 	movw	r4, #13304	; 0x33f8
20002d42:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002d46:	4605      	mov	r5, r0
20002d48:	4608      	mov	r0, r1
20002d4a:	4611      	mov	r1, r2
20002d4c:	2300      	movs	r3, #0
20002d4e:	6023      	str	r3, [r4, #0]
20002d50:	f7fd fcae 	bl	200006b0 <_fstat>
20002d54:	f1b0 3fff 	cmp.w	r0, #4294967295
20002d58:	d000      	beq.n	20002d5c <_fstat_r+0x20>
20002d5a:	bd38      	pop	{r3, r4, r5, pc}
20002d5c:	6823      	ldr	r3, [r4, #0]
20002d5e:	2b00      	cmp	r3, #0
20002d60:	d0fb      	beq.n	20002d5a <_fstat_r+0x1e>
20002d62:	602b      	str	r3, [r5, #0]
20002d64:	bd38      	pop	{r3, r4, r5, pc}
20002d66:	bf00      	nop

20002d68 <_isatty_r>:
20002d68:	b538      	push	{r3, r4, r5, lr}
20002d6a:	f243 34f8 	movw	r4, #13304	; 0x33f8
20002d6e:	f2c2 0400 	movt	r4, #8192	; 0x2000
20002d72:	4605      	mov	r5, r0
20002d74:	4608      	mov	r0, r1
20002d76:	2300      	movs	r3, #0
20002d78:	6023      	str	r3, [r4, #0]
20002d7a:	f7fd fcab 	bl	200006d4 <_isatty>
20002d7e:	f1b0 3fff 	cmp.w	r0, #4294967295
20002d82:	d000      	beq.n	20002d86 <_isatty_r+0x1e>
20002d84:	bd38      	pop	{r3, r4, r5, pc}
20002d86:	6823      	ldr	r3, [r4, #0]
20002d88:	2b00      	cmp	r3, #0
20002d8a:	d0fb      	beq.n	20002d84 <_isatty_r+0x1c>
20002d8c:	602b      	str	r3, [r5, #0]
20002d8e:	bd38      	pop	{r3, r4, r5, pc}
20002d90:	70616548 	.word	0x70616548
20002d94:	646e6120 	.word	0x646e6120
20002d98:	61747320 	.word	0x61747320
20002d9c:	63206b63 	.word	0x63206b63
20002da0:	696c6c6f 	.word	0x696c6c6f
20002da4:	6e6f6973 	.word	0x6e6f6973
20002da8:	0000000a 	.word	0x0000000a

20002dac <C.18.2576>:
20002dac:	00000001 00000002 00000004 00000001     ................

20002dbc <_global_impure_ptr>:
20002dbc:	20002e68 00000043 0000000a              h.. C.......

20002dc8 <__sf_fake_stdin>:
	...

20002de8 <__sf_fake_stdout>:
	...

20002e08 <__sf_fake_stderr>:
	...

20002e28 <_init>:
20002e28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002e2a:	bf00      	nop
20002e2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
20002e2e:	bc08      	pop	{r3}
20002e30:	469e      	mov	lr, r3
20002e32:	4770      	bx	lr

20002e34 <_fini>:
20002e34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
20002e36:	bf00      	nop
20002e38:	bcf8      	pop	{r3, r4, r5, r6, r7}
20002e3a:	bc08      	pop	{r3}
20002e3c:	469e      	mov	lr, r3
20002e3e:	4770      	bx	lr

20002e40 <__frame_dummy_init_array_entry>:
20002e40:	0485 2000                                   ... 

20002e44 <__do_global_dtors_aux_fini_array_entry>:
20002e44:	0471 2000                                   q.. 
