#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Tue Dec 21 10:52:03 2021
# Process ID: 2790218
# Current directory: /home/li/vivadohls/model_single_dense/hls4ml_prj
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/li/vivadohls/model_single_dense/hls4ml_prj/vivado.log
# Journal file: /home/li/vivadohls/model_single_dense/hls4ml_prj/vivado.jou
#-----------------------------------------------------------
source vivado_synth.tcl
# proc dump_statistics {  } {
#   set util_rpt [report_utilization -return_string]
#   set LUTFFPairs 0
#   set SliceRegisters 0
#   set Slice 0
#   set SliceLUTs 0
#   set SliceLUTs1 0
#   set BRAMFIFO36 0
#   set BRAMFIFO18 0
#   set BRAMFIFO36_star 0
#   set BRAMFIFO18_star 0
#   set BRAM18 0
#   set BRAMFIFO 0
#   set BIOB 0
#   set DSPs 0
#   set TotPower 0
#   set design_slack 0
#   set design_req 0
#   set design_delay 0
#   regexp --  {\s*LUT Flip Flop Pairs\s*\|\s*([^[:blank:]]+)} $util_rpt ignore LUTFFPairs
#   regexp --  {\s*Slice Registers\s*\|\s*([^[:blank:]]+)} $util_rpt ignore SliceRegisters
#   regexp --  {\s*Slice\s*\|\s*([^[:blank:]]+)} $util_rpt ignore Slice
#   regexp --  {\s*Slice LUTs\s*\|\s*([^[:blank:]]+)} $util_rpt ignore SliceLUTs
#   regexp --  {\s*Slice LUTs\*\s*\|\s*([^[:blank:]]+)} $util_rpt ignore SliceLUTs1
#   if { [expr {$SliceLUTs1 == 0}] } {
#     set SliceLUTs1 $SliceLUTs
#   }
#   if { [expr {$LUTFFPairs == 0}] } {
#     set LUTFFPairs $SliceLUTs1
#     puts $SliceLUTs1
#   }
#   if { [expr {$SliceLUTs == 0}] } {
#     set SliceLUTs $SliceLUTs1
#   }
#   regexp --  {\s*RAMB36/FIFO36\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO36
#   regexp --  {\s*RAMB18/FIFO18\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO18
#   regexp --  {\s*RAMB36/FIFO\*\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO36_star
#   regexp --  {\s*RAMB18/FIFO\*\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAMFIFO18_star
#   regexp --  {\s*RAMB18\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BRAM18
#   set BRAMFIFO [expr {(2 *$BRAMFIFO36) + $BRAMFIFO18 + (2*$BRAMFIFO36_star) + $BRAMFIFO18_star + $BRAM18}]
#   regexp --  {\s*Bonded IOB\s*\|\s*([^[:blank:]]+)} $util_rpt ignore BIOB
#   regexp --  {\s*DSPs\s*\|\s*([^[:blank:]]+)} $util_rpt ignore DSPs
#   set power_rpt [report_power -return_string]
#   regexp --  {\s*Total On-Chip Power \(W\)\s*\|\s*([^[:blank:]]+)} $power_rpt ignore TotPower
#   set Timing_Paths [get_timing_paths -max_paths 1 -nworst 1 -setup]
#   if { [expr {$Timing_Paths == ""}] } {
#     set design_slack 0
#     set design_req 0
#   } else {
#     set design_slack [get_property SLACK $Timing_Paths]
#     set design_req [get_property REQUIREMENT  $Timing_Paths]
#   }
#   if { [expr {$design_slack == ""}] } {
#     set design_slack 0
#   }
#   if { [expr {$design_req == ""}] } {
#     set design_req 0
#   }
#   set design_delay [expr {$design_req - $design_slack}]
#   set ofile_report [open myproject_report.xml w]
#   puts $ofile_report "<?xml version=\"1.0\"?>"
#   puts $ofile_report "<document>"
#   puts $ofile_report "  <application>"
#   puts $ofile_report "    <section stringID=\"XILINX_SYNTHESIS_SUMMARY\">"
#   puts $ofile_report "      <item stringID=\"XILINX_LUT_FLIP_FLOP_PAIRS_USED\" value=\"$LUTFFPairs\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_SLICE\" value=\"$Slice\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_SLICE_REGISTERS\" value=\"$SliceRegisters\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_SLICE_LUTS\" value=\"$SliceLUTs\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_BLOCK_RAMFIFO\" value=\"$BRAMFIFO\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_IOPIN\" value=\"$BIOB\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_DSPS\" value=\"$DSPs\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_POWER\" value=\"$TotPower\"/>"
#   puts $ofile_report "      <item stringID=\"XILINX_DESIGN_DELAY\" value=\"$design_delay\"/>"
#   puts $ofile_report "    </section>"
#   puts $ofile_report "  </application>"
#   puts $ofile_report "</document>"
#   close $ofile_report
# };
# set_param general.maxThreads 1
# set outputDir ./
# file mkdir $outputDir
# create_project myproject -part xc7vx690t-3ffg1930 -force
# add_files myproject_prj/solution1/syn/vhdl
# synth_design -top myproject -part xc7vx690t-3ffg1930
Command: synth_design -top myproject -part xc7vx690t-3ffg1930
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7vx690t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 2790325 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1608.543 ; gain = 164.715 ; free physical = 135337 ; free virtual = 246546
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'myproject' [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:37]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:51]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:54]
INFO: [Synth 8-3491] module 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0' declared at '/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:12' bound to instance 'grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_96' of component 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:104]
INFO: [Synth 8-638] synthesizing module 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0' [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0' (1#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'myproject' (2#1) [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/myproject.vhd:37]
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[4] driven by constant 1
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[2] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[4] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[2] driven by constant 1
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[0] driven by constant 0
WARNING: [Synth 8-3331] design dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 has unconnected port ap_rst
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1671.293 ; gain = 227.465 ; free physical = 135337 ; free virtual = 246547
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1677.230 ; gain = 233.402 ; free physical = 135336 ; free virtual = 246546
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7vx690tffg1930-3
INFO: [Device 21-403] Loading part xc7vx690tffg1930-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1685.234 ; gain = 241.406 ; free physical = 135334 ; free virtual = 246544
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1721.359 ; gain = 277.531 ; free physical = 135197 ; free virtual = 246407
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 12    
	   2 Input     16 Bit       Adders := 8     
	   5 Input     16 Bit       Adders := 4     
+---Registers : 
	              256 Bit    Registers := 5     
	               16 Bit    Registers := 116   
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module myproject 
Detailed RTL Component Info : 
+---Registers : 
	              256 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input    256 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     26 Bit       Adders := 1     
	   3 Input     23 Bit       Adders := 1     
	   3 Input     22 Bit       Adders := 1     
	   2 Input     22 Bit       Adders := 1     
	   4 Input     16 Bit       Adders := 12    
	   2 Input     16 Bit       Adders := 8     
	   5 Input     16 Bit       Adders := 4     
+---Registers : 
	              256 Bit    Registers := 4     
	               16 Bit    Registers := 116   
	               14 Bit    Registers := 1     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 4     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 4     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 3600 (col length:200)
BRAMs: 2940 (col length: RAMB18 200 RAMB36 100)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-4471] merging register 'data_V_read_int_reg_reg[255:0]' into 'data_V_read_int_reg_reg[255:0]' [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:606]
INFO: [Synth 8-4471] merging register 'data_V_read_int_reg_reg[255:0]' into 'data_V_read_int_reg_reg[255:0]' [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:606]
INFO: [Synth 8-4471] merging register 'data_V_read_int_reg_reg[255:0]' into 'data_V_read_int_reg_reg[255:0]' [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:606]
WARNING: [Synth 8-3936] Found unconnected internal register 'data_V_read_int_reg_reg' and it is trimmed from '256' to '240' bits. [/home/li/vivadohls/model_single_dense/hls4ml_prj/myproject_prj/solution1/syn/vhdl/dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0.vhd:606]
DSP Report: Generating DSP trunc_ln708_4_reg_16389_reg, operation Mode is: (A2*(B:0xa2))'.
DSP Report: register trunc_ln708_4_reg_16389_reg is absorbed into DSP trunc_ln708_4_reg_16389_reg.
DSP Report: register trunc_ln708_4_reg_16389_reg is absorbed into DSP trunc_ln708_4_reg_16389_reg.
DSP Report: operator mul_ln1118_3_fu_262_p2 is absorbed into DSP trunc_ln708_4_reg_16389_reg.
DSP Report: Generating DSP mul_ln1118_8_fu_318_p2, operation Mode is: A2*(B:0x3fdd1).
DSP Report: register mul_ln1118_8_fu_318_p2 is absorbed into DSP mul_ln1118_8_fu_318_p2.
DSP Report: operator mul_ln1118_8_fu_318_p2 is absorbed into DSP mul_ln1118_8_fu_318_p2.
DSP Report: Generating DSP mul_ln1118_31_fu_268_p2, operation Mode is: A2*(B:0x3fec1).
DSP Report: register mul_ln1118_31_fu_268_p2 is absorbed into DSP mul_ln1118_31_fu_268_p2.
DSP Report: operator mul_ln1118_31_fu_268_p2 is absorbed into DSP mul_ln1118_31_fu_268_p2.
DSP Report: Generating DSP mul_ln1118_27_fu_306_p2, operation Mode is: A2*(B:0x3feef).
DSP Report: register mul_ln1118_27_fu_306_p2 is absorbed into DSP mul_ln1118_27_fu_306_p2.
DSP Report: operator mul_ln1118_27_fu_306_p2 is absorbed into DSP mul_ln1118_27_fu_306_p2.
DSP Report: Generating DSP trunc_ln708_43_reg_16589_reg, operation Mode is: (A2*(B:0x1b))'.
DSP Report: register trunc_ln708_43_reg_16589_reg is absorbed into DSP trunc_ln708_43_reg_16589_reg.
DSP Report: register trunc_ln708_43_reg_16589_reg is absorbed into DSP trunc_ln708_43_reg_16589_reg.
DSP Report: operator mul_ln1118_37_fu_281_p2 is absorbed into DSP trunc_ln708_43_reg_16589_reg.
DSP Report: Generating DSP mul_ln1118_34_fu_322_p2, operation Mode is: A2*(B:0x20d).
DSP Report: register mul_ln1118_34_fu_322_p2 is absorbed into DSP mul_ln1118_34_fu_322_p2.
DSP Report: operator mul_ln1118_34_fu_322_p2 is absorbed into DSP mul_ln1118_34_fu_322_p2.
DSP Report: Generating DSP mul_ln1118_15_fu_307_p2, operation Mode is: A2*(B:0x222).
DSP Report: register mul_ln1118_15_fu_307_p2 is absorbed into DSP mul_ln1118_15_fu_307_p2.
DSP Report: operator mul_ln1118_15_fu_307_p2 is absorbed into DSP mul_ln1118_15_fu_307_p2.
DSP Report: Generating DSP mul_ln1118_23_fu_278_p2, operation Mode is: A2*(B:0x119).
DSP Report: register mul_ln1118_23_fu_278_p2 is absorbed into DSP mul_ln1118_23_fu_278_p2.
DSP Report: operator mul_ln1118_23_fu_278_p2 is absorbed into DSP mul_ln1118_23_fu_278_p2.
DSP Report: Generating DSP mul_ln1118_11_fu_300_p2, operation Mode is: A2*(B:0x3febc).
DSP Report: register mul_ln1118_11_fu_300_p2 is absorbed into DSP mul_ln1118_11_fu_300_p2.
DSP Report: operator mul_ln1118_11_fu_300_p2 is absorbed into DSP mul_ln1118_11_fu_300_p2.
DSP Report: Generating DSP trunc_ln708_23_reg_16489_reg, operation Mode is: (A2*(B:0x3ffd4))'.
DSP Report: register trunc_ln708_23_reg_16489_reg is absorbed into DSP trunc_ln708_23_reg_16489_reg.
DSP Report: register trunc_ln708_23_reg_16489_reg is absorbed into DSP trunc_ln708_23_reg_16489_reg.
DSP Report: operator mul_ln1118_19_fu_303_p2 is absorbed into DSP trunc_ln708_23_reg_16489_reg.
DSP Report: Generating DSP mul_ln1118_45_fu_319_p2, operation Mode is: A2*(B:0x1b4).
DSP Report: register mul_ln1118_45_fu_319_p2 is absorbed into DSP mul_ln1118_45_fu_319_p2.
DSP Report: operator mul_ln1118_45_fu_319_p2 is absorbed into DSP mul_ln1118_45_fu_319_p2.
DSP Report: Generating DSP mul_ln1118_51_fu_320_p2, operation Mode is: A2*(B:0x10f).
DSP Report: register mul_ln1118_51_fu_320_p2 is absorbed into DSP mul_ln1118_51_fu_320_p2.
DSP Report: operator mul_ln1118_51_fu_320_p2 is absorbed into DSP mul_ln1118_51_fu_320_p2.
DSP Report: Generating DSP mul_ln1118_41_fu_315_p2, operation Mode is: A2*(B:0x3fe0a).
DSP Report: register mul_ln1118_41_fu_315_p2 is absorbed into DSP mul_ln1118_41_fu_315_p2.
DSP Report: operator mul_ln1118_41_fu_315_p2 is absorbed into DSP mul_ln1118_41_fu_315_p2.
DSP Report: Generating DSP mul_ln1118_49_fu_279_p2, operation Mode is: A2*(B:0x14b).
DSP Report: register mul_ln1118_49_fu_279_p2 is absorbed into DSP mul_ln1118_49_fu_279_p2.
DSP Report: operator mul_ln1118_49_fu_279_p2 is absorbed into DSP mul_ln1118_49_fu_279_p2.
DSP Report: Generating DSP mul_ln1118_9_fu_321_p2, operation Mode is: A2*(B:0x191).
DSP Report: register mul_ln1118_8_fu_318_p2 is absorbed into DSP mul_ln1118_9_fu_321_p2.
DSP Report: operator mul_ln1118_9_fu_321_p2 is absorbed into DSP mul_ln1118_9_fu_321_p2.
DSP Report: Generating DSP mul_ln1118_fu_275_p2, operation Mode is: A2*(B:0x3fec7).
DSP Report: register data_V_read_int_reg_reg is absorbed into DSP mul_ln1118_fu_275_p2.
DSP Report: operator mul_ln1118_fu_275_p2 is absorbed into DSP mul_ln1118_fu_275_p2.
DSP Report: Generating DSP mul_ln1118_32_fu_274_p2, operation Mode is: A2*(B:0x3fde2).
DSP Report: register mul_ln1118_31_fu_268_p2 is absorbed into DSP mul_ln1118_32_fu_274_p2.
DSP Report: operator mul_ln1118_32_fu_274_p2 is absorbed into DSP mul_ln1118_32_fu_274_p2.
DSP Report: Generating DSP trunc_ln708_32_reg_16534_reg, operation Mode is: (A2*(B:0xb1))'.
DSP Report: register mul_ln1118_27_fu_306_p2 is absorbed into DSP trunc_ln708_32_reg_16534_reg.
DSP Report: register trunc_ln708_32_reg_16534_reg is absorbed into DSP trunc_ln708_32_reg_16534_reg.
DSP Report: operator mul_ln1118_28_fu_291_p2 is absorbed into DSP trunc_ln708_32_reg_16534_reg.
DSP Report: Generating DSP trunc_ln708_44_reg_16594_reg, operation Mode is: (A2*(B:0xd2))'.
DSP Report: register trunc_ln708_43_reg_16589_reg is absorbed into DSP trunc_ln708_44_reg_16594_reg.
DSP Report: register trunc_ln708_44_reg_16594_reg is absorbed into DSP trunc_ln708_44_reg_16594_reg.
DSP Report: operator mul_ln1118_38_fu_324_p2 is absorbed into DSP trunc_ln708_44_reg_16594_reg.
DSP Report: Generating DSP mul_ln1118_35_fu_293_p2, operation Mode is: A2*(B:0x190).
DSP Report: register mul_ln1118_34_fu_322_p2 is absorbed into DSP mul_ln1118_35_fu_293_p2.
DSP Report: operator mul_ln1118_35_fu_293_p2 is absorbed into DSP mul_ln1118_35_fu_293_p2.
DSP Report: Generating DSP mul_ln1118_16_fu_310_p2, operation Mode is: A2*(B:0x182).
DSP Report: register mul_ln1118_15_fu_307_p2 is absorbed into DSP mul_ln1118_16_fu_310_p2.
DSP Report: operator mul_ln1118_16_fu_310_p2 is absorbed into DSP mul_ln1118_16_fu_310_p2.
DSP Report: Generating DSP trunc_ln708_28_reg_16514_reg, operation Mode is: (A2*(B:0x3ff1b))'.
DSP Report: register mul_ln1118_23_fu_278_p2 is absorbed into DSP trunc_ln708_28_reg_16514_reg.
DSP Report: register trunc_ln708_28_reg_16514_reg is absorbed into DSP trunc_ln708_28_reg_16514_reg.
DSP Report: operator mul_ln1118_24_fu_296_p2 is absorbed into DSP trunc_ln708_28_reg_16514_reg.
DSP Report: Generating DSP trunc_ln708_16_reg_16454_reg, operation Mode is: (A2*(B:0xb6))'.
DSP Report: register mul_ln1118_11_fu_300_p2 is absorbed into DSP trunc_ln708_16_reg_16454_reg.
DSP Report: register trunc_ln708_16_reg_16454_reg is absorbed into DSP trunc_ln708_16_reg_16454_reg.
DSP Report: operator mul_ln1118_12_fu_295_p2 is absorbed into DSP trunc_ln708_16_reg_16454_reg.
DSP Report: Generating DSP mul_ln1118_20_fu_297_p2, operation Mode is: A2*(B:0x21e).
DSP Report: register trunc_ln708_23_reg_16489_reg is absorbed into DSP mul_ln1118_20_fu_297_p2.
DSP Report: operator mul_ln1118_20_fu_297_p2 is absorbed into DSP mul_ln1118_20_fu_297_p2.
DSP Report: Generating DSP mul_ln1118_46_fu_314_p2, operation Mode is: A2*(B:0x12d).
DSP Report: register mul_ln1118_45_fu_319_p2 is absorbed into DSP mul_ln1118_46_fu_314_p2.
DSP Report: operator mul_ln1118_46_fu_314_p2 is absorbed into DSP mul_ln1118_46_fu_314_p2.
DSP Report: Generating DSP trunc_ln708_60_reg_16674_reg, operation Mode is: (A2*(B:0x3ff3c))'.
DSP Report: register mul_ln1118_51_fu_320_p2 is absorbed into DSP trunc_ln708_60_reg_16674_reg.
DSP Report: register trunc_ln708_60_reg_16674_reg is absorbed into DSP trunc_ln708_60_reg_16674_reg.
DSP Report: operator mul_ln1118_52_fu_284_p2 is absorbed into DSP trunc_ln708_60_reg_16674_reg.
DSP Report: Generating DSP mul_ln1118_42_fu_265_p2, operation Mode is: A2*(B:0x3fed5).
DSP Report: register mul_ln1118_41_fu_315_p2 is absorbed into DSP mul_ln1118_42_fu_265_p2.
DSP Report: operator mul_ln1118_42_fu_265_p2 is absorbed into DSP mul_ln1118_42_fu_265_p2.
DSP Report: Generating DSP mul_ln1118_4_fu_272_p2, operation Mode is: A2*(B:0x3fddf).
DSP Report: register trunc_ln708_4_reg_16389_reg is absorbed into DSP mul_ln1118_4_fu_272_p2.
DSP Report: operator mul_ln1118_4_fu_272_p2 is absorbed into DSP mul_ln1118_4_fu_272_p2.
DSP Report: Generating DSP mul_ln1118_10_fu_308_p2, operation Mode is: A2*(B:0x3fe48).
DSP Report: register mul_ln1118_8_fu_318_p2 is absorbed into DSP mul_ln1118_10_fu_308_p2.
DSP Report: operator mul_ln1118_10_fu_308_p2 is absorbed into DSP mul_ln1118_10_fu_308_p2.
DSP Report: Generating DSP mul_ln1118_1_fu_267_p2, operation Mode is: A2*(B:0x199).
DSP Report: register data_V_read_int_reg_reg is absorbed into DSP mul_ln1118_1_fu_267_p2.
DSP Report: operator mul_ln1118_1_fu_267_p2 is absorbed into DSP mul_ln1118_1_fu_267_p2.
DSP Report: Generating DSP mul_ln1118_6_fu_325_p2, operation Mode is: A2*(B:0x1b1).
DSP Report: register mul_ln1118_6_fu_325_p2 is absorbed into DSP mul_ln1118_6_fu_325_p2.
DSP Report: operator mul_ln1118_6_fu_325_p2 is absorbed into DSP mul_ln1118_6_fu_325_p2.
DSP Report: Generating DSP mul_ln1118_29_fu_269_p2, operation Mode is: A2*(B:0x13e).
DSP Report: register mul_ln1118_27_fu_306_p2 is absorbed into DSP mul_ln1118_29_fu_269_p2.
DSP Report: operator mul_ln1118_29_fu_269_p2 is absorbed into DSP mul_ln1118_29_fu_269_p2.
DSP Report: Generating DSP trunc_ln708_45_reg_16599_reg, operation Mode is: (A2*(B:0x5f))'.
DSP Report: register trunc_ln708_43_reg_16589_reg is absorbed into DSP trunc_ln708_45_reg_16599_reg.
DSP Report: register trunc_ln708_45_reg_16599_reg is absorbed into DSP trunc_ln708_45_reg_16599_reg.
DSP Report: operator mul_ln1118_39_fu_288_p2 is absorbed into DSP trunc_ln708_45_reg_16599_reg.
DSP Report: Generating DSP mul_ln1118_36_fu_280_p2, operation Mode is: A2*(B:0x191).
DSP Report: register mul_ln1118_34_fu_322_p2 is absorbed into DSP mul_ln1118_36_fu_280_p2.
DSP Report: operator mul_ln1118_36_fu_280_p2 is absorbed into DSP mul_ln1118_36_fu_280_p2.
DSP Report: Generating DSP mul_ln1118_17_fu_301_p2, operation Mode is: A2*(B:0x3fe15).
DSP Report: register mul_ln1118_15_fu_307_p2 is absorbed into DSP mul_ln1118_17_fu_301_p2.
DSP Report: operator mul_ln1118_17_fu_301_p2 is absorbed into DSP mul_ln1118_17_fu_301_p2.
DSP Report: Generating DSP trunc_ln708_29_reg_16519_reg, operation Mode is: (A2*(B:0x3ffd2))'.
DSP Report: register mul_ln1118_23_fu_278_p2 is absorbed into DSP trunc_ln708_29_reg_16519_reg.
DSP Report: register trunc_ln708_29_reg_16519_reg is absorbed into DSP trunc_ln708_29_reg_16519_reg.
DSP Report: operator mul_ln1118_25_fu_316_p2 is absorbed into DSP trunc_ln708_29_reg_16519_reg.
DSP Report: Generating DSP mul_ln1118_13_fu_292_p2, operation Mode is: A2*(B:0x3fe56).
DSP Report: register mul_ln1118_11_fu_300_p2 is absorbed into DSP mul_ln1118_13_fu_292_p2.
DSP Report: operator mul_ln1118_13_fu_292_p2 is absorbed into DSP mul_ln1118_13_fu_292_p2.
DSP Report: Generating DSP mul_ln1118_21_fu_270_p2, operation Mode is: A2*(B:0x1b5).
DSP Report: register trunc_ln708_23_reg_16489_reg is absorbed into DSP mul_ln1118_21_fu_270_p2.
DSP Report: operator mul_ln1118_21_fu_270_p2 is absorbed into DSP mul_ln1118_21_fu_270_p2.
DSP Report: Generating DSP mul_ln1118_47_fu_311_p2, operation Mode is: A2*(B:0x3feef).
DSP Report: register mul_ln1118_45_fu_319_p2 is absorbed into DSP mul_ln1118_47_fu_311_p2.
DSP Report: operator mul_ln1118_47_fu_311_p2 is absorbed into DSP mul_ln1118_47_fu_311_p2.
DSP Report: Generating DSP trunc_ln708_61_reg_16679_reg, operation Mode is: (A2*(B:0x3ffbb))'.
DSP Report: register mul_ln1118_51_fu_320_p2 is absorbed into DSP trunc_ln708_61_reg_16679_reg.
DSP Report: register trunc_ln708_61_reg_16679_reg is absorbed into DSP trunc_ln708_61_reg_16679_reg.
DSP Report: operator mul_ln1118_53_fu_290_p2 is absorbed into DSP trunc_ln708_61_reg_16679_reg.
DSP Report: Generating DSP mul_ln1118_43_fu_271_p2, operation Mode is: A2*(B:0x223).
DSP Report: register mul_ln1118_41_fu_315_p2 is absorbed into DSP mul_ln1118_43_fu_271_p2.
DSP Report: operator mul_ln1118_43_fu_271_p2 is absorbed into DSP mul_ln1118_43_fu_271_p2.
DSP Report: Generating DSP trunc_ln708_57_reg_16659_reg, operation Mode is: (A2*(B:0xe7))'.
DSP Report: register mul_ln1118_49_fu_279_p2 is absorbed into DSP trunc_ln708_57_reg_16659_reg.
DSP Report: register trunc_ln708_57_reg_16659_reg is absorbed into DSP trunc_ln708_57_reg_16659_reg.
DSP Report: operator mul_ln1118_50_fu_285_p2 is absorbed into DSP trunc_ln708_57_reg_16659_reg.
DSP Report: Generating DSP mul_ln1118_5_fu_277_p2, operation Mode is: A2*(B:0x1a2).
DSP Report: register trunc_ln708_4_reg_16389_reg is absorbed into DSP mul_ln1118_5_fu_277_p2.
DSP Report: operator mul_ln1118_5_fu_277_p2 is absorbed into DSP mul_ln1118_5_fu_277_p2.
DSP Report: Generating DSP mul_ln1118_2_fu_263_p2, operation Mode is: A2*(B:0x137).
DSP Report: register data_V_read_int_reg_reg is absorbed into DSP mul_ln1118_2_fu_263_p2.
DSP Report: operator mul_ln1118_2_fu_263_p2 is absorbed into DSP mul_ln1118_2_fu_263_p2.
DSP Report: Generating DSP trunc_ln708_10_reg_16424_reg, operation Mode is: (A2*(B:0x99))'.
DSP Report: register mul_ln1118_6_fu_325_p2 is absorbed into DSP trunc_ln708_10_reg_16424_reg.
DSP Report: register trunc_ln708_10_reg_16424_reg is absorbed into DSP trunc_ln708_10_reg_16424_reg.
DSP Report: operator mul_ln1118_7_fu_317_p2 is absorbed into DSP trunc_ln708_10_reg_16424_reg.
DSP Report: Generating DSP mul_ln1118_33_fu_264_p2, operation Mode is: A2*(B:0x3fe3c).
DSP Report: register mul_ln1118_31_fu_268_p2 is absorbed into DSP mul_ln1118_33_fu_264_p2.
DSP Report: operator mul_ln1118_33_fu_264_p2 is absorbed into DSP mul_ln1118_33_fu_264_p2.
DSP Report: Generating DSP mul_ln1118_30_fu_313_p2, operation Mode is: A2*(B:0x224).
DSP Report: register mul_ln1118_27_fu_306_p2 is absorbed into DSP mul_ln1118_30_fu_313_p2.
DSP Report: operator mul_ln1118_30_fu_313_p2 is absorbed into DSP mul_ln1118_30_fu_313_p2.
DSP Report: Generating DSP trunc_ln708_46_reg_16604_reg, operation Mode is: (A2*(B:0xfb))'.
DSP Report: register trunc_ln708_43_reg_16589_reg is absorbed into DSP trunc_ln708_46_reg_16604_reg.
DSP Report: register trunc_ln708_46_reg_16604_reg is absorbed into DSP trunc_ln708_46_reg_16604_reg.
DSP Report: operator mul_ln1118_40_fu_276_p2 is absorbed into DSP trunc_ln708_46_reg_16604_reg.
DSP Report: Generating DSP trunc_ln708_22_reg_16484_reg, operation Mode is: (A2*(B:0xb0))'.
DSP Report: register mul_ln1118_15_fu_307_p2 is absorbed into DSP trunc_ln708_22_reg_16484_reg.
DSP Report: register trunc_ln708_22_reg_16484_reg is absorbed into DSP trunc_ln708_22_reg_16484_reg.
DSP Report: operator mul_ln1118_18_fu_286_p2 is absorbed into DSP trunc_ln708_22_reg_16484_reg.
DSP Report: Generating DSP trunc_ln708_30_reg_16524_reg, operation Mode is: (A2*(B:0xc8))'.
DSP Report: register mul_ln1118_23_fu_278_p2 is absorbed into DSP trunc_ln708_30_reg_16524_reg.
DSP Report: register trunc_ln708_30_reg_16524_reg is absorbed into DSP trunc_ln708_30_reg_16524_reg.
DSP Report: operator mul_ln1118_26_fu_273_p2 is absorbed into DSP trunc_ln708_30_reg_16524_reg.
DSP Report: Generating DSP mul_ln1118_14_fu_312_p2, operation Mode is: A2*(B:0x3fe76).
DSP Report: register mul_ln1118_11_fu_300_p2 is absorbed into DSP mul_ln1118_14_fu_312_p2.
DSP Report: operator mul_ln1118_14_fu_312_p2 is absorbed into DSP mul_ln1118_14_fu_312_p2.
DSP Report: Generating DSP mul_ln1118_22_fu_298_p2, operation Mode is: A2*(B:0x12a).
DSP Report: register trunc_ln708_23_reg_16489_reg is absorbed into DSP mul_ln1118_22_fu_298_p2.
DSP Report: operator mul_ln1118_22_fu_298_p2 is absorbed into DSP mul_ln1118_22_fu_298_p2.
DSP Report: Generating DSP mul_ln1118_48_fu_287_p2, operation Mode is: A2*(B:0x3fddf).
DSP Report: register mul_ln1118_45_fu_319_p2 is absorbed into DSP mul_ln1118_48_fu_287_p2.
DSP Report: operator mul_ln1118_48_fu_287_p2 is absorbed into DSP mul_ln1118_48_fu_287_p2.
DSP Report: Generating DSP mul_ln1118_54_fu_304_p2, operation Mode is: A2*(B:0x3fec6).
DSP Report: register mul_ln1118_51_fu_320_p2 is absorbed into DSP mul_ln1118_54_fu_304_p2.
DSP Report: operator mul_ln1118_54_fu_304_p2 is absorbed into DSP mul_ln1118_54_fu_304_p2.
DSP Report: Generating DSP mul_ln1118_44_fu_323_p2, operation Mode is: A2*(B:0x3fe70).
DSP Report: register mul_ln1118_41_fu_315_p2 is absorbed into DSP mul_ln1118_44_fu_323_p2.
DSP Report: operator mul_ln1118_44_fu_323_p2 is absorbed into DSP mul_ln1118_44_fu_323_p2.
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[4] driven by constant 1
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[2] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_in_1[0] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[15] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[14] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[13] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[12] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[11] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[10] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[9] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[8] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[7] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[6] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[5] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[4] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[3] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[2] driven by constant 1
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[1] driven by constant 0
WARNING: [Synth 8-3917] design myproject has port const_size_out_1[0] driven by constant 0
WARNING: [Synth 8-3331] design dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 has unconnected port ap_rst
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\ap_CS_fsm_reg[0] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 1994.859 ; gain = 551.031 ; free physical = 135086 ; free virtual = 246301
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping	Report (see note below)
+--------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                       | DSP Mapping       | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+--------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xa2))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fdd1)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fec1)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3feef)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x1b))'    | 16     | 6      | -      | -      | 22     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x20d)      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x222)      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x119)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3febc)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x3ffd4))' | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x1b4)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x10f)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fe0a)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x14b)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x191)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fec7)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fde2)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xb1))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xd2))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x190)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x182)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x3ff1b))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xb6))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x21e)      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x12d)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x3ff3c))' | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fed5)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fddf)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fe48)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x199)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x1b1)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x13e)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x5f))'    | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x191)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fe15)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x3ffd2))' | 16     | 7      | -      | -      | 23     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fe56)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x1b5)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3feef)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x3ffbb))' | 16     | 8      | -      | -      | 24     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x223)      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xe7))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x1a2)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x137)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0x99))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fe3c)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x224)      | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xfb))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xb0))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | (A2*(B:0xc8))'    | 16     | 9      | -      | -      | 25     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fe76)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x12a)      | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fddf)    | 16     | 11     | -      | -      | 27     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fec6)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 | A2*(B:0x3fe70)    | 16     | 10     | -      | -      | 26     | 1    | 0    | -    | -    | -     | 0    | 0    | 
+--------------------------------------------------+-------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 1997.828 ; gain = 554.000 ; free physical = 135081 ; free virtual = 246296
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:22 ; elapsed = 00:00:30 . Memory (MB): peak = 2005.836 ; gain = 562.008 ; free physical = 135077 ; free virtual = 246292
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.836 ; gain = 562.008 ; free physical = 135076 ; free virtual = 246291
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.836 ; gain = 562.008 ; free physical = 135076 ; free virtual = 246290
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.836 ; gain = 562.008 ; free physical = 135075 ; free virtual = 246289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.836 ; gain = 562.008 ; free physical = 135074 ; free virtual = 246289
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.836 ; gain = 562.008 ; free physical = 135072 ; free virtual = 246287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.836 ; gain = 562.008 ; free physical = 135072 ; free virtual = 246287
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |   159|
|3     |DSP48E1 |    55|
|4     |LUT1    |    92|
|5     |LUT2    |   213|
|6     |LUT3    |   590|
|7     |LUT4    |   174|
|8     |LUT5    |   170|
|9     |LUT6    |   176|
|10    |FDRE    |   866|
|11    |IBUF    |   260|
|12    |OBUF    |   105|
+------+--------+------+

Report Instance Areas: 
+------+--------------------------------------------------------------+--------------------------------------------------+------+
|      |Instance                                                      |Module                                            |Cells |
+------+--------------------------------------------------------------+--------------------------------------------------+------+
|1     |top                                                           |                                                  |  2861|
|2     |  grp_dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0_fu_96 |dense_latency_ap_fixed_ap_fixed_config2_0_0_0_0_0 |  2228|
+------+--------------------------------------------------------------+--------------------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.836 ; gain = 562.008 ; free physical = 135072 ; free virtual = 246287
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 67 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.836 ; gain = 562.008 ; free physical = 135075 ; free virtual = 246290
Synthesis Optimization Complete : Time (s): cpu = 00:00:26 ; elapsed = 00:00:34 . Memory (MB): peak = 2005.844 ; gain = 562.008 ; free physical = 135075 ; free virtual = 246290
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2017.742 ; gain = 0.000 ; free physical = 135141 ; free virtual = 246356
INFO: [Netlist 29-17] Analyzing 214 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2099.305 ; gain = 0.000 ; free physical = 134891 ; free virtual = 246106
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 67 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:34 ; elapsed = 00:00:50 . Memory (MB): peak = 2099.305 ; gain = 663.484 ; free physical = 135020 ; free virtual = 246235
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $outputDir/post_synth.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2099.305 ; gain = 0.000 ; free physical = 135020 ; free virtual = 246235
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/li/vivadohls/model_single_dense/hls4ml_prj/post_synth.dcp' has been generated.
# report_timing_summary -file $outputDir/post_synth_timing_summary.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 2635.113 ; gain = 535.809 ; free physical = 134093 ; free virtual = 245308
# report_utilization -file $outputDir/post_synth_util.rpt
# dump_statistics
1219
Command: report_power -return_string
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# opt_design
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2738.188 ; gain = 2.969 ; free physical = 134059 ; free virtual = 245274

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 97c8ce79

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2738.188 ; gain = 0.000 ; free physical = 134059 ; free virtual = 245274

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 97c8ce79

Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.19 . Memory (MB): peak = 2878.156 ; gain = 0.000 ; free physical = 133785 ; free virtual = 245000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: c86f2360

Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2878.156 ; gain = 0.000 ; free physical = 133782 ; free virtual = 244997
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: a6094c10

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.40 . Memory (MB): peak = 2878.156 ; gain = 0.000 ; free physical = 133767 ; free virtual = 244982
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common MMCM/DPLL/XPLL driver.
INFO: [Opt 31-1112] Starts optimizing BUFG(s) with a common driver.
INFO: [Opt 31-1092] Phase BUFG optimization transformed 0 BUFG(s) to MBUFG(s).
Phase 4 BUFG optimization | Checksum: a6094c10

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2878.156 ; gain = 0.000 ; free physical = 133759 ; free virtual = 244974
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: a6094c10

Time (s): cpu = 00:00:00.49 ; elapsed = 00:00:00.50 . Memory (MB): peak = 2878.156 ; gain = 0.000 ; free physical = 133753 ; free virtual = 244968
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: a6094c10

Time (s): cpu = 00:00:00.50 ; elapsed = 00:00:00.52 . Memory (MB): peak = 2878.156 ; gain = 0.000 ; free physical = 133751 ; free virtual = 244966
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2878.156 ; gain = 0.000 ; free physical = 133721 ; free virtual = 244936
Ending Logic Optimization Task | Checksum: c862d63b

Time (s): cpu = 00:00:00.69 ; elapsed = 00:00:00.70 . Memory (MB): peak = 2878.156 ; gain = 0.000 ; free physical = 133721 ; free virtual = 244936

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: c862d63b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2878.156 ; gain = 0.000 ; free physical = 133716 ; free virtual = 244931

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: c862d63b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.156 ; gain = 0.000 ; free physical = 133715 ; free virtual = 244930

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.156 ; gain = 0.000 ; free physical = 133715 ; free virtual = 244930
Ending Netlist Obfuscation Task | Checksum: c862d63b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2878.156 ; gain = 0.000 ; free physical = 133713 ; free virtual = 244928
INFO: [Common 17-83] Releasing license: Implementation
18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# dump_statistics
1219
Command: report_power -return_string
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
1 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_utilization -file $outputDir/post_opt_design_util.rpt
# place_design -directive Explore
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2892.102 ; gain = 0.000 ; free physical = 133534 ; free virtual = 244749
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 00cef488

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2892.102 ; gain = 2.969 ; free physical = 133534 ; free virtual = 244749
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2892.102 ; gain = 0.000 ; free physical = 133534 ; free virtual = 244749

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 18de67a32

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2901.070 ; gain = 11.938 ; free physical = 133528 ; free virtual = 244743

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 28c9f955b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2901.070 ; gain = 11.938 ; free physical = 133538 ; free virtual = 244753

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 28c9f955b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2901.070 ; gain = 11.938 ; free physical = 133539 ; free virtual = 244754
Phase 1 Placer Initialization | Checksum: 28c9f955b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2901.070 ; gain = 11.938 ; free physical = 133535 ; free virtual = 244750

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 28c9f955b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2901.070 ; gain = 11.938 ; free physical = 133529 ; free virtual = 244744

Phase 2.2 Global Placement Core
WARNING: [Place 46-29] place_design is not in timing mode. Skip physical synthesis in placer
Phase 2.2 Global Placement Core | Checksum: 2007f3eb4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2932.508 ; gain = 43.375 ; free physical = 133502 ; free virtual = 244717
Phase 2 Global Placement | Checksum: 2007f3eb4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2932.508 ; gain = 43.375 ; free physical = 133502 ; free virtual = 244717

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 2007f3eb4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2932.508 ; gain = 43.375 ; free physical = 133500 ; free virtual = 244715

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 182557e68

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2932.508 ; gain = 43.375 ; free physical = 133499 ; free virtual = 244714

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 19426c92f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2932.508 ; gain = 43.375 ; free physical = 133496 ; free virtual = 244711

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 19426c92f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2932.508 ; gain = 43.375 ; free physical = 133495 ; free virtual = 244710

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 174877655

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2952.617 ; gain = 63.484 ; free physical = 133468 ; free virtual = 244683

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 174877655

Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2952.617 ; gain = 63.484 ; free physical = 133466 ; free virtual = 244681

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 174877655

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2952.617 ; gain = 63.484 ; free physical = 133466 ; free virtual = 244681
Phase 3 Detail Placement | Checksum: 174877655

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2952.617 ; gain = 63.484 ; free physical = 133465 ; free virtual = 244680

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 174877655

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2952.617 ; gain = 63.484 ; free physical = 133468 ; free virtual = 244683

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 174877655

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2952.617 ; gain = 63.484 ; free physical = 133482 ; free virtual = 244697

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 174877655

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2952.617 ; gain = 63.484 ; free physical = 133480 ; free virtual = 244695

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2952.617 ; gain = 0.000 ; free physical = 133480 ; free virtual = 244695
Phase 4.4 Final Placement Cleanup | Checksum: e60f4e32

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2952.617 ; gain = 63.484 ; free physical = 133482 ; free virtual = 244697
Phase 4 Post Placement Optimization and Clean-Up | Checksum: e60f4e32

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2952.617 ; gain = 63.484 ; free physical = 133482 ; free virtual = 244697
Ending Placer Task | Checksum: a94a29de

Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 2952.617 ; gain = 63.484 ; free physical = 133481 ; free virtual = 244696
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 2952.617 ; gain = 66.453 ; free physical = 133534 ; free virtual = 244749
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_clock_utilization -file $outputDir/clock_util.rpt
# if {[get_property SLACK [get_timing_paths -max_paths 1 -nworst 1 -setup]] < 0.5} {
#   puts "Found setup timing violations => running physical optimization"
#   phys_opt_design
# }
Found setup timing violations => running physical optimization
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
3 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $outputDir/post_place.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2952.617 ; gain = 0.000 ; free physical = 133504 ; free virtual = 244720
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.35 . Memory (MB): peak = 2952.617 ; gain = 0.000 ; free physical = 133491 ; free virtual = 244715
INFO: [Common 17-1381] The checkpoint '/home/li/vivadohls/model_single_dense/hls4ml_prj/post_place.dcp' has been generated.
# report_utilization -file $outputDir/post_place_util.rpt
# report_timing_summary -file $outputDir/post_place_timing_summary.rpt
# dump_statistics
1218
Command: report_power -return_string
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# route_design -directive Explore
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7vx690t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7vx690t'
Running DRC as a precondition to command route_design
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
Checksum: PlaceDB: a87b3556 ConstDB: 0 ShapeSum: cef488 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: b0a479d3

Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 3398.938 ; gain = 446.320 ; free physical = 134479 ; free virtual = 245695
Post Restoration Checksum: NetGraph: 9ddb0ec0 NumContArr: 12c96b13 Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: b0a479d3

Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 3400.938 ; gain = 448.320 ; free physical = 134482 ; free virtual = 245698

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: b0a479d3

Time (s): cpu = 00:01:15 ; elapsed = 00:01:15 . Memory (MB): peak = 3400.938 ; gain = 448.320 ; free physical = 134482 ; free virtual = 245698
 Number of Nodes with overlaps = 0
Phase 2 Router Initialization | Checksum: 1197076c4

Time (s): cpu = 00:01:17 ; elapsed = 00:01:17 . Memory (MB): peak = 3446.516 ; gain = 493.898 ; free physical = 134467 ; free virtual = 245684

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 3029
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 3029
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a271f690

Time (s): cpu = 00:01:19 ; elapsed = 00:01:20 . Memory (MB): peak = 3459.500 ; gain = 506.883 ; free physical = 134450 ; free virtual = 245667

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 91
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: b96ad74e

Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 3459.500 ; gain = 506.883 ; free physical = 134448 ; free virtual = 245665
Phase 4 Rip-up And Reroute | Checksum: b96ad74e

Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 3459.500 ; gain = 506.883 ; free physical = 134448 ; free virtual = 245665

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: b96ad74e

Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 3459.500 ; gain = 506.883 ; free physical = 134448 ; free virtual = 245665

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: b96ad74e

Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 3459.500 ; gain = 506.883 ; free physical = 134449 ; free virtual = 245665
Phase 6 Post Hold Fix | Checksum: b96ad74e

Time (s): cpu = 00:01:20 ; elapsed = 00:01:20 . Memory (MB): peak = 3459.500 ; gain = 506.883 ; free physical = 134448 ; free virtual = 245664

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.30394 %
  Global Horizontal Routing Utilization  = 0.154431 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 51.3514%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 48.6486%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 35.2941%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: b96ad74e

Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 3459.500 ; gain = 506.883 ; free physical = 134445 ; free virtual = 245662

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: b96ad74e

Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 3459.500 ; gain = 506.883 ; free physical = 134439 ; free virtual = 245655

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: ab39aeb5

Time (s): cpu = 00:01:20 ; elapsed = 00:01:21 . Memory (MB): peak = 3459.500 ; gain = 506.883 ; free physical = 134441 ; free virtual = 245657
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:21 ; elapsed = 00:01:21 . Memory (MB): peak = 3459.500 ; gain = 506.883 ; free physical = 134731 ; free virtual = 245947

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:22 ; elapsed = 00:01:22 . Memory (MB): peak = 3459.500 ; gain = 506.883 ; free physical = 134731 ; free virtual = 245947
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# write_checkpoint -force $outputDir/post_route.dcp
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3459.500 ; gain = 0.000 ; free physical = 134731 ; free virtual = 245948
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.22 . Memory (MB): peak = 3459.500 ; gain = 0.000 ; free physical = 134718 ; free virtual = 245945
INFO: [Common 17-1381] The checkpoint '/home/li/vivadohls/model_single_dense/hls4ml_prj/post_route.dcp' has been generated.
# report_route_status -file $outputDir/post_route_status.rpt
# report_timing_summary -file $outputDir/post_route_timing_summary.rpt
# report_power -file $outputDir/post_route_power.rpt
Command: report_power -file .//post_route_power.rpt
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# report_drc -file $outputDir/post_imp_drc.rpt
Command: report_drc -file .//post_imp_drc.rpt
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2019.2/data/ip'.
INFO: [Coretcl 2-168] The results of DRC are in file /home/li/vivadohls/model_single_dense/hls4ml_prj/post_imp_drc.rpt.
report_drc completed successfully
# report_utilization -file $outputDir/post_route_util.rpt
# dump_statistics
1218
Command: report_power -return_string
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
# close_design
# close_project
INFO: [Common 17-206] Exiting Vivado at Tue Dec 21 10:55:12 2021...
