pub enum RvAsm {
  // reg-reg arith
  Add(Reg, Reg, Reg)
  Sub(Reg, Reg, Reg)
  Xor(Reg, Reg, Reg)
  Or(Reg, Reg, Reg)
  And(Reg, Reg, Reg)
  Sll(Reg, Reg, Reg) // Shift left logical
  Srl(Reg, Reg, Reg) // Shift right logical 
  Sra(Reg, Reg, Reg) // Shift right arith
  Slt(Reg, Reg, Reg) // set rd on rs1 < rs2
  Sltu(Reg, Reg, Reg) // set rd on rs1 unsigned < rs2
  // reg-imm arith
  Addi(Reg, Reg, Int)
  Xori(Reg, Reg, Int)
  Ori(Reg, Reg, Int)
  Andi(Reg, Reg, Int)
  Slli(Reg, Reg, Int) // Shift left logical. imm
  Srli(Reg, Reg, Int) // Shift right logical. imm
  Srai(Reg, Reg, Int) // Shift right arith. imm
  Slti(Reg, Reg, Int) // set rd on rs1 < imm
  Sltiu(Reg, Reg, Int) // set rd on rs1 unsigned < imm
  // mem
  // memory access
  Lb(Reg, MemAccess[Reg, Int]) // Load byte
  Lh(Reg, MemAccess[Reg, Int]) // load half word
  Lw(Reg, MemAccess[Reg, Int]) // load word
  Ld(Reg, MemAccess[Reg, Int]) // load double word
  Lbu(Reg, MemAccess[Reg, Int]) // load byte unsigned
  Lhu(Reg, MemAccess[Reg, Int]) // load half word unsigned
  Lwu(Reg, MemAccess[Reg, Int]) // load word unsigned
  Sb(Reg, MemAccess[Reg, Int]) // store byte
  Sh(Reg, MemAccess[Reg, Int]) // store half world
  Sw(Reg, MemAccess[Reg, Int]) // store word
  Sd(Reg, MemAccess[Reg, Int]) // store double word
  // control flow
  Beq(Reg, Reg, Label) // rs1 == rs2 goto
  Bne(Reg, Reg, Label) // rs1 != rs2 goto
  Blt(Reg, Reg, Label) // <
  Bge(Reg, Reg, Label) // >=
  Ble(Reg, Reg, Label) // <=
  Bgt(Reg, Reg, Label) // >
  Bltu(Reg, Reg, Label) // unsigned <
  Bgeu(Reg, Reg, Label) // >= unsigned
  // system
  Ecall
  // rv32/64m
  Mul(Reg, Reg, Reg)
  Mulw(Reg, Reg, Reg)
  Mulh(Reg, Reg, Reg)
  Mulhsu(Reg, Reg, Reg)
  Mulhu(Reg, Reg, Reg)
  Div(Reg, Reg, Reg)
  Divw(Reg, Reg, Reg)
  Divu(Reg, Reg, Reg)
  Rem(Reg, Reg, Reg)
  Remw(Reg, Reg, Reg)
  Remu(Reg, Reg, Reg)
  // rvf
  FaddD(FReg, FReg, FReg)
  FsubD(FReg, FReg, FReg)
  FmulD(FReg, FReg, FReg)
  FdivD(FReg, FReg, FReg)
  Fld(FReg, MemAccess[Reg, Int])
  Fsd(FReg, MemAccess[Reg, Int])
  FeqD(Reg, FReg, FReg)
  FleD(Reg, FReg, FReg)
  FmvDX(FReg, Reg)
  // pseudo instructions
  Nop
  La(Reg, Label)
  Li(Reg, String)
  Neg(Reg, Reg)
  FnegD(FReg, FReg)
  Mv(Reg, Reg)
  FmvD(FReg, FReg)
  J(Label)
  Jalr(Reg)
  Jr(Reg)
  Call(Label)
  Tail(Label)
  Ret
  // Comments
  Label(String)
  Comment(String)
}

fn write3[TReg1 : Show, TReg2 : Show, TReg3 : Show](
  logger : Logger,
  op : String,
  rd : TReg1,
  rs1 : TReg2,
  rs2 : TReg3
) -> Unit {
  logger.write_string(op)
  logger.write_string(" ")
  rd.output(logger)
  logger.write_string(", ")
  rs1.output(logger)
  logger.write_string(", ")
  rs2.output(logger)
}

fn write2imm[TReg : Show](
  logger : Logger,
  op : String,
  rd : TReg,
  rs1 : TReg,
  imm : Int
) -> Unit {
  logger.write_string(op)
  logger.write_string(" ")
  rd.output(logger)
  logger.write_string(", ")
  rs1.output(logger)
  logger.write_string(", ")
  logger.write_string(imm.to_string())
}

fn write2label[TReg : Show](
  logger : Logger,
  op : String,
  rs1 : TReg,
  rs2 : TReg,
  label : Label
) -> Unit {
  logger.write_string(op)
  logger.write_string(" ")
  rs1.output(logger)
  logger.write_string(", ")
  rs2.output(logger)
  logger.write_string(", ")
  logger.write_string(label.0)
}

fn write2mem[TReg1 : Show, TReg2 : Show](
  logger : Logger,
  op : String,
  rd : TReg1,
  mem : MemAccess[TReg2, Int]
) -> Unit {
  logger.write_string(op)
  logger.write_string(" ")
  rd.output(logger)
  logger.write_string(", ")
  logger.write_string(mem.offset.to_string())
  logger.write_string("(")
  mem.base.output(logger)
  logger.write_string(")")
}

fn write2[TReg1 : Show, TReg2 : Show](
  logger : Logger,
  op : String,
  rd : TReg1,
  rs1 : TReg2
) -> Unit {
  logger.write_string(op)
  logger.write_string(" ")
  rd.output(logger)
  logger.write_string(", ")
  rs1.output(logger)
}

impl Show for RvAsm with output(self, logger) {
  match self {
    Label(_) => ()
    _ => logger.write_string("  ")
  }
  match self {
    Add(rd, rs1, rs2) => write3(logger, "add", rd, rs1, rs2)
    Sub(rd, rs1, rs2) => write3(logger, "sub", rd, rs1, rs2)
    Xor(rd, rs1, rs2) => write3(logger, "xor", rd, rs1, rs2)
    Or(rd, rs1, rs2) => write3(logger, "or", rd, rs1, rs2)
    And(rd, rs1, rs2) => write3(logger, "and", rd, rs1, rs2)
    Sll(rd, rs1, rs2) => write3(logger, "sll", rd, rs1, rs2)
    Srl(rd, rs1, rs2) => write3(logger, "srl", rd, rs1, rs2)
    Sra(rd, rs1, rs2) => write3(logger, "sra", rd, rs1, rs2)
    Slt(rd, rs1, rs2) => write3(logger, "slt", rd, rs1, rs2)
    Sltu(rd, rs1, rs2) => write3(logger, "sltu", rd, rs1, rs2)
    Addi(rd, rs1, imm) => write2imm(logger, "addi", rd, rs1, imm)
    Xori(rd, rs1, imm) => write2imm(logger, "xori", rd, rs1, imm)
    Ori(rd, rs1, imm) => write2imm(logger, "ori", rd, rs1, imm)
    Andi(rd, rs1, imm) => write2imm(logger, "andi", rd, rs1, imm)
    Slli(rd, rs1, imm) => write2imm(logger, "slli", rd, rs1, imm)
    Srli(rd, rs1, imm) => write2imm(logger, "srli", rd, rs1, imm)
    Srai(rd, rs1, imm) => write2imm(logger, "srai", rd, rs1, imm)
    Slti(rd, rs1, imm) => write2imm(logger, "slti", rd, rs1, imm)
    Sltiu(rd, rs1, imm) => write2imm(logger, "sltiu", rd, rs1, imm)
    Lb(rd, mem) => write2mem(logger, "lb", rd, mem)
    Lh(rd, mem) => write2mem(logger, "lh", rd, mem)
    Lw(rd, mem) => write2mem(logger, "lw", rd, mem)
    Ld(rd, mem) => write2mem(logger, "ld", rd, mem)
    Lbu(rd, mem) => write2mem(logger, "lbu", rd, mem)
    Lhu(rd, mem) => write2mem(logger, "lhu", rd, mem)
    Lwu(rd, mem) => write2mem(logger, "lwu", rd, mem)
    Sb(rd, mem) => write2mem(logger, "sb", rd, mem)
    Sh(rd, mem) => write2mem(logger, "sh", rd, mem)
    Sw(rd, mem) => write2mem(logger, "sw", rd, mem)
    Sd(rd, mem) => write2mem(logger, "sd", rd, mem)
    Beq(rs1, rs2, label) => write2label(logger, "beq", rs1, rs2, label)
    Bne(rs1, rs2, label) => write2label(logger, "bne", rs1, rs2, label)
    Blt(rs1, rs2, label) => write2label(logger, "blt", rs1, rs2, label)
    Bge(rs1, rs2, label) => write2label(logger, "bge", rs1, rs2, label)
    Ble(rs1, rs2, label) => write2label(logger, "ble", rs1, rs2, label)
    Bgt(rs1, rs2, label) => write2label(logger, "bgt", rs1, rs2, label)
    Bltu(rs1, rs2, label) => write2label(logger, "bltu", rs1, rs2, label)
    Bgeu(rs1, rs2, label) => write2label(logger, "bgeu", rs1, rs2, label)
    Ecall => logger.write_string("ecall")
    Mul(rd, rs1, rs2) => write3(logger, "mul", rd, rs1, rs2)
    Mulw(rd, rs1, rs2) => write3(logger, "mulw", rd, rs1, rs2)
    Mulh(rd, rs1, rs2) => write3(logger, "mulh", rd, rs1, rs2)
    Mulhsu(rd, rs1, rs2) => write3(logger, "mulhsu", rd, rs1, rs2)
    Mulhu(rd, rs1, rs2) => write3(logger, "mulhu", rd, rs1, rs2)
    Div(rd, rs1, rs2) => write3(logger, "div", rd, rs1, rs2)
    Divw(rd, rs1, rs2) => write3(logger, "divw", rd, rs1, rs2)
    Divu(rd, rs1, rs2) => write3(logger, "divu", rd, rs1, rs2)
    Rem(rd, rs1, rs2) => write3(logger, "rem", rd, rs1, rs2)
    Remw(rd, rs1, rs2) => write3(logger, "remw", rd, rs1, rs2)
    Remu(rd, rs1, rs2) => write3(logger, "remu", rd, rs1, rs2)
    FaddD(rd, rs1, rs2) => write3(logger, "fadd.d", rd, rs1, rs2)
    FsubD(rd, rs1, rs2) => write3(logger, "fsub.d", rd, rs1, rs2)
    FmulD(rd, rs1, rs2) => write3(logger, "fmul.d", rd, rs1, rs2)
    FdivD(rd, rs1, rs2) => write3(logger, "fdiv.d", rd, rs1, rs2)
    Fld(rd, mem) => write2mem(logger, "fld", rd, mem)
    Fsd(rd, mem) => write2mem(logger, "fsd", rd, mem)
    FeqD(rd, rs1, rs2) => write3(logger, "feq.d", rd, rs1, rs2)
    FleD(rd, rs1, rs2) => write3(logger, "fle.d", rd, rs1, rs2)
    FmvDX(rd, rs1) => write2(logger, "fmv.d.x", rd, rs1)
    Nop => logger.write_string("nop")
    La(rd, label) => {
      logger.write_string("la ")
      Show::output(rd, logger)
      logger.write_string(", ")
      logger.write_string(label.0)
    }
    Li(rd, imm) => {
      logger.write_string("li ")
      Show::output(rd, logger)
      logger.write_string(", ")
      logger.write_string(imm)
    }
    Neg(rd, rs1) => write2(logger, "neg", rd, rs1)
    FnegD(rd, rs1) => write2(logger, "fneg.d", rd, rs1)
    Mv(rd, rs1) => write2(logger, "mv", rd, rs1)
    FmvD(rd, rs1) => write2(logger, "fmv.d", rd, rs1)
    J(label) => {
      logger.write_string("j ")
      logger.write_string(label.0)
    }
    Jalr(rs1) => {
      logger.write_string("jalr ")
      Show::output(rs1, logger)
    }
    Jr(rs1) => {
      logger.write_string("jr ")
      Show::output(rs1, logger)
    }
    Call(label) => {
      logger.write_string("call ")
      logger.write_string(label.0)
    }
    Tail(label) => {
      logger.write_string("tail ")
      logger.write_string(label.0)
    }
    Ret => logger.write_string("ret")
    Label(label) => {
      logger.write_string(label)
      logger.write_string(":")
    }
    Comment(comment) => {
      logger.write_string("# ")
      logger.write_string(comment)
    }
  }
}
