Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 131383b279064f7ba5be7e5d565c4120 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot TEXT_IO_reading_training_behav xil_defaultlib.TEXT_IO_reading_training -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.text_io_reading_training
Built simulation snapshot TEXT_IO_reading_training_behav
