           
           Efinix FPGA Placement and Routing.
           Version: 2025.1.110 
           Compiled: May  7 2025.
           
           Copyright (C) 2013 - 2025 Efinix, Inc. All rights reserved.

           
           The Tool Is Based on VPR of University of Toronto,
           a free open source code under MIT license.
           
           
INFO     : Running Placement and Routing for Family "Trion", Device "T8F81" ...
           
           ***** Beginning stage routing graph generation ... *****
INFO     : Read ipin pattern from C:/Efinity/2025.1/arch/./routing/ipin_oph.xml
INFO     : Finished parsing ipin pattern file 'C:/Efinity/2025.1/arch/./routing/ipin_oph.xdb'.
INFO     : Finished parsing switch_block file 'C:/Efinity/2025.1/arch/.\routing\sb_connectivity_subset.xdb'.
INFO     : BuildGraph process took 0.533064 seconds.
INFO     : 	BuildGraph process took 0.5 seconds (approximately) in total CPU time.
INFO     : BuildGraph process virtual memory usage: begin = 162.096 MB, end = 218.14 MB, delta = 56.044 MB
INFO     : 	BuildGraph process peak virtual memory usage = 218.14 MB
INFO     : BuildGraph process resident set memory usage: begin = 175.028 MB, end = 192.38 MB, delta = 17.352 MB
INFO     : 	BuildGraph process peak resident set memory usage = 192.38 MB
INFO     : check rr_graph process took 0.0196045 seconds.
INFO     : 	check rr_graph process took 0.015625 seconds (approximately) in total CPU time.
INFO     : check rr_graph process virtual memory usage: begin = 218.14 MB, end = 218.14 MB, delta = 0 MB
INFO     : 	check rr_graph process peak virtual memory usage = 218.14 MB
INFO     : check rr_graph process resident set memory usage: begin = 192.388 MB, end = 192.444 MB, delta = 0.056 MB
INFO     : 	check rr_graph process peak resident set memory usage = 192.444 MB
INFO     : Generated 397487 RR nodes and 1462084 RR edges
INFO     : This design has 0 global control net(s). See C:/Users/caleb/.efinity/project/test_project/outflow\test_project.route.rpt for details.
INFO     : Routing graph took 0.592505 seconds.
INFO     : 	Routing graph took 0.5625 seconds (approximately) in total CPU time.
INFO     : Routing graph virtual memory usage: begin = 162.096 MB, end = 218.14 MB, delta = 56.044 MB
INFO     : 	Routing graph peak virtual memory usage = 218.14 MB
INFO     : Routing graph resident set memory usage: begin = 174.88 MB, end = 192.516 MB, delta = 17.636 MB
INFO     : 	Routing graph peak resident set memory usage = 192.516 MB
           ***** Ending stage routing graph generation *****
           
           ***** Beginning stage routing ... *****
WARNING  : No ports matched 'osc_inst1'
WARNING  : [SDC C:/Users/caleb/.efinity/project/test_project/test_project.sdc:18] No valid pin(s) found for clock
WARNING  : [SDC C:/Users/caleb/.efinity/project/test_project/test_project.sdc:18] Unable to run 'create_clock' constraint due to warnings found
INFO     : SDC file 'C:/Users/caleb/.efinity/project/test_project/test_project.sdc' parsed successfully.
INFO     : 2 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.
INFO     :  ---------      -------     --------------      -------------
INFO     :  Iteration      Overuse     Crit Path (ns)      Calc Time (s)
INFO     :  ---------      -------     --------------      -------------
INFO     :          1          197              7.835             0.0188
INFO     :          2           28               7.22             0.0155
INFO     :          3           11               7.22             0.0128
INFO     :          4            1               7.22            0.00972
INFO     :          5            1               7.22            0.00883
INFO     :          6            1               7.22            0.00938
INFO     :          7            1              7.448            0.00887
INFO     :          8            1               7.22            0.00943
INFO     :          9            0              7.448             0.0119
           
INFO     : Successfully routed netlist after 9 routing iterations and 122863 heapops
INFO     : Completed net delay value cross check successfully.
           ***** Beginning stage routing check ... *****
           ***** Ending stage routing check *****
           
INFO     : Serial number (magic cookie) for the routing is: 595560624
INFO     : Netlist fully routed.
INFO     : Successfully created FPGA route file 'C:/Users/caleb/.efinity/project/test_project/outflow/test_project.route'
INFO     : Routing took 0.219013 seconds.
INFO     : 	Routing took 0.1875 seconds (approximately) in total CPU time.
INFO     : Routing virtual memory usage: begin = 218.14 MB, end = 218.564 MB, delta = 0.424 MB
INFO     : 	Routing peak virtual memory usage = 218.564 MB
INFO     : Routing resident set memory usage: begin = 192.52 MB, end = 215.236 MB, delta = 22.716 MB
INFO     : 	Routing peak resident set memory usage = 215.236 MB
           ***** Ending stage routing *****
           
           ***** Beginning stage final timing analysis ... *****
WARNING  : No ports matched 'osc_inst1'
WARNING  : [SDC C:/Users/caleb/.efinity/project/test_project/test_project.sdc:18] No valid pin(s) found for clock
WARNING  : [SDC C:/Users/caleb/.efinity/project/test_project/test_project.sdc:18] Unable to run 'create_clock' constraint due to warnings found
INFO     : SDC file 'C:/Users/caleb/.efinity/project/test_project/test_project.sdc' parsed successfully.
INFO     : 2 clocks (including virtual clocks), 0 inputs and 0 outputs were constrained.
Maximum possible analyzed clocks frequency
 Clock Name  Period (ns)  Frequency (MHz)     Edge
   CLK_50       12.966        77.125         (R-R)
   SCLK          7.588       131.787         (R-R)

Geomean max period: 9.919

Setup (Max) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
     CLK_50           CLK_50           20.000            7.034           (R-R)
     CLK_50           SCLK              2.500           -7.880           (R-R)
     SCLK             CLK_50            2.500           -2.296           (R-R)
     SCLK             SCLK              5.000           -2.588           (R-R)

Hold (Min) Clock Relationship
  Launch Clock    Capture Clock   Constraint (ns)     Slack (ns)          Edge
     CLK_50           CLK_50            0.000           -3.015           (R-R)
     CLK_50           SCLK             -2.500            0.482           (R-R)
     SCLK             CLK_50           -2.500            2.146           (R-R)
     SCLK             SCLK              0.000            0.643           (R-R)

WARNING  : Clock domain between CLK_50 (rising) and SCLK (rising) may not meet (slack: -7.880 ns) the setup (max) timing requirement
WARNING  : Clock domain between SCLK (rising) and CLK_50 (rising) may not meet (slack: -2.296 ns) the setup (max) timing requirement
WARNING  : Clock domain between SCLK (rising) and SCLK (rising) may not meet (slack: -2.588 ns) the setup (max) timing requirement
WARNING  : Clock domain between CLK_50 (rising) and CLK_50 (rising) may not meet (slack: -3.015 ns) the hold (min) timing requirement
INFO     : Write Timing Report to "C:/Users/caleb/.efinity/project/test_project/outflow\test_project.timing.rpt" ...
INFO     : final timing analysis took 0.118106 seconds.
INFO     : 	final timing analysis took 0.125 seconds (approximately) in total CPU time.
INFO     : final timing analysis virtual memory usage: begin = 218.564 MB, end = 218.564 MB, delta = 0 MB
INFO     : 	final timing analysis peak virtual memory usage = 218.564 MB
INFO     : final timing analysis resident set memory usage: begin = 215.332 MB, end = 215.876 MB, delta = 0.544 MB
INFO     : 	final timing analysis peak resident set memory usage = 215.876 MB
           ***** Ending stage final timing analysis *****
           
           ***** Beginning stage bitstream generation ... *****
INFO     : Reading core interface constraints file "C:/Users/caleb/.efinity/project/test_project/outflow/test_project.interface.csv"
INFO     : Successfully read core interface constraints file "C:/Users/caleb/.efinity/project/test_project/outflow/test_project.interface.csv"
INFO     : Finished writing bitstream file C:/Users/caleb/.efinity/project/test_project/work_pnr\test_project.lbf.
INFO     : Bitstream generation took 0.0995312 seconds.
INFO     : 	Bitstream generation took 0.0625 seconds (approximately) in total CPU time.
INFO     : Bitstream generation virtual memory usage: begin = 218.564 MB, end = 218.564 MB, delta = 0 MB
INFO     : 	Bitstream generation peak virtual memory usage = 218.564 MB
INFO     : Bitstream generation resident set memory usage: begin = 215.916 MB, end = 216.42 MB, delta = 0.504 MB
INFO     : 	Bitstream generation peak resident set memory usage = 216.42 MB
           ***** Ending stage bitstream generation *****
           
INFO     : The entire flow of EFX_PNR took 3.04606 seconds.
INFO     : 	The entire flow of EFX_PNR took 2.84375 seconds (approximately) in total CPU time.
INFO     : The entire flow of EFX_PNR virtual memory usage: begin = 19.78 MB, end = 218.564 MB, delta = 198.784 MB
INFO     : 	The entire flow of EFX_PNR peak virtual memory usage = 218.564 MB
INFO     : The entire flow of EFX_PNR resident set memory usage: begin = 20.992 MB, end = 216.508 MB, delta = 195.516 MB
INFO     : 	The entire flow of EFX_PNR peak resident set memory usage = 216.508 MB
