TimeQuest Timing Analyzer report for MIPS
Tue May 22 12:22:33 2018
Quartus II 32-bit Version 12.1 Build 177 11/07/2012 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow Model Fmax Summary
  7. Slow Model Setup Summary
  8. Slow Model Hold Summary
  9. Slow Model Recovery Summary
 10. Slow Model Removal Summary
 11. Slow Model Minimum Pulse Width Summary
 12. Slow Model Setup: 'clock'
 13. Slow Model Hold: 'clock'
 14. Slow Model Minimum Pulse Width: 'clock'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Fast Model Setup Summary
 20. Fast Model Hold Summary
 21. Fast Model Recovery Summary
 22. Fast Model Removal Summary
 23. Fast Model Minimum Pulse Width Summary
 24. Fast Model Setup: 'clock'
 25. Fast Model Hold: 'clock'
 26. Fast Model Minimum Pulse Width: 'clock'
 27. Setup Times
 28. Hold Times
 29. Clock to Output Times
 30. Minimum Clock to Output Times
 31. Multicorner Timing Analysis Summary
 32. Setup Times
 33. Hold Times
 34. Clock to Output Times
 35. Minimum Clock to Output Times
 36. Setup Transfers
 37. Hold Transfers
 38. Report TCCS
 39. Report RSKM
 40. Unconstrained Paths
 41. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                     ;
+--------------------+--------------------------------------------------+
; Quartus II Version ; Version 12.1 Build 177 11/07/2012 SJ Web Edition ;
; Revision Name      ; MIPS                                             ;
; Device Family      ; Cyclone II                                       ;
; Device Name        ; EP2C20F484C7                                     ;
; Timing Models      ; Final                                            ;
; Delay Model        ; Combined                                         ;
; Rise/Fall Delays   ; Unavailable                                      ;
+--------------------+--------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 8      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+---------------------------------------------------+
; SDC File List                                     ;
+---------------+--------+--------------------------+
; SDC File Path ; Status ; Read at                  ;
+---------------+--------+--------------------------+
; MIPS.out.sdc  ; OK     ; Tue May 22 12:22:31 2018 ;
+---------------+--------+--------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; clock      ; Base ; 56.000 ; 17.86 MHz ; 0.000 ; 30.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clock } ;
+------------+------+--------+-----------+-------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+-------------------------------------------------+
; Slow Model Fmax Summary                         ;
+-----------+-----------------+------------+------+
; Fmax      ; Restricted Fmax ; Clock Name ; Note ;
+-----------+-----------------+------------+------+
; 18.45 MHz ; 18.45 MHz       ; clock      ;      ;
+-----------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-------------------------------+
; Slow Model Setup Summary      ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 1.795 ; 0.000         ;
+-------+-------+---------------+


+-------------------------------+
; Slow Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.612 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Slow Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Slow Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Slow Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; 23.436 ; 0.000                 ;
+-------+--------+-----------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Setup: 'clock'                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                   ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 1.795 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 56.000       ; 0.076      ; 54.241     ;
; 1.801 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 56.000       ; 0.076      ; 54.235     ;
; 2.077 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 56.000       ; 0.076      ; 53.959     ;
; 2.093 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 56.000       ; 0.076      ; 53.943     ;
; 2.152 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 56.000       ; 0.067      ; 53.875     ;
; 2.212 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 56.000       ; 0.076      ; 53.824     ;
; 2.218 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 56.000       ; 0.076      ; 53.818     ;
; 2.228 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 56.000       ; 0.076      ; 53.808     ;
; 2.283 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 56.000       ; 0.083      ; 53.760     ;
; 2.289 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 56.000       ; 0.083      ; 53.754     ;
; 2.412 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 56.000       ; 0.067      ; 53.615     ;
; 2.421 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 56.000       ; 0.067      ; 53.606     ;
; 2.438 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 56.000       ; 0.067      ; 53.589     ;
; 2.521 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 56.000       ; 0.076      ; 53.515     ;
; 2.533 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 56.000       ; 0.067      ; 53.494     ;
; 2.555 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 56.000       ; 0.067      ; 53.472     ;
; 2.560 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 56.000       ; 0.067      ; 53.467     ;
; 2.565 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 56.000       ; 0.083      ; 53.478     ;
; 2.581 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 56.000       ; 0.083      ; 53.462     ;
; 2.640 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 56.000       ; 0.074      ; 53.394     ;
; 2.700 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 56.000       ; 0.083      ; 53.343     ;
; 2.706 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 56.000       ; 0.083      ; 53.337     ;
; 2.716 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 56.000       ; 0.083      ; 53.327     ;
; 2.867 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:27:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.008     ; 53.163     ;
; 2.868 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:29:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.008     ; 53.162     ;
; 2.871 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:31:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.008     ; 53.159     ;
; 2.871 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:26:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.008     ; 53.159     ;
; 2.871 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:30:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.008     ; 53.159     ;
; 2.872 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:28:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.008     ; 53.158     ;
; 2.878 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 56.000       ; 0.067      ; 53.149     ;
; 2.900 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 56.000       ; 0.074      ; 53.134     ;
; 2.909 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 56.000       ; 0.074      ; 53.125     ;
; 2.926 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg1 ; clock        ; clock       ; 56.000       ; 0.074      ; 53.108     ;
; 3.004 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:15:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.007     ; 53.027     ;
; 3.009 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg0 ; clock        ; clock       ; 56.000       ; 0.083      ; 53.034     ;
; 3.021 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg6 ; clock        ; clock       ; 56.000       ; 0.074      ; 53.013     ;
; 3.043 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg5 ; clock        ; clock       ; 56.000       ; 0.074      ; 52.991     ;
; 3.048 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg7 ; clock        ; clock       ; 56.000       ; 0.074      ; 52.986     ;
; 3.139 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:14:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.007     ; 52.892     ;
; 3.139 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:9:DFFx|q                                                    ; clock        ; clock       ; 56.000       ; -0.007     ; 52.892     ;
; 3.183 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:22:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.001     ; 52.854     ;
; 3.183 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:25:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.001     ; 52.854     ;
; 3.186 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:17:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.001     ; 52.851     ;
; 3.186 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:20:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.001     ; 52.851     ;
; 3.188 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:16:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.001     ; 52.849     ;
; 3.188 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:1:DFFx|q                                                    ; clock        ; clock       ; 56.000       ; -0.001     ; 52.849     ;
; 3.188 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:21:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.001     ; 52.849     ;
; 3.215 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|PC[6]                                                                                 ; clock        ; clock       ; 56.000       ; -0.018     ; 52.805     ;
; 3.256 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:10:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.001     ; 52.781     ;
; 3.262 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:5:DFFx|q                                                    ; clock        ; clock       ; 56.000       ; 0.001      ; 52.777     ;
; 3.263 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:4:DFFx|q                                                    ; clock        ; clock       ; 56.000       ; 0.001      ; 52.776     ;
; 3.280 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:13:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.001      ; 52.759     ;
; 3.355 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:27:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.001     ; 52.682     ;
; 3.356 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:29:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.001     ; 52.681     ;
; 3.359 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:31:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.001     ; 52.678     ;
; 3.359 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:26:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.001     ; 52.678     ;
; 3.359 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:30:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.001     ; 52.678     ;
; 3.360 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:28:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.001     ; 52.677     ;
; 3.366 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg0 ; clock        ; clock       ; 56.000       ; 0.074      ; 52.668     ;
; 3.405 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:19:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.001     ; 52.632     ;
; 3.407 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:11:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.001      ; 52.632     ;
; 3.408 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:18:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; -0.001     ; 52.629     ;
; 3.408 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:12:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.001      ; 52.631     ;
; 3.449 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|PC[5]                                                                                 ; clock        ; clock       ; 56.000       ; -0.018     ; 52.571     ;
; 3.450 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|PC[4]                                                                                 ; clock        ; clock       ; 56.000       ; -0.018     ; 52.570     ;
; 3.455 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|PC[3]                                                                                 ; clock        ; clock       ; 56.000       ; -0.018     ; 52.565     ;
; 3.492 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:15:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.000      ; 52.546     ;
; 3.543 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:23:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.002      ; 52.497     ;
; 3.545 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:8:DFFx|q                                                    ; clock        ; clock       ; 56.000       ; 0.002      ; 52.495     ;
; 3.546 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:24:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.002      ; 52.494     ;
; 3.567 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|PC[7]                                                                                 ; clock        ; clock       ; 56.000       ; -0.017     ; 52.454     ;
; 3.569 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|PC[2]                                                                                 ; clock        ; clock       ; 56.000       ; -0.017     ; 52.452     ;
; 3.569 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:2:DFFx|q                                                    ; clock        ; clock       ; 56.000       ; -0.017     ; 52.452     ;
; 3.569 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|PC[9]                                                                                 ; clock        ; clock       ; 56.000       ; -0.017     ; 52.452     ;
; 3.573 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ifetch:IFE|PC[8]                                                                                 ; clock        ; clock       ; 56.000       ; -0.017     ; 52.448     ;
; 3.577 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:3:DFFx|q                                                    ; clock        ; clock       ; 56.000       ; -0.017     ; 52.444     ;
; 3.627 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:14:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.000      ; 52.411     ;
; 3.627 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:9:DFFx|q                                                    ; clock        ; clock       ; 56.000       ; 0.000      ; 52.411     ;
; 3.671 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:22:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.006      ; 52.373     ;
; 3.671 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:25:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.006      ; 52.373     ;
; 3.674 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:17:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.006      ; 52.370     ;
; 3.674 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:20:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.006      ; 52.370     ;
; 3.676 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:16:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.006      ; 52.368     ;
; 3.676 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:1:DFFx|q                                                    ; clock        ; clock       ; 56.000       ; 0.006      ; 52.368     ;
; 3.676 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:21:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.006      ; 52.368     ;
; 3.703 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|PC[6]                                                                                 ; clock        ; clock       ; 56.000       ; -0.011     ; 52.324     ;
; 3.744 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:10:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.006      ; 52.300     ;
; 3.750 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:5:DFFx|q                                                    ; clock        ; clock       ; 56.000       ; 0.008      ; 52.296     ;
; 3.751 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:4:DFFx|q                                                    ; clock        ; clock       ; 56.000       ; 0.008      ; 52.295     ;
; 3.768 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:13:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.008      ; 52.278     ;
; 3.778 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:0:DFFx|q                                                    ; clock        ; clock       ; 56.000       ; -0.012     ; 52.248     ;
; 3.779 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:6:DFFx|q                                                    ; clock        ; clock       ; 56.000       ; -0.012     ; 52.247     ;
; 3.783 ; DELAY_REG:DELAY_ALU_SRC|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; Ndff:IF2ID_instruction|dffi:\REG_GEN:7:DFFx|q                                                    ; clock        ; clock       ; 56.000       ; -0.012     ; 52.243     ;
; 3.893 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:19:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.006      ; 52.151     ;
; 3.895 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:11:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.008      ; 52.151     ;
; 3.896 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:18:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.006      ; 52.148     ;
; 3.896 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ndff:IF2ID_instruction|dffi:\REG_GEN:12:DFFx|q                                                   ; clock        ; clock       ; 56.000       ; 0.008      ; 52.150     ;
; 3.937 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|PC[5]                                                                                 ; clock        ; clock       ; 56.000       ; -0.011     ; 52.090     ;
; 3.938 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:23:DFFx|q                             ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 56.000       ; 0.086      ; 52.108     ;
; 3.938 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                        ; Ifetch:IFE|PC[4]                                                                                 ; clock        ; clock       ; 56.000       ; -0.011     ; 52.089     ;
+-------+-----------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Hold: 'clock'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.612 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:16:DFFx|q                                                     ; Idecode:ID|register_array[9][16]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.898      ;
; 0.613 ; DELAY_REG:DELAY_BUBBLE|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q                   ; DELAY_REG:DELAY_BUBBLE|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:0:DFFx|q                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.899      ;
; 0.616 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:0:DFFx|q  ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:2:rest:REGi|dffi:\REG_GEN:0:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.902      ;
; 0.617 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:15:DFFx|q                                                   ; Idecode:ID|register_array[6][15]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.617 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:10:DFFx|q                                                     ; Idecode:ID|register_array[9][10]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.903      ;
; 0.618 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:6:DFFx|q                                                    ; Idecode:ID|register_array[6][6]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.618 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:5:DFFx|q                                                    ; Idecode:ID|register_array[9][5]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.904      ;
; 0.619 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:16:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:16:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.619 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:23:DFFx|q                                                     ; Idecode:ID|register_array[6][23]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.905      ;
; 0.620 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:12:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:12:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.906      ;
; 0.621 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:2:DFFx|q  ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:2:rest:REGi|dffi:\REG_GEN:2:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:7:DFFx|q                                                    ; Idecode:ID|register_array[30][7]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:12:DFFx|q                                                   ; Idecode:ID|register_array[9][12]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.621 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:28:DFFx|q                                                     ; Idecode:ID|register_array[9][28]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.907      ;
; 0.622 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:2:DFFx|q ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:2:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:25:DFFx|q                                                   ; Idecode:ID|register_array[5][25]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.622 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:29:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:29:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.908      ;
; 0.623 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:1:DFFx|q ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:1:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.909      ;
; 0.624 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:13:DFFx|q                                                   ; Idecode:ID|register_array[6][13]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.910      ;
; 0.625 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:3:DFFx|q                                                ; DELAY_REG:DELAY_FUNCTION_OPCODE|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:3:DFFx|q          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:14:DFFx|q                                               ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:3:DFFx|q ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:1:DFFx|q                                                    ; Idecode:ID|register_array[9][1]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.625 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:31:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:31:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.911      ;
; 0.628 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:15:DFFx|q                                               ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:4:DFFx|q ; clock        ; clock       ; 0.000        ; 0.000      ; 0.914      ;
; 0.629 ; Idecode:ID|Ndff:LAST_ALU_RES|dffi:\REG_GEN:29:DFFx|q                                         ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:29:DFFx|q                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.915      ;
; 0.630 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:1:DFFx|q  ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:2:rest:REGi|dffi:\REG_GEN:1:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.916      ;
; 0.632 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:2:DFFx|q                                                    ; Idecode:ID|register_array[9][2]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.918      ;
; 0.633 ; Idecode:ID|Ndff:LAST_ALU_RES|dffi:\REG_GEN:21:DFFx|q                                         ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:21:DFFx|q                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.633 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:4:DFFx|q                                                ; Ndff:ID2EXE_SIGN_EXTEND|dffi:\REG_GEN:4:DFFx|q                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.919      ;
; 0.634 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:13:DFFx|q                                               ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:13:DFFx|q                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.634 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:11:DFFx|q                                               ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:11:DFFx|q                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.634 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:13:DFFx|q                                               ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:2:DFFx|q ; clock        ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.634 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:11:DFFx|q                                               ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; clock        ; clock       ; 0.000        ; 0.000      ; 0.920      ;
; 0.643 ; Idecode:ID|Ndff:LAST_ALU_RES|dffi:\REG_GEN:23:DFFx|q                                         ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:23:DFFx|q                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.929      ;
; 0.765 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:3:DFFx|q ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:3:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.051      ;
; 0.765 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:27:DFFx|q                                                     ; Idecode:ID|register_array[6][27]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.051      ;
; 0.767 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:20:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:20:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.053      ;
; 0.767 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:25:DFFx|q                                                     ; Idecode:ID|register_array[5][25]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.053      ;
; 0.772 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:12:DFFx|q                                                     ; Idecode:ID|register_array[9][12]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.058      ;
; 0.774 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:18:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:18:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.060      ;
; 0.774 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:6:DFFx|q                                                ; Ndff:ID2EXE_SIGN_EXTEND|dffi:\REG_GEN:6:DFFx|q                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.060      ;
; 0.776 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:17:DFFx|q                                                   ; Idecode:ID|register_array[6][17]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.062      ;
; 0.780 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:22:DFFx|q                                                   ; Idecode:ID|register_array[9][22]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.066      ;
; 0.781 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:19:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:19:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.067      ;
; 0.783 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:26:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:26:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.069      ;
; 0.785 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:27:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:27:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.785 ; Idecode:ID|Ndff:LAST_ALU_RES|dffi:\REG_GEN:1:DFFx|q                                          ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:1:DFFx|q                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.071      ;
; 0.786 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:23:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:23:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.072      ;
; 0.787 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:31:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:31:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.073      ;
; 0.787 ; Idecode:ID|Ndff:LAST_ALU_RES|dffi:\REG_GEN:0:DFFx|q                                          ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:0:DFFx|q                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 1.073      ;
; 0.789 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:24:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:24:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.075      ;
; 0.806 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:28:DFFx|q                                               ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:28:DFFx|q                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.092      ;
; 0.826 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:13:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:13:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.112      ;
; 0.855 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:0:DFFx|q                                                      ; Idecode:ID|register_array[5][0]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.141      ;
; 0.893 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:28:DFFx|q                                               ; DELAY_REG:DELAY_ALU_OP|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:1:DFFx|q                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.179      ;
; 0.937 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:31:DFFx|q                                               ; DELAY_REG:DELAY_ALU_OP|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:1:DFFx|q                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.223      ;
; 0.940 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:31:DFFx|q                                               ; DELAY_REG:DELAY_ALU_OP|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.226      ;
; 0.956 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:17:DFFx|q                                                     ; Idecode:ID|register_array[6][17]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.242      ;
; 0.957 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:7:DFFx|q                                                      ; Idecode:ID|register_array[30][7]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.243      ;
; 0.960 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:9:DFFx|q                                                      ; Idecode:ID|register_array[6][9]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.246      ;
; 0.960 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:6:DFFx|q                                                      ; Idecode:ID|register_array[6][6]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.246      ;
; 0.960 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:28:DFFx|q                                               ; DELAY_REG:DELAY_ALU_OP|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q                   ; clock        ; clock       ; 0.000        ; 0.000      ; 1.246      ;
; 0.962 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:20:DFFx|q                                                     ; Idecode:ID|register_array[9][20]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.248      ;
; 0.962 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:10:DFFx|q                                                   ; Idecode:ID|register_array[9][10]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.248      ;
; 0.964 ; DELAY_REG:DELAY_MEM_WRITE|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q                ; DELAY_REG:DELAY_MEM_WRITE|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:0:DFFx|q                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.250      ;
; 0.965 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:18:DFFx|q                                                     ; Idecode:ID|register_array[15][18]                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 1.251      ;
; 0.965 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:5:DFFx|q                                                      ; Idecode:ID|register_array[9][5]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.251      ;
; 0.966 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:3:DFFx|q  ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:2:rest:REGi|dffi:\REG_GEN:3:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.252      ;
; 0.966 ; DELAY_REG:DELAY_REG_WRITE|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q                ; DELAY_REG:DELAY_REG_WRITE|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:0:DFFx|q                 ; clock        ; clock       ; 0.000        ; 0.000      ; 1.252      ;
; 0.966 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:21:DFFx|q                                                     ; Idecode:ID|register_array[6][21]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.252      ;
; 0.967 ; DELAY_REG:DELAY_MEM_TO_REG|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q               ; DELAY_REG:DELAY_MEM_TO_REG|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:0:DFFx|q                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.253      ;
; 0.967 ; DELAY_REG:DELAY_MEM_TO_REG|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:0:DFFx|q                ; DELAY_REG:DELAY_MEM_TO_REG|Ndff:\REG_ARRAY:2:rest:REGi|dffi:\REG_GEN:0:DFFx|q                ; clock        ; clock       ; 0.000        ; 0.000      ; 1.253      ;
; 0.967 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:13:DFFx|q                                                     ; Idecode:ID|register_array[6][13]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.253      ;
; 0.969 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:24:DFFx|q                                                     ; Idecode:ID|register_array[9][24]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:8:DFFx|q                                                ; Ndff:ID2EXE_SIGN_EXTEND|dffi:\REG_GEN:8:DFFx|q                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.255      ;
; 0.969 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:27:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:27:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.255      ;
; 0.970 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:14:DFFx|q                                               ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:14:DFFx|q                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:7:DFFx|q                                                ; Ndff:ID2EXE_SIGN_EXTEND|dffi:\REG_GEN:7:DFFx|q                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.256      ;
; 0.970 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:4:DFFx|q                                                      ; Idecode:ID|register_array[6][4]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.256      ;
; 0.971 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:2:DFFx|q                                                ; DELAY_REG:DELAY_FUNCTION_OPCODE|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:2:DFFx|q          ; clock        ; clock       ; 0.000        ; 0.000      ; 1.257      ;
; 0.971 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:4:DFFx|q ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:4:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 1.257      ;
; 0.972 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:17:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:17:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.258      ;
; 0.972 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:15:DFFx|q                                               ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.258      ;
; 0.973 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:14:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:14:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:31:DFFx|q                                                     ; Idecode:ID|register_array[9][31]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.259      ;
; 0.973 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:0:DFFx|q                                                      ; Idecode:ID|register_array[6][0]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.259      ;
; 0.974 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:14:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:14:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.260      ;
; 0.975 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:8:DFFx|q                                                      ; Idecode:ID|register_array[10][8]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.261      ;
; 0.975 ; DELAY_REG:DELAY_MEM_TO_REG|Ndff:\REG_ARRAY:2:rest:REGi|dffi:\REG_GEN:0:DFFx|q                ; Idecode:ID|register_array[5][0]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.261      ;
; 0.976 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:29:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:29:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:30:DFFx|q                                                   ; Idecode:ID|register_array[9][30]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.262      ;
; 0.976 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:1:DFFx|q                                                      ; Idecode:ID|register_array[9][1]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.262      ;
; 0.978 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:11:DFFx|q                                                     ; Idecode:ID|register_array[6][11]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 1.264      ;
; 0.978 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:21:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:21:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.264      ;
; 0.979 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:26:DFFx|q                                               ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:26:DFFx|q                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 1.265      ;
; 0.980 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:7:DFFx|q                                               ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:7:DFFx|q                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.266      ;
; 0.985 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:30:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:30:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.271      ;
; 0.986 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:11:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:11:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 1.272      ;
; 0.986 ; Idecode:ID|Ndff:LAST_ALU_RES|dffi:\REG_GEN:14:DFFx|q                                         ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:14:DFFx|q                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 1.272      ;
; 0.987 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:4:DFFx|q                                               ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:4:DFFx|q                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 1.273      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Model Minimum Pulse Width: 'clock'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg1  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg2  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg3  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg4  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg5  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg6  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg7  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg8  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_we_reg        ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg0 ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg1 ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg2 ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg3 ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg4 ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg5 ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg6 ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg7 ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg8 ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg1  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg2  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg3  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg4  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg5  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg6  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg7  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg8  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_we_reg       ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a17~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a18~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a19~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a1~porta_memory_reg0   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a20~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a21~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a22~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a23~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a24~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a25~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a26~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a27~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a28~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a29~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a2~porta_memory_reg0   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a30~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a31~porta_memory_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a3~porta_memory_reg0   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a4~porta_memory_reg0   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg1  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg2  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg3  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg4  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg5  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg6  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg7  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg8  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg1   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg2   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg3   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg4   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg5   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg6   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg7   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg8   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_memory_reg0   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_we_reg        ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a6~porta_memory_reg0   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a7~porta_memory_reg0   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg1  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg2  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg3  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg4  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg5  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg6  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg7  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg8  ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg1   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg2   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg3   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg4   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg5   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg6   ;
; 23.436 ; 26.000       ; 2.564          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg7   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; clock      ; 0.344  ; 0.344  ; Rise       ; clock           ;
;  KEY[0]   ; clock      ; 0.181  ; 0.181  ; Rise       ; clock           ;
;  KEY[1]   ; clock      ; 0.285  ; 0.285  ; Rise       ; clock           ;
;  KEY[2]   ; clock      ; 0.344  ; 0.344  ; Rise       ; clock           ;
;  KEY[3]   ; clock      ; -0.117 ; -0.117 ; Rise       ; clock           ;
; SW[*]     ; clock      ; 0.835  ; 0.835  ; Rise       ; clock           ;
;  SW[0]    ; clock      ; -0.430 ; -0.430 ; Rise       ; clock           ;
;  SW[1]    ; clock      ; -0.334 ; -0.334 ; Rise       ; clock           ;
;  SW[2]    ; clock      ; -0.253 ; -0.253 ; Rise       ; clock           ;
;  SW[3]    ; clock      ; 0.797  ; 0.797  ; Rise       ; clock           ;
;  SW[4]    ; clock      ; 0.835  ; 0.835  ; Rise       ; clock           ;
;  SW[5]    ; clock      ; 0.470  ; 0.470  ; Rise       ; clock           ;
;  SW[6]    ; clock      ; 0.395  ; 0.395  ; Rise       ; clock           ;
;  SW[7]    ; clock      ; 0.607  ; 0.607  ; Rise       ; clock           ;
;  SW[8]    ; clock      ; 0.526  ; 0.526  ; Rise       ; clock           ;
;  SW[9]    ; clock      ; 0.500  ; 0.500  ; Rise       ; clock           ;
; reset     ; clock      ; 7.120  ; 7.120  ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-------------------------------------------------------------------------+
; Hold Times                                                              ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; clock      ; 0.365  ; 0.365  ; Rise       ; clock           ;
;  KEY[0]   ; clock      ; 0.067  ; 0.067  ; Rise       ; clock           ;
;  KEY[1]   ; clock      ; -0.037 ; -0.037 ; Rise       ; clock           ;
;  KEY[2]   ; clock      ; -0.096 ; -0.096 ; Rise       ; clock           ;
;  KEY[3]   ; clock      ; 0.365  ; 0.365  ; Rise       ; clock           ;
; SW[*]     ; clock      ; 0.678  ; 0.678  ; Rise       ; clock           ;
;  SW[0]    ; clock      ; 0.678  ; 0.678  ; Rise       ; clock           ;
;  SW[1]    ; clock      ; 0.582  ; 0.582  ; Rise       ; clock           ;
;  SW[2]    ; clock      ; 0.501  ; 0.501  ; Rise       ; clock           ;
;  SW[3]    ; clock      ; -0.549 ; -0.549 ; Rise       ; clock           ;
;  SW[4]    ; clock      ; -0.587 ; -0.587 ; Rise       ; clock           ;
;  SW[5]    ; clock      ; -0.222 ; -0.222 ; Rise       ; clock           ;
;  SW[6]    ; clock      ; -0.147 ; -0.147 ; Rise       ; clock           ;
;  SW[7]    ; clock      ; -0.359 ; -0.359 ; Rise       ; clock           ;
;  SW[8]    ; clock      ; -0.278 ; -0.278 ; Rise       ; clock           ;
;  SW[9]    ; clock      ; -0.252 ; -0.252 ; Rise       ; clock           ;
; reset     ; clock      ; -0.108 ; -0.108 ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; LEDG[*]        ; clock      ; 9.086  ; 9.086  ; Rise       ; clock           ;
;  LEDG[0]       ; clock      ; 8.059  ; 8.059  ; Rise       ; clock           ;
;  LEDG[1]       ; clock      ; 8.361  ; 8.361  ; Rise       ; clock           ;
;  LEDG[2]       ; clock      ; 7.925  ; 7.925  ; Rise       ; clock           ;
;  LEDG[3]       ; clock      ; 8.827  ; 8.827  ; Rise       ; clock           ;
;  LEDG[4]       ; clock      ; 8.479  ; 8.479  ; Rise       ; clock           ;
;  LEDG[5]       ; clock      ; 9.086  ; 9.086  ; Rise       ; clock           ;
;  LEDG[6]       ; clock      ; 8.726  ; 8.726  ; Rise       ; clock           ;
;  LEDG[7]       ; clock      ; 8.431  ; 8.431  ; Rise       ; clock           ;
; LEDR[*]        ; clock      ; 9.267  ; 9.267  ; Rise       ; clock           ;
;  LEDR[0]       ; clock      ; 8.480  ; 8.480  ; Rise       ; clock           ;
;  LEDR[1]       ; clock      ; 8.751  ; 8.751  ; Rise       ; clock           ;
;  LEDR[2]       ; clock      ; 9.048  ; 9.048  ; Rise       ; clock           ;
;  LEDR[3]       ; clock      ; 8.889  ; 8.889  ; Rise       ; clock           ;
;  LEDR[4]       ; clock      ; 8.907  ; 8.907  ; Rise       ; clock           ;
;  LEDR[5]       ; clock      ; 8.733  ; 8.733  ; Rise       ; clock           ;
;  LEDR[6]       ; clock      ; 8.784  ; 8.784  ; Rise       ; clock           ;
;  LEDR[7]       ; clock      ; 9.267  ; 9.267  ; Rise       ; clock           ;
;  LEDR[8]       ; clock      ; 8.350  ; 8.350  ; Rise       ; clock           ;
;  LEDR[9]       ; clock      ; 8.670  ; 8.670  ; Rise       ; clock           ;
; Seven_Seg0[*]  ; clock      ; 11.669 ; 11.669 ; Rise       ; clock           ;
;  Seven_Seg0[0] ; clock      ; 10.998 ; 10.998 ; Rise       ; clock           ;
;  Seven_Seg0[1] ; clock      ; 10.893 ; 10.893 ; Rise       ; clock           ;
;  Seven_Seg0[2] ; clock      ; 9.325  ; 9.325  ; Rise       ; clock           ;
;  Seven_Seg0[3] ; clock      ; 9.781  ; 9.781  ; Rise       ; clock           ;
;  Seven_Seg0[4] ; clock      ; 10.791 ; 10.791 ; Rise       ; clock           ;
;  Seven_Seg0[5] ; clock      ; 11.669 ; 11.669 ; Rise       ; clock           ;
;  Seven_Seg0[6] ; clock      ; 10.072 ; 10.072 ; Rise       ; clock           ;
; Seven_Seg1[*]  ; clock      ; 11.209 ; 11.209 ; Rise       ; clock           ;
;  Seven_Seg1[0] ; clock      ; 9.997  ; 9.997  ; Rise       ; clock           ;
;  Seven_Seg1[1] ; clock      ; 10.967 ; 10.967 ; Rise       ; clock           ;
;  Seven_Seg1[2] ; clock      ; 11.209 ; 11.209 ; Rise       ; clock           ;
;  Seven_Seg1[3] ; clock      ; 10.432 ; 10.432 ; Rise       ; clock           ;
;  Seven_Seg1[4] ; clock      ; 10.142 ; 10.142 ; Rise       ; clock           ;
;  Seven_Seg1[5] ; clock      ; 11.194 ; 11.194 ; Rise       ; clock           ;
;  Seven_Seg1[6] ; clock      ; 10.927 ; 10.927 ; Rise       ; clock           ;
; Seven_Seg2[*]  ; clock      ; 11.757 ; 11.757 ; Rise       ; clock           ;
;  Seven_Seg2[0] ; clock      ; 11.077 ; 11.077 ; Rise       ; clock           ;
;  Seven_Seg2[1] ; clock      ; 10.395 ; 10.395 ; Rise       ; clock           ;
;  Seven_Seg2[2] ; clock      ; 11.194 ; 11.194 ; Rise       ; clock           ;
;  Seven_Seg2[3] ; clock      ; 11.498 ; 11.498 ; Rise       ; clock           ;
;  Seven_Seg2[4] ; clock      ; 11.757 ; 11.757 ; Rise       ; clock           ;
;  Seven_Seg2[5] ; clock      ; 10.273 ; 10.273 ; Rise       ; clock           ;
;  Seven_Seg2[6] ; clock      ; 10.848 ; 10.848 ; Rise       ; clock           ;
; Seven_Seg3[*]  ; clock      ; 12.914 ; 12.914 ; Rise       ; clock           ;
;  Seven_Seg3[0] ; clock      ; 9.923  ; 9.923  ; Rise       ; clock           ;
;  Seven_Seg3[1] ; clock      ; 11.619 ; 11.619 ; Rise       ; clock           ;
;  Seven_Seg3[2] ; clock      ; 12.483 ; 12.483 ; Rise       ; clock           ;
;  Seven_Seg3[3] ; clock      ; 10.405 ; 10.405 ; Rise       ; clock           ;
;  Seven_Seg3[4] ; clock      ; 10.276 ; 10.276 ; Rise       ; clock           ;
;  Seven_Seg3[5] ; clock      ; 10.381 ; 10.381 ; Rise       ; clock           ;
;  Seven_Seg3[6] ; clock      ; 12.914 ; 12.914 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; LEDG[*]        ; clock      ; 7.925  ; 7.925  ; Rise       ; clock           ;
;  LEDG[0]       ; clock      ; 8.059  ; 8.059  ; Rise       ; clock           ;
;  LEDG[1]       ; clock      ; 8.361  ; 8.361  ; Rise       ; clock           ;
;  LEDG[2]       ; clock      ; 7.925  ; 7.925  ; Rise       ; clock           ;
;  LEDG[3]       ; clock      ; 8.827  ; 8.827  ; Rise       ; clock           ;
;  LEDG[4]       ; clock      ; 8.479  ; 8.479  ; Rise       ; clock           ;
;  LEDG[5]       ; clock      ; 9.086  ; 9.086  ; Rise       ; clock           ;
;  LEDG[6]       ; clock      ; 8.726  ; 8.726  ; Rise       ; clock           ;
;  LEDG[7]       ; clock      ; 8.431  ; 8.431  ; Rise       ; clock           ;
; LEDR[*]        ; clock      ; 8.350  ; 8.350  ; Rise       ; clock           ;
;  LEDR[0]       ; clock      ; 8.480  ; 8.480  ; Rise       ; clock           ;
;  LEDR[1]       ; clock      ; 8.751  ; 8.751  ; Rise       ; clock           ;
;  LEDR[2]       ; clock      ; 9.048  ; 9.048  ; Rise       ; clock           ;
;  LEDR[3]       ; clock      ; 8.889  ; 8.889  ; Rise       ; clock           ;
;  LEDR[4]       ; clock      ; 8.907  ; 8.907  ; Rise       ; clock           ;
;  LEDR[5]       ; clock      ; 8.733  ; 8.733  ; Rise       ; clock           ;
;  LEDR[6]       ; clock      ; 8.784  ; 8.784  ; Rise       ; clock           ;
;  LEDR[7]       ; clock      ; 9.267  ; 9.267  ; Rise       ; clock           ;
;  LEDR[8]       ; clock      ; 8.350  ; 8.350  ; Rise       ; clock           ;
;  LEDR[9]       ; clock      ; 8.670  ; 8.670  ; Rise       ; clock           ;
; Seven_Seg0[*]  ; clock      ; 8.711  ; 8.711  ; Rise       ; clock           ;
;  Seven_Seg0[0] ; clock      ; 10.346 ; 10.346 ; Rise       ; clock           ;
;  Seven_Seg0[1] ; clock      ; 10.239 ; 10.239 ; Rise       ; clock           ;
;  Seven_Seg0[2] ; clock      ; 8.711  ; 8.711  ; Rise       ; clock           ;
;  Seven_Seg0[3] ; clock      ; 9.134  ; 9.134  ; Rise       ; clock           ;
;  Seven_Seg0[4] ; clock      ; 10.149 ; 10.149 ; Rise       ; clock           ;
;  Seven_Seg0[5] ; clock      ; 11.028 ; 11.028 ; Rise       ; clock           ;
;  Seven_Seg0[6] ; clock      ; 9.418  ; 9.418  ; Rise       ; clock           ;
; Seven_Seg1[*]  ; clock      ; 8.726  ; 8.726  ; Rise       ; clock           ;
;  Seven_Seg1[0] ; clock      ; 8.839  ; 8.839  ; Rise       ; clock           ;
;  Seven_Seg1[1] ; clock      ; 9.253  ; 9.253  ; Rise       ; clock           ;
;  Seven_Seg1[2] ; clock      ; 10.050 ; 10.050 ; Rise       ; clock           ;
;  Seven_Seg1[3] ; clock      ; 8.973  ; 8.973  ; Rise       ; clock           ;
;  Seven_Seg1[4] ; clock      ; 8.726  ; 8.726  ; Rise       ; clock           ;
;  Seven_Seg1[5] ; clock      ; 9.761  ; 9.761  ; Rise       ; clock           ;
;  Seven_Seg1[6] ; clock      ; 9.463  ; 9.463  ; Rise       ; clock           ;
; Seven_Seg2[*]  ; clock      ; 9.566  ; 9.566  ; Rise       ; clock           ;
;  Seven_Seg2[0] ; clock      ; 9.969  ; 9.969  ; Rise       ; clock           ;
;  Seven_Seg2[1] ; clock      ; 9.566  ; 9.566  ; Rise       ; clock           ;
;  Seven_Seg2[2] ; clock      ; 10.574 ; 10.574 ; Rise       ; clock           ;
;  Seven_Seg2[3] ; clock      ; 10.881 ; 10.881 ; Rise       ; clock           ;
;  Seven_Seg2[4] ; clock      ; 11.140 ; 11.140 ; Rise       ; clock           ;
;  Seven_Seg2[5] ; clock      ; 9.684  ; 9.684  ; Rise       ; clock           ;
;  Seven_Seg2[6] ; clock      ; 10.229 ; 10.229 ; Rise       ; clock           ;
; Seven_Seg3[*]  ; clock      ; 9.235  ; 9.235  ; Rise       ; clock           ;
;  Seven_Seg3[0] ; clock      ; 9.235  ; 9.235  ; Rise       ; clock           ;
;  Seven_Seg3[1] ; clock      ; 10.932 ; 10.932 ; Rise       ; clock           ;
;  Seven_Seg3[2] ; clock      ; 12.060 ; 12.060 ; Rise       ; clock           ;
;  Seven_Seg3[3] ; clock      ; 9.984  ; 9.984  ; Rise       ; clock           ;
;  Seven_Seg3[4] ; clock      ; 9.850  ; 9.850  ; Rise       ; clock           ;
;  Seven_Seg3[5] ; clock      ; 9.986  ; 9.986  ; Rise       ; clock           ;
;  Seven_Seg3[6] ; clock      ; 12.487 ; 12.487 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+--------------------------------+
; Fast Model Setup Summary       ;
+-------+--------+---------------+
; Clock ; Slack  ; End Point TNS ;
+-------+--------+---------------+
; clock ; 18.414 ; 0.000         ;
+-------+--------+---------------+


+-------------------------------+
; Fast Model Hold Summary       ;
+-------+-------+---------------+
; Clock ; Slack ; End Point TNS ;
+-------+-------+---------------+
; clock ; 0.237 ; 0.000         ;
+-------+-------+---------------+


-------------------------------
; Fast Model Recovery Summary ;
-------------------------------
No paths to report.


------------------------------
; Fast Model Removal Summary ;
------------------------------
No paths to report.


+----------------------------------------+
; Fast Model Minimum Pulse Width Summary ;
+-------+--------+-----------------------+
; Clock ; Slack  ; End Point TNS         ;
+-------+--------+-----------------------+
; clock ; 23.500 ; 0.000                 ;
+-------+--------+-----------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Setup: 'clock'                                                                                                                                                                                                                                                           ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                         ; To Node                                                                                          ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 18.414 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_we_reg       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.581      ;
; 18.414 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.581      ;
; 18.414 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.581      ;
; 18.414 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.581      ;
; 18.414 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.581      ;
; 18.414 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.581      ;
; 18.414 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.581      ;
; 18.414 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.581      ;
; 18.414 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.581      ;
; 18.414 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg8 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.581      ;
; 18.423 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_we_reg       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.572      ;
; 18.423 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.572      ;
; 18.423 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.572      ;
; 18.423 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.572      ;
; 18.423 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.572      ;
; 18.423 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.572      ;
; 18.423 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.572      ;
; 18.423 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.572      ;
; 18.423 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.572      ;
; 18.423 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg8 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.572      ;
; 18.525 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_we_reg       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.470      ;
; 18.525 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.470      ;
; 18.525 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.470      ;
; 18.525 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.470      ;
; 18.525 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.470      ;
; 18.525 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.470      ;
; 18.525 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.470      ;
; 18.525 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.470      ;
; 18.525 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.470      ;
; 18.525 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg8 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg1 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.470      ;
; 18.530 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_we_reg       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.465      ;
; 18.530 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.465      ;
; 18.530 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.465      ;
; 18.530 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.465      ;
; 18.530 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.465      ;
; 18.530 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.465      ;
; 18.530 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.465      ;
; 18.530 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.465      ;
; 18.530 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.465      ;
; 18.530 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg8 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.465      ;
; 18.558 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_we_reg       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.429      ;
; 18.558 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.429      ;
; 18.558 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.429      ;
; 18.558 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.429      ;
; 18.558 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.429      ;
; 18.558 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.429      ;
; 18.558 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.429      ;
; 18.558 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.429      ;
; 18.558 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.429      ;
; 18.558 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg8 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg4 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.429      ;
; 18.574 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_we_reg       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.421      ;
; 18.574 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.421      ;
; 18.574 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.421      ;
; 18.574 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.421      ;
; 18.574 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.421      ;
; 18.574 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.421      ;
; 18.574 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.421      ;
; 18.574 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.421      ;
; 18.574 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.421      ;
; 18.574 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg8 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg6 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.421      ;
; 18.579 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_we_reg       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.416      ;
; 18.579 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.416      ;
; 18.579 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.416      ;
; 18.579 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.416      ;
; 18.579 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.416      ;
; 18.579 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.416      ;
; 18.579 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.416      ;
; 18.579 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.416      ;
; 18.579 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.416      ;
; 18.579 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg8 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg7 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.416      ;
; 18.587 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_we_reg       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.408      ;
; 18.587 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.408      ;
; 18.587 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.408      ;
; 18.587 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.408      ;
; 18.587 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.408      ;
; 18.587 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.408      ;
; 18.587 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.408      ;
; 18.587 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.408      ;
; 18.587 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.408      ;
; 18.587 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg8 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a1~porta_address_reg5 ; clock        ; clock       ; 26.000       ; -0.004     ; 7.408      ;
; 18.656 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_we_reg       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.331      ;
; 18.656 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.331      ;
; 18.656 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.331      ;
; 18.656 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.331      ;
; 18.656 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.331      ;
; 18.656 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.331      ;
; 18.656 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.331      ;
; 18.656 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.331      ;
; 18.656 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.331      ;
; 18.656 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg8 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg3 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.331      ;
; 18.660 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_we_reg       ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.327      ;
; 18.660 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg0 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.327      ;
; 18.660 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg1 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.327      ;
; 18.660 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg2 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.327      ;
; 18.660 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg3 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.327      ;
; 18.660 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg4 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.327      ;
; 18.660 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg5 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.327      ;
; 18.660 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg6 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.327      ;
; 18.660 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg7 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.327      ;
; 18.660 ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg8 ; Ifetch:IFE|altsyncram:inst_memory|altsyncram_r5o3:auto_generated|ram_block1a0~porta_address_reg2 ; clock        ; clock       ; 26.000       ; -0.012     ; 7.327      ;
+--------+---------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Hold: 'clock'                                                                                                                                                                                                                                                  ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                    ; To Node                                                                                      ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.237 ; DELAY_REG:DELAY_BUBBLE|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q                   ; DELAY_REG:DELAY_BUBBLE|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:0:DFFx|q                    ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.237 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:16:DFFx|q                                                     ; Idecode:ID|register_array[9][16]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.389      ;
; 0.238 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:12:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:12:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.390      ;
; 0.239 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:0:DFFx|q  ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:2:rest:REGi|dffi:\REG_GEN:0:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:6:DFFx|q                                                    ; Idecode:ID|register_array[6][6]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:5:DFFx|q                                                    ; Idecode:ID|register_array[9][5]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:15:DFFx|q                                                   ; Idecode:ID|register_array[6][15]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.239 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:10:DFFx|q                                                     ; Idecode:ID|register_array[9][10]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.391      ;
; 0.240 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:3:DFFx|q                                                ; DELAY_REG:DELAY_FUNCTION_OPCODE|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:3:DFFx|q          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:1:DFFx|q                                                    ; Idecode:ID|register_array[9][1]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.240 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:23:DFFx|q                                                     ; Idecode:ID|register_array[6][23]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.392      ;
; 0.241 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:16:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:16:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:2:DFFx|q  ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:2:rest:REGi|dffi:\REG_GEN:2:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:7:DFFx|q                                                    ; Idecode:ID|register_array[30][7]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:12:DFFx|q                                                   ; Idecode:ID|register_array[9][12]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:28:DFFx|q                                                     ; Idecode:ID|register_array[9][28]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:29:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:29:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.241 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:31:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:31:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.393      ;
; 0.242 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:2:DFFx|q ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:2:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.242 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:25:DFFx|q                                                   ; Idecode:ID|register_array[5][25]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.394      ;
; 0.243 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:1:DFFx|q ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:1:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.243 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:13:DFFx|q                                                   ; Idecode:ID|register_array[6][13]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.395      ;
; 0.245 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:14:DFFx|q                                               ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:3:DFFx|q ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.245 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:4:DFFx|q                                                ; Ndff:ID2EXE_SIGN_EXTEND|dffi:\REG_GEN:4:DFFx|q                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.397      ;
; 0.246 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:1:DFFx|q  ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:2:rest:REGi|dffi:\REG_GEN:1:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:15:DFFx|q                                               ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:4:DFFx|q ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:2:DFFx|q                                                    ; Idecode:ID|register_array[9][2]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.246 ; Idecode:ID|Ndff:LAST_ALU_RES|dffi:\REG_GEN:29:DFFx|q                                         ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:29:DFFx|q                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.398      ;
; 0.247 ; Idecode:ID|Ndff:LAST_ALU_RES|dffi:\REG_GEN:21:DFFx|q                                         ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:21:DFFx|q                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.399      ;
; 0.248 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:13:DFFx|q                                               ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:13:DFFx|q                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:11:DFFx|q                                               ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:11:DFFx|q                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:13:DFFx|q                                               ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:2:DFFx|q ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.248 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:11:DFFx|q                                               ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q ; clock        ; clock       ; 0.000        ; 0.000      ; 0.400      ;
; 0.254 ; Idecode:ID|Ndff:LAST_ALU_RES|dffi:\REG_GEN:23:DFFx|q                                         ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:23:DFFx|q                                                     ; clock        ; clock       ; 0.000        ; 0.000      ; 0.406      ;
; 0.286 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:27:DFFx|q                                                     ; Idecode:ID|register_array[6][27]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.438      ;
; 0.288 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:25:DFFx|q                                                     ; Idecode:ID|register_array[5][25]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.440      ;
; 0.291 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:12:DFFx|q                                                     ; Idecode:ID|register_array[9][12]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.443      ;
; 0.297 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:17:DFFx|q                                                   ; Idecode:ID|register_array[6][17]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.449      ;
; 0.299 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:22:DFFx|q                                                   ; Idecode:ID|register_array[9][22]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.451      ;
; 0.313 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:3:DFFx|q ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:3:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.465      ;
; 0.314 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:20:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:20:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.466      ;
; 0.320 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:18:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:18:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.472      ;
; 0.321 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:6:DFFx|q                                                ; Ndff:ID2EXE_SIGN_EXTEND|dffi:\REG_GEN:6:DFFx|q                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.473      ;
; 0.323 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:0:DFFx|q                                                      ; Idecode:ID|register_array[5][0]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.475      ;
; 0.324 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:19:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:19:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.324 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:27:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:27:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.476      ;
; 0.326 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:26:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:26:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.478      ;
; 0.327 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:31:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:31:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; Idecode:ID|Ndff:LAST_ALU_RES|dffi:\REG_GEN:1:DFFx|q                                          ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:1:DFFx|q                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.327 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:24:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:24:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.479      ;
; 0.328 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:23:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:23:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.328 ; Idecode:ID|Ndff:LAST_ALU_RES|dffi:\REG_GEN:0:DFFx|q                                          ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:0:DFFx|q                                                      ; clock        ; clock       ; 0.000        ; 0.000      ; 0.480      ;
; 0.331 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:13:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:13:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.483      ;
; 0.334 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:28:DFFx|q                                               ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:28:DFFx|q                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.486      ;
; 0.355 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:17:DFFx|q                                                     ; Idecode:ID|register_array[6][17]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.507      ;
; 0.356 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:10:DFFx|q                                                   ; Idecode:ID|register_array[9][10]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.356 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:7:DFFx|q                                                      ; Idecode:ID|register_array[30][7]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.508      ;
; 0.359 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:20:DFFx|q                                                     ; Idecode:ID|register_array[9][20]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.511      ;
; 0.360 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:21:DFFx|q                                                     ; Idecode:ID|register_array[6][21]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:6:DFFx|q                                                      ; Idecode:ID|register_array[6][6]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:5:DFFx|q                                                      ; Idecode:ID|register_array[9][5]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.360 ; DELAY_REG:DELAY_MEM_TO_REG|Ndff:\REG_ARRAY:2:rest:REGi|dffi:\REG_GEN:0:DFFx|q                ; Idecode:ID|register_array[5][0]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.512      ;
; 0.361 ; DELAY_REG:DELAY_MEM_WRITE|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q                ; DELAY_REG:DELAY_MEM_WRITE|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:0:DFFx|q                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.513      ;
; 0.362 ; DELAY_REG:DELAY_REG_WRITE|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q                ; DELAY_REG:DELAY_REG_WRITE|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:0:DFFx|q                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.514      ;
; 0.362 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:18:DFFx|q                                                     ; Idecode:ID|register_array[15][18]                                                            ; clock        ; clock       ; 0.000        ; 0.000      ; 0.514      ;
; 0.363 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:3:DFFx|q  ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:2:rest:REGi|dffi:\REG_GEN:3:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:4:DFFx|q                                                      ; Idecode:ID|register_array[6][4]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:14:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:14:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:0:DFFx|q                                                      ; Idecode:ID|register_array[6][0]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.363 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:1:DFFx|q                                                      ; Idecode:ID|register_array[9][1]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.515      ;
; 0.364 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:2:DFFx|q                                                ; DELAY_REG:DELAY_FUNCTION_OPCODE|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:2:DFFx|q          ; clock        ; clock       ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:14:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:14:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; DELAY_REG:DELAY_MEM_TO_REG|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:0:DFFx|q               ; DELAY_REG:DELAY_MEM_TO_REG|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:0:DFFx|q                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; DELAY_REG:DELAY_MEM_TO_REG|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:0:DFFx|q                ; DELAY_REG:DELAY_MEM_TO_REG|Ndff:\REG_ARRAY:2:rest:REGi|dffi:\REG_GEN:0:DFFx|q                ; clock        ; clock       ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:24:DFFx|q                                                     ; Idecode:ID|register_array[9][24]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:8:DFFx|q                                                ; Ndff:ID2EXE_SIGN_EXTEND|dffi:\REG_GEN:8:DFFx|q                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.516      ;
; 0.364 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:27:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:27:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.516      ;
; 0.365 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:14:DFFx|q                                               ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:14:DFFx|q                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:0:first:REG0|dffi:\REG_GEN:4:DFFx|q ; Idecode:ID|DELAY_REG:WRITE_REG_ADD_DELAY|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:4:DFFx|q  ; clock        ; clock       ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:7:DFFx|q                                                ; Ndff:ID2EXE_SIGN_EXTEND|dffi:\REG_GEN:7:DFFx|q                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.517      ;
; 0.365 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:13:DFFx|q                                                     ; Idecode:ID|register_array[6][13]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.517      ;
; 0.366 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:15:DFFx|q                                               ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:15:DFFx|q                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:31:DFFx|q                                                     ; Idecode:ID|register_array[9][31]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.518      ;
; 0.366 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:15:DFFx|q                                                     ; Idecode:ID|register_array[6][15]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.518      ;
; 0.367 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:17:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:17:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.367 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:30:DFFx|q                                                     ; Idecode:ID|register_array[9][30]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.519      ;
; 0.368 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:8:DFFx|q                                                      ; Idecode:ID|register_array[10][8]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:16:DFFx|q                                                   ; Idecode:ID|register_array[9][16]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.520      ;
; 0.368 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:30:DFFx|q                                                   ; Idecode:ID|register_array[9][30]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.520      ;
; 0.369 ; Ndff:IF2ID_instruction|dffi:\REG_GEN:26:DFFx|q                                               ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:26:DFFx|q                                         ; clock        ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:3:DFFx|q                                                      ; Idecode:ID|register_array[9][3]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:11:DFFx|q                                                     ; Idecode:ID|register_array[6][11]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.369 ; Ndff:READ_DATE_reg|dffi:\REG_GEN:0:DFFx|q                                                    ; Idecode:ID|register_array[5][0]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.521      ;
; 0.370 ; Idecode:ID|Ndff:LAST_COMMAND|dffi:\REG_GEN:29:DFFx|q                                         ; Idecode:ID|Ndff:last_2_COMMAND|dffi:\REG_GEN:29:DFFx|q                                       ; clock        ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:7:DFFx|q                                               ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:7:DFFx|q                                               ; clock        ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.370 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:21:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:21:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.522      ;
; 0.372 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:26:DFFx|q                                                     ; Idecode:ID|register_array[9][26]                                                             ; clock        ; clock       ; 0.000        ; 0.000      ; 0.524      ;
; 0.374 ; DELAY_REG:DELAY_REG_WRITE|Ndff:\REG_ARRAY:1:rest:REGi|dffi:\REG_GEN:0:DFFx|q                 ; DELAY_REG:DELAY_REG_WRITE|Ndff:\REG_ARRAY:2:rest:REGi|dffi:\REG_GEN:0:DFFx|q                 ; clock        ; clock       ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; Ndff:ALU_RES_2WB|dffi:\REG_GEN:9:DFFx|q                                                      ; Idecode:ID|register_array[6][9]                                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.526      ;
; 0.374 ; Ndff:ID2EXE_READ_DATA_2|dffi:\REG_GEN:17:DFFx|q                                              ; Ndff:ID2MEM_READ_DATA_2|dffi:\REG_GEN:17:DFFx|q                                              ; clock        ; clock       ; 0.000        ; 0.000      ; 0.526      ;
+-------+----------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Model Minimum Pulse Width: 'clock'                                                                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type             ; Clock ; Clock Edge ; Target                                                                                             ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg1  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg2  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg3  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg4  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg5  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg6  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg7  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_address_reg8  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_datain_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_datain_reg1   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_datain_reg2   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_datain_reg3   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_datain_reg4   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a0~porta_we_reg        ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a10~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a11~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a12~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a13~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a14~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg0 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg1 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg2 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg3 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg4 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg5 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg6 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg7 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_address_reg8 ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg1  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg2  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg3  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg4  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg5  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg6  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg7  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_datain_reg8  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a15~porta_we_reg       ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a16~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a17~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a18~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a19~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a1~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a20~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a21~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a22~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a23~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a24~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a25~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a26~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a27~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a28~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a29~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a2~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a30~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a31~porta_memory_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a3~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a4~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg1  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg2  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg3  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg4  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg5  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg6  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg7  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_address_reg8  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg1   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg2   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg3   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg4   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg5   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg6   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg7   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_datain_reg8   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a5~porta_we_reg        ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a6~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a7~porta_memory_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg0  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg1  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg2  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg3  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg4  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg5  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg6  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg7  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_address_reg8  ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg0   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg1   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg2   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg3   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg4   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg5   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg6   ;
; 23.500 ; 26.000       ; 2.500          ; High Pulse Width ; clock ; Fall       ; dmemory:MEM|altsyncram:data_memory|altsyncram_f9q3:auto_generated|ram_block1a8~porta_datain_reg7   ;
+--------+--------------+----------------+------------------+-------+------------+----------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; clock      ; -0.343 ; -0.343 ; Rise       ; clock           ;
;  KEY[0]   ; clock      ; -0.438 ; -0.438 ; Rise       ; clock           ;
;  KEY[1]   ; clock      ; -0.374 ; -0.374 ; Rise       ; clock           ;
;  KEY[2]   ; clock      ; -0.343 ; -0.343 ; Rise       ; clock           ;
;  KEY[3]   ; clock      ; -0.553 ; -0.553 ; Rise       ; clock           ;
; SW[*]     ; clock      ; -0.104 ; -0.104 ; Rise       ; clock           ;
;  SW[0]    ; clock      ; -0.716 ; -0.716 ; Rise       ; clock           ;
;  SW[1]    ; clock      ; -0.653 ; -0.653 ; Rise       ; clock           ;
;  SW[2]    ; clock      ; -0.616 ; -0.616 ; Rise       ; clock           ;
;  SW[3]    ; clock      ; -0.104 ; -0.104 ; Rise       ; clock           ;
;  SW[4]    ; clock      ; -0.187 ; -0.187 ; Rise       ; clock           ;
;  SW[5]    ; clock      ; -0.315 ; -0.315 ; Rise       ; clock           ;
;  SW[6]    ; clock      ; -0.299 ; -0.299 ; Rise       ; clock           ;
;  SW[7]    ; clock      ; -0.247 ; -0.247 ; Rise       ; clock           ;
;  SW[8]    ; clock      ; -0.305 ; -0.305 ; Rise       ; clock           ;
;  SW[9]    ; clock      ; -0.306 ; -0.306 ; Rise       ; clock           ;
; reset     ; clock      ; 2.437  ; 2.437  ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; clock      ; 0.673 ; 0.673 ; Rise       ; clock           ;
;  KEY[0]   ; clock      ; 0.558 ; 0.558 ; Rise       ; clock           ;
;  KEY[1]   ; clock      ; 0.494 ; 0.494 ; Rise       ; clock           ;
;  KEY[2]   ; clock      ; 0.463 ; 0.463 ; Rise       ; clock           ;
;  KEY[3]   ; clock      ; 0.673 ; 0.673 ; Rise       ; clock           ;
; SW[*]     ; clock      ; 0.836 ; 0.836 ; Rise       ; clock           ;
;  SW[0]    ; clock      ; 0.836 ; 0.836 ; Rise       ; clock           ;
;  SW[1]    ; clock      ; 0.773 ; 0.773 ; Rise       ; clock           ;
;  SW[2]    ; clock      ; 0.736 ; 0.736 ; Rise       ; clock           ;
;  SW[3]    ; clock      ; 0.224 ; 0.224 ; Rise       ; clock           ;
;  SW[4]    ; clock      ; 0.307 ; 0.307 ; Rise       ; clock           ;
;  SW[5]    ; clock      ; 0.435 ; 0.435 ; Rise       ; clock           ;
;  SW[6]    ; clock      ; 0.419 ; 0.419 ; Rise       ; clock           ;
;  SW[7]    ; clock      ; 0.367 ; 0.367 ; Rise       ; clock           ;
;  SW[8]    ; clock      ; 0.425 ; 0.425 ; Rise       ; clock           ;
;  SW[9]    ; clock      ; 0.426 ; 0.426 ; Rise       ; clock           ;
; reset     ; clock      ; 0.422 ; 0.422 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Clock to Output Times                                                      ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; LEDG[*]        ; clock      ; 4.611 ; 4.611 ; Rise       ; clock           ;
;  LEDG[0]       ; clock      ; 4.240 ; 4.240 ; Rise       ; clock           ;
;  LEDG[1]       ; clock      ; 4.313 ; 4.313 ; Rise       ; clock           ;
;  LEDG[2]       ; clock      ; 4.199 ; 4.199 ; Rise       ; clock           ;
;  LEDG[3]       ; clock      ; 4.547 ; 4.547 ; Rise       ; clock           ;
;  LEDG[4]       ; clock      ; 4.417 ; 4.417 ; Rise       ; clock           ;
;  LEDG[5]       ; clock      ; 4.611 ; 4.611 ; Rise       ; clock           ;
;  LEDG[6]       ; clock      ; 4.466 ; 4.466 ; Rise       ; clock           ;
;  LEDG[7]       ; clock      ; 4.388 ; 4.388 ; Rise       ; clock           ;
; LEDR[*]        ; clock      ; 4.728 ; 4.728 ; Rise       ; clock           ;
;  LEDR[0]       ; clock      ; 4.378 ; 4.378 ; Rise       ; clock           ;
;  LEDR[1]       ; clock      ; 4.461 ; 4.461 ; Rise       ; clock           ;
;  LEDR[2]       ; clock      ; 4.577 ; 4.577 ; Rise       ; clock           ;
;  LEDR[3]       ; clock      ; 4.581 ; 4.581 ; Rise       ; clock           ;
;  LEDR[4]       ; clock      ; 4.583 ; 4.583 ; Rise       ; clock           ;
;  LEDR[5]       ; clock      ; 4.494 ; 4.494 ; Rise       ; clock           ;
;  LEDR[6]       ; clock      ; 4.530 ; 4.530 ; Rise       ; clock           ;
;  LEDR[7]       ; clock      ; 4.728 ; 4.728 ; Rise       ; clock           ;
;  LEDR[8]       ; clock      ; 4.291 ; 4.291 ; Rise       ; clock           ;
;  LEDR[9]       ; clock      ; 4.443 ; 4.443 ; Rise       ; clock           ;
; Seven_Seg0[*]  ; clock      ; 5.639 ; 5.639 ; Rise       ; clock           ;
;  Seven_Seg0[0] ; clock      ; 5.285 ; 5.285 ; Rise       ; clock           ;
;  Seven_Seg0[1] ; clock      ; 5.224 ; 5.224 ; Rise       ; clock           ;
;  Seven_Seg0[2] ; clock      ; 4.720 ; 4.720 ; Rise       ; clock           ;
;  Seven_Seg0[3] ; clock      ; 4.869 ; 4.869 ; Rise       ; clock           ;
;  Seven_Seg0[4] ; clock      ; 5.215 ; 5.215 ; Rise       ; clock           ;
;  Seven_Seg0[5] ; clock      ; 5.639 ; 5.639 ; Rise       ; clock           ;
;  Seven_Seg0[6] ; clock      ; 4.976 ; 4.976 ; Rise       ; clock           ;
; Seven_Seg1[*]  ; clock      ; 5.408 ; 5.408 ; Rise       ; clock           ;
;  Seven_Seg1[0] ; clock      ; 4.955 ; 4.955 ; Rise       ; clock           ;
;  Seven_Seg1[1] ; clock      ; 5.308 ; 5.308 ; Rise       ; clock           ;
;  Seven_Seg1[2] ; clock      ; 5.346 ; 5.346 ; Rise       ; clock           ;
;  Seven_Seg1[3] ; clock      ; 5.106 ; 5.106 ; Rise       ; clock           ;
;  Seven_Seg1[4] ; clock      ; 5.024 ; 5.024 ; Rise       ; clock           ;
;  Seven_Seg1[5] ; clock      ; 5.408 ; 5.408 ; Rise       ; clock           ;
;  Seven_Seg1[6] ; clock      ; 5.296 ; 5.296 ; Rise       ; clock           ;
; Seven_Seg2[*]  ; clock      ; 5.697 ; 5.697 ; Rise       ; clock           ;
;  Seven_Seg2[0] ; clock      ; 5.447 ; 5.447 ; Rise       ; clock           ;
;  Seven_Seg2[1] ; clock      ; 5.103 ; 5.103 ; Rise       ; clock           ;
;  Seven_Seg2[2] ; clock      ; 5.399 ; 5.399 ; Rise       ; clock           ;
;  Seven_Seg2[3] ; clock      ; 5.471 ; 5.471 ; Rise       ; clock           ;
;  Seven_Seg2[4] ; clock      ; 5.697 ; 5.697 ; Rise       ; clock           ;
;  Seven_Seg2[5] ; clock      ; 5.048 ; 5.048 ; Rise       ; clock           ;
;  Seven_Seg2[6] ; clock      ; 5.238 ; 5.238 ; Rise       ; clock           ;
; Seven_Seg3[*]  ; clock      ; 6.244 ; 6.244 ; Rise       ; clock           ;
;  Seven_Seg3[0] ; clock      ; 4.923 ; 4.923 ; Rise       ; clock           ;
;  Seven_Seg3[1] ; clock      ; 5.686 ; 5.686 ; Rise       ; clock           ;
;  Seven_Seg3[2] ; clock      ; 6.094 ; 6.094 ; Rise       ; clock           ;
;  Seven_Seg3[3] ; clock      ; 5.123 ; 5.123 ; Rise       ; clock           ;
;  Seven_Seg3[4] ; clock      ; 5.044 ; 5.044 ; Rise       ; clock           ;
;  Seven_Seg3[5] ; clock      ; 5.129 ; 5.129 ; Rise       ; clock           ;
;  Seven_Seg3[6] ; clock      ; 6.244 ; 6.244 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; LEDG[*]        ; clock      ; 4.199 ; 4.199 ; Rise       ; clock           ;
;  LEDG[0]       ; clock      ; 4.240 ; 4.240 ; Rise       ; clock           ;
;  LEDG[1]       ; clock      ; 4.313 ; 4.313 ; Rise       ; clock           ;
;  LEDG[2]       ; clock      ; 4.199 ; 4.199 ; Rise       ; clock           ;
;  LEDG[3]       ; clock      ; 4.547 ; 4.547 ; Rise       ; clock           ;
;  LEDG[4]       ; clock      ; 4.417 ; 4.417 ; Rise       ; clock           ;
;  LEDG[5]       ; clock      ; 4.611 ; 4.611 ; Rise       ; clock           ;
;  LEDG[6]       ; clock      ; 4.466 ; 4.466 ; Rise       ; clock           ;
;  LEDG[7]       ; clock      ; 4.388 ; 4.388 ; Rise       ; clock           ;
; LEDR[*]        ; clock      ; 4.291 ; 4.291 ; Rise       ; clock           ;
;  LEDR[0]       ; clock      ; 4.378 ; 4.378 ; Rise       ; clock           ;
;  LEDR[1]       ; clock      ; 4.461 ; 4.461 ; Rise       ; clock           ;
;  LEDR[2]       ; clock      ; 4.577 ; 4.577 ; Rise       ; clock           ;
;  LEDR[3]       ; clock      ; 4.581 ; 4.581 ; Rise       ; clock           ;
;  LEDR[4]       ; clock      ; 4.583 ; 4.583 ; Rise       ; clock           ;
;  LEDR[5]       ; clock      ; 4.494 ; 4.494 ; Rise       ; clock           ;
;  LEDR[6]       ; clock      ; 4.530 ; 4.530 ; Rise       ; clock           ;
;  LEDR[7]       ; clock      ; 4.728 ; 4.728 ; Rise       ; clock           ;
;  LEDR[8]       ; clock      ; 4.291 ; 4.291 ; Rise       ; clock           ;
;  LEDR[9]       ; clock      ; 4.443 ; 4.443 ; Rise       ; clock           ;
; Seven_Seg0[*]  ; clock      ; 4.495 ; 4.495 ; Rise       ; clock           ;
;  Seven_Seg0[0] ; clock      ; 5.046 ; 5.046 ; Rise       ; clock           ;
;  Seven_Seg0[1] ; clock      ; 4.992 ; 4.992 ; Rise       ; clock           ;
;  Seven_Seg0[2] ; clock      ; 4.495 ; 4.495 ; Rise       ; clock           ;
;  Seven_Seg0[3] ; clock      ; 4.641 ; 4.641 ; Rise       ; clock           ;
;  Seven_Seg0[4] ; clock      ; 4.987 ; 4.987 ; Rise       ; clock           ;
;  Seven_Seg0[5] ; clock      ; 5.418 ; 5.418 ; Rise       ; clock           ;
;  Seven_Seg0[6] ; clock      ; 4.744 ; 4.744 ; Rise       ; clock           ;
; Seven_Seg1[*]  ; clock      ; 4.503 ; 4.503 ; Rise       ; clock           ;
;  Seven_Seg1[0] ; clock      ; 4.578 ; 4.578 ; Rise       ; clock           ;
;  Seven_Seg1[1] ; clock      ; 4.715 ; 4.715 ; Rise       ; clock           ;
;  Seven_Seg1[2] ; clock      ; 4.960 ; 4.960 ; Rise       ; clock           ;
;  Seven_Seg1[3] ; clock      ; 4.584 ; 4.584 ; Rise       ; clock           ;
;  Seven_Seg1[4] ; clock      ; 4.503 ; 4.503 ; Rise       ; clock           ;
;  Seven_Seg1[5] ; clock      ; 4.878 ; 4.878 ; Rise       ; clock           ;
;  Seven_Seg1[6] ; clock      ; 4.774 ; 4.774 ; Rise       ; clock           ;
; Seven_Seg2[*]  ; clock      ; 4.833 ; 4.833 ; Rise       ; clock           ;
;  Seven_Seg2[0] ; clock      ; 5.085 ; 5.085 ; Rise       ; clock           ;
;  Seven_Seg2[1] ; clock      ; 4.833 ; 4.833 ; Rise       ; clock           ;
;  Seven_Seg2[2] ; clock      ; 5.187 ; 5.187 ; Rise       ; clock           ;
;  Seven_Seg2[3] ; clock      ; 5.265 ; 5.265 ; Rise       ; clock           ;
;  Seven_Seg2[4] ; clock      ; 5.491 ; 5.491 ; Rise       ; clock           ;
;  Seven_Seg2[5] ; clock      ; 4.843 ; 4.843 ; Rise       ; clock           ;
;  Seven_Seg2[6] ; clock      ; 5.034 ; 5.034 ; Rise       ; clock           ;
; Seven_Seg3[*]  ; clock      ; 4.712 ; 4.712 ; Rise       ; clock           ;
;  Seven_Seg3[0] ; clock      ; 4.712 ; 4.712 ; Rise       ; clock           ;
;  Seven_Seg3[1] ; clock      ; 5.477 ; 5.477 ; Rise       ; clock           ;
;  Seven_Seg3[2] ; clock      ; 5.917 ; 5.917 ; Rise       ; clock           ;
;  Seven_Seg3[3] ; clock      ; 4.953 ; 4.953 ; Rise       ; clock           ;
;  Seven_Seg3[4] ; clock      ; 4.870 ; 4.870 ; Rise       ; clock           ;
;  Seven_Seg3[5] ; clock      ; 4.957 ; 4.957 ; Rise       ; clock           ;
;  Seven_Seg3[6] ; clock      ; 6.073 ; 6.073 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                         ;
+------------------+-------+-------+----------+---------+---------------------+
; Clock            ; Setup ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+-------+-------+----------+---------+---------------------+
; Worst-case Slack ; 1.795 ; 0.237 ; N/A      ; N/A     ; 23.436              ;
;  clock           ; 1.795 ; 0.237 ; N/A      ; N/A     ; 23.436              ;
; Design-wide TNS  ; 0.0   ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clock           ; 0.000 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+-------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------+
; Setup Times                                                             ;
+-----------+------------+--------+--------+------------+-----------------+
; Data Port ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+-----------+------------+--------+--------+------------+-----------------+
; KEY[*]    ; clock      ; 0.344  ; 0.344  ; Rise       ; clock           ;
;  KEY[0]   ; clock      ; 0.181  ; 0.181  ; Rise       ; clock           ;
;  KEY[1]   ; clock      ; 0.285  ; 0.285  ; Rise       ; clock           ;
;  KEY[2]   ; clock      ; 0.344  ; 0.344  ; Rise       ; clock           ;
;  KEY[3]   ; clock      ; -0.117 ; -0.117 ; Rise       ; clock           ;
; SW[*]     ; clock      ; 0.835  ; 0.835  ; Rise       ; clock           ;
;  SW[0]    ; clock      ; -0.430 ; -0.430 ; Rise       ; clock           ;
;  SW[1]    ; clock      ; -0.334 ; -0.334 ; Rise       ; clock           ;
;  SW[2]    ; clock      ; -0.253 ; -0.253 ; Rise       ; clock           ;
;  SW[3]    ; clock      ; 0.797  ; 0.797  ; Rise       ; clock           ;
;  SW[4]    ; clock      ; 0.835  ; 0.835  ; Rise       ; clock           ;
;  SW[5]    ; clock      ; 0.470  ; 0.470  ; Rise       ; clock           ;
;  SW[6]    ; clock      ; 0.395  ; 0.395  ; Rise       ; clock           ;
;  SW[7]    ; clock      ; 0.607  ; 0.607  ; Rise       ; clock           ;
;  SW[8]    ; clock      ; 0.526  ; 0.526  ; Rise       ; clock           ;
;  SW[9]    ; clock      ; 0.500  ; 0.500  ; Rise       ; clock           ;
; reset     ; clock      ; 7.120  ; 7.120  ; Rise       ; clock           ;
+-----------+------------+--------+--------+------------+-----------------+


+-----------------------------------------------------------------------+
; Hold Times                                                            ;
+-----------+------------+-------+-------+------------+-----------------+
; Data Port ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+-----------+------------+-------+-------+------------+-----------------+
; KEY[*]    ; clock      ; 0.673 ; 0.673 ; Rise       ; clock           ;
;  KEY[0]   ; clock      ; 0.558 ; 0.558 ; Rise       ; clock           ;
;  KEY[1]   ; clock      ; 0.494 ; 0.494 ; Rise       ; clock           ;
;  KEY[2]   ; clock      ; 0.463 ; 0.463 ; Rise       ; clock           ;
;  KEY[3]   ; clock      ; 0.673 ; 0.673 ; Rise       ; clock           ;
; SW[*]     ; clock      ; 0.836 ; 0.836 ; Rise       ; clock           ;
;  SW[0]    ; clock      ; 0.836 ; 0.836 ; Rise       ; clock           ;
;  SW[1]    ; clock      ; 0.773 ; 0.773 ; Rise       ; clock           ;
;  SW[2]    ; clock      ; 0.736 ; 0.736 ; Rise       ; clock           ;
;  SW[3]    ; clock      ; 0.224 ; 0.224 ; Rise       ; clock           ;
;  SW[4]    ; clock      ; 0.307 ; 0.307 ; Rise       ; clock           ;
;  SW[5]    ; clock      ; 0.435 ; 0.435 ; Rise       ; clock           ;
;  SW[6]    ; clock      ; 0.419 ; 0.419 ; Rise       ; clock           ;
;  SW[7]    ; clock      ; 0.367 ; 0.367 ; Rise       ; clock           ;
;  SW[8]    ; clock      ; 0.425 ; 0.425 ; Rise       ; clock           ;
;  SW[9]    ; clock      ; 0.426 ; 0.426 ; Rise       ; clock           ;
; reset     ; clock      ; 0.422 ; 0.422 ; Rise       ; clock           ;
+-----------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------+
; Clock to Output Times                                                        ;
+----------------+------------+--------+--------+------------+-----------------+
; Data Port      ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------+------------+--------+--------+------------+-----------------+
; LEDG[*]        ; clock      ; 9.086  ; 9.086  ; Rise       ; clock           ;
;  LEDG[0]       ; clock      ; 8.059  ; 8.059  ; Rise       ; clock           ;
;  LEDG[1]       ; clock      ; 8.361  ; 8.361  ; Rise       ; clock           ;
;  LEDG[2]       ; clock      ; 7.925  ; 7.925  ; Rise       ; clock           ;
;  LEDG[3]       ; clock      ; 8.827  ; 8.827  ; Rise       ; clock           ;
;  LEDG[4]       ; clock      ; 8.479  ; 8.479  ; Rise       ; clock           ;
;  LEDG[5]       ; clock      ; 9.086  ; 9.086  ; Rise       ; clock           ;
;  LEDG[6]       ; clock      ; 8.726  ; 8.726  ; Rise       ; clock           ;
;  LEDG[7]       ; clock      ; 8.431  ; 8.431  ; Rise       ; clock           ;
; LEDR[*]        ; clock      ; 9.267  ; 9.267  ; Rise       ; clock           ;
;  LEDR[0]       ; clock      ; 8.480  ; 8.480  ; Rise       ; clock           ;
;  LEDR[1]       ; clock      ; 8.751  ; 8.751  ; Rise       ; clock           ;
;  LEDR[2]       ; clock      ; 9.048  ; 9.048  ; Rise       ; clock           ;
;  LEDR[3]       ; clock      ; 8.889  ; 8.889  ; Rise       ; clock           ;
;  LEDR[4]       ; clock      ; 8.907  ; 8.907  ; Rise       ; clock           ;
;  LEDR[5]       ; clock      ; 8.733  ; 8.733  ; Rise       ; clock           ;
;  LEDR[6]       ; clock      ; 8.784  ; 8.784  ; Rise       ; clock           ;
;  LEDR[7]       ; clock      ; 9.267  ; 9.267  ; Rise       ; clock           ;
;  LEDR[8]       ; clock      ; 8.350  ; 8.350  ; Rise       ; clock           ;
;  LEDR[9]       ; clock      ; 8.670  ; 8.670  ; Rise       ; clock           ;
; Seven_Seg0[*]  ; clock      ; 11.669 ; 11.669 ; Rise       ; clock           ;
;  Seven_Seg0[0] ; clock      ; 10.998 ; 10.998 ; Rise       ; clock           ;
;  Seven_Seg0[1] ; clock      ; 10.893 ; 10.893 ; Rise       ; clock           ;
;  Seven_Seg0[2] ; clock      ; 9.325  ; 9.325  ; Rise       ; clock           ;
;  Seven_Seg0[3] ; clock      ; 9.781  ; 9.781  ; Rise       ; clock           ;
;  Seven_Seg0[4] ; clock      ; 10.791 ; 10.791 ; Rise       ; clock           ;
;  Seven_Seg0[5] ; clock      ; 11.669 ; 11.669 ; Rise       ; clock           ;
;  Seven_Seg0[6] ; clock      ; 10.072 ; 10.072 ; Rise       ; clock           ;
; Seven_Seg1[*]  ; clock      ; 11.209 ; 11.209 ; Rise       ; clock           ;
;  Seven_Seg1[0] ; clock      ; 9.997  ; 9.997  ; Rise       ; clock           ;
;  Seven_Seg1[1] ; clock      ; 10.967 ; 10.967 ; Rise       ; clock           ;
;  Seven_Seg1[2] ; clock      ; 11.209 ; 11.209 ; Rise       ; clock           ;
;  Seven_Seg1[3] ; clock      ; 10.432 ; 10.432 ; Rise       ; clock           ;
;  Seven_Seg1[4] ; clock      ; 10.142 ; 10.142 ; Rise       ; clock           ;
;  Seven_Seg1[5] ; clock      ; 11.194 ; 11.194 ; Rise       ; clock           ;
;  Seven_Seg1[6] ; clock      ; 10.927 ; 10.927 ; Rise       ; clock           ;
; Seven_Seg2[*]  ; clock      ; 11.757 ; 11.757 ; Rise       ; clock           ;
;  Seven_Seg2[0] ; clock      ; 11.077 ; 11.077 ; Rise       ; clock           ;
;  Seven_Seg2[1] ; clock      ; 10.395 ; 10.395 ; Rise       ; clock           ;
;  Seven_Seg2[2] ; clock      ; 11.194 ; 11.194 ; Rise       ; clock           ;
;  Seven_Seg2[3] ; clock      ; 11.498 ; 11.498 ; Rise       ; clock           ;
;  Seven_Seg2[4] ; clock      ; 11.757 ; 11.757 ; Rise       ; clock           ;
;  Seven_Seg2[5] ; clock      ; 10.273 ; 10.273 ; Rise       ; clock           ;
;  Seven_Seg2[6] ; clock      ; 10.848 ; 10.848 ; Rise       ; clock           ;
; Seven_Seg3[*]  ; clock      ; 12.914 ; 12.914 ; Rise       ; clock           ;
;  Seven_Seg3[0] ; clock      ; 9.923  ; 9.923  ; Rise       ; clock           ;
;  Seven_Seg3[1] ; clock      ; 11.619 ; 11.619 ; Rise       ; clock           ;
;  Seven_Seg3[2] ; clock      ; 12.483 ; 12.483 ; Rise       ; clock           ;
;  Seven_Seg3[3] ; clock      ; 10.405 ; 10.405 ; Rise       ; clock           ;
;  Seven_Seg3[4] ; clock      ; 10.276 ; 10.276 ; Rise       ; clock           ;
;  Seven_Seg3[5] ; clock      ; 10.381 ; 10.381 ; Rise       ; clock           ;
;  Seven_Seg3[6] ; clock      ; 12.914 ; 12.914 ; Rise       ; clock           ;
+----------------+------------+--------+--------+------------+-----------------+


+----------------------------------------------------------------------------+
; Minimum Clock to Output Times                                              ;
+----------------+------------+-------+-------+------------+-----------------+
; Data Port      ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------+------------+-------+-------+------------+-----------------+
; LEDG[*]        ; clock      ; 4.199 ; 4.199 ; Rise       ; clock           ;
;  LEDG[0]       ; clock      ; 4.240 ; 4.240 ; Rise       ; clock           ;
;  LEDG[1]       ; clock      ; 4.313 ; 4.313 ; Rise       ; clock           ;
;  LEDG[2]       ; clock      ; 4.199 ; 4.199 ; Rise       ; clock           ;
;  LEDG[3]       ; clock      ; 4.547 ; 4.547 ; Rise       ; clock           ;
;  LEDG[4]       ; clock      ; 4.417 ; 4.417 ; Rise       ; clock           ;
;  LEDG[5]       ; clock      ; 4.611 ; 4.611 ; Rise       ; clock           ;
;  LEDG[6]       ; clock      ; 4.466 ; 4.466 ; Rise       ; clock           ;
;  LEDG[7]       ; clock      ; 4.388 ; 4.388 ; Rise       ; clock           ;
; LEDR[*]        ; clock      ; 4.291 ; 4.291 ; Rise       ; clock           ;
;  LEDR[0]       ; clock      ; 4.378 ; 4.378 ; Rise       ; clock           ;
;  LEDR[1]       ; clock      ; 4.461 ; 4.461 ; Rise       ; clock           ;
;  LEDR[2]       ; clock      ; 4.577 ; 4.577 ; Rise       ; clock           ;
;  LEDR[3]       ; clock      ; 4.581 ; 4.581 ; Rise       ; clock           ;
;  LEDR[4]       ; clock      ; 4.583 ; 4.583 ; Rise       ; clock           ;
;  LEDR[5]       ; clock      ; 4.494 ; 4.494 ; Rise       ; clock           ;
;  LEDR[6]       ; clock      ; 4.530 ; 4.530 ; Rise       ; clock           ;
;  LEDR[7]       ; clock      ; 4.728 ; 4.728 ; Rise       ; clock           ;
;  LEDR[8]       ; clock      ; 4.291 ; 4.291 ; Rise       ; clock           ;
;  LEDR[9]       ; clock      ; 4.443 ; 4.443 ; Rise       ; clock           ;
; Seven_Seg0[*]  ; clock      ; 4.495 ; 4.495 ; Rise       ; clock           ;
;  Seven_Seg0[0] ; clock      ; 5.046 ; 5.046 ; Rise       ; clock           ;
;  Seven_Seg0[1] ; clock      ; 4.992 ; 4.992 ; Rise       ; clock           ;
;  Seven_Seg0[2] ; clock      ; 4.495 ; 4.495 ; Rise       ; clock           ;
;  Seven_Seg0[3] ; clock      ; 4.641 ; 4.641 ; Rise       ; clock           ;
;  Seven_Seg0[4] ; clock      ; 4.987 ; 4.987 ; Rise       ; clock           ;
;  Seven_Seg0[5] ; clock      ; 5.418 ; 5.418 ; Rise       ; clock           ;
;  Seven_Seg0[6] ; clock      ; 4.744 ; 4.744 ; Rise       ; clock           ;
; Seven_Seg1[*]  ; clock      ; 4.503 ; 4.503 ; Rise       ; clock           ;
;  Seven_Seg1[0] ; clock      ; 4.578 ; 4.578 ; Rise       ; clock           ;
;  Seven_Seg1[1] ; clock      ; 4.715 ; 4.715 ; Rise       ; clock           ;
;  Seven_Seg1[2] ; clock      ; 4.960 ; 4.960 ; Rise       ; clock           ;
;  Seven_Seg1[3] ; clock      ; 4.584 ; 4.584 ; Rise       ; clock           ;
;  Seven_Seg1[4] ; clock      ; 4.503 ; 4.503 ; Rise       ; clock           ;
;  Seven_Seg1[5] ; clock      ; 4.878 ; 4.878 ; Rise       ; clock           ;
;  Seven_Seg1[6] ; clock      ; 4.774 ; 4.774 ; Rise       ; clock           ;
; Seven_Seg2[*]  ; clock      ; 4.833 ; 4.833 ; Rise       ; clock           ;
;  Seven_Seg2[0] ; clock      ; 5.085 ; 5.085 ; Rise       ; clock           ;
;  Seven_Seg2[1] ; clock      ; 4.833 ; 4.833 ; Rise       ; clock           ;
;  Seven_Seg2[2] ; clock      ; 5.187 ; 5.187 ; Rise       ; clock           ;
;  Seven_Seg2[3] ; clock      ; 5.265 ; 5.265 ; Rise       ; clock           ;
;  Seven_Seg2[4] ; clock      ; 5.491 ; 5.491 ; Rise       ; clock           ;
;  Seven_Seg2[5] ; clock      ; 4.843 ; 4.843 ; Rise       ; clock           ;
;  Seven_Seg2[6] ; clock      ; 5.034 ; 5.034 ; Rise       ; clock           ;
; Seven_Seg3[*]  ; clock      ; 4.712 ; 4.712 ; Rise       ; clock           ;
;  Seven_Seg3[0] ; clock      ; 4.712 ; 4.712 ; Rise       ; clock           ;
;  Seven_Seg3[1] ; clock      ; 5.477 ; 5.477 ; Rise       ; clock           ;
;  Seven_Seg3[2] ; clock      ; 5.917 ; 5.917 ; Rise       ; clock           ;
;  Seven_Seg3[3] ; clock      ; 4.953 ; 4.953 ; Rise       ; clock           ;
;  Seven_Seg3[4] ; clock      ; 4.870 ; 4.870 ; Rise       ; clock           ;
;  Seven_Seg3[5] ; clock      ; 4.957 ; 4.957 ; Rise       ; clock           ;
;  Seven_Seg3[6] ; clock      ; 6.073 ; 6.073 ; Rise       ; clock           ;
+----------------+------------+-------+-------+------------+-----------------+


+-----------------------------------------------------------------------+
; Setup Transfers                                                       ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clock      ; clock    ; > 2147483647 ; 36800    ; 76       ; 32       ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-----------------------------------------------------------------------+
; Hold Transfers                                                        ;
+------------+----------+--------------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths     ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+--------------+----------+----------+----------+
; clock      ; clock    ; > 2147483647 ; 36800    ; 76       ; 32       ;
+------------+----------+--------------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 15    ; 15   ;
; Unconstrained Input Port Paths  ; 1381  ; 1381 ;
; Unconstrained Output Ports      ; 46    ; 46   ;
; Unconstrained Output Port Paths ; 130   ; 130  ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 32-bit TimeQuest Timing Analyzer
    Info: Version 12.1 Build 177 11/07/2012 SJ Web Edition
    Info: Processing started: Tue May 22 12:22:30 2018
Info: Command: quartus_sta MIPS -c MIPS
Info: qsta_default_script.tcl version: #1
Critical Warning (138069): Setting INCREMENTAL_COMPILATION to "OFF" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to "ON" instead.
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (332104): Reading SDC File: 'MIPS.out.sdc'
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow Model
Info (332146): Worst-case setup slack is 1.795
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     1.795         0.000 clock 
Info (332146): Worst-case hold slack is 0.612
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.612         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 23.436
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    23.436         0.000 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info: Analyzing Fast Model
Info (332146): Worst-case setup slack is 18.414
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    18.414         0.000 clock 
Info (332146): Worst-case hold slack is 0.237
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.237         0.000 clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 23.500
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    23.500         0.000 clock 
Info (332001): The selected device family is not supported by the report_metastability command.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 32-bit TimeQuest Timing Analyzer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 373 megabytes
    Info: Processing ended: Tue May 22 12:22:33 2018
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


