; NOTE: Assertions have been autogenerated by utils/update_test_checks.py
; RUN: opt -vplan-vec-scenario="m4;v4;m4" \
; RUN: -disable-output -VPlanDriver -vplan-enable-new-cfg-merge \
; RUN: -vplan-enable-masked-variant \
; RUN: -print-after=VPlanDriver \
; RUN: -vplan-enable-peeling=0 %s 2>&1 | FileCheck %s

target datalayout = "e-i64:64-v16:16-v24:32-v32:32-v48:64-v96:128-v192:256-v256:256-v512:512-v1024:1024"
target triple = "x86_64-unknown-linux-gnu"

define void @test_store(i64* nocapture %ary, i32 %c) {
;
; CHECK-LABEL: @test_store(
; CHECK-NEXT:  entry:
; CHECK-NEXT:    br label [[PEEL_CHECKZ26:%.*]]
; CHECK:       peel.checkz26:
; CHECK-NEXT:    br label [[PEEL_CHECKV27:%.*]]
; CHECK:       peel.checkv27:
; CHECK-NEXT:    br i1 false, label [[MERGE_BLK22:%.*]], label [[VPLANNEDBB:%.*]]
; CHECK:       VPlannedBB:
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT:%.*]] = insertelement <4 x i32> poison, i32 [[C:%.*]], i32 0
; CHECK-NEXT:    [[BROADCAST_SPLAT:%.*]] = shufflevector <4 x i32> [[BROADCAST_SPLATINSERT]], <4 x i32> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB1:%.*]]
; CHECK:       VPlannedBB1:
; CHECK-NEXT:    br label [[VPLANNEDBB2:%.*]]
; CHECK:       VPlannedBB2:
; CHECK-NEXT:    [[UNI_PHI:%.*]] = phi i64 [ 0, [[VPLANNEDBB1]] ], [ [[TMP5:%.*]], [[NEW_LATCH:%.*]] ]
; CHECK-NEXT:    [[VEC_PHI:%.*]] = phi <4 x i64> [ <i64 0, i64 1, i64 2, i64 3>, [[VPLANNEDBB1]] ], [ [[TMP4:%.*]], [[NEW_LATCH]] ]
; CHECK-NEXT:    [[TMP0:%.*]] = icmp ult <4 x i64> [[VEC_PHI]], <i64 1, i64 1, i64 1, i64 1>
; CHECK-NEXT:    br label [[VPLANNEDBB3:%.*]]
; CHECK:       VPlannedBB3:
; CHECK-NEXT:    [[SCALAR_GEP:%.*]] = getelementptr inbounds i64, i64* [[ARY:%.*]], i64 [[UNI_PHI]]
; CHECK-NEXT:    [[TMP1:%.*]] = sext <4 x i32> [[BROADCAST_SPLAT]] to <4 x i64>
; CHECK-NEXT:    [[TMP2:%.*]] = add <4 x i64> [[TMP1]], [[VEC_PHI]]
; CHECK-NEXT:    [[TMP3:%.*]] = bitcast i64* [[SCALAR_GEP]] to <4 x i64>*
; CHECK-NEXT:    call void @llvm.masked.store.v4i64.p0v4i64(<4 x i64> [[TMP2]], <4 x i64>* [[TMP3]], i32 8, <4 x i1> [[TMP0]])
; CHECK-NEXT:    br label [[NEW_LATCH]]
; CHECK:       new_latch:
; CHECK-NEXT:    [[TMP4]] = add nuw nsw <4 x i64> [[VEC_PHI]], <i64 4, i64 4, i64 4, i64 4>
; CHECK-NEXT:    [[TMP5]] = add nuw nsw i64 [[UNI_PHI]], 4
; CHECK-NEXT:    [[TMP6:%.*]] = icmp ult <4 x i64> [[TMP4]], <i64 1, i64 1, i64 1, i64 1>
; CHECK-NEXT:    [[TMP7:%.*]] = bitcast <4 x i1> [[TMP6]] to i4
; CHECK-NEXT:    [[TMP8:%.*]] = icmp eq i4 [[TMP7]], 0
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT4:%.*]] = insertelement <4 x i1> poison, i1 [[TMP8]], i32 0
; CHECK-NEXT:    [[BROADCAST_SPLAT5:%.*]] = shufflevector <4 x i1> [[BROADCAST_SPLATINSERT4]], <4 x i1> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    [[BROADCAST_SPLAT5_EXTRACT_0_:%.*]] = extractelement <4 x i1> [[BROADCAST_SPLAT5]], i32 0
; CHECK-NEXT:    br i1 [[BROADCAST_SPLAT5_EXTRACT_0_]], label [[VPLANNEDBB6:%.*]], label [[VPLANNEDBB2]]
; CHECK:       VPlannedBB6:
; CHECK-NEXT:    br label [[VPLANNEDBB7:%.*]]
; CHECK:       VPlannedBB7:
; CHECK-NEXT:    br label [[MERGE_BLK24:%.*]]
; CHECK:       merge.blk24:
; CHECK-NEXT:    [[UNI_PHI8:%.*]] = phi i64 [ 1, [[VPLANNEDBB7]] ]
; CHECK-NEXT:    br label [[VPLANNEDBB9:%.*]]
; CHECK:       VPlannedBB9:
; CHECK-NEXT:    br i1 false, label [[MERGE_BLK22]], label [[VPLANNEDBB10:%.*]]
; CHECK:       VPlannedBB10:
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT16:%.*]] = insertelement <4 x i32> poison, i32 [[C]], i32 0
; CHECK-NEXT:    [[BROADCAST_SPLAT17:%.*]] = shufflevector <4 x i32> [[BROADCAST_SPLATINSERT16]], <4 x i32> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB11:%.*]]
; CHECK:       VPlannedBB11:
; CHECK-NEXT:    [[UNI_PHI8IND_START_BCAST_SPLATINSERT:%.*]] = insertelement <4 x i64> poison, i64 [[UNI_PHI8]], i32 0
; CHECK-NEXT:    [[UNI_PHI8IND_START_BCAST_SPLAT:%.*]] = shufflevector <4 x i64> [[UNI_PHI8IND_START_BCAST_SPLATINSERT]], <4 x i64> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    [[TMP9:%.*]] = add <4 x i64> [[UNI_PHI8IND_START_BCAST_SPLAT]], <i64 0, i64 1, i64 2, i64 3>
; CHECK-NEXT:    br label [[VECTOR_BODY:%.*]]
; CHECK:       vector.body:
; CHECK-NEXT:    [[UNI_PHI13:%.*]] = phi i64 [ [[UNI_PHI8]], [[VPLANNEDBB11]] ], [ [[TMP14:%.*]], [[VECTOR_BODY]] ]
; CHECK-NEXT:    [[VEC_PHI14:%.*]] = phi <4 x i64> [ [[TMP9]], [[VPLANNEDBB11]] ], [ [[TMP13:%.*]], [[VECTOR_BODY]] ]
; CHECK-NEXT:    [[SCALAR_GEP15:%.*]] = getelementptr inbounds i64, i64* [[ARY]], i64 [[UNI_PHI13]]
; CHECK-NEXT:    [[TMP10:%.*]] = sext <4 x i32> [[BROADCAST_SPLAT17]] to <4 x i64>
; CHECK-NEXT:    [[TMP11:%.*]] = add <4 x i64> [[TMP10]], [[VEC_PHI14]]
; CHECK-NEXT:    [[TMP12:%.*]] = bitcast i64* [[SCALAR_GEP15]] to <4 x i64>*
; CHECK-NEXT:    store <4 x i64> [[TMP11]], <4 x i64>* [[TMP12]], align 8
; CHECK-NEXT:    [[TMP13]] = add nuw nsw <4 x i64> [[VEC_PHI14]], <i64 4, i64 4, i64 4, i64 4>
; CHECK-NEXT:    [[TMP14]] = add nuw nsw i64 [[UNI_PHI13]], 4
; CHECK-NEXT:    [[TMP15:%.*]] = icmp ult i64 [[TMP14]], 1024
; CHECK-NEXT:    br i1 [[TMP15]], label [[VECTOR_BODY]], label [[VPLANNEDBB18:%.*]], !llvm.loop [[LOOP0:![0-9]+]]
; CHECK:       VPlannedBB18:
; CHECK-NEXT:    br label [[VPLANNEDBB19:%.*]]
; CHECK:       VPlannedBB19:
; CHECK-NEXT:    br label [[VPLANNEDBB20:%.*]]
; CHECK:       VPlannedBB20:
; CHECK-NEXT:    br i1 true, label [[FINAL_MERGE:%.*]], label [[MERGE_BLK22]]
; CHECK:       merge.blk22:
; CHECK-NEXT:    [[UNI_PHI21:%.*]] = phi i64 [ 1024, [[VPLANNEDBB20]] ], [ 0, [[PEEL_CHECKV27]] ], [ [[UNI_PHI8]], [[VPLANNEDBB9]] ]
; CHECK-NEXT:    br label [[VPLANNEDBB22:%.*]]
; CHECK:       VPlannedBB22:
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT29:%.*]] = insertelement <4 x i32> poison, i32 [[C]], i32 0
; CHECK-NEXT:    [[BROADCAST_SPLAT30:%.*]] = shufflevector <4 x i32> [[BROADCAST_SPLATINSERT29]], <4 x i32> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    br label [[VPLANNEDBB23:%.*]]
; CHECK:       VPlannedBB23:
; CHECK-NEXT:    [[UNI_PHI21IND_START_BCAST_SPLATINSERT:%.*]] = insertelement <4 x i64> poison, i64 [[UNI_PHI21]], i32 0
; CHECK-NEXT:    [[UNI_PHI21IND_START_BCAST_SPLAT:%.*]] = shufflevector <4 x i64> [[UNI_PHI21IND_START_BCAST_SPLATINSERT]], <4 x i64> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    [[TMP16:%.*]] = add <4 x i64> [[UNI_PHI21IND_START_BCAST_SPLAT]], <i64 0, i64 1, i64 2, i64 3>
; CHECK-NEXT:    br label [[VPLANNEDBB24:%.*]]
; CHECK:       VPlannedBB24:
; CHECK-NEXT:    [[UNI_PHI25:%.*]] = phi i64 [ [[UNI_PHI21]], [[VPLANNEDBB23]] ], [ [[TMP22:%.*]], [[CLONED_NEW_LATCH17:%.*]] ]
; CHECK-NEXT:    [[VEC_PHI26:%.*]] = phi <4 x i64> [ [[TMP16]], [[VPLANNEDBB23]] ], [ [[TMP21:%.*]], [[CLONED_NEW_LATCH17]] ]
; CHECK-NEXT:    [[TMP17:%.*]] = icmp ult <4 x i64> [[VEC_PHI26]], <i64 1024, i64 1024, i64 1024, i64 1024>
; CHECK-NEXT:    br label [[VPLANNEDBB27:%.*]]
; CHECK:       VPlannedBB27:
; CHECK-NEXT:    [[SCALAR_GEP28:%.*]] = getelementptr inbounds i64, i64* [[ARY]], i64 [[UNI_PHI25]]
; CHECK-NEXT:    [[TMP18:%.*]] = sext <4 x i32> [[BROADCAST_SPLAT30]] to <4 x i64>
; CHECK-NEXT:    [[TMP19:%.*]] = add <4 x i64> [[TMP18]], [[VEC_PHI26]]
; CHECK-NEXT:    [[TMP20:%.*]] = bitcast i64* [[SCALAR_GEP28]] to <4 x i64>*
; CHECK-NEXT:    call void @llvm.masked.store.v4i64.p0v4i64(<4 x i64> [[TMP19]], <4 x i64>* [[TMP20]], i32 8, <4 x i1> [[TMP17]])
; CHECK-NEXT:    br label [[CLONED_NEW_LATCH17]]
; CHECK:       Cloned.new_latch17:
; CHECK-NEXT:    [[TMP21]] = add nuw nsw <4 x i64> [[VEC_PHI26]], <i64 4, i64 4, i64 4, i64 4>
; CHECK-NEXT:    [[TMP22]] = add nuw nsw i64 [[UNI_PHI25]], 4
; CHECK-NEXT:    [[TMP23:%.*]] = icmp ult <4 x i64> [[TMP21]], <i64 1024, i64 1024, i64 1024, i64 1024>
; CHECK-NEXT:    [[TMP24:%.*]] = bitcast <4 x i1> [[TMP23]] to i4
; CHECK-NEXT:    [[TMP25:%.*]] = icmp eq i4 [[TMP24]], 0
; CHECK-NEXT:    [[BROADCAST_SPLATINSERT31:%.*]] = insertelement <4 x i1> poison, i1 [[TMP25]], i32 0
; CHECK-NEXT:    [[BROADCAST_SPLAT32:%.*]] = shufflevector <4 x i1> [[BROADCAST_SPLATINSERT31]], <4 x i1> poison, <4 x i32> zeroinitializer
; CHECK-NEXT:    [[BROADCAST_SPLAT32_EXTRACT_0_:%.*]] = extractelement <4 x i1> [[BROADCAST_SPLAT32]], i32 0
; CHECK-NEXT:    br i1 [[BROADCAST_SPLAT32_EXTRACT_0_]], label [[VPLANNEDBB33:%.*]], label [[VPLANNEDBB24]]
; CHECK:       VPlannedBB33:
; CHECK-NEXT:    br label [[VPLANNEDBB34:%.*]]
; CHECK:       VPlannedBB34:
; CHECK-NEXT:    br label [[FINAL_MERGE]]
; CHECK:       final.merge:
; CHECK-NEXT:    [[UNI_PHI35:%.*]] = phi i64 [ 1024, [[VPLANNEDBB34]] ], [ 1024, [[VPLANNEDBB20]] ]
; CHECK-NEXT:    br label [[FOR_END:%.*]]
; CHECK:       for.body:
; CHECK-NEXT:    [[INDVARS_IV:%.*]] = phi i64 [ [[INDVARS_IV_NEXT:%.*]], [[FOR_BODY:%.*]] ]
; CHECK-NEXT:    [[PTR:%.*]] = getelementptr inbounds i64, i64* [[ARY]], i64 [[INDVARS_IV]]
; CHECK-NEXT:    [[CC:%.*]] = sext i32 [[C]] to i64
; CHECK-NEXT:    [[ADD:%.*]] = add i64 [[CC]], [[INDVARS_IV]]
; CHECK-NEXT:    store i64 [[ADD]], i64* [[PTR]], align 8
; CHECK-NEXT:    [[INDVARS_IV_NEXT]] = add nuw nsw i64 [[INDVARS_IV]], 1
; CHECK-NEXT:    [[CMP:%.*]] = icmp ult i64 [[INDVARS_IV_NEXT]], 1024
; CHECK-NEXT:    br label [[FOR_BODY]]
; CHECK:       for.end:
; CHECK-NEXT:    ret void
;
entry:
  %entry.region = call token @llvm.directive.region.entry() [ "DIR.OMP.SIMD"() ]
  br label %for.body

for.body:
  %indvars.iv = phi i64 [ 0, %entry ], [ %indvars.iv.next, %for.body ]
  %ptr = getelementptr inbounds i64, i64* %ary, i64 %indvars.iv
  %cc = sext i32 %c to i64
  %add = add i64 %cc, %indvars.iv
  store i64 %add, i64* %ptr, align 8
  %indvars.iv.next = add nuw nsw i64 %indvars.iv, 1
  %cmp = icmp ult i64 %indvars.iv.next, 1024
  br i1 %cmp, label %for.body, label %for.end

for.end:
  call void @llvm.directive.region.exit(token %entry.region) [ "DIR.OMP.END.SIMD"() ]
  ret void
}

declare token @llvm.directive.region.entry()
declare void @llvm.directive.region.exit(token)
