Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Mon Dec 11 04:01:05 2023
| Host         : DESKTOP-B7717B6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file system_timing_summary_routed.rpt -pb system_timing_summary_routed.pb -rpx system_timing_summary_routed.rpx -warn_on_violation
| Design       : system
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                     Violations  
---------  ----------------  ------------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell     104         
TIMING-18  Warning           Missing input or output delay   22          
TIMING-20  Warning           Non-clocked latch               14          
LATCH-1    Advisory          Existing latches in the design  1           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (686)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (194)
5. checking no_input_delay (2)
6. checking no_output_delay (26)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (686)
--------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/x_ball_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_ball_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padl_reg_reg[9]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[0]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[1]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[2]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[3]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[4]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[5]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[6]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[7]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[8]/Q (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: graph_unit/y_padr_reg_reg[9]/Q (HIGH)

 There are 52 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[5]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[6]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[7]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[8]/Q (HIGH)

 There are 14 register/latch pins with no clock driven by root clock pin: vga_unit/v_count_reg_reg[9]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (194)
--------------------------------------------------
 There are 194 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (26)
--------------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.161        0.000                      0                  237        0.116        0.000                      0                  237        4.500        0.000                       0                   156  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.161        0.000                      0                  237        0.116        0.000                      0                  237        4.500        0.000                       0                   156  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.161ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.116ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.161ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.520ns  (logic 2.056ns (27.341%)  route 5.464ns (72.659%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.621     5.142    graph_unit/CLK
    SLICE_X4Y21          FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=12, routed)          0.996     6.594    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.718 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.599     7.317    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.116     7.433 r  graph_unit/x_delta_next3_carry__0_i_3/O
                         net (fo=6, routed)           0.946     8.379    vga_unit/sq_ball_on0_carry__0
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.354     8.733 r  vga_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.733    graph_unit/rgb_reg[11]_i_13_2[0]
    SLICE_X5Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.089 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.645     9.734    graph_unit/sq_ball_on0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.373    10.107 f  graph_unit/rgb_reg[11]_i_13/O
                         net (fo=2, routed)           0.682    10.789    vga_unit/rgb_reg_reg[11]_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.913 f  vga_unit/rgb_reg[11]_i_4/O
                         net (fo=9, routed)           1.103    12.016    vga_unit/rgb_reg[11]_i_4_n_0
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.153    12.169 r  vga_unit/rgb_reg[2]_i_1/O
                         net (fo=2, routed)           0.493    12.662    rgb_next[2]
    SLICE_X2Y27          FDCE                                         r  rgb_reg_reg[2]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  rgb_reg_reg[2]_lopt_replica/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_D)       -0.248    14.823    rgb_reg_reg[2]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -12.662    
  -------------------------------------------------------------------
                         slack                                  2.161    

Slack (MET) :             2.317ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.378ns  (logic 2.056ns (27.868%)  route 5.322ns (72.132%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.621     5.142    graph_unit/CLK
    SLICE_X4Y21          FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=12, routed)          0.996     6.594    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.718 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.599     7.317    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.116     7.433 r  graph_unit/x_delta_next3_carry__0_i_3/O
                         net (fo=6, routed)           0.946     8.379    vga_unit/sq_ball_on0_carry__0
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.354     8.733 r  vga_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.733    graph_unit/rgb_reg[11]_i_13_2[0]
    SLICE_X5Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.089 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.645     9.734    graph_unit/sq_ball_on0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.373    10.107 f  graph_unit/rgb_reg[11]_i_13/O
                         net (fo=2, routed)           0.682    10.789    vga_unit/rgb_reg_reg[11]_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.913 f  vga_unit/rgb_reg[11]_i_4/O
                         net (fo=9, routed)           1.103    12.016    vga_unit/rgb_reg[11]_i_4_n_0
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.153    12.169 r  vga_unit/rgb_reg[2]_i_1/O
                         net (fo=2, routed)           0.351    12.520    rgb_next[2]
    SLICE_X2Y27          FDCE                                         r  rgb_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X2Y27          FDCE                                         r  rgb_reg_reg[2]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X2Y27          FDCE (Setup_fdce_C_D)       -0.234    14.837    rgb_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         14.837    
                         arrival time                         -12.520    
  -------------------------------------------------------------------
                         slack                                  2.317    

Slack (MET) :             2.353ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[10]_lopt_replica/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.498ns  (logic 2.027ns (27.035%)  route 5.471ns (72.965%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.621     5.142    graph_unit/CLK
    SLICE_X4Y21          FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=12, routed)          0.996     6.594    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.718 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.599     7.317    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.116     7.433 r  graph_unit/x_delta_next3_carry__0_i_3/O
                         net (fo=6, routed)           0.946     8.379    vga_unit/sq_ball_on0_carry__0
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.354     8.733 r  vga_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.733    graph_unit/rgb_reg[11]_i_13_2[0]
    SLICE_X5Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.089 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.645     9.734    graph_unit/sq_ball_on0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.373    10.107 f  graph_unit/rgb_reg[11]_i_13/O
                         net (fo=2, routed)           0.682    10.789    vga_unit/rgb_reg_reg[11]_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.913 f  vga_unit/rgb_reg[11]_i_4/O
                         net (fo=9, routed)           0.980    11.893    vga_unit/rgb_reg[11]_i_4_n_0
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.124    12.017 r  vga_unit/rgb_reg[10]_i_1/O
                         net (fo=2, routed)           0.623    12.640    rgb_next[10]
    SLICE_X1Y29          FDCE                                         r  rgb_reg_reg[10]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.508    14.849    clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  rgb_reg_reg[10]_lopt_replica/C
                         clock pessimism              0.260    15.109    
                         clock uncertainty           -0.035    15.074    
    SLICE_X1Y29          FDCE (Setup_fdce_C_D)       -0.081    14.993    rgb_reg_reg[10]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.993    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                  2.353    

Slack (MET) :             2.370ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 2.053ns (28.167%)  route 5.236ns (71.833%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.621     5.142    graph_unit/CLK
    SLICE_X4Y21          FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=12, routed)          0.996     6.594    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.718 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.599     7.317    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.116     7.433 r  graph_unit/x_delta_next3_carry__0_i_3/O
                         net (fo=6, routed)           0.946     8.379    vga_unit/sq_ball_on0_carry__0
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.354     8.733 r  vga_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.733    graph_unit/rgb_reg[11]_i_13_2[0]
    SLICE_X5Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.089 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.645     9.734    graph_unit/sq_ball_on0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.373    10.107 f  graph_unit/rgb_reg[11]_i_13/O
                         net (fo=2, routed)           0.682    10.789    vga_unit/rgb_reg_reg[11]_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.913 f  vga_unit/rgb_reg[11]_i_4/O
                         net (fo=9, routed)           0.980    11.893    vga_unit/rgb_reg[11]_i_4_n_0
    SLICE_X1Y26          LUT4 (Prop_lut4_I2_O)        0.150    12.043 r  vga_unit/rgb_reg[7]_i_1/O
                         net (fo=1, routed)           0.388    12.431    rgb_next[7]
    SLICE_X0Y26          FDCE                                         r  rgb_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.504    14.845    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  rgb_reg_reg[7]/C
                         clock pessimism              0.260    15.105    
                         clock uncertainty           -0.035    15.070    
    SLICE_X0Y26          FDCE (Setup_fdce_C_D)       -0.269    14.801    rgb_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         14.801    
                         arrival time                         -12.431    
  -------------------------------------------------------------------
                         slack                                  2.370    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 graph_unit/y_padr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 2.114ns (29.812%)  route 4.977ns (70.188%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.561     5.082    graph_unit/CLK
    SLICE_X8Y16          FDCE                                         r  graph_unit/y_padr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     5.600 r  graph_unit/y_padr_reg_reg[0]/Q
                         net (fo=18, routed)          0.852     6.452    graph_unit/Q[0]
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     6.576 r  graph_unit/padr_on0_carry_i_9/O
                         net (fo=8, routed)           0.585     7.161    graph_unit/padr_on0_carry_i_9_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.116     7.277 r  graph_unit/y_padr_next0_carry_i_6/O
                         net (fo=5, routed)           0.865     8.142    graph_unit/y_padr_reg_reg[9]_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I1_O)        0.354     8.496 r  graph_unit/x_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.496    graph_unit/x_delta_next2_carry__0_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.852 f  graph_unit/x_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.781     9.633    graph_unit/x_delta_next219_in
    SLICE_X1Y18          LUT6 (Prop_lut6_I4_O)        0.373    10.006 r  graph_unit/FSM_onehot_state_reg[2]_i_7/O
                         net (fo=3, routed)           0.585    10.591    graph_unit/FSM_onehot_state_reg[2]_i_7_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124    10.715 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          1.116    11.831    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.149    11.980 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.193    12.173    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X13Y22         FDCE                                         r  rcounter_unit/r_digr1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.436    14.777    rcounter_unit/CLK
    SLICE_X13Y22         FDCE                                         r  rcounter_unit/r_digr1_reg[0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X13Y22         FDCE (Setup_fdce_C_CE)      -0.436    14.566    rcounter_unit/r_digr1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 graph_unit/y_padr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 2.114ns (29.812%)  route 4.977ns (70.188%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.561     5.082    graph_unit/CLK
    SLICE_X8Y16          FDCE                                         r  graph_unit/y_padr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     5.600 r  graph_unit/y_padr_reg_reg[0]/Q
                         net (fo=18, routed)          0.852     6.452    graph_unit/Q[0]
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     6.576 r  graph_unit/padr_on0_carry_i_9/O
                         net (fo=8, routed)           0.585     7.161    graph_unit/padr_on0_carry_i_9_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.116     7.277 r  graph_unit/y_padr_next0_carry_i_6/O
                         net (fo=5, routed)           0.865     8.142    graph_unit/y_padr_reg_reg[9]_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I1_O)        0.354     8.496 r  graph_unit/x_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.496    graph_unit/x_delta_next2_carry__0_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.852 f  graph_unit/x_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.781     9.633    graph_unit/x_delta_next219_in
    SLICE_X1Y18          LUT6 (Prop_lut6_I4_O)        0.373    10.006 r  graph_unit/FSM_onehot_state_reg[2]_i_7/O
                         net (fo=3, routed)           0.585    10.591    graph_unit/FSM_onehot_state_reg[2]_i_7_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124    10.715 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          1.116    11.831    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.149    11.980 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.193    12.173    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X13Y22         FDCE                                         r  rcounter_unit/r_digr1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.436    14.777    rcounter_unit/CLK
    SLICE_X13Y22         FDCE                                         r  rcounter_unit/r_digr1_reg[1]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X13Y22         FDCE (Setup_fdce_C_CE)      -0.436    14.566    rcounter_unit/r_digr1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 graph_unit/y_padr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 2.114ns (29.812%)  route 4.977ns (70.188%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.561     5.082    graph_unit/CLK
    SLICE_X8Y16          FDCE                                         r  graph_unit/y_padr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     5.600 r  graph_unit/y_padr_reg_reg[0]/Q
                         net (fo=18, routed)          0.852     6.452    graph_unit/Q[0]
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     6.576 r  graph_unit/padr_on0_carry_i_9/O
                         net (fo=8, routed)           0.585     7.161    graph_unit/padr_on0_carry_i_9_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.116     7.277 r  graph_unit/y_padr_next0_carry_i_6/O
                         net (fo=5, routed)           0.865     8.142    graph_unit/y_padr_reg_reg[9]_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I1_O)        0.354     8.496 r  graph_unit/x_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.496    graph_unit/x_delta_next2_carry__0_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.852 f  graph_unit/x_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.781     9.633    graph_unit/x_delta_next219_in
    SLICE_X1Y18          LUT6 (Prop_lut6_I4_O)        0.373    10.006 r  graph_unit/FSM_onehot_state_reg[2]_i_7/O
                         net (fo=3, routed)           0.585    10.591    graph_unit/FSM_onehot_state_reg[2]_i_7_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124    10.715 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          1.116    11.831    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.149    11.980 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.193    12.173    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X13Y22         FDCE                                         r  rcounter_unit/r_digr1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.436    14.777    rcounter_unit/CLK
    SLICE_X13Y22         FDCE                                         r  rcounter_unit/r_digr1_reg[2]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X13Y22         FDCE (Setup_fdce_C_CE)      -0.436    14.566    rcounter_unit/r_digr1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.392ns  (required time - arrival time)
  Source:                 graph_unit/y_padr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.091ns  (logic 2.114ns (29.812%)  route 4.977ns (70.188%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.561     5.082    graph_unit/CLK
    SLICE_X8Y16          FDCE                                         r  graph_unit/y_padr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     5.600 r  graph_unit/y_padr_reg_reg[0]/Q
                         net (fo=18, routed)          0.852     6.452    graph_unit/Q[0]
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     6.576 r  graph_unit/padr_on0_carry_i_9/O
                         net (fo=8, routed)           0.585     7.161    graph_unit/padr_on0_carry_i_9_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.116     7.277 r  graph_unit/y_padr_next0_carry_i_6/O
                         net (fo=5, routed)           0.865     8.142    graph_unit/y_padr_reg_reg[9]_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I1_O)        0.354     8.496 r  graph_unit/x_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.496    graph_unit/x_delta_next2_carry__0_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.852 f  graph_unit/x_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.781     9.633    graph_unit/x_delta_next219_in
    SLICE_X1Y18          LUT6 (Prop_lut6_I4_O)        0.373    10.006 r  graph_unit/FSM_onehot_state_reg[2]_i_7/O
                         net (fo=3, routed)           0.585    10.591    graph_unit/FSM_onehot_state_reg[2]_i_7_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124    10.715 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          1.116    11.831    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I0_O)        0.149    11.980 r  rcounter_unit/r_digr1[3]_i_1/O
                         net (fo=4, routed)           0.193    12.173    rcounter_unit/r_digr1[3]_i_1_n_0
    SLICE_X13Y22         FDCE                                         r  rcounter_unit/r_digr1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.436    14.777    rcounter_unit/CLK
    SLICE_X13Y22         FDCE                                         r  rcounter_unit/r_digr1_reg[3]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X13Y22         FDCE (Setup_fdce_C_CE)      -0.436    14.566    rcounter_unit/r_digr1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.566    
                         arrival time                         -12.173    
  -------------------------------------------------------------------
                         slack                                  2.392    

Slack (MET) :             2.485ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.377ns  (logic 2.027ns (27.477%)  route 5.350ns (72.523%))
  Logic Levels:           7  (CARRY4=1 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.846ns = ( 14.846 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.621     5.142    graph_unit/CLK
    SLICE_X4Y21          FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y21          FDCE (Prop_fdce_C_Q)         0.456     5.598 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=12, routed)          0.996     6.594    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X4Y19          LUT6 (Prop_lut6_I0_O)        0.124     6.718 r  graph_unit/x_delta_next3_carry_i_9/O
                         net (fo=9, routed)           0.599     7.317    graph_unit/x_delta_next3_carry_i_9_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.116     7.433 r  graph_unit/x_delta_next3_carry__0_i_3/O
                         net (fo=6, routed)           0.946     8.379    vga_unit/sq_ball_on0_carry__0
    SLICE_X5Y16          LUT4 (Prop_lut4_I1_O)        0.354     8.733 r  vga_unit/sq_ball_on0_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.733    graph_unit/rgb_reg[11]_i_13_2[0]
    SLICE_X5Y16          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.089 r  graph_unit/sq_ball_on0_carry__0/CO[0]
                         net (fo=1, routed)           0.645     9.734    graph_unit/sq_ball_on0
    SLICE_X2Y17          LUT5 (Prop_lut5_I0_O)        0.373    10.107 f  graph_unit/rgb_reg[11]_i_13/O
                         net (fo=2, routed)           0.682    10.789    vga_unit/rgb_reg_reg[11]_0
    SLICE_X2Y17          LUT6 (Prop_lut6_I0_O)        0.124    10.913 f  vga_unit/rgb_reg[11]_i_4/O
                         net (fo=9, routed)           1.103    12.016    vga_unit/rgb_reg[11]_i_4_n_0
    SLICE_X3Y26          LUT4 (Prop_lut4_I2_O)        0.124    12.140 r  vga_unit/rgb_reg[1]_i_1/O
                         net (fo=1, routed)           0.379    12.519    rgb_next[1]
    SLICE_X3Y27          FDCE                                         r  rgb_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.505    14.846    clk_IBUF_BUFG
    SLICE_X3Y27          FDCE                                         r  rgb_reg_reg[1]/C
                         clock pessimism              0.260    15.106    
                         clock uncertainty           -0.035    15.071    
    SLICE_X3Y27          FDCE (Setup_fdce_C_D)       -0.067    15.004    rgb_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         15.004    
                         arrival time                         -12.519    
  -------------------------------------------------------------------
                         slack                                  2.485    

Slack (MET) :             2.499ns  (required time - arrival time)
  Source:                 graph_unit/y_padr_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rcounter_unit/r_digr0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.252ns  (logic 2.089ns (28.806%)  route 5.163ns (71.194%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.082ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.561     5.082    graph_unit/CLK
    SLICE_X8Y16          FDCE                                         r  graph_unit/y_padr_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y16          FDCE (Prop_fdce_C_Q)         0.518     5.600 r  graph_unit/y_padr_reg_reg[0]/Q
                         net (fo=18, routed)          0.852     6.452    graph_unit/Q[0]
    SLICE_X8Y14          LUT6 (Prop_lut6_I2_O)        0.124     6.576 r  graph_unit/padr_on0_carry_i_9/O
                         net (fo=8, routed)           0.585     7.161    graph_unit/padr_on0_carry_i_9_n_0
    SLICE_X8Y17          LUT5 (Prop_lut5_I3_O)        0.116     7.277 r  graph_unit/y_padr_next0_carry_i_6/O
                         net (fo=5, routed)           0.865     8.142    graph_unit/y_padr_reg_reg[9]_0
    SLICE_X4Y18          LUT4 (Prop_lut4_I1_O)        0.354     8.496 r  graph_unit/x_delta_next2_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.496    graph_unit/x_delta_next2_carry__0_i_1_n_0
    SLICE_X4Y18          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     8.852 f  graph_unit/x_delta_next2_carry__0/CO[0]
                         net (fo=1, routed)           0.781     9.633    graph_unit/x_delta_next219_in
    SLICE_X1Y18          LUT6 (Prop_lut6_I4_O)        0.373    10.006 r  graph_unit/FSM_onehot_state_reg[2]_i_7/O
                         net (fo=3, routed)           0.585    10.591    graph_unit/FSM_onehot_state_reg[2]_i_7_n_0
    SLICE_X3Y21          LUT6 (Prop_lut6_I3_O)        0.124    10.715 r  graph_unit/FSM_onehot_state_reg[2]_i_3/O
                         net (fo=13, routed)          1.116    11.831    rcounter_unit/r_digr1_reg[0]_0
    SLICE_X12Y22         LUT5 (Prop_lut5_I4_O)        0.124    11.955 r  rcounter_unit/r_digr0[3]_i_1/O
                         net (fo=4, routed)           0.379    12.334    rcounter_unit/r_digr0[3]_i_1_n_0
    SLICE_X12Y22         FDCE                                         r  rcounter_unit/r_digr0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.436    14.777    rcounter_unit/CLK
    SLICE_X12Y22         FDCE                                         r  rcounter_unit/r_digr0_reg[0]/C
                         clock pessimism              0.260    15.037    
                         clock uncertainty           -0.035    15.002    
    SLICE_X12Y22         FDCE (Setup_fdce_C_CE)      -0.169    14.833    rcounter_unit/r_digr0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.833    
                         arrival time                         -12.334    
  -------------------------------------------------------------------
                         slack                                  2.499    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.488ns  (logic 0.355ns (72.708%)  route 0.133ns (27.292%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    uart/baudrate_gen/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.935 r  uart/baudrate_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.935    uart/baudrate_gen/counter_reg[28]_i_1_n_7
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.935    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.499ns  (logic 0.366ns (73.309%)  route 0.133ns (26.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    uart/baudrate_gen/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.946 r  uart/baudrate_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.946    uart/baudrate_gen/counter_reg[28]_i_1_n_5
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.946    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    uart/baudrate_gen/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.971 r  uart/baudrate_gen/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.971    uart/baudrate_gen/counter_reg[28]_i_1_n_6
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.524ns  (logic 0.391ns (74.582%)  route 0.133ns (25.418%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.564     1.447    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[26]/Q
                         net (fo=2, routed)           0.133     1.721    uart/baudrate_gen/counter_reg[26]
    SLICE_X36Y49         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.160     1.881 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.881    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X36Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.971 r  uart/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.971    uart/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.830     1.958    uart/baudrate_gen/baud_reg_0
    SLICE_X36Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X36Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            lcounter_unit/r_digl0_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.189ns (60.666%)  route 0.123ns (39.334%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.948ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.554     1.437    lcounter_unit/CLK
    SLICE_X13Y23         FDCE                                         r  lcounter_unit/r_digl0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDCE (Prop_fdce_C_Q)         0.141     1.578 r  lcounter_unit/r_digl0_reg[0]/Q
                         net (fo=8, routed)           0.123     1.701    lcounter_unit/Q[0]
    SLICE_X12Y23         LUT4 (Prop_lut4_I0_O)        0.048     1.749 r  lcounter_unit/r_digl0[2]_i_1/O
                         net (fo=1, routed)           0.000     1.749    lcounter_unit/digl0_next[2]
    SLICE_X12Y23         FDCE                                         r  lcounter_unit/r_digl0_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.821     1.948    lcounter_unit/CLK
    SLICE_X12Y23         FDCE                                         r  lcounter_unit/r_digl0_reg[2]/C
                         clock pessimism             -0.498     1.450    
    SLICE_X12Y23         FDCE (Hold_fdce_C_D)         0.133     1.583    lcounter_unit/r_digl0_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.583    
                         arrival time                           1.749    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 rcounter_unit/r_digr1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.556%)  route 0.132ns (48.444%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.556     1.439    rcounter_unit/CLK
    SLICE_X13Y22         FDCE                                         r  rcounter_unit/r_digr1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  rcounter_unit/r_digr1_reg[0]/Q
                         net (fo=7, routed)           0.132     1.713    digr1[0]
    SLICE_X14Y21         FDRE                                         r  num1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  num1_reg[0]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X14Y21         FDRE (Hold_fdre_C_D)         0.075     1.528    num1_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num3_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.141ns (53.402%)  route 0.123ns (46.598%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.556     1.439    lcounter_unit/CLK
    SLICE_X13Y21         FDCE                                         r  lcounter_unit/r_digl1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  lcounter_unit/r_digl1_reg[2]/Q
                         net (fo=6, routed)           0.123     1.703    digl1[2]
    SLICE_X14Y21         FDRE                                         r  num3_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  num3_reg[2]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X14Y21         FDRE (Hold_fdre_C_D)         0.053     1.506    num3_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.703    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 vga_unit/h_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_sync_reg_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.227ns (72.527%)  route 0.086ns (27.473%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.585     1.468    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y21          FDCE                                         r  vga_unit/h_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDCE (Prop_fdce_C_Q)         0.128     1.596 r  vga_unit/h_count_reg_reg[4]/Q
                         net (fo=28, routed)          0.086     1.682    vga_unit/h_count_reg_reg[9]_0[4]
    SLICE_X1Y21          LUT6 (Prop_lut6_I4_O)        0.099     1.781 r  vga_unit/h_sync_reg_i_1/O
                         net (fo=1, routed)           0.000     1.781    vga_unit/h_sync_next
    SLICE_X1Y21          FDCE                                         r  vga_unit/h_sync_reg_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.854     1.981    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y21          FDCE                                         r  vga_unit/h_sync_reg_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y21          FDCE (Hold_fdce_C_D)         0.091     1.559    vga_unit/h_sync_reg_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 rcounter_unit/r_digr1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.141ns (42.798%)  route 0.188ns (57.202%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.556     1.439    rcounter_unit/CLK
    SLICE_X13Y22         FDCE                                         r  rcounter_unit/r_digr1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y22         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  rcounter_unit/r_digr1_reg[2]/Q
                         net (fo=6, routed)           0.188     1.769    digr1[2]
    SLICE_X14Y21         FDRE                                         r  num1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.824     1.951    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  num1_reg[2]/C
                         clock pessimism             -0.498     1.453    
    SLICE_X14Y21         FDRE (Hold_fdre_C_D)         0.076     1.529    num1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.769    
  -------------------------------------------------------------------
                         slack                                  0.239    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 lcounter_unit/r_digl1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            num3_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.971%)  route 0.187ns (57.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.556     1.439    lcounter_unit/CLK
    SLICE_X13Y21         FDCE                                         r  lcounter_unit/r_digl1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  lcounter_unit/r_digl1_reg[1]/Q
                         net (fo=6, routed)           0.187     1.767    digl1[1]
    SLICE_X14Y20         FDRE                                         r  num3_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.825     1.952    clk_IBUF_BUFG
    SLICE_X14Y20         FDRE                                         r  num3_reg[1]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X14Y20         FDRE (Hold_fdre_C_D)         0.063     1.517    num3_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X5Y22    FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y22    FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X5Y22    FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X15Y21   num0_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y19   num0_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y19   num0_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y19   num0_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X14Y21   num1_reg[0]/C
Low Pulse Width   Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y22    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y22    FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y22    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y22    FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y22    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y22    FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y21   num0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y21   num0_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y19   num0_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y19   num0_reg[1]/C
High Pulse Width  Slow    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y22    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C              n/a            0.500         5.000       4.500      SLICE_X5Y22    FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y22    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y22    FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y22    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X5Y22    FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y21   num0_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X15Y21   num0_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y19   num0_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X14Y19   num0_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           162 Endpoints
Min Delay           162 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.990ns  (logic 4.468ns (44.728%)  route 5.522ns (55.272%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.192     1.648    q7seg/ps[0]
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.772 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.416     3.188    q7seg/sel0[1]
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.154     3.342 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.914     6.256    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734     9.990 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000     9.990    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.718ns  (logic 4.574ns (47.070%)  route 5.144ns (52.930%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.063     1.482    q7seg/ps[1]
    SLICE_X14Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.779 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.475     3.254    q7seg/sel0[2]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.152     3.406 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.606     6.012    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706     9.718 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000     9.718    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.696ns  (logic 4.351ns (44.871%)  route 5.345ns (55.129%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.063     1.482    q7seg/ps[1]
    SLICE_X14Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.779 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.475     3.254    q7seg/sel0[2]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.378 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.807     6.185    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511     9.696 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.696    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.606ns  (logic 4.612ns (48.007%)  route 4.994ns (51.993%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.063     1.482    q7seg/ps[1]
    SLICE_X14Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.779 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.247     3.026    q7seg/sel0[2]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.152     3.178 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.685     5.862    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744     9.606 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.606    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.540ns  (logic 4.239ns (44.436%)  route 5.301ns (55.564%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          1.192     1.648    q7seg/ps[0]
    SLICE_X14Y20         LUT6 (Prop_lut6_I4_O)        0.124     1.772 r  q7seg/seg_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           1.416     3.188    q7seg/sel0[1]
    SLICE_X36Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.312 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.693     6.005    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535     9.540 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000     9.540    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.495ns  (logic 4.369ns (46.014%)  route 5.126ns (53.986%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.063     1.482    q7seg/ps[1]
    SLICE_X14Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.779 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.247     3.026    q7seg/sel0[2]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.124     3.150 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.816     5.966    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529     9.495 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.495    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.275ns  (logic 4.360ns (47.008%)  route 4.915ns (52.992%))
  Logic Levels:           4  (FDRE=1 LUT4=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[1]/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.419     0.419 r  q7seg/ps_reg[1]/Q
                         net (fo=9, routed)           1.063     1.482    q7seg/ps[1]
    SLICE_X14Y21         LUT6 (Prop_lut6_I3_O)        0.297     1.779 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.459     3.238    q7seg/sel0[2]
    SLICE_X36Y21         LUT4 (Prop_lut4_I2_O)        0.124     3.362 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.393     5.755    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520     9.275 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000     9.275    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.376ns  (logic 4.333ns (51.732%)  route 4.043ns (48.268%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.889     1.345    q7seg/ps[0]
    SLICE_X15Y25         LUT2 (Prop_lut2_I0_O)        0.152     1.497 r  q7seg/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.154     4.651    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         3.725     8.376 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.376    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.164ns  (logic 4.079ns (49.965%)  route 4.085ns (50.035%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.889     1.345    q7seg/ps[0]
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.124     1.469 r  q7seg/an_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.196     4.665    an_OBUF[1]
    U4                   OBUF (Prop_obuf_I_O)         3.499     8.164 r  an_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.164    an[1]
    U4                                                                r  an[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 q7seg/ps_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            an[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.128ns  (logic 4.319ns (53.136%)  route 3.809ns (46.864%))
  Logic Levels:           3  (FDRE=1 LUT2=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y25         FDRE                         0.000     0.000 r  q7seg/ps_reg[0]/C
    SLICE_X15Y25         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  q7seg/ps_reg[0]/Q
                         net (fo=10, routed)          0.891     1.347    q7seg/ps[0]
    SLICE_X15Y25         LUT2 (Prop_lut2_I1_O)        0.152     1.499 r  q7seg/an_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.918     4.417    an_OBUF[0]
    U2                   OBUF (Prop_obuf_I_O)         3.711     8.128 r  an_OBUF[0]_inst/O
                         net (fo=0)                   0.000     8.128    an[0]
    U2                                                                r  an[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart/receiver/data_out_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.030%)  route 0.135ns (48.970%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y12          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[2]/C
    SLICE_X9Y12          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[2]/Q
                         net (fo=5, routed)           0.135     0.276    uart/data_out[2]
    SLICE_X8Y13          FDRE                                         r  uart/data_in_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDRE                         0.000     0.000 r  uart/data_in_reg[5]/C
    SLICE_X8Y10          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[5]/Q
                         net (fo=1, routed)           0.116     0.280    uart/transmitter/Q[5]
    SLICE_X9Y10          FDRE                                         r  uart/transmitter/temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/last_rec_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/en_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.320ns  (logic 0.246ns (76.992%)  route 0.074ns (23.008%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y11          FDRE                         0.000     0.000 r  uart/last_rec_reg/C
    SLICE_X8Y11          FDRE (Prop_fdre_C_Q)         0.148     0.148 f  uart/last_rec_reg/Q
                         net (fo=2, routed)           0.074     0.222    uart/receiver/last_rec
    SLICE_X8Y11          LUT6 (Prop_lut6_I0_O)        0.098     0.320 r  uart/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     0.320    uart/receiver_n_1
    SLICE_X8Y11          FDRE                                         r  uart/en_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.325ns  (logic 0.164ns (50.440%)  route 0.161ns (49.560%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE                         0.000     0.000 r  uart/data_in_reg[2]/C
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[2]/Q
                         net (fo=1, routed)           0.161     0.325    uart/transmitter/Q[2]
    SLICE_X11Y13         FDRE                                         r  uart/transmitter/temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.164ns (49.206%)  route 0.169ns (50.794%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE                         0.000     0.000 r  uart/data_in_reg[3]/C
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[3]/Q
                         net (fo=1, routed)           0.169     0.333    uart/transmitter/Q[3]
    SLICE_X11Y13         FDRE                                         r  uart/transmitter/temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/data_in_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/transmitter/temp_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.333ns  (logic 0.164ns (49.206%)  route 0.169ns (50.794%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y13          FDRE                         0.000     0.000 r  uart/data_in_reg[4]/C
    SLICE_X8Y13          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/data_in_reg[4]/Q
                         net (fo=1, routed)           0.169     0.333    uart/transmitter/Q[4]
    SLICE_X11Y13         FDRE                                         r  uart/transmitter/temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.335ns  (logic 0.141ns (42.034%)  route 0.194ns (57.966%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y11          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[3]/C
    SLICE_X9Y11          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/data_out_reg[3]/Q
                         net (fo=5, routed)           0.194     0.335    uart/data_out[3]
    SLICE_X8Y13          FDRE                                         r  uart/data_in_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.345ns  (logic 0.164ns (47.525%)  route 0.181ns (52.475%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y12          FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[7]/C
    SLICE_X8Y12          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/receiver/data_out_reg[7]/Q
                         net (fo=2, routed)           0.181     0.345    uart/data_out[7]
    SLICE_X8Y10          FDRE                                         r  uart/data_in_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/data_out_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/data_in_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.164ns (47.171%)  route 0.184ns (52.829%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y11         FDRE                         0.000     0.000 r  uart/receiver/data_out_reg[6]/C
    SLICE_X10Y11         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  uart/receiver/data_out_reg[6]/Q
                         net (fo=2, routed)           0.184     0.348    uart/data_out[6]
    SLICE_X8Y10          FDRE                                         r  uart/data_in_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart/receiver/count_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            uart/receiver/count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.348ns  (logic 0.186ns (53.483%)  route 0.162ns (46.517%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y12         FDRE                         0.000     0.000 r  uart/receiver/count_reg[1]/C
    SLICE_X11Y12         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  uart/receiver/count_reg[1]/Q
                         net (fo=16, routed)          0.162     0.303    uart/receiver/count_reg[1]
    SLICE_X10Y12         LUT6 (Prop_lut6_I5_O)        0.045     0.348 r  uart/receiver/count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.348    uart/receiver/p_0_in[5]
    SLICE_X10Y12         FDRE                                         r  uart/receiver/count_reg[5]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            65 Endpoints
Min Delay            65 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.671ns  (logic 4.500ns (46.537%)  route 5.170ns (53.463%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  num1_reg[2]/Q
                         net (fo=1, routed)           1.089     6.683    q7seg/Q[2]
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.475     8.282    q7seg/sel0[2]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.152     8.434 r  q7seg/seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.606    11.040    seg_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.706    14.747 r  seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.747    seg[5]
    V5                                                                r  seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.648ns  (logic 4.277ns (44.326%)  route 5.372ns (55.674%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  num1_reg[2]/Q
                         net (fo=1, routed)           1.089     6.683    q7seg/Q[2]
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.475     8.282    q7seg/sel0[2]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.124     8.406 r  q7seg/seg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.807    11.214    seg_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    14.725 r  seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.725    seg[0]
    W7                                                                r  seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.580ns  (logic 4.496ns (46.936%)  route 5.083ns (53.064%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  num1_reg[2]/Q
                         net (fo=1, routed)           1.089     6.683    q7seg/Q[2]
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.080     7.888    q7seg/sel0[2]
    SLICE_X36Y21         LUT4 (Prop_lut4_I2_O)        0.120     8.008 r  q7seg/seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.914    10.922    seg_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.734    14.656 r  seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    14.656    seg[6]
    U7                                                                r  seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.558ns  (logic 4.538ns (47.472%)  route 5.021ns (52.528%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  num1_reg[2]/Q
                         net (fo=1, routed)           1.089     6.683    q7seg/Q[2]
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.247     8.054    q7seg/sel0[2]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.152     8.206 r  q7seg/seg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.685    10.891    seg_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.744    14.635 r  seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.635    seg[3]
    V8                                                                r  seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.448ns  (logic 4.295ns (45.463%)  route 5.152ns (54.537%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  num1_reg[2]/Q
                         net (fo=1, routed)           1.089     6.683    q7seg/Q[2]
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.247     8.054    q7seg/sel0[2]
    SLICE_X36Y21         LUT4 (Prop_lut4_I1_O)        0.124     8.178 r  q7seg/seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.816    10.995    seg_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    14.524 r  seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.524    seg[1]
    W6                                                                r  seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.227ns  (logic 4.286ns (46.449%)  route 4.941ns (53.551%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  num1_reg[2]/Q
                         net (fo=1, routed)           1.089     6.683    q7seg/Q[2]
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.459     8.266    q7seg/sel0[2]
    SLICE_X36Y21         LUT4 (Prop_lut4_I2_O)        0.124     8.390 r  q7seg/seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.393    10.783    seg_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    14.303 r  seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    14.303    seg[4]
    U5                                                                r  seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 num1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.163ns  (logic 4.301ns (46.938%)  route 4.862ns (53.062%))
  Logic Levels:           3  (LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.555     5.076    clk_IBUF_BUFG
    SLICE_X14Y21         FDRE                                         r  num1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDRE (Prop_fdre_C_Q)         0.518     5.594 r  num1_reg[2]/Q
                         net (fo=1, routed)           1.089     6.683    q7seg/Q[2]
    SLICE_X14Y21         LUT6 (Prop_lut6_I0_O)        0.124     6.807 r  q7seg/seg_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           1.080     7.888    q7seg/sel0[2]
    SLICE_X36Y21         LUT4 (Prop_lut4_I3_O)        0.124     8.012 r  q7seg/seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.693    10.705    seg_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    14.240 r  seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    14.240    seg[2]
    U8                                                                r  seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.583ns  (logic 4.121ns (62.610%)  route 2.461ns (37.390%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  rgb_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419     5.560 r  rgb_reg_reg[4]/Q
                         net (fo=1, routed)           2.461     8.022    rgb_OBUF[4]
    D17                  OBUF (Prop_obuf_I_O)         3.702    11.724 r  rgb_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.724    rgb[4]
    D17                                                               r  rgb[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rgb_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            rgb[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.165ns  (logic 4.097ns (66.465%)  route 2.067ns (33.535%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.620     5.141    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  rgb_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y26          FDCE (Prop_fdce_C_Q)         0.419     5.560 r  rgb_reg_reg[6]/Q
                         net (fo=1, routed)           2.067     7.628    rgb_OBUF[6]
    H17                  OBUF (Prop_obuf_I_O)         3.678    11.306 r  rgb_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.306    rgb[6]
    H17                                                               r  rgb[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_sync_reg_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vsync
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.107ns  (logic 3.959ns (64.829%)  route 2.148ns (35.171%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.627     5.148    vga_unit/v_sync_reg_reg_0
    SLICE_X4Y16          FDCE                                         r  vga_unit/v_sync_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y16          FDCE (Prop_fdce_C_Q)         0.456     5.604 r  vga_unit/v_sync_reg_reg/Q
                         net (fo=1, routed)           2.148     7.752    vsync_OBUF
    R19                  OBUF (Prop_obuf_I_O)         3.503    11.256 r  vsync_OBUF_inst/O
                         net (fo=0)                   0.000    11.256    vsync
    R19                                                               r  vsync (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.186ns (59.293%)  route 0.128ns (40.707%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.558     1.441    vga_unit/v_sync_reg_reg_0
    SLICE_X9Y19          FDCE                                         r  vga_unit/h_count_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDCE (Prop_fdce_C_Q)         0.141     1.582 r  vga_unit/h_count_reg_reg[6]/Q
                         net (fo=26, routed)          0.128     1.710    vga_unit/h_count_reg_reg[9]_0[6]
    SLICE_X8Y19          LUT4 (Prop_lut4_I0_O)        0.045     1.755 r  vga_unit/h_count_next[6]_i_1/O
                         net (fo=1, routed)           0.000     1.755    vga_unit/h_count_next_0[6]
    SLICE_X8Y19          FDCE                                         r  vga_unit/h_count_next_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.318ns  (logic 0.209ns (65.792%)  route 0.109ns (34.208%))
  Logic Levels:           1  (LUT1=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.582     1.465    vga_unit/v_sync_reg_reg_0
    SLICE_X2Y24          FDCE                                         r  vga_unit/h_count_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDCE (Prop_fdce_C_Q)         0.164     1.629 f  vga_unit/h_count_reg_reg[0]/Q
                         net (fo=14, routed)          0.109     1.738    vga_unit/h_count_reg_reg[9]_0[0]
    SLICE_X3Y24          LUT1 (Prop_lut1_I0_O)        0.045     1.783 r  vga_unit/h_count_next[0]_i_1/O
                         net (fo=1, routed)           0.000     1.783    vga_unit/h_count_next_0[0]
    SLICE_X3Y24          FDCE                                         r  vga_unit/h_count_next_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.370ns  (logic 0.186ns (50.274%)  route 0.184ns (49.726%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.585     1.468    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y22          FDCE                                         r  vga_unit/h_count_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  vga_unit/h_count_reg_reg[2]/Q
                         net (fo=14, routed)          0.184     1.793    vga_unit/h_count_reg_reg[9]_0[2]
    SLICE_X2Y22          LUT4 (Prop_lut4_I1_O)        0.045     1.838 r  vga_unit/h_count_next[3]_i_1/O
                         net (fo=1, routed)           0.000     1.838    vga_unit/h_count_next_0[3]
    SLICE_X2Y22          FDCE                                         r  vga_unit/h_count_next_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.209ns (54.932%)  route 0.171ns (45.068%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.589     1.472    vga_unit/v_sync_reg_reg_0
    SLICE_X6Y14          FDCE                                         r  vga_unit/v_count_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y14          FDCE (Prop_fdce_C_Q)         0.164     1.636 r  vga_unit/v_count_reg_reg[4]/Q
                         net (fo=26, routed)          0.171     1.808    vga_unit/Q[4]
    SLICE_X5Y14          LUT6 (Prop_lut6_I5_O)        0.045     1.853 r  vga_unit/v_count_next[5]_i_1/O
                         net (fo=1, routed)           0.000     1.853    vga_unit/v_count_next[5]_i_1_n_0
    SLICE_X5Y14          FDCE                                         r  vga_unit/v_count_next_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.382ns  (logic 0.186ns (48.672%)  route 0.196ns (51.328%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.589     1.472    vga_unit/v_sync_reg_reg_0
    SLICE_X4Y15          FDCE                                         r  vga_unit/v_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDCE (Prop_fdce_C_Q)         0.141     1.613 r  vga_unit/v_count_reg_reg[1]/Q
                         net (fo=26, routed)          0.196     1.809    vga_unit/Q[1]
    SLICE_X3Y15          LUT6 (Prop_lut6_I1_O)        0.045     1.854 r  vga_unit/v_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.854    vga_unit/v_count_next[2]_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  vga_unit/v_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            text_unit/char_addr_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.444ns  (logic 0.209ns (47.047%)  route 0.235ns (52.953%))
  Logic Levels:           1  (LUT6=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.560     1.443    vga_unit/v_sync_reg_reg_0
    SLICE_X10Y17         FDCE                                         r  vga_unit/h_count_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 f  vga_unit/h_count_reg_reg[8]/Q
                         net (fo=26, routed)          0.235     1.842    vga_unit/h_count_reg_reg[9]_0[8]
    SLICE_X8Y15          LUT6 (Prop_lut6_I5_O)        0.045     1.887 r  vga_unit/char_addr_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.887    text_unit/D[4]
    SLICE_X8Y15          LDCE                                         r  text_unit/char_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.432ns  (logic 0.186ns (43.051%)  route 0.246ns (56.949%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.585     1.468    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y22          FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.246     1.855    vga_unit/h_count_reg_reg[9]_0[1]
    SLICE_X2Y22          LUT2 (Prop_lut2_I1_O)        0.045     1.900 r  vga_unit/h_count_next[1]_i_1/O
                         net (fo=1, routed)           0.000     1.900    vga_unit/h_count_next_0[1]
    SLICE_X2Y22          FDCE                                         r  vga_unit/h_count_next_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.433ns  (logic 0.187ns (43.183%)  route 0.246ns (56.817%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.585     1.468    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y22          FDCE                                         r  vga_unit/h_count_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y22          FDCE (Prop_fdce_C_Q)         0.141     1.609 r  vga_unit/h_count_reg_reg[1]/Q
                         net (fo=14, routed)          0.246     1.855    vga_unit/h_count_reg_reg[9]_0[1]
    SLICE_X2Y22          LUT3 (Prop_lut3_I1_O)        0.046     1.901 r  vga_unit/h_count_next[2]_i_1/O
                         net (fo=1, routed)           0.000     1.901    vga_unit/h_count_next_0[2]
    SLICE_X2Y22          FDCE                                         r  vga_unit/h_count_next_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/v_count_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/v_count_next_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.427ns  (logic 0.183ns (42.821%)  route 0.244ns (57.179%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.591     1.474    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y15          FDCE                                         r  vga_unit/v_count_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y15          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  vga_unit/v_count_reg_reg[7]/Q
                         net (fo=26, routed)          0.244     1.859    vga_unit/Q[7]
    SLICE_X3Y15          LUT4 (Prop_lut4_I0_O)        0.042     1.901 r  vga_unit/v_count_next[7]_i_1/O
                         net (fo=1, routed)           0.000     1.901    vga_unit/v_count_next[7]_i_1_n_0
    SLICE_X3Y15          FDCE                                         r  vga_unit/v_count_next_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_unit/h_count_reg_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            vga_unit/h_count_next_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.460ns  (logic 0.206ns (44.797%)  route 0.254ns (55.203%))
  Logic Levels:           1  (LUT4=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.560     1.443    vga_unit/v_sync_reg_reg_0
    SLICE_X10Y17         FDCE                                         r  vga_unit/h_count_reg_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y17         FDCE (Prop_fdce_C_Q)         0.164     1.607 r  vga_unit/h_count_reg_reg[9]/Q
                         net (fo=26, routed)          0.254     1.861    vga_unit/h_count_reg_reg[9]_0[9]
    SLICE_X9Y17          LUT4 (Prop_lut4_I2_O)        0.042     1.903 r  vga_unit/h_count_next[9]_i_1/O
                         net (fo=1, routed)           0.000     1.903    vga_unit/h_count_next_0[9]
    SLICE_X9Y17          FDCE                                         r  vga_unit/h_count_next_reg[9]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           192 Endpoints
Min Delay           192 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[10]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.580ns  (logic 1.441ns (25.831%)  route 4.138ns (74.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.138     5.580    reset_IBUF
    SLICE_X1Y29          FDCE                                         f  rgb_reg_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.508     4.849    clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  rgb_reg_reg[10]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[10]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.580ns  (logic 1.441ns (25.831%)  route 4.138ns (74.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.138     5.580    reset_IBUF
    SLICE_X1Y29          FDCE                                         f  rgb_reg_reg[10]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.508     4.849    clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  rgb_reg_reg[10]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.580ns  (logic 1.441ns (25.831%)  route 4.138ns (74.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.138     5.580    reset_IBUF
    SLICE_X1Y29          FDCE                                         f  rgb_reg_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.508     4.849    clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  rgb_reg_reg[11]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[11]_lopt_replica/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.580ns  (logic 1.441ns (25.831%)  route 4.138ns (74.169%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.849ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         4.138     5.580    reset_IBUF
    SLICE_X1Y29          FDCE                                         f  rgb_reg_reg[11]_lopt_replica/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.508     4.849    clk_IBUF_BUFG
    SLICE_X1Y29          FDCE                                         r  rgb_reg_reg[11]_lopt_replica/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.164ns  (logic 1.441ns (27.911%)  route 3.723ns (72.089%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.723     5.164    reset_IBUF
    SLICE_X0Y26          FDCE                                         f  rgb_reg_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.504     4.845    clk_IBUF_BUFG
    SLICE_X0Y26          FDCE                                         r  rgb_reg_reg[7]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.159ns  (logic 1.441ns (27.935%)  route 3.718ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.718     5.159    reset_IBUF
    SLICE_X1Y26          FDCE                                         f  rgb_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.504     4.845    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  rgb_reg_reg[3]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.159ns  (logic 1.441ns (27.935%)  route 3.718ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.718     5.159    reset_IBUF
    SLICE_X1Y26          FDCE                                         f  rgb_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.504     4.845    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  rgb_reg_reg[4]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.159ns  (logic 1.441ns (27.935%)  route 3.718ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.718     5.159    reset_IBUF
    SLICE_X1Y26          FDCE                                         f  rgb_reg_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.504     4.845    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  rgb_reg_reg[5]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            rgb_reg_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.159ns  (logic 1.441ns (27.935%)  route 3.718ns (72.065%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.845ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.718     5.159    reset_IBUF
    SLICE_X1Y26          FDCE                                         f  rgb_reg_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.504     4.845    clk_IBUF_BUFG
    SLICE_X1Y26          FDCE                                         r  rgb_reg_reg[6]/C

Slack:                    inf
  Source:                 reset
                            (input port)
  Destination:            vga_unit/h_count_reg_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.072ns  (logic 1.441ns (28.416%)  route 3.631ns (71.584%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.848ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 f  reset (IN)
                         net (fo=0)                   0.000     0.000    reset
    U18                  IBUF (Prop_ibuf_I_O)         1.441     1.441 f  reset_IBUF_inst/O
                         net (fo=124, routed)         3.631     5.072    vga_unit/AR[0]
    SLICE_X1Y21          FDCE                                         f  vga_unit/h_count_reg_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         1.507     4.848    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y21          FDCE                                         r  vga_unit/h_count_reg_reg[4]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.232ns  (logic 0.128ns (55.264%)  route 0.104ns (44.736%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[7]/C
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  vga_unit/v_count_next_reg[7]/Q
                         net (fo=1, routed)           0.104     0.232    vga_unit/v_count_next[7]
    SLICE_X1Y15          FDCE                                         r  vga_unit/v_count_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.860     1.987    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y15          FDCE                                         r  vga_unit/v_count_reg_reg[7]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.251ns  (logic 0.148ns (58.859%)  route 0.103ns (41.141%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[2]/C
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.148     0.148 r  vga_unit/h_count_next_reg[2]/Q
                         net (fo=1, routed)           0.103     0.251    vga_unit/h_count_next[2]
    SLICE_X1Y22          FDCE                                         r  vga_unit/h_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.853     1.980    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y22          FDCE                                         r  vga_unit/h_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.522%)  route 0.113ns (44.478%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[8]/C
    SLICE_X9Y17          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[8]/Q
                         net (fo=1, routed)           0.113     0.254    vga_unit/h_count_next[8]
    SLICE_X10Y17         FDCE                                         r  vga_unit/h_count_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.828     1.955    vga_unit/v_sync_reg_reg_0
    SLICE_X10Y17         FDCE                                         r  vga_unit/h_count_reg_reg[8]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.331%)  route 0.114ns (44.669%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y14          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[1]/C
    SLICE_X4Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[1]/Q
                         net (fo=1, routed)           0.114     0.255    vga_unit/v_count_next[1]
    SLICE_X4Y15          FDCE                                         r  vga_unit/v_count_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.858     1.985    vga_unit/v_sync_reg_reg_0
    SLICE_X4Y15          FDCE                                         r  vga_unit/v_count_reg_reg[1]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[0]/C
    SLICE_X3Y24          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/h_count_next_reg[0]/Q
                         net (fo=1, routed)           0.116     0.257    vga_unit/h_count_next[0]
    SLICE_X2Y24          FDCE                                         r  vga_unit/h_count_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.850     1.977    vga_unit/v_sync_reg_reg_0
    SLICE_X2Y24          FDCE                                         r  vga_unit/h_count_reg_reg[0]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[2]/C
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[2]/Q
                         net (fo=1, routed)           0.117     0.258    vga_unit/v_count_next[2]
    SLICE_X4Y15          FDCE                                         r  vga_unit/v_count_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.858     1.985    vga_unit/v_sync_reg_reg_0
    SLICE_X4Y15          FDCE                                         r  vga_unit/v_count_reg_reg[2]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.265ns  (logic 0.164ns (61.886%)  route 0.101ns (38.114%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[3]/C
    SLICE_X2Y22          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[3]/Q
                         net (fo=1, routed)           0.101     0.265    vga_unit/h_count_next[3]
    SLICE_X1Y22          FDCE                                         r  vga_unit/h_count_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.853     1.980    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y22          FDCE                                         r  vga_unit/h_count_reg_reg[3]/C

Slack:                    inf
  Source:                 vga_unit/h_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/h_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.280ns  (logic 0.164ns (58.537%)  route 0.116ns (41.463%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y19          FDCE                         0.000     0.000 r  vga_unit/h_count_next_reg[6]/C
    SLICE_X8Y19          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  vga_unit/h_count_next_reg[6]/Q
                         net (fo=1, routed)           0.116     0.280    vga_unit/h_count_next[6]
    SLICE_X9Y19          FDCE                                         r  vga_unit/h_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.826     1.953    vga_unit/v_sync_reg_reg_0
    SLICE_X9Y19          FDCE                                         r  vga_unit/h_count_reg_reg[6]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[5]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y14          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[5]/C
    SLICE_X5Y14          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[5]/Q
                         net (fo=1, routed)           0.153     0.294    vga_unit/v_count_next[5]
    SLICE_X6Y14          FDCE                                         r  vga_unit/v_count_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.859     1.986    vga_unit/v_sync_reg_reg_0
    SLICE_X6Y14          FDCE                                         r  vga_unit/v_count_reg_reg[5]/C

Slack:                    inf
  Source:                 vga_unit/v_count_next_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            vga_unit/v_count_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.294ns  (logic 0.141ns (47.936%)  route 0.153ns (52.064%))
  Logic Levels:           1  (FDCE=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDCE                         0.000     0.000 r  vga_unit/v_count_next_reg[6]/C
    SLICE_X3Y15          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  vga_unit/v_count_next_reg[6]/Q
                         net (fo=1, routed)           0.153     0.294    vga_unit/v_count_next[6]
    SLICE_X1Y15          FDCE                                         r  vga_unit/v_count_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=155, routed)         0.860     1.987    vga_unit/v_sync_reg_reg_0
    SLICE_X1Y15          FDCE                                         r  vga_unit/v_count_reg_reg[6]/C





