circuit Immediate_Gen :
  module Immediate_Gen :
    input clock : Clock
    input reset : UInt<1>
    input io_instr : UInt<32>
    output io_immd_se : SInt<32>
    input io_pc : UInt<32>

    node _T = bits(io_instr, 6, 0) @[Immediate_Gen.scala 17:22]
    node _T_1 = eq(_T, UInt<6>("h23")) @[Immediate_Gen.scala 17:27]
    node _io_immd_se_T = bits(io_instr, 31, 31) @[Immediate_Gen.scala 18:52]
    node _io_immd_se_T_1 = bits(_io_immd_se_T, 0, 0) @[Bitwise.scala 72:15]
    node io_immd_se_hi_hi = mux(_io_immd_se_T_1, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12]
    node io_immd_se_hi_lo = bits(io_instr, 31, 25) @[Immediate_Gen.scala 18:66]
    node io_immd_se_lo = bits(io_instr, 11, 7) @[Immediate_Gen.scala 18:82]
    node io_immd_se_hi = cat(io_immd_se_hi_hi, io_immd_se_hi_lo) @[Cat.scala 30:58]
    node _io_immd_se_T_2 = cat(io_immd_se_hi, io_immd_se_lo) @[Cat.scala 30:58]
    node _io_immd_se_T_3 = asSInt(_io_immd_se_T_2) @[Immediate_Gen.scala 18:91]
    node _T_2 = bits(io_instr, 6, 0) @[Immediate_Gen.scala 21:23]
    node _T_3 = eq(_T_2, UInt<5>("h17")) @[Immediate_Gen.scala 21:28]
    node io_immd_se_hi_hi_hi = bits(io_instr, 31, 31) @[Immediate_Gen.scala 22:44]
    node io_immd_se_hi_hi_lo = bits(io_instr, 30, 25) @[Immediate_Gen.scala 22:57]
    node io_immd_se_hi_lo_1 = bits(io_instr, 24, 21) @[Immediate_Gen.scala 22:73]
    node io_immd_se_lo_hi = bits(io_instr, 20, 20) @[Immediate_Gen.scala 22:89]
    node io_immd_se_lo_lo = bits(io_instr, 19, 12) @[Immediate_Gen.scala 22:102]
    node io_immd_se_lo_1 = cat(io_immd_se_lo_hi, io_immd_se_lo_lo) @[Cat.scala 30:58]
    node io_immd_se_hi_hi_1 = cat(io_immd_se_hi_hi_hi, io_immd_se_hi_hi_lo) @[Cat.scala 30:58]
    node io_immd_se_hi_1 = cat(io_immd_se_hi_hi_1, io_immd_se_hi_lo_1) @[Cat.scala 30:58]
    node _io_immd_se_T_4 = cat(io_immd_se_hi_1, io_immd_se_lo_1) @[Cat.scala 30:58]
    node _io_immd_se_T_5 = dshl(_io_immd_se_T_4, UInt<4>("hc")) @[Immediate_Gen.scala 22:111]
    node _io_immd_se_T_6 = asSInt(_io_immd_se_T_5) @[Immediate_Gen.scala 22:120]
    node _T_4 = bits(io_instr, 6, 0) @[Immediate_Gen.scala 25:23]
    node _T_5 = eq(_T_4, UInt<5>("h13")) @[Immediate_Gen.scala 25:28]
    node _io_immd_se_T_7 = bits(io_instr, 31, 31) @[Immediate_Gen.scala 26:52]
    node _io_immd_se_T_8 = bits(_io_immd_se_T_7, 0, 0) @[Bitwise.scala 72:15]
    node io_immd_se_hi_2 = mux(_io_immd_se_T_8, UInt<20>("hfffff"), UInt<20>("h0")) @[Bitwise.scala 72:12]
    node io_immd_se_lo_2 = bits(io_instr, 31, 20) @[Immediate_Gen.scala 26:66]
    node _io_immd_se_T_9 = cat(io_immd_se_hi_2, io_immd_se_lo_2) @[Cat.scala 30:58]
    node _io_immd_se_T_10 = asSInt(_io_immd_se_T_9) @[Immediate_Gen.scala 26:76]
    node _T_6 = bits(io_instr, 6, 0) @[Immediate_Gen.scala 29:23]
    node _T_7 = eq(_T_6, UInt<7>("h63")) @[Immediate_Gen.scala 29:28]
    node _io_immd_se_T_11 = bits(io_instr, 31, 31) @[Immediate_Gen.scala 30:52]
    node _io_immd_se_T_12 = bits(_io_immd_se_T_11, 0, 0) @[Bitwise.scala 72:15]
    node io_immd_se_hi_hi_hi_1 = mux(_io_immd_se_T_12, UInt<19>("h7ffff"), UInt<19>("h0")) @[Bitwise.scala 72:12]
    node io_immd_se_hi_hi_lo_1 = bits(io_instr, 31, 31) @[Immediate_Gen.scala 30:66]
    node io_immd_se_hi_lo_2 = bits(io_instr, 7, 7) @[Immediate_Gen.scala 30:79]
    node io_immd_se_lo_hi_hi = bits(io_instr, 30, 25) @[Immediate_Gen.scala 30:91]
    node io_immd_se_lo_hi_lo = bits(io_instr, 11, 8) @[Immediate_Gen.scala 30:107]
    node io_immd_se_lo_hi_1 = cat(io_immd_se_lo_hi_hi, io_immd_se_lo_hi_lo) @[Cat.scala 30:58]
    node io_immd_se_lo_3 = cat(io_immd_se_lo_hi_1, UInt<1>("h0")) @[Cat.scala 30:58]
    node io_immd_se_hi_hi_2 = cat(io_immd_se_hi_hi_hi_1, io_immd_se_hi_hi_lo_1) @[Cat.scala 30:58]
    node io_immd_se_hi_3 = cat(io_immd_se_hi_hi_2, io_immd_se_hi_lo_2) @[Cat.scala 30:58]
    node _io_immd_se_T_13 = cat(io_immd_se_hi_3, io_immd_se_lo_3) @[Cat.scala 30:58]
    node _io_immd_se_T_14 = add(_io_immd_se_T_13, io_pc) @[Immediate_Gen.scala 30:119]
    node _io_immd_se_T_15 = tail(_io_immd_se_T_14, 1) @[Immediate_Gen.scala 30:119]
    node _io_immd_se_T_16 = asSInt(_io_immd_se_T_15) @[Immediate_Gen.scala 30:134]
    node _T_8 = bits(io_instr, 6, 0) @[Immediate_Gen.scala 33:23]
    node _T_9 = eq(_T_8, UInt<7>("h6f")) @[Immediate_Gen.scala 33:28]
    node _io_immd_se_T_17 = bits(io_instr, 31, 31) @[Immediate_Gen.scala 34:52]
    node _io_immd_se_T_18 = bits(_io_immd_se_T_17, 0, 0) @[Bitwise.scala 72:15]
    node io_immd_se_hi_hi_hi_2 = mux(_io_immd_se_T_18, UInt<11>("h7ff"), UInt<11>("h0")) @[Bitwise.scala 72:12]
    node io_immd_se_hi_hi_lo_2 = bits(io_instr, 31, 31) @[Immediate_Gen.scala 34:66]
    node io_immd_se_hi_lo_hi = bits(io_instr, 19, 12) @[Immediate_Gen.scala 34:79]
    node io_immd_se_hi_lo_lo = bits(io_instr, 20, 20) @[Immediate_Gen.scala 34:95]
    node io_immd_se_lo_hi_hi_1 = bits(io_instr, 30, 25) @[Immediate_Gen.scala 34:108]
    node io_immd_se_lo_hi_lo_1 = bits(io_instr, 24, 21) @[Immediate_Gen.scala 34:124]
    node io_immd_se_lo_hi_2 = cat(io_immd_se_lo_hi_hi_1, io_immd_se_lo_hi_lo_1) @[Cat.scala 30:58]
    node io_immd_se_lo_4 = cat(io_immd_se_lo_hi_2, UInt<1>("h0")) @[Cat.scala 30:58]
    node io_immd_se_hi_lo_3 = cat(io_immd_se_hi_lo_hi, io_immd_se_hi_lo_lo) @[Cat.scala 30:58]
    node io_immd_se_hi_hi_3 = cat(io_immd_se_hi_hi_hi_2, io_immd_se_hi_hi_lo_2) @[Cat.scala 30:58]
    node io_immd_se_hi_4 = cat(io_immd_se_hi_hi_3, io_immd_se_hi_lo_3) @[Cat.scala 30:58]
    node _io_immd_se_T_19 = cat(io_immd_se_hi_4, io_immd_se_lo_4) @[Cat.scala 30:58]
    node _io_immd_se_T_20 = asSInt(_io_immd_se_T_19) @[Immediate_Gen.scala 34:139]
    node _GEN_0 = mux(_T_9, _io_immd_se_T_20, asSInt(UInt<1>("h0"))) @[Immediate_Gen.scala 33:44 Immediate_Gen.scala 34:28 Immediate_Gen.scala 15:20]
    node _GEN_1 = mux(_T_7, _io_immd_se_T_16, _GEN_0) @[Immediate_Gen.scala 29:44 Immediate_Gen.scala 30:28]
    node _GEN_2 = mux(_T_5, _io_immd_se_T_10, _GEN_1) @[Immediate_Gen.scala 25:44 Immediate_Gen.scala 26:28]
    node _GEN_3 = mux(_T_3, _io_immd_se_T_6, _GEN_2) @[Immediate_Gen.scala 21:44 Immediate_Gen.scala 22:28]
    node _GEN_4 = mux(_T_1, _io_immd_se_T_3, _GEN_3) @[Immediate_Gen.scala 17:43 Immediate_Gen.scala 18:28]
    io_immd_se <= asSInt(bits(_GEN_4, 31, 0))
