// Seed: 1175175471
module module_0 (
    output wor id_0,
    output wor id_1,
    input wor id_2,
    input supply1 id_3,
    input supply1 id_4,
    output wor id_5
);
  wire id_7;
  module_2 modCall_1 (
      id_0,
      id_2,
      id_5,
      id_2,
      id_5,
      id_3,
      id_4,
      id_4,
      id_2,
      id_5,
      id_0,
      id_1,
      id_4,
      id_0
  );
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    output supply1 id_2,
    input supply0 id_3,
    output supply0 id_4,
    input supply0 id_5
);
  logic id_7 = 1;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_5,
      id_3,
      id_5,
      id_0
  );
  assign modCall_1.id_0 = 0;
  parameter id_8 = (1);
  logic id_9 = -1;
endmodule
module module_2 (
    output supply0 id_0,
    input tri id_1,
    output tri0 id_2,
    input wand id_3,
    output tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input wire id_7,
    input tri id_8,
    output supply0 id_9
    , id_15,
    output tri0 id_10,
    output tri1 id_11,
    input wand id_12,
    output supply0 id_13
);
  wire [1 : -1] id_16;
  assign module_0.id_5 = 0;
endmodule
