# Traffic_light_controller

ğŸš¦ Traffic Light Controller â€“ Verilog FSM
ğŸ“Œ Project Overview

This project implements a 3-state Traffic Light Controller using Verilog HDL.

The design is based on a synchronous Finite State Machine (FSM) with counter-based timing control and verified using a behavioral testbench in Vivado.

ğŸ¯ Design Specifications
States

RED â†’ 10 clock cycles

GREEN â†’ 10 clock cycles

YELLOW â†’ 5 clock cycles

State Sequence

RED â†’ GREEN â†’ YELLOW â†’ repeat

Total Cycle Length

25 clock cycles per full traffic cycle.

ğŸ— Architecture

Single clocked always block

Active-high synchronous reset

2-bit state encoding

4-bit counter for timing control

No inferred latches

Clean state transition logic

ğŸ” State Transition Logic
Current State	Counter Condition	Next State
RED	counter == 9	GREEN
GREEN	counter == 9	YELLOW
YELLOW	counter == 4	RED

Counter resets to 0 on every state transition.

ğŸ§ª Verification Strategy

Testbench includes:

10 ns clock generator

Reset applied at start

Reset tested during operation

Long simulation run (multiple traffic cycles)

Verified in Waveform:

âœ” Correct cycle duration per state
âœ” Counter reset at transition
âœ” Proper state sequencing
âœ” Stable operation across multiple cycles
âœ” Reset recovery behavior

ğŸ›  Tools Used

Xilinx Vivado (Behavioral Simulation)

Verilog HDL

ğŸ“‚ Repository Structure
traffic-light-fsm/
â”‚
â”œâ”€â”€ traffic_light.v
â”œâ”€â”€ traffic_light_tb.v
â”œâ”€â”€ waveform.png
â””â”€â”€ README.md
ğŸ“š Key Learning Outcomes

FSM design using synchronous logic

Cycle-accurate counter control

Reset polarity handling

Waveform-driven debugging

Clean RTL coding practices

ğŸš€ Future Improvements

Add LED output signals

Implement asynchronous reset version

Add pedestrian crossing logic

Convert to parameterized timing design
