// Seed: 925016258
module module_0 (
    output wire id_0
);
  wire id_2 = id_2;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wand id_2,
    input wand id_3,
    input wor id_4,
    id_15,
    output wire id_5,
    input wor id_6,
    input wand id_7,
    input supply0 id_8,
    input wire id_9,
    input wire id_10,
    output tri0 id_11,
    output wor id_12,
    output tri1 id_13
);
  uwire id_16 = 1 && 1'b0, id_17 = 1;
  integer id_18;
  wire id_19;
  assign id_11 = -1 <= id_4;
  module_0 modCall_1 (id_5);
endmodule
