//! NVIC implementation details, mostly interrupt handler numbers

#![allow(unused)] // Not everything is used right now.

pub const DMA0_DMA16: u32 = 0;
pub const DMA1_DMA17: u32 = 1;
pub const DMA2_DMA18: u32 = 2;
pub const DMA3_DMA19: u32 = 3;
pub const DMA4_DMA20: u32 = 4;
pub const DMA5_DMA21: u32 = 5;
pub const DMA6_DMA22: u32 = 6;
pub const DMA7_DMA23: u32 = 7;
pub const DMA8_DMA24: u32 = 8;
pub const DMA9_DMA25: u32 = 9;
pub const DMA10_DMA26: u32 = 10;
pub const DMA11_DMA27: u32 = 11;
pub const DMA12_DMA28: u32 = 12;
pub const DMA13_DMA29: u32 = 13;
pub const DMA14_DMA30: u32 = 14;
pub const DMA15_DMA31: u32 = 15;
pub const DMA_ERROR: u32 = 16;
pub const CTI0_ERROR: u32 = 17;
pub const CTI1_ERROR: u32 = 18;
pub const CORE: u32 = 19;
pub const LPUART1: u32 = 20;
pub const LPUART2: u32 = 21;
pub const LPUART3: u32 = 22;
pub const LPUART4: u32 = 23;
pub const LPUART5: u32 = 24;
pub const LPUART6: u32 = 25;
pub const LPUART7: u32 = 26;
pub const LPUART8: u32 = 27;
pub const LPI2C1: u32 = 28;
pub const LPI2C2: u32 = 29;
pub const LPI2C3: u32 = 30;
pub const LPI2C4: u32 = 31;
pub const LPSPI1: u32 = 32;
pub const LPSPI2: u32 = 33;
pub const LPSPI3: u32 = 34;
pub const LPSPI4: u32 = 35;
pub const CAN1: u32 = 36;
pub const CAN2: u32 = 37;
pub const FLEXRAM: u32 = 38;
pub const KPP: u32 = 39;
pub const TSC_DIG: u32 = 40;
pub const GPR_IRQ: u32 = 41;
pub const LCDIF: u32 = 42;
pub const CSI: u32 = 43;
pub const PXP: u32 = 44;
pub const WDOG2: u32 = 45;
pub const SNVS_HP_WRAPPER: u32 = 46;
pub const SNVS_HP_WRAPPER_TZ: u32 = 47;
pub const SNVS_LP_WRAPPER: u32 = 48;
pub const CSU: u32 = 49;
pub const DCP: u32 = 50;
pub const DCP_VMI: u32 = 51;
pub const TRNG: u32 = 53;
pub const SJC: u32 = 54;
pub const BEE: u32 = 55;
pub const SAI1: u32 = 56;
pub const SAI2: u32 = 57;
pub const SAI3_RX: u32 = 58;
pub const SAI3_TX: u32 = 59;
pub const SPDIF: u32 = 60;
pub const PMU_EVENT: u32 = 61;
pub const TEMP_LOW_HIGH: u32 = 63;
pub const TEMP_PANIC: u32 = 64;
pub const USB_PHY1: u32 = 65;
pub const USB_PHY2: u32 = 66;
pub const ADC1: u32 = 67;
pub const ADC2: u32 = 68;
pub const DCDC: u32 = 69;
pub const GPIO1_INT0: u32 = 72;
pub const GPIO1_INT1: u32 = 73;
pub const GPIO1_INT2: u32 = 74;
pub const GPIO1_INT3: u32 = 75;
pub const GPIO1_INT4: u32 = 76;
pub const GPIO1_INT5: u32 = 77;
pub const GPIO1_INT6: u32 = 78;
pub const GPIO1_INT7: u32 = 79;
pub const GPIO1_COMBINED_0_15: u32 = 80;
pub const GPIO1_COMBINED_16_31: u32 = 81;
pub const GPIO2_COMBINED_0_15: u32 = 82;
pub const GPIO2_COMBINED_16_31: u32 = 83;
pub const GPIO3_COMBINED_0_15: u32 = 84;
pub const GPIO3_COMBINED_16_31: u32 = 85;
pub const GPIO4_COMBINED_0_15: u32 = 86;
pub const GPIO4_COMBINED_16_31: u32 = 87;
pub const GPIO5_COMBINED_0_15: u32 = 88;
pub const GPIO5_COMBINED_16_31: u32 = 89;
pub const FLEXIO1: u32 = 90;
pub const FLEXIO2: u32 = 91;
pub const WDOG1: u32 = 92;
pub const RTWDOG: u32 = 93;
pub const EWM: u32 = 94;
pub const CCM_1: u32 = 95;
pub const CCM_2: u32 = 96;
pub const GPC: u32 = 97;
pub const SRC: u32 = 98;
pub const GPT1: u32 = 100;
pub const GPT2: u32 = 101;
pub const PWM1_0: u32 = 102;
pub const PWM1_1: u32 = 103;
pub const PWM1_2: u32 = 104;
pub const PWM1_3: u32 = 105;
pub const PWM1_FAULT: u32 = 106;
pub const FLEXSPI2: u32 = 107;
pub const FLEXSPI: u32 = 108;
pub const SEMC: u32 = 109;
pub const USDHC1: u32 = 110;
pub const USDHC2: u32 = 111;
pub const USB_OTG2: u32 = 112;
pub const USB_OTG1: u32 = 113;
pub const ENET: u32 = 114;
pub const ENET_1588_TIMER: u32 = 115;
pub const XBAR1_IRQ_0_1: u32 = 116;
pub const XBAR1_IRQ_2_3: u32 = 117;
pub const ADC_ETC_IRQ0: u32 = 118;
pub const ADC_ETC_IRQ1: u32 = 119;
pub const ADC_ETC_IRQ2: u32 = 120;
pub const ADC_ETC_ERROR_IRQ: u32 = 121;
pub const PIT: u32 = 122;
pub const ACMP1: u32 = 123;
pub const ACMP2: u32 = 124;
pub const ACMP3: u32 = 125;
pub const ACMP4: u32 = 126;
pub const ENC1: u32 = 129;
pub const ENC2: u32 = 130;
pub const ENC3: u32 = 131;
pub const ENC4: u32 = 132;
pub const TMR1: u32 = 133;
pub const TMR2: u32 = 134;
pub const TMR3: u32 = 135;
pub const TMR4: u32 = 136;
pub const PWM2_0: u32 = 137;
pub const PWM2_1: u32 = 138;
pub const PWM2_2: u32 = 139;
pub const PWM2_3: u32 = 140;
pub const PWM2_FAULT: u32 = 141;
pub const PWM3_0: u32 = 142;
pub const PWM3_1: u32 = 143;
pub const PWM3_2: u32 = 144;
pub const PWM3_3: u32 = 145;
pub const PWM3_FAULT: u32 = 146;
pub const PWM4_0: u32 = 147;
pub const PWM4_1: u32 = 148;
pub const PWM4_2: u32 = 149;
pub const PWM4_3: u32 = 150;
pub const PWM4_FAULT: u32 = 151;
pub const ENET2: u32 = 152;
pub const ENET2_1588_TIMER: u32 = 153;
pub const CAN3: u32 = 154;
pub const FLEXIO3: u32 = 156;
pub const GPIO6_7_8_9: u32 = 157;
