{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1556867777729 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition " "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1556867777729 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri May 03 08:16:17 2019 " "Processing started: Fri May 03 08:16:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1556867777729 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1556867777729 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Pong -c Pong --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1556867777729 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1556867779250 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1556867779250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paddle.v 1 1 " "Found 1 design units, including 1 entities, in source file paddle.v" { { "Info" "ISGN_ENTITY_NAME" "1 Paddle " "Found entity 1: Paddle" {  } { { "Paddle.v" "" { Text "E:/Documents/GitHub/Pong/Paddle.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867790918 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556867790918 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "paddles.v 1 1 " "Found 1 design units, including 1 entities, in source file paddles.v" { { "Info" "ISGN_ENTITY_NAME" "1 Paddles " "Found entity 1: Paddles" {  } { { "Paddles.v" "" { Text "E:/Documents/GitHub/Pong/Paddles.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867790945 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556867790945 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lt24display.v 4 4 " "Found 4 design units, including 4 entities, in source file lt24display.v" { { "Info" "ISGN_ENTITY_NAME" "1 LT24Display " "Found entity 1: LT24Display" {  } { { "LT24Display.v" "" { Text "E:/Documents/GitHub/Pong/LT24Display.v" 86 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867790989 ""} { "Info" "ISGN_ENTITY_NAME" "2 LT24DisplayInterface " "Found entity 2: LT24DisplayInterface" {  } { { "LT24Display.v" "" { Text "E:/Documents/GitHub/Pong/LT24Display.v" 409 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867790989 ""} { "Info" "ISGN_ENTITY_NAME" "3 ResetSynchroniser " "Found entity 3: ResetSynchroniser" {  } { { "LT24Display.v" "" { Text "E:/Documents/GitHub/Pong/LT24Display.v" 493 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867790989 ""} { "Info" "ISGN_ENTITY_NAME" "4 LT24InitialData " "Found entity 4: LT24InitialData" {  } { { "LT24Display.v" "" { Text "E:/Documents/GitHub/Pong/LT24Display.v" 523 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867790989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556867790989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display7segment.v 1 1 " "Found 1 design units, including 1 entities, in source file display7segment.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display7Segment " "Found entity 1: Display7Segment" {  } { { "Display7Segment.v" "" { Text "E:/Documents/GitHub/Pong/Display7Segment.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867791017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556867791017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ball.v 1 1 " "Found 1 design units, including 1 entities, in source file ball.v" { { "Info" "ISGN_ENTITY_NAME" "1 Ball " "Found entity 1: Ball" {  } { { "Ball.v" "" { Text "E:/Documents/GitHub/Pong/Ball.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867791044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556867791044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "E:/Documents/GitHub/Pong/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867791077 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556867791077 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pong.v 1 1 " "Found 1 design units, including 1 entities, in source file pong.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pong " "Found entity 1: Pong" {  } { { "Pong.v" "" { Text "E:/Documents/GitHub/Pong/Pong.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867791099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556867791099 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binarytobcd.v 1 1 " "Found 1 design units, including 1 entities, in source file binarytobcd.v" { { "Info" "ISGN_ENTITY_NAME" "1 BinaryToBCD " "Found entity 1: BinaryToBCD" {  } { { "BinaryToBCD.v" "" { Text "E:/Documents/GitHub/Pong/BinaryToBCD.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867791130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556867791130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "scoreboard.v 1 1 " "Found 1 design units, including 1 entities, in source file scoreboard.v" { { "Info" "ISGN_ENTITY_NAME" "1 Scoreboard " "Found entity 1: Scoreboard" {  } { { "Scoreboard.v" "" { Text "E:/Documents/GitHub/Pong/Scoreboard.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867791175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556867791175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "yaddr.v 1 1 " "Found 1 design units, including 1 entities, in source file yaddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Yaddr " "Found entity 1: Yaddr" {  } { { "Yaddr.v" "" { Text "E:/Documents/GitHub/Pong/Yaddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867791201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556867791201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xaddr.v 1 1 " "Found 1 design units, including 1 entities, in source file xaddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 Xaddr " "Found entity 1: Xaddr" {  } { { "Xaddr.v" "" { Text "E:/Documents/GitHub/Pong/Xaddr.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867791228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556867791228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "graphics.v 1 1 " "Found 1 design units, including 1 entities, in source file graphics.v" { { "Info" "ISGN_ENTITY_NAME" "1 Graphics " "Found entity 1: Graphics" {  } { { "Graphics.v" "" { Text "E:/Documents/GitHub/Pong/Graphics.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1556867791268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1556867791268 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "paddle_1_y Pong.v(94) " "Verilog HDL Implicit Net warning at Pong.v(94): created implicit net for \"paddle_1_y\"" {  } { { "Pong.v" "" { Text "E:/Documents/GitHub/Pong/Pong.v" 94 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1556867791271 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "paddle_2_y Pong.v(95) " "Verilog HDL Implicit Net warning at Pong.v(95): created implicit net for \"paddle_2_y\"" {  } { { "Pong.v" "" { Text "E:/Documents/GitHub/Pong/Pong.v" 95 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1556867791271 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Pong " "Elaborating entity \"Pong\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1556867791446 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24Display LT24Display:Display " "Elaborating entity \"LT24Display\" for hierarchy \"LT24Display:Display\"" {  } { { "Pong.v" "Display" { Text "E:/Documents/GitHub/Pong/Pong.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556867791496 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ResetSynchroniser LT24Display:Display\|ResetSynchroniser:resetGen " "Elaborating entity \"ResetSynchroniser\" for hierarchy \"LT24Display:Display\|ResetSynchroniser:resetGen\"" {  } { { "LT24Display.v" "resetGen" { Text "E:/Documents/GitHub/Pong/LT24Display.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556867791544 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24InitialData LT24Display:Display\|LT24InitialData:initDataRom " "Elaborating entity \"LT24InitialData\" for hierarchy \"LT24Display:Display\|LT24InitialData:initDataRom\"" {  } { { "LT24Display.v" "initDataRom" { Text "E:/Documents/GitHub/Pong/LT24Display.v" 174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556867791590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LT24DisplayInterface LT24Display:Display\|LT24DisplayInterface:LT24Interface " "Elaborating entity \"LT24DisplayInterface\" for hierarchy \"LT24Display:Display\|LT24DisplayInterface:LT24Interface\"" {  } { { "LT24Display.v" "LT24Interface" { Text "E:/Documents/GitHub/Pong/LT24Display.v" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556867791628 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Xaddr Xaddr:GameXaddr " "Elaborating entity \"Xaddr\" for hierarchy \"Xaddr:GameXaddr\"" {  } { { "Pong.v" "GameXaddr" { Text "E:/Documents/GitHub/Pong/Pong.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556867791669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 Xaddr.v(24) " "Verilog HDL assignment warning at Xaddr.v(24): truncated value with size 9 to match size of target (8)" {  } { { "Xaddr.v" "" { Text "E:/Documents/GitHub/Pong/Xaddr.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791704 "|Pong|Xaddr:GameXaddr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Yaddr Yaddr:GameYaddr " "Elaborating entity \"Yaddr\" for hierarchy \"Yaddr:GameYaddr\"" {  } { { "Pong.v" "GameYaddr" { Text "E:/Documents/GitHub/Pong/Pong.v" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556867791712 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Yaddr.v(24) " "Verilog HDL assignment warning at Yaddr.v(24): truncated value with size 32 to match size of target (9)" {  } { { "Yaddr.v" "" { Text "E:/Documents/GitHub/Pong/Yaddr.v" 24 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791742 "|Pong|Yaddr:GameYaddr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:GameClock " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:GameClock\"" {  } { { "Pong.v" "GameClock" { Text "E:/Documents/GitHub/Pong/Pong.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556867791749 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ball Ball:GameBall " "Elaborating entity \"Ball\" for hierarchy \"Ball:GameBall\"" {  } { { "Pong.v" "GameBall" { Text "E:/Documents/GitHub/Pong/Pong.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556867791778 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Ball.v(26) " "Verilog HDL assignment warning at Ball.v(26): truncated value with size 32 to match size of target (9)" {  } { { "Ball.v" "" { Text "E:/Documents/GitHub/Pong/Ball.v" 26 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791818 "|Pong|Ball:GameBall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Ball.v(27) " "Verilog HDL assignment warning at Ball.v(27): truncated value with size 32 to match size of target (8)" {  } { { "Ball.v" "" { Text "E:/Documents/GitHub/Pong/Ball.v" 27 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791818 "|Pong|Ball:GameBall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Ball.v(47) " "Verilog HDL assignment warning at Ball.v(47): truncated value with size 32 to match size of target (8)" {  } { { "Ball.v" "" { Text "E:/Documents/GitHub/Pong/Ball.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791818 "|Pong|Ball:GameBall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Ball.v(51) " "Verilog HDL assignment warning at Ball.v(51): truncated value with size 32 to match size of target (8)" {  } { { "Ball.v" "" { Text "E:/Documents/GitHub/Pong/Ball.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791818 "|Pong|Ball:GameBall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Ball.v(57) " "Verilog HDL assignment warning at Ball.v(57): truncated value with size 32 to match size of target (9)" {  } { { "Ball.v" "" { Text "E:/Documents/GitHub/Pong/Ball.v" 57 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791818 "|Pong|Ball:GameBall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Ball.v(61) " "Verilog HDL assignment warning at Ball.v(61): truncated value with size 32 to match size of target (9)" {  } { { "Ball.v" "" { Text "E:/Documents/GitHub/Pong/Ball.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791818 "|Pong|Ball:GameBall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Ball.v(69) " "Verilog HDL assignment warning at Ball.v(69): truncated value with size 32 to match size of target (8)" {  } { { "Ball.v" "" { Text "E:/Documents/GitHub/Pong/Ball.v" 69 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791818 "|Pong|Ball:GameBall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Ball.v(73) " "Verilog HDL assignment warning at Ball.v(73): truncated value with size 32 to match size of target (8)" {  } { { "Ball.v" "" { Text "E:/Documents/GitHub/Pong/Ball.v" 73 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791818 "|Pong|Ball:GameBall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Ball.v(79) " "Verilog HDL assignment warning at Ball.v(79): truncated value with size 32 to match size of target (9)" {  } { { "Ball.v" "" { Text "E:/Documents/GitHub/Pong/Ball.v" 79 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791818 "|Pong|Ball:GameBall"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 9 Ball.v(83) " "Verilog HDL assignment warning at Ball.v(83): truncated value with size 32 to match size of target (9)" {  } { { "Ball.v" "" { Text "E:/Documents/GitHub/Pong/Ball.v" 83 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791818 "|Pong|Ball:GameBall"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Paddle Paddle:Paddle1 " "Elaborating entity \"Paddle\" for hierarchy \"Paddle:Paddle1\"" {  } { { "Pong.v" "Paddle1" { Text "E:/Documents/GitHub/Pong/Pong.v" 117 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556867791823 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Paddle.v(22) " "Verilog HDL assignment warning at Paddle.v(22): truncated value with size 32 to match size of target (8)" {  } { { "Paddle.v" "" { Text "E:/Documents/GitHub/Pong/Paddle.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791847 "|Pong|Paddle:Paddle1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Paddle.v(30) " "Verilog HDL assignment warning at Paddle.v(30): truncated value with size 32 to match size of target (8)" {  } { { "Paddle.v" "" { Text "E:/Documents/GitHub/Pong/Paddle.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791847 "|Pong|Paddle:Paddle1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Paddle.v(34) " "Verilog HDL assignment warning at Paddle.v(34): truncated value with size 32 to match size of target (8)" {  } { { "Paddle.v" "" { Text "E:/Documents/GitHub/Pong/Paddle.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791847 "|Pong|Paddle:Paddle1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Paddle.v(42) " "Verilog HDL assignment warning at Paddle.v(42): truncated value with size 32 to match size of target (8)" {  } { { "Paddle.v" "" { Text "E:/Documents/GitHub/Pong/Paddle.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791847 "|Pong|Paddle:Paddle1"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Paddle.v(46) " "Verilog HDL assignment warning at Paddle.v(46): truncated value with size 32 to match size of target (8)" {  } { { "Paddle.v" "" { Text "E:/Documents/GitHub/Pong/Paddle.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791847 "|Pong|Paddle:Paddle1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Paddle Paddle:Paddle2 " "Elaborating entity \"Paddle\" for hierarchy \"Paddle:Paddle2\"" {  } { { "Pong.v" "Paddle2" { Text "E:/Documents/GitHub/Pong/Pong.v" 127 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556867791852 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Paddle.v(22) " "Verilog HDL assignment warning at Paddle.v(22): truncated value with size 32 to match size of target (8)" {  } { { "Paddle.v" "" { Text "E:/Documents/GitHub/Pong/Paddle.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791869 "|Pong|Paddle:Paddle2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Paddle.v(30) " "Verilog HDL assignment warning at Paddle.v(30): truncated value with size 32 to match size of target (8)" {  } { { "Paddle.v" "" { Text "E:/Documents/GitHub/Pong/Paddle.v" 30 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791869 "|Pong|Paddle:Paddle2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Paddle.v(34) " "Verilog HDL assignment warning at Paddle.v(34): truncated value with size 32 to match size of target (8)" {  } { { "Paddle.v" "" { Text "E:/Documents/GitHub/Pong/Paddle.v" 34 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791869 "|Pong|Paddle:Paddle2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Paddle.v(42) " "Verilog HDL assignment warning at Paddle.v(42): truncated value with size 32 to match size of target (8)" {  } { { "Paddle.v" "" { Text "E:/Documents/GitHub/Pong/Paddle.v" 42 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791869 "|Pong|Paddle:Paddle2"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 Paddle.v(46) " "Verilog HDL assignment warning at Paddle.v(46): truncated value with size 32 to match size of target (8)" {  } { { "Paddle.v" "" { Text "E:/Documents/GitHub/Pong/Paddle.v" 46 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1556867791869 "|Pong|Paddle:Paddle2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Graphics Graphics:GameGraphics " "Elaborating entity \"Graphics\" for hierarchy \"Graphics:GameGraphics\"" {  } { { "Pong.v" "GameGraphics" { Text "E:/Documents/GitHub/Pong/Pong.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1556867791874 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Design Software" 0 -1 1556867792106 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4793 " "Peak virtual memory: 4793 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1556867792219 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri May 03 08:16:32 2019 " "Processing ended: Fri May 03 08:16:32 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1556867792219 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1556867792219 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1556867792219 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1556867792219 ""}
