
timers_driver1.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00002784  00000000  00000000  00000094  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         00000012  00800060  00002784  00002818  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  2 .bss          0000000c  00800072  00800072  0000282a  2**0
                  ALLOC
  3 .stab         00002580  00000000  00000000  0000282c  2**2
                  CONTENTS, READONLY, DEBUGGING
  4 .stabstr      000011fa  00000000  00000000  00004dac  2**0
                  CONTENTS, READONLY, DEBUGGING
  5 .debug_aranges 00000160  00000000  00000000  00005fa6  2**0
                  CONTENTS, READONLY, DEBUGGING
  6 .debug_pubnames 0000018f  00000000  00000000  00006106  2**0
                  CONTENTS, READONLY, DEBUGGING
  7 .debug_info   00002045  00000000  00000000  00006295  2**0
                  CONTENTS, READONLY, DEBUGGING
  8 .debug_abbrev 00001101  00000000  00000000  000082da  2**0
                  CONTENTS, READONLY, DEBUGGING
  9 .debug_line   00000f82  00000000  00000000  000093db  2**0
                  CONTENTS, READONLY, DEBUGGING
 10 .debug_frame  00000180  00000000  00000000  0000a360  2**2
                  CONTENTS, READONLY, DEBUGGING
 11 .debug_str    000002c2  00000000  00000000  0000a4e0  2**0
                  CONTENTS, READONLY, DEBUGGING
 12 .debug_loc    0000088e  00000000  00000000  0000a7a2  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_ranges 00000050  00000000  00000000  0000b030  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
       0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
       4:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       8:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
       c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      10:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      14:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      18:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      1c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      20:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      24:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      28:	0c 94 0e 07 	jmp	0xe1c	; 0xe1c <__vector_10>
      2c:	0c 94 c2 06 	jmp	0xd84	; 0xd84 <__vector_11>
      30:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      34:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      38:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      3c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      40:	0c 94 84 08 	jmp	0x1108	; 0x1108 <__vector_16>
      44:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      48:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      4c:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>
      50:	0c 94 47 00 	jmp	0x8e	; 0x8e <__bad_interrupt>

00000054 <__ctors_end>:
      54:	11 24       	eor	r1, r1
      56:	1f be       	out	0x3f, r1	; 63
      58:	cf e5       	ldi	r28, 0x5F	; 95
      5a:	d4 e0       	ldi	r29, 0x04	; 4
      5c:	de bf       	out	0x3e, r29	; 62
      5e:	cd bf       	out	0x3d, r28	; 61

00000060 <__do_copy_data>:
      60:	10 e0       	ldi	r17, 0x00	; 0
      62:	a0 e6       	ldi	r26, 0x60	; 96
      64:	b0 e0       	ldi	r27, 0x00	; 0
      66:	e4 e8       	ldi	r30, 0x84	; 132
      68:	f7 e2       	ldi	r31, 0x27	; 39
      6a:	02 c0       	rjmp	.+4      	; 0x70 <.do_copy_data_start>

0000006c <.do_copy_data_loop>:
      6c:	05 90       	lpm	r0, Z+
      6e:	0d 92       	st	X+, r0

00000070 <.do_copy_data_start>:
      70:	a2 37       	cpi	r26, 0x72	; 114
      72:	b1 07       	cpc	r27, r17
      74:	d9 f7       	brne	.-10     	; 0x6c <.do_copy_data_loop>

00000076 <__do_clear_bss>:
      76:	10 e0       	ldi	r17, 0x00	; 0
      78:	a2 e7       	ldi	r26, 0x72	; 114
      7a:	b0 e0       	ldi	r27, 0x00	; 0
      7c:	01 c0       	rjmp	.+2      	; 0x80 <.do_clear_bss_start>

0000007e <.do_clear_bss_loop>:
      7e:	1d 92       	st	X+, r1

00000080 <.do_clear_bss_start>:
      80:	ae 37       	cpi	r26, 0x7E	; 126
      82:	b1 07       	cpc	r27, r17
      84:	e1 f7       	brne	.-8      	; 0x7e <.do_clear_bss_loop>
      86:	0e 94 20 13 	call	0x2640	; 0x2640 <main>
      8a:	0c 94 c0 13 	jmp	0x2780	; 0x2780 <_exit>

0000008e <__bad_interrupt>:
      8e:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

00000092 <__fixunssfsi>:
      92:	ef 92       	push	r14
      94:	ff 92       	push	r15
      96:	0f 93       	push	r16
      98:	1f 93       	push	r17
      9a:	7b 01       	movw	r14, r22
      9c:	8c 01       	movw	r16, r24
      9e:	20 e0       	ldi	r18, 0x00	; 0
      a0:	30 e0       	ldi	r19, 0x00	; 0
      a2:	40 e0       	ldi	r20, 0x00	; 0
      a4:	5f e4       	ldi	r21, 0x4F	; 79
      a6:	0e 94 f5 03 	call	0x7ea	; 0x7ea <__gesf2>
      aa:	88 23       	and	r24, r24
      ac:	8c f0       	brlt	.+34     	; 0xd0 <__fixunssfsi+0x3e>
      ae:	c8 01       	movw	r24, r16
      b0:	b7 01       	movw	r22, r14
      b2:	20 e0       	ldi	r18, 0x00	; 0
      b4:	30 e0       	ldi	r19, 0x00	; 0
      b6:	40 e0       	ldi	r20, 0x00	; 0
      b8:	5f e4       	ldi	r21, 0x4F	; 79
      ba:	0e 94 c1 01 	call	0x382	; 0x382 <__subsf3>
      be:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      c2:	9b 01       	movw	r18, r22
      c4:	ac 01       	movw	r20, r24
      c6:	20 50       	subi	r18, 0x00	; 0
      c8:	30 40       	sbci	r19, 0x00	; 0
      ca:	40 40       	sbci	r20, 0x00	; 0
      cc:	50 48       	sbci	r21, 0x80	; 128
      ce:	06 c0       	rjmp	.+12     	; 0xdc <__fixunssfsi+0x4a>
      d0:	c8 01       	movw	r24, r16
      d2:	b7 01       	movw	r22, r14
      d4:	0e 94 55 04 	call	0x8aa	; 0x8aa <__fixsfsi>
      d8:	9b 01       	movw	r18, r22
      da:	ac 01       	movw	r20, r24
      dc:	b9 01       	movw	r22, r18
      de:	ca 01       	movw	r24, r20
      e0:	1f 91       	pop	r17
      e2:	0f 91       	pop	r16
      e4:	ff 90       	pop	r15
      e6:	ef 90       	pop	r14
      e8:	08 95       	ret

000000ea <_fpadd_parts>:
      ea:	a0 e0       	ldi	r26, 0x00	; 0
      ec:	b0 e0       	ldi	r27, 0x00	; 0
      ee:	eb e7       	ldi	r30, 0x7B	; 123
      f0:	f0 e0       	ldi	r31, 0x00	; 0
      f2:	0c 94 89 13 	jmp	0x2712	; 0x2712 <__prologue_saves__>
      f6:	dc 01       	movw	r26, r24
      f8:	2b 01       	movw	r4, r22
      fa:	fa 01       	movw	r30, r20
      fc:	9c 91       	ld	r25, X
      fe:	92 30       	cpi	r25, 0x02	; 2
     100:	08 f4       	brcc	.+2      	; 0x104 <_fpadd_parts+0x1a>
     102:	39 c1       	rjmp	.+626    	; 0x376 <_fpadd_parts+0x28c>
     104:	eb 01       	movw	r28, r22
     106:	88 81       	ld	r24, Y
     108:	82 30       	cpi	r24, 0x02	; 2
     10a:	08 f4       	brcc	.+2      	; 0x10e <_fpadd_parts+0x24>
     10c:	33 c1       	rjmp	.+614    	; 0x374 <_fpadd_parts+0x28a>
     10e:	94 30       	cpi	r25, 0x04	; 4
     110:	69 f4       	brne	.+26     	; 0x12c <_fpadd_parts+0x42>
     112:	84 30       	cpi	r24, 0x04	; 4
     114:	09 f0       	breq	.+2      	; 0x118 <_fpadd_parts+0x2e>
     116:	2f c1       	rjmp	.+606    	; 0x376 <_fpadd_parts+0x28c>
     118:	11 96       	adiw	r26, 0x01	; 1
     11a:	9c 91       	ld	r25, X
     11c:	11 97       	sbiw	r26, 0x01	; 1
     11e:	89 81       	ldd	r24, Y+1	; 0x01
     120:	98 17       	cp	r25, r24
     122:	09 f4       	brne	.+2      	; 0x126 <_fpadd_parts+0x3c>
     124:	28 c1       	rjmp	.+592    	; 0x376 <_fpadd_parts+0x28c>
     126:	a9 e6       	ldi	r26, 0x69	; 105
     128:	b0 e0       	ldi	r27, 0x00	; 0
     12a:	25 c1       	rjmp	.+586    	; 0x376 <_fpadd_parts+0x28c>
     12c:	84 30       	cpi	r24, 0x04	; 4
     12e:	09 f4       	brne	.+2      	; 0x132 <_fpadd_parts+0x48>
     130:	21 c1       	rjmp	.+578    	; 0x374 <_fpadd_parts+0x28a>
     132:	82 30       	cpi	r24, 0x02	; 2
     134:	a9 f4       	brne	.+42     	; 0x160 <_fpadd_parts+0x76>
     136:	92 30       	cpi	r25, 0x02	; 2
     138:	09 f0       	breq	.+2      	; 0x13c <_fpadd_parts+0x52>
     13a:	1d c1       	rjmp	.+570    	; 0x376 <_fpadd_parts+0x28c>
     13c:	9a 01       	movw	r18, r20
     13e:	ad 01       	movw	r20, r26
     140:	88 e0       	ldi	r24, 0x08	; 8
     142:	ea 01       	movw	r28, r20
     144:	09 90       	ld	r0, Y+
     146:	ae 01       	movw	r20, r28
     148:	e9 01       	movw	r28, r18
     14a:	09 92       	st	Y+, r0
     14c:	9e 01       	movw	r18, r28
     14e:	81 50       	subi	r24, 0x01	; 1
     150:	c1 f7       	brne	.-16     	; 0x142 <_fpadd_parts+0x58>
     152:	e2 01       	movw	r28, r4
     154:	89 81       	ldd	r24, Y+1	; 0x01
     156:	11 96       	adiw	r26, 0x01	; 1
     158:	9c 91       	ld	r25, X
     15a:	89 23       	and	r24, r25
     15c:	81 83       	std	Z+1, r24	; 0x01
     15e:	08 c1       	rjmp	.+528    	; 0x370 <_fpadd_parts+0x286>
     160:	92 30       	cpi	r25, 0x02	; 2
     162:	09 f4       	brne	.+2      	; 0x166 <_fpadd_parts+0x7c>
     164:	07 c1       	rjmp	.+526    	; 0x374 <_fpadd_parts+0x28a>
     166:	12 96       	adiw	r26, 0x02	; 2
     168:	2d 90       	ld	r2, X+
     16a:	3c 90       	ld	r3, X
     16c:	13 97       	sbiw	r26, 0x03	; 3
     16e:	eb 01       	movw	r28, r22
     170:	8a 81       	ldd	r24, Y+2	; 0x02
     172:	9b 81       	ldd	r25, Y+3	; 0x03
     174:	14 96       	adiw	r26, 0x04	; 4
     176:	ad 90       	ld	r10, X+
     178:	bd 90       	ld	r11, X+
     17a:	cd 90       	ld	r12, X+
     17c:	dc 90       	ld	r13, X
     17e:	17 97       	sbiw	r26, 0x07	; 7
     180:	ec 80       	ldd	r14, Y+4	; 0x04
     182:	fd 80       	ldd	r15, Y+5	; 0x05
     184:	0e 81       	ldd	r16, Y+6	; 0x06
     186:	1f 81       	ldd	r17, Y+7	; 0x07
     188:	91 01       	movw	r18, r2
     18a:	28 1b       	sub	r18, r24
     18c:	39 0b       	sbc	r19, r25
     18e:	b9 01       	movw	r22, r18
     190:	37 ff       	sbrs	r19, 7
     192:	04 c0       	rjmp	.+8      	; 0x19c <_fpadd_parts+0xb2>
     194:	66 27       	eor	r22, r22
     196:	77 27       	eor	r23, r23
     198:	62 1b       	sub	r22, r18
     19a:	73 0b       	sbc	r23, r19
     19c:	60 32       	cpi	r22, 0x20	; 32
     19e:	71 05       	cpc	r23, r1
     1a0:	0c f0       	brlt	.+2      	; 0x1a4 <_fpadd_parts+0xba>
     1a2:	61 c0       	rjmp	.+194    	; 0x266 <_fpadd_parts+0x17c>
     1a4:	12 16       	cp	r1, r18
     1a6:	13 06       	cpc	r1, r19
     1a8:	6c f5       	brge	.+90     	; 0x204 <_fpadd_parts+0x11a>
     1aa:	37 01       	movw	r6, r14
     1ac:	48 01       	movw	r8, r16
     1ae:	06 2e       	mov	r0, r22
     1b0:	04 c0       	rjmp	.+8      	; 0x1ba <_fpadd_parts+0xd0>
     1b2:	96 94       	lsr	r9
     1b4:	87 94       	ror	r8
     1b6:	77 94       	ror	r7
     1b8:	67 94       	ror	r6
     1ba:	0a 94       	dec	r0
     1bc:	d2 f7       	brpl	.-12     	; 0x1b2 <_fpadd_parts+0xc8>
     1be:	21 e0       	ldi	r18, 0x01	; 1
     1c0:	30 e0       	ldi	r19, 0x00	; 0
     1c2:	40 e0       	ldi	r20, 0x00	; 0
     1c4:	50 e0       	ldi	r21, 0x00	; 0
     1c6:	04 c0       	rjmp	.+8      	; 0x1d0 <_fpadd_parts+0xe6>
     1c8:	22 0f       	add	r18, r18
     1ca:	33 1f       	adc	r19, r19
     1cc:	44 1f       	adc	r20, r20
     1ce:	55 1f       	adc	r21, r21
     1d0:	6a 95       	dec	r22
     1d2:	d2 f7       	brpl	.-12     	; 0x1c8 <_fpadd_parts+0xde>
     1d4:	21 50       	subi	r18, 0x01	; 1
     1d6:	30 40       	sbci	r19, 0x00	; 0
     1d8:	40 40       	sbci	r20, 0x00	; 0
     1da:	50 40       	sbci	r21, 0x00	; 0
     1dc:	2e 21       	and	r18, r14
     1de:	3f 21       	and	r19, r15
     1e0:	40 23       	and	r20, r16
     1e2:	51 23       	and	r21, r17
     1e4:	21 15       	cp	r18, r1
     1e6:	31 05       	cpc	r19, r1
     1e8:	41 05       	cpc	r20, r1
     1ea:	51 05       	cpc	r21, r1
     1ec:	21 f0       	breq	.+8      	; 0x1f6 <_fpadd_parts+0x10c>
     1ee:	21 e0       	ldi	r18, 0x01	; 1
     1f0:	30 e0       	ldi	r19, 0x00	; 0
     1f2:	40 e0       	ldi	r20, 0x00	; 0
     1f4:	50 e0       	ldi	r21, 0x00	; 0
     1f6:	79 01       	movw	r14, r18
     1f8:	8a 01       	movw	r16, r20
     1fa:	e6 28       	or	r14, r6
     1fc:	f7 28       	or	r15, r7
     1fe:	08 29       	or	r16, r8
     200:	19 29       	or	r17, r9
     202:	3c c0       	rjmp	.+120    	; 0x27c <_fpadd_parts+0x192>
     204:	23 2b       	or	r18, r19
     206:	d1 f1       	breq	.+116    	; 0x27c <_fpadd_parts+0x192>
     208:	26 0e       	add	r2, r22
     20a:	37 1e       	adc	r3, r23
     20c:	35 01       	movw	r6, r10
     20e:	46 01       	movw	r8, r12
     210:	06 2e       	mov	r0, r22
     212:	04 c0       	rjmp	.+8      	; 0x21c <_fpadd_parts+0x132>
     214:	96 94       	lsr	r9
     216:	87 94       	ror	r8
     218:	77 94       	ror	r7
     21a:	67 94       	ror	r6
     21c:	0a 94       	dec	r0
     21e:	d2 f7       	brpl	.-12     	; 0x214 <_fpadd_parts+0x12a>
     220:	21 e0       	ldi	r18, 0x01	; 1
     222:	30 e0       	ldi	r19, 0x00	; 0
     224:	40 e0       	ldi	r20, 0x00	; 0
     226:	50 e0       	ldi	r21, 0x00	; 0
     228:	04 c0       	rjmp	.+8      	; 0x232 <_fpadd_parts+0x148>
     22a:	22 0f       	add	r18, r18
     22c:	33 1f       	adc	r19, r19
     22e:	44 1f       	adc	r20, r20
     230:	55 1f       	adc	r21, r21
     232:	6a 95       	dec	r22
     234:	d2 f7       	brpl	.-12     	; 0x22a <_fpadd_parts+0x140>
     236:	21 50       	subi	r18, 0x01	; 1
     238:	30 40       	sbci	r19, 0x00	; 0
     23a:	40 40       	sbci	r20, 0x00	; 0
     23c:	50 40       	sbci	r21, 0x00	; 0
     23e:	2a 21       	and	r18, r10
     240:	3b 21       	and	r19, r11
     242:	4c 21       	and	r20, r12
     244:	5d 21       	and	r21, r13
     246:	21 15       	cp	r18, r1
     248:	31 05       	cpc	r19, r1
     24a:	41 05       	cpc	r20, r1
     24c:	51 05       	cpc	r21, r1
     24e:	21 f0       	breq	.+8      	; 0x258 <_fpadd_parts+0x16e>
     250:	21 e0       	ldi	r18, 0x01	; 1
     252:	30 e0       	ldi	r19, 0x00	; 0
     254:	40 e0       	ldi	r20, 0x00	; 0
     256:	50 e0       	ldi	r21, 0x00	; 0
     258:	59 01       	movw	r10, r18
     25a:	6a 01       	movw	r12, r20
     25c:	a6 28       	or	r10, r6
     25e:	b7 28       	or	r11, r7
     260:	c8 28       	or	r12, r8
     262:	d9 28       	or	r13, r9
     264:	0b c0       	rjmp	.+22     	; 0x27c <_fpadd_parts+0x192>
     266:	82 15       	cp	r24, r2
     268:	93 05       	cpc	r25, r3
     26a:	2c f0       	brlt	.+10     	; 0x276 <_fpadd_parts+0x18c>
     26c:	1c 01       	movw	r2, r24
     26e:	aa 24       	eor	r10, r10
     270:	bb 24       	eor	r11, r11
     272:	65 01       	movw	r12, r10
     274:	03 c0       	rjmp	.+6      	; 0x27c <_fpadd_parts+0x192>
     276:	ee 24       	eor	r14, r14
     278:	ff 24       	eor	r15, r15
     27a:	87 01       	movw	r16, r14
     27c:	11 96       	adiw	r26, 0x01	; 1
     27e:	9c 91       	ld	r25, X
     280:	d2 01       	movw	r26, r4
     282:	11 96       	adiw	r26, 0x01	; 1
     284:	8c 91       	ld	r24, X
     286:	98 17       	cp	r25, r24
     288:	09 f4       	brne	.+2      	; 0x28c <_fpadd_parts+0x1a2>
     28a:	45 c0       	rjmp	.+138    	; 0x316 <_fpadd_parts+0x22c>
     28c:	99 23       	and	r25, r25
     28e:	39 f0       	breq	.+14     	; 0x29e <_fpadd_parts+0x1b4>
     290:	a8 01       	movw	r20, r16
     292:	97 01       	movw	r18, r14
     294:	2a 19       	sub	r18, r10
     296:	3b 09       	sbc	r19, r11
     298:	4c 09       	sbc	r20, r12
     29a:	5d 09       	sbc	r21, r13
     29c:	06 c0       	rjmp	.+12     	; 0x2aa <_fpadd_parts+0x1c0>
     29e:	a6 01       	movw	r20, r12
     2a0:	95 01       	movw	r18, r10
     2a2:	2e 19       	sub	r18, r14
     2a4:	3f 09       	sbc	r19, r15
     2a6:	40 0b       	sbc	r20, r16
     2a8:	51 0b       	sbc	r21, r17
     2aa:	57 fd       	sbrc	r21, 7
     2ac:	08 c0       	rjmp	.+16     	; 0x2be <_fpadd_parts+0x1d4>
     2ae:	11 82       	std	Z+1, r1	; 0x01
     2b0:	33 82       	std	Z+3, r3	; 0x03
     2b2:	22 82       	std	Z+2, r2	; 0x02
     2b4:	24 83       	std	Z+4, r18	; 0x04
     2b6:	35 83       	std	Z+5, r19	; 0x05
     2b8:	46 83       	std	Z+6, r20	; 0x06
     2ba:	57 83       	std	Z+7, r21	; 0x07
     2bc:	1d c0       	rjmp	.+58     	; 0x2f8 <_fpadd_parts+0x20e>
     2be:	81 e0       	ldi	r24, 0x01	; 1
     2c0:	81 83       	std	Z+1, r24	; 0x01
     2c2:	33 82       	std	Z+3, r3	; 0x03
     2c4:	22 82       	std	Z+2, r2	; 0x02
     2c6:	88 27       	eor	r24, r24
     2c8:	99 27       	eor	r25, r25
     2ca:	dc 01       	movw	r26, r24
     2cc:	82 1b       	sub	r24, r18
     2ce:	93 0b       	sbc	r25, r19
     2d0:	a4 0b       	sbc	r26, r20
     2d2:	b5 0b       	sbc	r27, r21
     2d4:	84 83       	std	Z+4, r24	; 0x04
     2d6:	95 83       	std	Z+5, r25	; 0x05
     2d8:	a6 83       	std	Z+6, r26	; 0x06
     2da:	b7 83       	std	Z+7, r27	; 0x07
     2dc:	0d c0       	rjmp	.+26     	; 0x2f8 <_fpadd_parts+0x20e>
     2de:	22 0f       	add	r18, r18
     2e0:	33 1f       	adc	r19, r19
     2e2:	44 1f       	adc	r20, r20
     2e4:	55 1f       	adc	r21, r21
     2e6:	24 83       	std	Z+4, r18	; 0x04
     2e8:	35 83       	std	Z+5, r19	; 0x05
     2ea:	46 83       	std	Z+6, r20	; 0x06
     2ec:	57 83       	std	Z+7, r21	; 0x07
     2ee:	82 81       	ldd	r24, Z+2	; 0x02
     2f0:	93 81       	ldd	r25, Z+3	; 0x03
     2f2:	01 97       	sbiw	r24, 0x01	; 1
     2f4:	93 83       	std	Z+3, r25	; 0x03
     2f6:	82 83       	std	Z+2, r24	; 0x02
     2f8:	24 81       	ldd	r18, Z+4	; 0x04
     2fa:	35 81       	ldd	r19, Z+5	; 0x05
     2fc:	46 81       	ldd	r20, Z+6	; 0x06
     2fe:	57 81       	ldd	r21, Z+7	; 0x07
     300:	da 01       	movw	r26, r20
     302:	c9 01       	movw	r24, r18
     304:	01 97       	sbiw	r24, 0x01	; 1
     306:	a1 09       	sbc	r26, r1
     308:	b1 09       	sbc	r27, r1
     30a:	8f 5f       	subi	r24, 0xFF	; 255
     30c:	9f 4f       	sbci	r25, 0xFF	; 255
     30e:	af 4f       	sbci	r26, 0xFF	; 255
     310:	bf 43       	sbci	r27, 0x3F	; 63
     312:	28 f3       	brcs	.-54     	; 0x2de <_fpadd_parts+0x1f4>
     314:	0b c0       	rjmp	.+22     	; 0x32c <_fpadd_parts+0x242>
     316:	91 83       	std	Z+1, r25	; 0x01
     318:	33 82       	std	Z+3, r3	; 0x03
     31a:	22 82       	std	Z+2, r2	; 0x02
     31c:	ea 0c       	add	r14, r10
     31e:	fb 1c       	adc	r15, r11
     320:	0c 1d       	adc	r16, r12
     322:	1d 1d       	adc	r17, r13
     324:	e4 82       	std	Z+4, r14	; 0x04
     326:	f5 82       	std	Z+5, r15	; 0x05
     328:	06 83       	std	Z+6, r16	; 0x06
     32a:	17 83       	std	Z+7, r17	; 0x07
     32c:	83 e0       	ldi	r24, 0x03	; 3
     32e:	80 83       	st	Z, r24
     330:	24 81       	ldd	r18, Z+4	; 0x04
     332:	35 81       	ldd	r19, Z+5	; 0x05
     334:	46 81       	ldd	r20, Z+6	; 0x06
     336:	57 81       	ldd	r21, Z+7	; 0x07
     338:	57 ff       	sbrs	r21, 7
     33a:	1a c0       	rjmp	.+52     	; 0x370 <_fpadd_parts+0x286>
     33c:	c9 01       	movw	r24, r18
     33e:	aa 27       	eor	r26, r26
     340:	97 fd       	sbrc	r25, 7
     342:	a0 95       	com	r26
     344:	ba 2f       	mov	r27, r26
     346:	81 70       	andi	r24, 0x01	; 1
     348:	90 70       	andi	r25, 0x00	; 0
     34a:	a0 70       	andi	r26, 0x00	; 0
     34c:	b0 70       	andi	r27, 0x00	; 0
     34e:	56 95       	lsr	r21
     350:	47 95       	ror	r20
     352:	37 95       	ror	r19
     354:	27 95       	ror	r18
     356:	82 2b       	or	r24, r18
     358:	93 2b       	or	r25, r19
     35a:	a4 2b       	or	r26, r20
     35c:	b5 2b       	or	r27, r21
     35e:	84 83       	std	Z+4, r24	; 0x04
     360:	95 83       	std	Z+5, r25	; 0x05
     362:	a6 83       	std	Z+6, r26	; 0x06
     364:	b7 83       	std	Z+7, r27	; 0x07
     366:	82 81       	ldd	r24, Z+2	; 0x02
     368:	93 81       	ldd	r25, Z+3	; 0x03
     36a:	01 96       	adiw	r24, 0x01	; 1
     36c:	93 83       	std	Z+3, r25	; 0x03
     36e:	82 83       	std	Z+2, r24	; 0x02
     370:	df 01       	movw	r26, r30
     372:	01 c0       	rjmp	.+2      	; 0x376 <_fpadd_parts+0x28c>
     374:	d2 01       	movw	r26, r4
     376:	cd 01       	movw	r24, r26
     378:	cd b7       	in	r28, 0x3d	; 61
     37a:	de b7       	in	r29, 0x3e	; 62
     37c:	e2 e1       	ldi	r30, 0x12	; 18
     37e:	0c 94 a5 13 	jmp	0x274a	; 0x274a <__epilogue_restores__>

00000382 <__subsf3>:
     382:	a0 e2       	ldi	r26, 0x20	; 32
     384:	b0 e0       	ldi	r27, 0x00	; 0
     386:	e7 ec       	ldi	r30, 0xC7	; 199
     388:	f1 e0       	ldi	r31, 0x01	; 1
     38a:	0c 94 95 13 	jmp	0x272a	; 0x272a <__prologue_saves__+0x18>
     38e:	69 83       	std	Y+1, r22	; 0x01
     390:	7a 83       	std	Y+2, r23	; 0x02
     392:	8b 83       	std	Y+3, r24	; 0x03
     394:	9c 83       	std	Y+4, r25	; 0x04
     396:	2d 83       	std	Y+5, r18	; 0x05
     398:	3e 83       	std	Y+6, r19	; 0x06
     39a:	4f 83       	std	Y+7, r20	; 0x07
     39c:	58 87       	std	Y+8, r21	; 0x08
     39e:	e9 e0       	ldi	r30, 0x09	; 9
     3a0:	ee 2e       	mov	r14, r30
     3a2:	f1 2c       	mov	r15, r1
     3a4:	ec 0e       	add	r14, r28
     3a6:	fd 1e       	adc	r15, r29
     3a8:	ce 01       	movw	r24, r28
     3aa:	01 96       	adiw	r24, 0x01	; 1
     3ac:	b7 01       	movw	r22, r14
     3ae:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3b2:	8e 01       	movw	r16, r28
     3b4:	0f 5e       	subi	r16, 0xEF	; 239
     3b6:	1f 4f       	sbci	r17, 0xFF	; 255
     3b8:	ce 01       	movw	r24, r28
     3ba:	05 96       	adiw	r24, 0x05	; 5
     3bc:	b8 01       	movw	r22, r16
     3be:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     3c2:	8a 89       	ldd	r24, Y+18	; 0x12
     3c4:	91 e0       	ldi	r25, 0x01	; 1
     3c6:	89 27       	eor	r24, r25
     3c8:	8a 8b       	std	Y+18, r24	; 0x12
     3ca:	c7 01       	movw	r24, r14
     3cc:	b8 01       	movw	r22, r16
     3ce:	ae 01       	movw	r20, r28
     3d0:	47 5e       	subi	r20, 0xE7	; 231
     3d2:	5f 4f       	sbci	r21, 0xFF	; 255
     3d4:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     3d8:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     3dc:	a0 96       	adiw	r28, 0x20	; 32
     3de:	e6 e0       	ldi	r30, 0x06	; 6
     3e0:	0c 94 b1 13 	jmp	0x2762	; 0x2762 <__epilogue_restores__+0x18>

000003e4 <__addsf3>:
     3e4:	a0 e2       	ldi	r26, 0x20	; 32
     3e6:	b0 e0       	ldi	r27, 0x00	; 0
     3e8:	e8 ef       	ldi	r30, 0xF8	; 248
     3ea:	f1 e0       	ldi	r31, 0x01	; 1
     3ec:	0c 94 95 13 	jmp	0x272a	; 0x272a <__prologue_saves__+0x18>
     3f0:	69 83       	std	Y+1, r22	; 0x01
     3f2:	7a 83       	std	Y+2, r23	; 0x02
     3f4:	8b 83       	std	Y+3, r24	; 0x03
     3f6:	9c 83       	std	Y+4, r25	; 0x04
     3f8:	2d 83       	std	Y+5, r18	; 0x05
     3fa:	3e 83       	std	Y+6, r19	; 0x06
     3fc:	4f 83       	std	Y+7, r20	; 0x07
     3fe:	58 87       	std	Y+8, r21	; 0x08
     400:	f9 e0       	ldi	r31, 0x09	; 9
     402:	ef 2e       	mov	r14, r31
     404:	f1 2c       	mov	r15, r1
     406:	ec 0e       	add	r14, r28
     408:	fd 1e       	adc	r15, r29
     40a:	ce 01       	movw	r24, r28
     40c:	01 96       	adiw	r24, 0x01	; 1
     40e:	b7 01       	movw	r22, r14
     410:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     414:	8e 01       	movw	r16, r28
     416:	0f 5e       	subi	r16, 0xEF	; 239
     418:	1f 4f       	sbci	r17, 0xFF	; 255
     41a:	ce 01       	movw	r24, r28
     41c:	05 96       	adiw	r24, 0x05	; 5
     41e:	b8 01       	movw	r22, r16
     420:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     424:	c7 01       	movw	r24, r14
     426:	b8 01       	movw	r22, r16
     428:	ae 01       	movw	r20, r28
     42a:	47 5e       	subi	r20, 0xE7	; 231
     42c:	5f 4f       	sbci	r21, 0xFF	; 255
     42e:	0e 94 75 00 	call	0xea	; 0xea <_fpadd_parts>
     432:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     436:	a0 96       	adiw	r28, 0x20	; 32
     438:	e6 e0       	ldi	r30, 0x06	; 6
     43a:	0c 94 b1 13 	jmp	0x2762	; 0x2762 <__epilogue_restores__+0x18>

0000043e <__mulsf3>:
     43e:	a0 e2       	ldi	r26, 0x20	; 32
     440:	b0 e0       	ldi	r27, 0x00	; 0
     442:	e5 e2       	ldi	r30, 0x25	; 37
     444:	f2 e0       	ldi	r31, 0x02	; 2
     446:	0c 94 89 13 	jmp	0x2712	; 0x2712 <__prologue_saves__>
     44a:	69 83       	std	Y+1, r22	; 0x01
     44c:	7a 83       	std	Y+2, r23	; 0x02
     44e:	8b 83       	std	Y+3, r24	; 0x03
     450:	9c 83       	std	Y+4, r25	; 0x04
     452:	2d 83       	std	Y+5, r18	; 0x05
     454:	3e 83       	std	Y+6, r19	; 0x06
     456:	4f 83       	std	Y+7, r20	; 0x07
     458:	58 87       	std	Y+8, r21	; 0x08
     45a:	ce 01       	movw	r24, r28
     45c:	01 96       	adiw	r24, 0x01	; 1
     45e:	be 01       	movw	r22, r28
     460:	67 5f       	subi	r22, 0xF7	; 247
     462:	7f 4f       	sbci	r23, 0xFF	; 255
     464:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     468:	ce 01       	movw	r24, r28
     46a:	05 96       	adiw	r24, 0x05	; 5
     46c:	be 01       	movw	r22, r28
     46e:	6f 5e       	subi	r22, 0xEF	; 239
     470:	7f 4f       	sbci	r23, 0xFF	; 255
     472:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     476:	99 85       	ldd	r25, Y+9	; 0x09
     478:	92 30       	cpi	r25, 0x02	; 2
     47a:	88 f0       	brcs	.+34     	; 0x49e <__stack+0x3f>
     47c:	89 89       	ldd	r24, Y+17	; 0x11
     47e:	82 30       	cpi	r24, 0x02	; 2
     480:	c8 f0       	brcs	.+50     	; 0x4b4 <__stack+0x55>
     482:	94 30       	cpi	r25, 0x04	; 4
     484:	19 f4       	brne	.+6      	; 0x48c <__stack+0x2d>
     486:	82 30       	cpi	r24, 0x02	; 2
     488:	51 f4       	brne	.+20     	; 0x49e <__stack+0x3f>
     48a:	04 c0       	rjmp	.+8      	; 0x494 <__stack+0x35>
     48c:	84 30       	cpi	r24, 0x04	; 4
     48e:	29 f4       	brne	.+10     	; 0x49a <__stack+0x3b>
     490:	92 30       	cpi	r25, 0x02	; 2
     492:	81 f4       	brne	.+32     	; 0x4b4 <__stack+0x55>
     494:	89 e6       	ldi	r24, 0x69	; 105
     496:	90 e0       	ldi	r25, 0x00	; 0
     498:	c6 c0       	rjmp	.+396    	; 0x626 <__stack+0x1c7>
     49a:	92 30       	cpi	r25, 0x02	; 2
     49c:	49 f4       	brne	.+18     	; 0x4b0 <__stack+0x51>
     49e:	20 e0       	ldi	r18, 0x00	; 0
     4a0:	9a 85       	ldd	r25, Y+10	; 0x0a
     4a2:	8a 89       	ldd	r24, Y+18	; 0x12
     4a4:	98 13       	cpse	r25, r24
     4a6:	21 e0       	ldi	r18, 0x01	; 1
     4a8:	2a 87       	std	Y+10, r18	; 0x0a
     4aa:	ce 01       	movw	r24, r28
     4ac:	09 96       	adiw	r24, 0x09	; 9
     4ae:	bb c0       	rjmp	.+374    	; 0x626 <__stack+0x1c7>
     4b0:	82 30       	cpi	r24, 0x02	; 2
     4b2:	49 f4       	brne	.+18     	; 0x4c6 <__stack+0x67>
     4b4:	20 e0       	ldi	r18, 0x00	; 0
     4b6:	9a 85       	ldd	r25, Y+10	; 0x0a
     4b8:	8a 89       	ldd	r24, Y+18	; 0x12
     4ba:	98 13       	cpse	r25, r24
     4bc:	21 e0       	ldi	r18, 0x01	; 1
     4be:	2a 8b       	std	Y+18, r18	; 0x12
     4c0:	ce 01       	movw	r24, r28
     4c2:	41 96       	adiw	r24, 0x11	; 17
     4c4:	b0 c0       	rjmp	.+352    	; 0x626 <__stack+0x1c7>
     4c6:	2d 84       	ldd	r2, Y+13	; 0x0d
     4c8:	3e 84       	ldd	r3, Y+14	; 0x0e
     4ca:	4f 84       	ldd	r4, Y+15	; 0x0f
     4cc:	58 88       	ldd	r5, Y+16	; 0x10
     4ce:	6d 88       	ldd	r6, Y+21	; 0x15
     4d0:	7e 88       	ldd	r7, Y+22	; 0x16
     4d2:	8f 88       	ldd	r8, Y+23	; 0x17
     4d4:	98 8c       	ldd	r9, Y+24	; 0x18
     4d6:	ee 24       	eor	r14, r14
     4d8:	ff 24       	eor	r15, r15
     4da:	87 01       	movw	r16, r14
     4dc:	aa 24       	eor	r10, r10
     4de:	bb 24       	eor	r11, r11
     4e0:	65 01       	movw	r12, r10
     4e2:	40 e0       	ldi	r20, 0x00	; 0
     4e4:	50 e0       	ldi	r21, 0x00	; 0
     4e6:	60 e0       	ldi	r22, 0x00	; 0
     4e8:	70 e0       	ldi	r23, 0x00	; 0
     4ea:	e0 e0       	ldi	r30, 0x00	; 0
     4ec:	f0 e0       	ldi	r31, 0x00	; 0
     4ee:	c1 01       	movw	r24, r2
     4f0:	81 70       	andi	r24, 0x01	; 1
     4f2:	90 70       	andi	r25, 0x00	; 0
     4f4:	89 2b       	or	r24, r25
     4f6:	e9 f0       	breq	.+58     	; 0x532 <__stack+0xd3>
     4f8:	e6 0c       	add	r14, r6
     4fa:	f7 1c       	adc	r15, r7
     4fc:	08 1d       	adc	r16, r8
     4fe:	19 1d       	adc	r17, r9
     500:	9a 01       	movw	r18, r20
     502:	ab 01       	movw	r20, r22
     504:	2a 0d       	add	r18, r10
     506:	3b 1d       	adc	r19, r11
     508:	4c 1d       	adc	r20, r12
     50a:	5d 1d       	adc	r21, r13
     50c:	80 e0       	ldi	r24, 0x00	; 0
     50e:	90 e0       	ldi	r25, 0x00	; 0
     510:	a0 e0       	ldi	r26, 0x00	; 0
     512:	b0 e0       	ldi	r27, 0x00	; 0
     514:	e6 14       	cp	r14, r6
     516:	f7 04       	cpc	r15, r7
     518:	08 05       	cpc	r16, r8
     51a:	19 05       	cpc	r17, r9
     51c:	20 f4       	brcc	.+8      	; 0x526 <__stack+0xc7>
     51e:	81 e0       	ldi	r24, 0x01	; 1
     520:	90 e0       	ldi	r25, 0x00	; 0
     522:	a0 e0       	ldi	r26, 0x00	; 0
     524:	b0 e0       	ldi	r27, 0x00	; 0
     526:	ba 01       	movw	r22, r20
     528:	a9 01       	movw	r20, r18
     52a:	48 0f       	add	r20, r24
     52c:	59 1f       	adc	r21, r25
     52e:	6a 1f       	adc	r22, r26
     530:	7b 1f       	adc	r23, r27
     532:	aa 0c       	add	r10, r10
     534:	bb 1c       	adc	r11, r11
     536:	cc 1c       	adc	r12, r12
     538:	dd 1c       	adc	r13, r13
     53a:	97 fe       	sbrs	r9, 7
     53c:	08 c0       	rjmp	.+16     	; 0x54e <__stack+0xef>
     53e:	81 e0       	ldi	r24, 0x01	; 1
     540:	90 e0       	ldi	r25, 0x00	; 0
     542:	a0 e0       	ldi	r26, 0x00	; 0
     544:	b0 e0       	ldi	r27, 0x00	; 0
     546:	a8 2a       	or	r10, r24
     548:	b9 2a       	or	r11, r25
     54a:	ca 2a       	or	r12, r26
     54c:	db 2a       	or	r13, r27
     54e:	31 96       	adiw	r30, 0x01	; 1
     550:	e0 32       	cpi	r30, 0x20	; 32
     552:	f1 05       	cpc	r31, r1
     554:	49 f0       	breq	.+18     	; 0x568 <__stack+0x109>
     556:	66 0c       	add	r6, r6
     558:	77 1c       	adc	r7, r7
     55a:	88 1c       	adc	r8, r8
     55c:	99 1c       	adc	r9, r9
     55e:	56 94       	lsr	r5
     560:	47 94       	ror	r4
     562:	37 94       	ror	r3
     564:	27 94       	ror	r2
     566:	c3 cf       	rjmp	.-122    	; 0x4ee <__stack+0x8f>
     568:	fa 85       	ldd	r31, Y+10	; 0x0a
     56a:	ea 89       	ldd	r30, Y+18	; 0x12
     56c:	2b 89       	ldd	r18, Y+19	; 0x13
     56e:	3c 89       	ldd	r19, Y+20	; 0x14
     570:	8b 85       	ldd	r24, Y+11	; 0x0b
     572:	9c 85       	ldd	r25, Y+12	; 0x0c
     574:	28 0f       	add	r18, r24
     576:	39 1f       	adc	r19, r25
     578:	2e 5f       	subi	r18, 0xFE	; 254
     57a:	3f 4f       	sbci	r19, 0xFF	; 255
     57c:	17 c0       	rjmp	.+46     	; 0x5ac <__stack+0x14d>
     57e:	ca 01       	movw	r24, r20
     580:	81 70       	andi	r24, 0x01	; 1
     582:	90 70       	andi	r25, 0x00	; 0
     584:	89 2b       	or	r24, r25
     586:	61 f0       	breq	.+24     	; 0x5a0 <__stack+0x141>
     588:	16 95       	lsr	r17
     58a:	07 95       	ror	r16
     58c:	f7 94       	ror	r15
     58e:	e7 94       	ror	r14
     590:	80 e0       	ldi	r24, 0x00	; 0
     592:	90 e0       	ldi	r25, 0x00	; 0
     594:	a0 e0       	ldi	r26, 0x00	; 0
     596:	b0 e8       	ldi	r27, 0x80	; 128
     598:	e8 2a       	or	r14, r24
     59a:	f9 2a       	or	r15, r25
     59c:	0a 2b       	or	r16, r26
     59e:	1b 2b       	or	r17, r27
     5a0:	76 95       	lsr	r23
     5a2:	67 95       	ror	r22
     5a4:	57 95       	ror	r21
     5a6:	47 95       	ror	r20
     5a8:	2f 5f       	subi	r18, 0xFF	; 255
     5aa:	3f 4f       	sbci	r19, 0xFF	; 255
     5ac:	77 fd       	sbrc	r23, 7
     5ae:	e7 cf       	rjmp	.-50     	; 0x57e <__stack+0x11f>
     5b0:	0c c0       	rjmp	.+24     	; 0x5ca <__stack+0x16b>
     5b2:	44 0f       	add	r20, r20
     5b4:	55 1f       	adc	r21, r21
     5b6:	66 1f       	adc	r22, r22
     5b8:	77 1f       	adc	r23, r23
     5ba:	17 fd       	sbrc	r17, 7
     5bc:	41 60       	ori	r20, 0x01	; 1
     5be:	ee 0c       	add	r14, r14
     5c0:	ff 1c       	adc	r15, r15
     5c2:	00 1f       	adc	r16, r16
     5c4:	11 1f       	adc	r17, r17
     5c6:	21 50       	subi	r18, 0x01	; 1
     5c8:	30 40       	sbci	r19, 0x00	; 0
     5ca:	40 30       	cpi	r20, 0x00	; 0
     5cc:	90 e0       	ldi	r25, 0x00	; 0
     5ce:	59 07       	cpc	r21, r25
     5d0:	90 e0       	ldi	r25, 0x00	; 0
     5d2:	69 07       	cpc	r22, r25
     5d4:	90 e4       	ldi	r25, 0x40	; 64
     5d6:	79 07       	cpc	r23, r25
     5d8:	60 f3       	brcs	.-40     	; 0x5b2 <__stack+0x153>
     5da:	2b 8f       	std	Y+27, r18	; 0x1b
     5dc:	3c 8f       	std	Y+28, r19	; 0x1c
     5de:	db 01       	movw	r26, r22
     5e0:	ca 01       	movw	r24, r20
     5e2:	8f 77       	andi	r24, 0x7F	; 127
     5e4:	90 70       	andi	r25, 0x00	; 0
     5e6:	a0 70       	andi	r26, 0x00	; 0
     5e8:	b0 70       	andi	r27, 0x00	; 0
     5ea:	80 34       	cpi	r24, 0x40	; 64
     5ec:	91 05       	cpc	r25, r1
     5ee:	a1 05       	cpc	r26, r1
     5f0:	b1 05       	cpc	r27, r1
     5f2:	61 f4       	brne	.+24     	; 0x60c <__stack+0x1ad>
     5f4:	47 fd       	sbrc	r20, 7
     5f6:	0a c0       	rjmp	.+20     	; 0x60c <__stack+0x1ad>
     5f8:	e1 14       	cp	r14, r1
     5fa:	f1 04       	cpc	r15, r1
     5fc:	01 05       	cpc	r16, r1
     5fe:	11 05       	cpc	r17, r1
     600:	29 f0       	breq	.+10     	; 0x60c <__stack+0x1ad>
     602:	40 5c       	subi	r20, 0xC0	; 192
     604:	5f 4f       	sbci	r21, 0xFF	; 255
     606:	6f 4f       	sbci	r22, 0xFF	; 255
     608:	7f 4f       	sbci	r23, 0xFF	; 255
     60a:	40 78       	andi	r20, 0x80	; 128
     60c:	1a 8e       	std	Y+26, r1	; 0x1a
     60e:	fe 17       	cp	r31, r30
     610:	11 f0       	breq	.+4      	; 0x616 <__stack+0x1b7>
     612:	81 e0       	ldi	r24, 0x01	; 1
     614:	8a 8f       	std	Y+26, r24	; 0x1a
     616:	4d 8f       	std	Y+29, r20	; 0x1d
     618:	5e 8f       	std	Y+30, r21	; 0x1e
     61a:	6f 8f       	std	Y+31, r22	; 0x1f
     61c:	78 a3       	std	Y+32, r23	; 0x20
     61e:	83 e0       	ldi	r24, 0x03	; 3
     620:	89 8f       	std	Y+25, r24	; 0x19
     622:	ce 01       	movw	r24, r28
     624:	49 96       	adiw	r24, 0x19	; 25
     626:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     62a:	a0 96       	adiw	r28, 0x20	; 32
     62c:	e2 e1       	ldi	r30, 0x12	; 18
     62e:	0c 94 a5 13 	jmp	0x274a	; 0x274a <__epilogue_restores__>

00000632 <__divsf3>:
     632:	a8 e1       	ldi	r26, 0x18	; 24
     634:	b0 e0       	ldi	r27, 0x00	; 0
     636:	ef e1       	ldi	r30, 0x1F	; 31
     638:	f3 e0       	ldi	r31, 0x03	; 3
     63a:	0c 94 91 13 	jmp	0x2722	; 0x2722 <__prologue_saves__+0x10>
     63e:	69 83       	std	Y+1, r22	; 0x01
     640:	7a 83       	std	Y+2, r23	; 0x02
     642:	8b 83       	std	Y+3, r24	; 0x03
     644:	9c 83       	std	Y+4, r25	; 0x04
     646:	2d 83       	std	Y+5, r18	; 0x05
     648:	3e 83       	std	Y+6, r19	; 0x06
     64a:	4f 83       	std	Y+7, r20	; 0x07
     64c:	58 87       	std	Y+8, r21	; 0x08
     64e:	b9 e0       	ldi	r27, 0x09	; 9
     650:	eb 2e       	mov	r14, r27
     652:	f1 2c       	mov	r15, r1
     654:	ec 0e       	add	r14, r28
     656:	fd 1e       	adc	r15, r29
     658:	ce 01       	movw	r24, r28
     65a:	01 96       	adiw	r24, 0x01	; 1
     65c:	b7 01       	movw	r22, r14
     65e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     662:	8e 01       	movw	r16, r28
     664:	0f 5e       	subi	r16, 0xEF	; 239
     666:	1f 4f       	sbci	r17, 0xFF	; 255
     668:	ce 01       	movw	r24, r28
     66a:	05 96       	adiw	r24, 0x05	; 5
     66c:	b8 01       	movw	r22, r16
     66e:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     672:	29 85       	ldd	r18, Y+9	; 0x09
     674:	22 30       	cpi	r18, 0x02	; 2
     676:	08 f4       	brcc	.+2      	; 0x67a <__divsf3+0x48>
     678:	7e c0       	rjmp	.+252    	; 0x776 <__divsf3+0x144>
     67a:	39 89       	ldd	r19, Y+17	; 0x11
     67c:	32 30       	cpi	r19, 0x02	; 2
     67e:	10 f4       	brcc	.+4      	; 0x684 <__divsf3+0x52>
     680:	b8 01       	movw	r22, r16
     682:	7c c0       	rjmp	.+248    	; 0x77c <__divsf3+0x14a>
     684:	8a 85       	ldd	r24, Y+10	; 0x0a
     686:	9a 89       	ldd	r25, Y+18	; 0x12
     688:	89 27       	eor	r24, r25
     68a:	8a 87       	std	Y+10, r24	; 0x0a
     68c:	24 30       	cpi	r18, 0x04	; 4
     68e:	11 f0       	breq	.+4      	; 0x694 <__divsf3+0x62>
     690:	22 30       	cpi	r18, 0x02	; 2
     692:	31 f4       	brne	.+12     	; 0x6a0 <__divsf3+0x6e>
     694:	23 17       	cp	r18, r19
     696:	09 f0       	breq	.+2      	; 0x69a <__divsf3+0x68>
     698:	6e c0       	rjmp	.+220    	; 0x776 <__divsf3+0x144>
     69a:	69 e6       	ldi	r22, 0x69	; 105
     69c:	70 e0       	ldi	r23, 0x00	; 0
     69e:	6e c0       	rjmp	.+220    	; 0x77c <__divsf3+0x14a>
     6a0:	34 30       	cpi	r19, 0x04	; 4
     6a2:	39 f4       	brne	.+14     	; 0x6b2 <__divsf3+0x80>
     6a4:	1d 86       	std	Y+13, r1	; 0x0d
     6a6:	1e 86       	std	Y+14, r1	; 0x0e
     6a8:	1f 86       	std	Y+15, r1	; 0x0f
     6aa:	18 8a       	std	Y+16, r1	; 0x10
     6ac:	1c 86       	std	Y+12, r1	; 0x0c
     6ae:	1b 86       	std	Y+11, r1	; 0x0b
     6b0:	04 c0       	rjmp	.+8      	; 0x6ba <__divsf3+0x88>
     6b2:	32 30       	cpi	r19, 0x02	; 2
     6b4:	21 f4       	brne	.+8      	; 0x6be <__divsf3+0x8c>
     6b6:	84 e0       	ldi	r24, 0x04	; 4
     6b8:	89 87       	std	Y+9, r24	; 0x09
     6ba:	b7 01       	movw	r22, r14
     6bc:	5f c0       	rjmp	.+190    	; 0x77c <__divsf3+0x14a>
     6be:	2b 85       	ldd	r18, Y+11	; 0x0b
     6c0:	3c 85       	ldd	r19, Y+12	; 0x0c
     6c2:	8b 89       	ldd	r24, Y+19	; 0x13
     6c4:	9c 89       	ldd	r25, Y+20	; 0x14
     6c6:	28 1b       	sub	r18, r24
     6c8:	39 0b       	sbc	r19, r25
     6ca:	3c 87       	std	Y+12, r19	; 0x0c
     6cc:	2b 87       	std	Y+11, r18	; 0x0b
     6ce:	ed 84       	ldd	r14, Y+13	; 0x0d
     6d0:	fe 84       	ldd	r15, Y+14	; 0x0e
     6d2:	0f 85       	ldd	r16, Y+15	; 0x0f
     6d4:	18 89       	ldd	r17, Y+16	; 0x10
     6d6:	ad 88       	ldd	r10, Y+21	; 0x15
     6d8:	be 88       	ldd	r11, Y+22	; 0x16
     6da:	cf 88       	ldd	r12, Y+23	; 0x17
     6dc:	d8 8c       	ldd	r13, Y+24	; 0x18
     6de:	ea 14       	cp	r14, r10
     6e0:	fb 04       	cpc	r15, r11
     6e2:	0c 05       	cpc	r16, r12
     6e4:	1d 05       	cpc	r17, r13
     6e6:	40 f4       	brcc	.+16     	; 0x6f8 <__divsf3+0xc6>
     6e8:	ee 0c       	add	r14, r14
     6ea:	ff 1c       	adc	r15, r15
     6ec:	00 1f       	adc	r16, r16
     6ee:	11 1f       	adc	r17, r17
     6f0:	21 50       	subi	r18, 0x01	; 1
     6f2:	30 40       	sbci	r19, 0x00	; 0
     6f4:	3c 87       	std	Y+12, r19	; 0x0c
     6f6:	2b 87       	std	Y+11, r18	; 0x0b
     6f8:	20 e0       	ldi	r18, 0x00	; 0
     6fa:	30 e0       	ldi	r19, 0x00	; 0
     6fc:	40 e0       	ldi	r20, 0x00	; 0
     6fe:	50 e0       	ldi	r21, 0x00	; 0
     700:	80 e0       	ldi	r24, 0x00	; 0
     702:	90 e0       	ldi	r25, 0x00	; 0
     704:	a0 e0       	ldi	r26, 0x00	; 0
     706:	b0 e4       	ldi	r27, 0x40	; 64
     708:	60 e0       	ldi	r22, 0x00	; 0
     70a:	70 e0       	ldi	r23, 0x00	; 0
     70c:	ea 14       	cp	r14, r10
     70e:	fb 04       	cpc	r15, r11
     710:	0c 05       	cpc	r16, r12
     712:	1d 05       	cpc	r17, r13
     714:	40 f0       	brcs	.+16     	; 0x726 <__divsf3+0xf4>
     716:	28 2b       	or	r18, r24
     718:	39 2b       	or	r19, r25
     71a:	4a 2b       	or	r20, r26
     71c:	5b 2b       	or	r21, r27
     71e:	ea 18       	sub	r14, r10
     720:	fb 08       	sbc	r15, r11
     722:	0c 09       	sbc	r16, r12
     724:	1d 09       	sbc	r17, r13
     726:	b6 95       	lsr	r27
     728:	a7 95       	ror	r26
     72a:	97 95       	ror	r25
     72c:	87 95       	ror	r24
     72e:	ee 0c       	add	r14, r14
     730:	ff 1c       	adc	r15, r15
     732:	00 1f       	adc	r16, r16
     734:	11 1f       	adc	r17, r17
     736:	6f 5f       	subi	r22, 0xFF	; 255
     738:	7f 4f       	sbci	r23, 0xFF	; 255
     73a:	6f 31       	cpi	r22, 0x1F	; 31
     73c:	71 05       	cpc	r23, r1
     73e:	31 f7       	brne	.-52     	; 0x70c <__divsf3+0xda>
     740:	da 01       	movw	r26, r20
     742:	c9 01       	movw	r24, r18
     744:	8f 77       	andi	r24, 0x7F	; 127
     746:	90 70       	andi	r25, 0x00	; 0
     748:	a0 70       	andi	r26, 0x00	; 0
     74a:	b0 70       	andi	r27, 0x00	; 0
     74c:	80 34       	cpi	r24, 0x40	; 64
     74e:	91 05       	cpc	r25, r1
     750:	a1 05       	cpc	r26, r1
     752:	b1 05       	cpc	r27, r1
     754:	61 f4       	brne	.+24     	; 0x76e <__divsf3+0x13c>
     756:	27 fd       	sbrc	r18, 7
     758:	0a c0       	rjmp	.+20     	; 0x76e <__divsf3+0x13c>
     75a:	e1 14       	cp	r14, r1
     75c:	f1 04       	cpc	r15, r1
     75e:	01 05       	cpc	r16, r1
     760:	11 05       	cpc	r17, r1
     762:	29 f0       	breq	.+10     	; 0x76e <__divsf3+0x13c>
     764:	20 5c       	subi	r18, 0xC0	; 192
     766:	3f 4f       	sbci	r19, 0xFF	; 255
     768:	4f 4f       	sbci	r20, 0xFF	; 255
     76a:	5f 4f       	sbci	r21, 0xFF	; 255
     76c:	20 78       	andi	r18, 0x80	; 128
     76e:	2d 87       	std	Y+13, r18	; 0x0d
     770:	3e 87       	std	Y+14, r19	; 0x0e
     772:	4f 87       	std	Y+15, r20	; 0x0f
     774:	58 8b       	std	Y+16, r21	; 0x10
     776:	be 01       	movw	r22, r28
     778:	67 5f       	subi	r22, 0xF7	; 247
     77a:	7f 4f       	sbci	r23, 0xFF	; 255
     77c:	cb 01       	movw	r24, r22
     77e:	0e 94 a9 04 	call	0x952	; 0x952 <__pack_f>
     782:	68 96       	adiw	r28, 0x18	; 24
     784:	ea e0       	ldi	r30, 0x0A	; 10
     786:	0c 94 ad 13 	jmp	0x275a	; 0x275a <__epilogue_restores__+0x10>

0000078a <__gtsf2>:
     78a:	a8 e1       	ldi	r26, 0x18	; 24
     78c:	b0 e0       	ldi	r27, 0x00	; 0
     78e:	eb ec       	ldi	r30, 0xCB	; 203
     790:	f3 e0       	ldi	r31, 0x03	; 3
     792:	0c 94 95 13 	jmp	0x272a	; 0x272a <__prologue_saves__+0x18>
     796:	69 83       	std	Y+1, r22	; 0x01
     798:	7a 83       	std	Y+2, r23	; 0x02
     79a:	8b 83       	std	Y+3, r24	; 0x03
     79c:	9c 83       	std	Y+4, r25	; 0x04
     79e:	2d 83       	std	Y+5, r18	; 0x05
     7a0:	3e 83       	std	Y+6, r19	; 0x06
     7a2:	4f 83       	std	Y+7, r20	; 0x07
     7a4:	58 87       	std	Y+8, r21	; 0x08
     7a6:	89 e0       	ldi	r24, 0x09	; 9
     7a8:	e8 2e       	mov	r14, r24
     7aa:	f1 2c       	mov	r15, r1
     7ac:	ec 0e       	add	r14, r28
     7ae:	fd 1e       	adc	r15, r29
     7b0:	ce 01       	movw	r24, r28
     7b2:	01 96       	adiw	r24, 0x01	; 1
     7b4:	b7 01       	movw	r22, r14
     7b6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ba:	8e 01       	movw	r16, r28
     7bc:	0f 5e       	subi	r16, 0xEF	; 239
     7be:	1f 4f       	sbci	r17, 0xFF	; 255
     7c0:	ce 01       	movw	r24, r28
     7c2:	05 96       	adiw	r24, 0x05	; 5
     7c4:	b8 01       	movw	r22, r16
     7c6:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     7ca:	89 85       	ldd	r24, Y+9	; 0x09
     7cc:	82 30       	cpi	r24, 0x02	; 2
     7ce:	40 f0       	brcs	.+16     	; 0x7e0 <__gtsf2+0x56>
     7d0:	89 89       	ldd	r24, Y+17	; 0x11
     7d2:	82 30       	cpi	r24, 0x02	; 2
     7d4:	28 f0       	brcs	.+10     	; 0x7e0 <__gtsf2+0x56>
     7d6:	c7 01       	movw	r24, r14
     7d8:	b8 01       	movw	r22, r16
     7da:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     7de:	01 c0       	rjmp	.+2      	; 0x7e2 <__gtsf2+0x58>
     7e0:	8f ef       	ldi	r24, 0xFF	; 255
     7e2:	68 96       	adiw	r28, 0x18	; 24
     7e4:	e6 e0       	ldi	r30, 0x06	; 6
     7e6:	0c 94 b1 13 	jmp	0x2762	; 0x2762 <__epilogue_restores__+0x18>

000007ea <__gesf2>:
     7ea:	a8 e1       	ldi	r26, 0x18	; 24
     7ec:	b0 e0       	ldi	r27, 0x00	; 0
     7ee:	eb ef       	ldi	r30, 0xFB	; 251
     7f0:	f3 e0       	ldi	r31, 0x03	; 3
     7f2:	0c 94 95 13 	jmp	0x272a	; 0x272a <__prologue_saves__+0x18>
     7f6:	69 83       	std	Y+1, r22	; 0x01
     7f8:	7a 83       	std	Y+2, r23	; 0x02
     7fa:	8b 83       	std	Y+3, r24	; 0x03
     7fc:	9c 83       	std	Y+4, r25	; 0x04
     7fe:	2d 83       	std	Y+5, r18	; 0x05
     800:	3e 83       	std	Y+6, r19	; 0x06
     802:	4f 83       	std	Y+7, r20	; 0x07
     804:	58 87       	std	Y+8, r21	; 0x08
     806:	89 e0       	ldi	r24, 0x09	; 9
     808:	e8 2e       	mov	r14, r24
     80a:	f1 2c       	mov	r15, r1
     80c:	ec 0e       	add	r14, r28
     80e:	fd 1e       	adc	r15, r29
     810:	ce 01       	movw	r24, r28
     812:	01 96       	adiw	r24, 0x01	; 1
     814:	b7 01       	movw	r22, r14
     816:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     81a:	8e 01       	movw	r16, r28
     81c:	0f 5e       	subi	r16, 0xEF	; 239
     81e:	1f 4f       	sbci	r17, 0xFF	; 255
     820:	ce 01       	movw	r24, r28
     822:	05 96       	adiw	r24, 0x05	; 5
     824:	b8 01       	movw	r22, r16
     826:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     82a:	89 85       	ldd	r24, Y+9	; 0x09
     82c:	82 30       	cpi	r24, 0x02	; 2
     82e:	40 f0       	brcs	.+16     	; 0x840 <__gesf2+0x56>
     830:	89 89       	ldd	r24, Y+17	; 0x11
     832:	82 30       	cpi	r24, 0x02	; 2
     834:	28 f0       	brcs	.+10     	; 0x840 <__gesf2+0x56>
     836:	c7 01       	movw	r24, r14
     838:	b8 01       	movw	r22, r16
     83a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     83e:	01 c0       	rjmp	.+2      	; 0x842 <__gesf2+0x58>
     840:	8f ef       	ldi	r24, 0xFF	; 255
     842:	68 96       	adiw	r28, 0x18	; 24
     844:	e6 e0       	ldi	r30, 0x06	; 6
     846:	0c 94 b1 13 	jmp	0x2762	; 0x2762 <__epilogue_restores__+0x18>

0000084a <__ltsf2>:
     84a:	a8 e1       	ldi	r26, 0x18	; 24
     84c:	b0 e0       	ldi	r27, 0x00	; 0
     84e:	eb e2       	ldi	r30, 0x2B	; 43
     850:	f4 e0       	ldi	r31, 0x04	; 4
     852:	0c 94 95 13 	jmp	0x272a	; 0x272a <__prologue_saves__+0x18>
     856:	69 83       	std	Y+1, r22	; 0x01
     858:	7a 83       	std	Y+2, r23	; 0x02
     85a:	8b 83       	std	Y+3, r24	; 0x03
     85c:	9c 83       	std	Y+4, r25	; 0x04
     85e:	2d 83       	std	Y+5, r18	; 0x05
     860:	3e 83       	std	Y+6, r19	; 0x06
     862:	4f 83       	std	Y+7, r20	; 0x07
     864:	58 87       	std	Y+8, r21	; 0x08
     866:	89 e0       	ldi	r24, 0x09	; 9
     868:	e8 2e       	mov	r14, r24
     86a:	f1 2c       	mov	r15, r1
     86c:	ec 0e       	add	r14, r28
     86e:	fd 1e       	adc	r15, r29
     870:	ce 01       	movw	r24, r28
     872:	01 96       	adiw	r24, 0x01	; 1
     874:	b7 01       	movw	r22, r14
     876:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     87a:	8e 01       	movw	r16, r28
     87c:	0f 5e       	subi	r16, 0xEF	; 239
     87e:	1f 4f       	sbci	r17, 0xFF	; 255
     880:	ce 01       	movw	r24, r28
     882:	05 96       	adiw	r24, 0x05	; 5
     884:	b8 01       	movw	r22, r16
     886:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     88a:	89 85       	ldd	r24, Y+9	; 0x09
     88c:	82 30       	cpi	r24, 0x02	; 2
     88e:	40 f0       	brcs	.+16     	; 0x8a0 <__ltsf2+0x56>
     890:	89 89       	ldd	r24, Y+17	; 0x11
     892:	82 30       	cpi	r24, 0x02	; 2
     894:	28 f0       	brcs	.+10     	; 0x8a0 <__ltsf2+0x56>
     896:	c7 01       	movw	r24, r14
     898:	b8 01       	movw	r22, r16
     89a:	0e 94 f6 05 	call	0xbec	; 0xbec <__fpcmp_parts_f>
     89e:	01 c0       	rjmp	.+2      	; 0x8a2 <__ltsf2+0x58>
     8a0:	81 e0       	ldi	r24, 0x01	; 1
     8a2:	68 96       	adiw	r28, 0x18	; 24
     8a4:	e6 e0       	ldi	r30, 0x06	; 6
     8a6:	0c 94 b1 13 	jmp	0x2762	; 0x2762 <__epilogue_restores__+0x18>

000008aa <__fixsfsi>:
     8aa:	ac e0       	ldi	r26, 0x0C	; 12
     8ac:	b0 e0       	ldi	r27, 0x00	; 0
     8ae:	eb e5       	ldi	r30, 0x5B	; 91
     8b0:	f4 e0       	ldi	r31, 0x04	; 4
     8b2:	0c 94 99 13 	jmp	0x2732	; 0x2732 <__prologue_saves__+0x20>
     8b6:	69 83       	std	Y+1, r22	; 0x01
     8b8:	7a 83       	std	Y+2, r23	; 0x02
     8ba:	8b 83       	std	Y+3, r24	; 0x03
     8bc:	9c 83       	std	Y+4, r25	; 0x04
     8be:	ce 01       	movw	r24, r28
     8c0:	01 96       	adiw	r24, 0x01	; 1
     8c2:	be 01       	movw	r22, r28
     8c4:	6b 5f       	subi	r22, 0xFB	; 251
     8c6:	7f 4f       	sbci	r23, 0xFF	; 255
     8c8:	0e 94 7e 05 	call	0xafc	; 0xafc <__unpack_f>
     8cc:	8d 81       	ldd	r24, Y+5	; 0x05
     8ce:	82 30       	cpi	r24, 0x02	; 2
     8d0:	61 f1       	breq	.+88     	; 0x92a <__fixsfsi+0x80>
     8d2:	82 30       	cpi	r24, 0x02	; 2
     8d4:	50 f1       	brcs	.+84     	; 0x92a <__fixsfsi+0x80>
     8d6:	84 30       	cpi	r24, 0x04	; 4
     8d8:	21 f4       	brne	.+8      	; 0x8e2 <__fixsfsi+0x38>
     8da:	8e 81       	ldd	r24, Y+6	; 0x06
     8dc:	88 23       	and	r24, r24
     8de:	51 f1       	breq	.+84     	; 0x934 <__fixsfsi+0x8a>
     8e0:	2e c0       	rjmp	.+92     	; 0x93e <__fixsfsi+0x94>
     8e2:	2f 81       	ldd	r18, Y+7	; 0x07
     8e4:	38 85       	ldd	r19, Y+8	; 0x08
     8e6:	37 fd       	sbrc	r19, 7
     8e8:	20 c0       	rjmp	.+64     	; 0x92a <__fixsfsi+0x80>
     8ea:	6e 81       	ldd	r22, Y+6	; 0x06
     8ec:	2f 31       	cpi	r18, 0x1F	; 31
     8ee:	31 05       	cpc	r19, r1
     8f0:	1c f0       	brlt	.+6      	; 0x8f8 <__fixsfsi+0x4e>
     8f2:	66 23       	and	r22, r22
     8f4:	f9 f0       	breq	.+62     	; 0x934 <__fixsfsi+0x8a>
     8f6:	23 c0       	rjmp	.+70     	; 0x93e <__fixsfsi+0x94>
     8f8:	8e e1       	ldi	r24, 0x1E	; 30
     8fa:	90 e0       	ldi	r25, 0x00	; 0
     8fc:	82 1b       	sub	r24, r18
     8fe:	93 0b       	sbc	r25, r19
     900:	29 85       	ldd	r18, Y+9	; 0x09
     902:	3a 85       	ldd	r19, Y+10	; 0x0a
     904:	4b 85       	ldd	r20, Y+11	; 0x0b
     906:	5c 85       	ldd	r21, Y+12	; 0x0c
     908:	04 c0       	rjmp	.+8      	; 0x912 <__fixsfsi+0x68>
     90a:	56 95       	lsr	r21
     90c:	47 95       	ror	r20
     90e:	37 95       	ror	r19
     910:	27 95       	ror	r18
     912:	8a 95       	dec	r24
     914:	d2 f7       	brpl	.-12     	; 0x90a <__fixsfsi+0x60>
     916:	66 23       	and	r22, r22
     918:	b1 f0       	breq	.+44     	; 0x946 <__fixsfsi+0x9c>
     91a:	50 95       	com	r21
     91c:	40 95       	com	r20
     91e:	30 95       	com	r19
     920:	21 95       	neg	r18
     922:	3f 4f       	sbci	r19, 0xFF	; 255
     924:	4f 4f       	sbci	r20, 0xFF	; 255
     926:	5f 4f       	sbci	r21, 0xFF	; 255
     928:	0e c0       	rjmp	.+28     	; 0x946 <__fixsfsi+0x9c>
     92a:	20 e0       	ldi	r18, 0x00	; 0
     92c:	30 e0       	ldi	r19, 0x00	; 0
     92e:	40 e0       	ldi	r20, 0x00	; 0
     930:	50 e0       	ldi	r21, 0x00	; 0
     932:	09 c0       	rjmp	.+18     	; 0x946 <__fixsfsi+0x9c>
     934:	2f ef       	ldi	r18, 0xFF	; 255
     936:	3f ef       	ldi	r19, 0xFF	; 255
     938:	4f ef       	ldi	r20, 0xFF	; 255
     93a:	5f e7       	ldi	r21, 0x7F	; 127
     93c:	04 c0       	rjmp	.+8      	; 0x946 <__fixsfsi+0x9c>
     93e:	20 e0       	ldi	r18, 0x00	; 0
     940:	30 e0       	ldi	r19, 0x00	; 0
     942:	40 e0       	ldi	r20, 0x00	; 0
     944:	50 e8       	ldi	r21, 0x80	; 128
     946:	b9 01       	movw	r22, r18
     948:	ca 01       	movw	r24, r20
     94a:	2c 96       	adiw	r28, 0x0c	; 12
     94c:	e2 e0       	ldi	r30, 0x02	; 2
     94e:	0c 94 b5 13 	jmp	0x276a	; 0x276a <__epilogue_restores__+0x20>

00000952 <__pack_f>:
     952:	df 92       	push	r13
     954:	ef 92       	push	r14
     956:	ff 92       	push	r15
     958:	0f 93       	push	r16
     95a:	1f 93       	push	r17
     95c:	fc 01       	movw	r30, r24
     95e:	e4 80       	ldd	r14, Z+4	; 0x04
     960:	f5 80       	ldd	r15, Z+5	; 0x05
     962:	06 81       	ldd	r16, Z+6	; 0x06
     964:	17 81       	ldd	r17, Z+7	; 0x07
     966:	d1 80       	ldd	r13, Z+1	; 0x01
     968:	80 81       	ld	r24, Z
     96a:	82 30       	cpi	r24, 0x02	; 2
     96c:	48 f4       	brcc	.+18     	; 0x980 <__pack_f+0x2e>
     96e:	80 e0       	ldi	r24, 0x00	; 0
     970:	90 e0       	ldi	r25, 0x00	; 0
     972:	a0 e1       	ldi	r26, 0x10	; 16
     974:	b0 e0       	ldi	r27, 0x00	; 0
     976:	e8 2a       	or	r14, r24
     978:	f9 2a       	or	r15, r25
     97a:	0a 2b       	or	r16, r26
     97c:	1b 2b       	or	r17, r27
     97e:	a5 c0       	rjmp	.+330    	; 0xaca <__pack_f+0x178>
     980:	84 30       	cpi	r24, 0x04	; 4
     982:	09 f4       	brne	.+2      	; 0x986 <__pack_f+0x34>
     984:	9f c0       	rjmp	.+318    	; 0xac4 <__pack_f+0x172>
     986:	82 30       	cpi	r24, 0x02	; 2
     988:	21 f4       	brne	.+8      	; 0x992 <__pack_f+0x40>
     98a:	ee 24       	eor	r14, r14
     98c:	ff 24       	eor	r15, r15
     98e:	87 01       	movw	r16, r14
     990:	05 c0       	rjmp	.+10     	; 0x99c <__pack_f+0x4a>
     992:	e1 14       	cp	r14, r1
     994:	f1 04       	cpc	r15, r1
     996:	01 05       	cpc	r16, r1
     998:	11 05       	cpc	r17, r1
     99a:	19 f4       	brne	.+6      	; 0x9a2 <__pack_f+0x50>
     99c:	e0 e0       	ldi	r30, 0x00	; 0
     99e:	f0 e0       	ldi	r31, 0x00	; 0
     9a0:	96 c0       	rjmp	.+300    	; 0xace <__pack_f+0x17c>
     9a2:	62 81       	ldd	r22, Z+2	; 0x02
     9a4:	73 81       	ldd	r23, Z+3	; 0x03
     9a6:	9f ef       	ldi	r25, 0xFF	; 255
     9a8:	62 38       	cpi	r22, 0x82	; 130
     9aa:	79 07       	cpc	r23, r25
     9ac:	0c f0       	brlt	.+2      	; 0x9b0 <__pack_f+0x5e>
     9ae:	5b c0       	rjmp	.+182    	; 0xa66 <__pack_f+0x114>
     9b0:	22 e8       	ldi	r18, 0x82	; 130
     9b2:	3f ef       	ldi	r19, 0xFF	; 255
     9b4:	26 1b       	sub	r18, r22
     9b6:	37 0b       	sbc	r19, r23
     9b8:	2a 31       	cpi	r18, 0x1A	; 26
     9ba:	31 05       	cpc	r19, r1
     9bc:	2c f0       	brlt	.+10     	; 0x9c8 <__pack_f+0x76>
     9be:	20 e0       	ldi	r18, 0x00	; 0
     9c0:	30 e0       	ldi	r19, 0x00	; 0
     9c2:	40 e0       	ldi	r20, 0x00	; 0
     9c4:	50 e0       	ldi	r21, 0x00	; 0
     9c6:	2a c0       	rjmp	.+84     	; 0xa1c <__pack_f+0xca>
     9c8:	b8 01       	movw	r22, r16
     9ca:	a7 01       	movw	r20, r14
     9cc:	02 2e       	mov	r0, r18
     9ce:	04 c0       	rjmp	.+8      	; 0x9d8 <__pack_f+0x86>
     9d0:	76 95       	lsr	r23
     9d2:	67 95       	ror	r22
     9d4:	57 95       	ror	r21
     9d6:	47 95       	ror	r20
     9d8:	0a 94       	dec	r0
     9da:	d2 f7       	brpl	.-12     	; 0x9d0 <__pack_f+0x7e>
     9dc:	81 e0       	ldi	r24, 0x01	; 1
     9de:	90 e0       	ldi	r25, 0x00	; 0
     9e0:	a0 e0       	ldi	r26, 0x00	; 0
     9e2:	b0 e0       	ldi	r27, 0x00	; 0
     9e4:	04 c0       	rjmp	.+8      	; 0x9ee <__pack_f+0x9c>
     9e6:	88 0f       	add	r24, r24
     9e8:	99 1f       	adc	r25, r25
     9ea:	aa 1f       	adc	r26, r26
     9ec:	bb 1f       	adc	r27, r27
     9ee:	2a 95       	dec	r18
     9f0:	d2 f7       	brpl	.-12     	; 0x9e6 <__pack_f+0x94>
     9f2:	01 97       	sbiw	r24, 0x01	; 1
     9f4:	a1 09       	sbc	r26, r1
     9f6:	b1 09       	sbc	r27, r1
     9f8:	8e 21       	and	r24, r14
     9fa:	9f 21       	and	r25, r15
     9fc:	a0 23       	and	r26, r16
     9fe:	b1 23       	and	r27, r17
     a00:	00 97       	sbiw	r24, 0x00	; 0
     a02:	a1 05       	cpc	r26, r1
     a04:	b1 05       	cpc	r27, r1
     a06:	21 f0       	breq	.+8      	; 0xa10 <__pack_f+0xbe>
     a08:	81 e0       	ldi	r24, 0x01	; 1
     a0a:	90 e0       	ldi	r25, 0x00	; 0
     a0c:	a0 e0       	ldi	r26, 0x00	; 0
     a0e:	b0 e0       	ldi	r27, 0x00	; 0
     a10:	9a 01       	movw	r18, r20
     a12:	ab 01       	movw	r20, r22
     a14:	28 2b       	or	r18, r24
     a16:	39 2b       	or	r19, r25
     a18:	4a 2b       	or	r20, r26
     a1a:	5b 2b       	or	r21, r27
     a1c:	da 01       	movw	r26, r20
     a1e:	c9 01       	movw	r24, r18
     a20:	8f 77       	andi	r24, 0x7F	; 127
     a22:	90 70       	andi	r25, 0x00	; 0
     a24:	a0 70       	andi	r26, 0x00	; 0
     a26:	b0 70       	andi	r27, 0x00	; 0
     a28:	80 34       	cpi	r24, 0x40	; 64
     a2a:	91 05       	cpc	r25, r1
     a2c:	a1 05       	cpc	r26, r1
     a2e:	b1 05       	cpc	r27, r1
     a30:	39 f4       	brne	.+14     	; 0xa40 <__pack_f+0xee>
     a32:	27 ff       	sbrs	r18, 7
     a34:	09 c0       	rjmp	.+18     	; 0xa48 <__pack_f+0xf6>
     a36:	20 5c       	subi	r18, 0xC0	; 192
     a38:	3f 4f       	sbci	r19, 0xFF	; 255
     a3a:	4f 4f       	sbci	r20, 0xFF	; 255
     a3c:	5f 4f       	sbci	r21, 0xFF	; 255
     a3e:	04 c0       	rjmp	.+8      	; 0xa48 <__pack_f+0xf6>
     a40:	21 5c       	subi	r18, 0xC1	; 193
     a42:	3f 4f       	sbci	r19, 0xFF	; 255
     a44:	4f 4f       	sbci	r20, 0xFF	; 255
     a46:	5f 4f       	sbci	r21, 0xFF	; 255
     a48:	e0 e0       	ldi	r30, 0x00	; 0
     a4a:	f0 e0       	ldi	r31, 0x00	; 0
     a4c:	20 30       	cpi	r18, 0x00	; 0
     a4e:	a0 e0       	ldi	r26, 0x00	; 0
     a50:	3a 07       	cpc	r19, r26
     a52:	a0 e0       	ldi	r26, 0x00	; 0
     a54:	4a 07       	cpc	r20, r26
     a56:	a0 e4       	ldi	r26, 0x40	; 64
     a58:	5a 07       	cpc	r21, r26
     a5a:	10 f0       	brcs	.+4      	; 0xa60 <__pack_f+0x10e>
     a5c:	e1 e0       	ldi	r30, 0x01	; 1
     a5e:	f0 e0       	ldi	r31, 0x00	; 0
     a60:	79 01       	movw	r14, r18
     a62:	8a 01       	movw	r16, r20
     a64:	27 c0       	rjmp	.+78     	; 0xab4 <__pack_f+0x162>
     a66:	60 38       	cpi	r22, 0x80	; 128
     a68:	71 05       	cpc	r23, r1
     a6a:	64 f5       	brge	.+88     	; 0xac4 <__pack_f+0x172>
     a6c:	fb 01       	movw	r30, r22
     a6e:	e1 58       	subi	r30, 0x81	; 129
     a70:	ff 4f       	sbci	r31, 0xFF	; 255
     a72:	d8 01       	movw	r26, r16
     a74:	c7 01       	movw	r24, r14
     a76:	8f 77       	andi	r24, 0x7F	; 127
     a78:	90 70       	andi	r25, 0x00	; 0
     a7a:	a0 70       	andi	r26, 0x00	; 0
     a7c:	b0 70       	andi	r27, 0x00	; 0
     a7e:	80 34       	cpi	r24, 0x40	; 64
     a80:	91 05       	cpc	r25, r1
     a82:	a1 05       	cpc	r26, r1
     a84:	b1 05       	cpc	r27, r1
     a86:	39 f4       	brne	.+14     	; 0xa96 <__pack_f+0x144>
     a88:	e7 fe       	sbrs	r14, 7
     a8a:	0d c0       	rjmp	.+26     	; 0xaa6 <__pack_f+0x154>
     a8c:	80 e4       	ldi	r24, 0x40	; 64
     a8e:	90 e0       	ldi	r25, 0x00	; 0
     a90:	a0 e0       	ldi	r26, 0x00	; 0
     a92:	b0 e0       	ldi	r27, 0x00	; 0
     a94:	04 c0       	rjmp	.+8      	; 0xa9e <__pack_f+0x14c>
     a96:	8f e3       	ldi	r24, 0x3F	; 63
     a98:	90 e0       	ldi	r25, 0x00	; 0
     a9a:	a0 e0       	ldi	r26, 0x00	; 0
     a9c:	b0 e0       	ldi	r27, 0x00	; 0
     a9e:	e8 0e       	add	r14, r24
     aa0:	f9 1e       	adc	r15, r25
     aa2:	0a 1f       	adc	r16, r26
     aa4:	1b 1f       	adc	r17, r27
     aa6:	17 ff       	sbrs	r17, 7
     aa8:	05 c0       	rjmp	.+10     	; 0xab4 <__pack_f+0x162>
     aaa:	16 95       	lsr	r17
     aac:	07 95       	ror	r16
     aae:	f7 94       	ror	r15
     ab0:	e7 94       	ror	r14
     ab2:	31 96       	adiw	r30, 0x01	; 1
     ab4:	87 e0       	ldi	r24, 0x07	; 7
     ab6:	16 95       	lsr	r17
     ab8:	07 95       	ror	r16
     aba:	f7 94       	ror	r15
     abc:	e7 94       	ror	r14
     abe:	8a 95       	dec	r24
     ac0:	d1 f7       	brne	.-12     	; 0xab6 <__pack_f+0x164>
     ac2:	05 c0       	rjmp	.+10     	; 0xace <__pack_f+0x17c>
     ac4:	ee 24       	eor	r14, r14
     ac6:	ff 24       	eor	r15, r15
     ac8:	87 01       	movw	r16, r14
     aca:	ef ef       	ldi	r30, 0xFF	; 255
     acc:	f0 e0       	ldi	r31, 0x00	; 0
     ace:	6e 2f       	mov	r22, r30
     ad0:	67 95       	ror	r22
     ad2:	66 27       	eor	r22, r22
     ad4:	67 95       	ror	r22
     ad6:	90 2f       	mov	r25, r16
     ad8:	9f 77       	andi	r25, 0x7F	; 127
     ada:	d7 94       	ror	r13
     adc:	dd 24       	eor	r13, r13
     ade:	d7 94       	ror	r13
     ae0:	8e 2f       	mov	r24, r30
     ae2:	86 95       	lsr	r24
     ae4:	49 2f       	mov	r20, r25
     ae6:	46 2b       	or	r20, r22
     ae8:	58 2f       	mov	r21, r24
     aea:	5d 29       	or	r21, r13
     aec:	b7 01       	movw	r22, r14
     aee:	ca 01       	movw	r24, r20
     af0:	1f 91       	pop	r17
     af2:	0f 91       	pop	r16
     af4:	ff 90       	pop	r15
     af6:	ef 90       	pop	r14
     af8:	df 90       	pop	r13
     afa:	08 95       	ret

00000afc <__unpack_f>:
     afc:	fc 01       	movw	r30, r24
     afe:	db 01       	movw	r26, r22
     b00:	40 81       	ld	r20, Z
     b02:	51 81       	ldd	r21, Z+1	; 0x01
     b04:	22 81       	ldd	r18, Z+2	; 0x02
     b06:	62 2f       	mov	r22, r18
     b08:	6f 77       	andi	r22, 0x7F	; 127
     b0a:	70 e0       	ldi	r23, 0x00	; 0
     b0c:	22 1f       	adc	r18, r18
     b0e:	22 27       	eor	r18, r18
     b10:	22 1f       	adc	r18, r18
     b12:	93 81       	ldd	r25, Z+3	; 0x03
     b14:	89 2f       	mov	r24, r25
     b16:	88 0f       	add	r24, r24
     b18:	82 2b       	or	r24, r18
     b1a:	28 2f       	mov	r18, r24
     b1c:	30 e0       	ldi	r19, 0x00	; 0
     b1e:	99 1f       	adc	r25, r25
     b20:	99 27       	eor	r25, r25
     b22:	99 1f       	adc	r25, r25
     b24:	11 96       	adiw	r26, 0x01	; 1
     b26:	9c 93       	st	X, r25
     b28:	11 97       	sbiw	r26, 0x01	; 1
     b2a:	21 15       	cp	r18, r1
     b2c:	31 05       	cpc	r19, r1
     b2e:	a9 f5       	brne	.+106    	; 0xb9a <__unpack_f+0x9e>
     b30:	41 15       	cp	r20, r1
     b32:	51 05       	cpc	r21, r1
     b34:	61 05       	cpc	r22, r1
     b36:	71 05       	cpc	r23, r1
     b38:	11 f4       	brne	.+4      	; 0xb3e <__unpack_f+0x42>
     b3a:	82 e0       	ldi	r24, 0x02	; 2
     b3c:	37 c0       	rjmp	.+110    	; 0xbac <__unpack_f+0xb0>
     b3e:	82 e8       	ldi	r24, 0x82	; 130
     b40:	9f ef       	ldi	r25, 0xFF	; 255
     b42:	13 96       	adiw	r26, 0x03	; 3
     b44:	9c 93       	st	X, r25
     b46:	8e 93       	st	-X, r24
     b48:	12 97       	sbiw	r26, 0x02	; 2
     b4a:	9a 01       	movw	r18, r20
     b4c:	ab 01       	movw	r20, r22
     b4e:	67 e0       	ldi	r22, 0x07	; 7
     b50:	22 0f       	add	r18, r18
     b52:	33 1f       	adc	r19, r19
     b54:	44 1f       	adc	r20, r20
     b56:	55 1f       	adc	r21, r21
     b58:	6a 95       	dec	r22
     b5a:	d1 f7       	brne	.-12     	; 0xb50 <__unpack_f+0x54>
     b5c:	83 e0       	ldi	r24, 0x03	; 3
     b5e:	8c 93       	st	X, r24
     b60:	0d c0       	rjmp	.+26     	; 0xb7c <__unpack_f+0x80>
     b62:	22 0f       	add	r18, r18
     b64:	33 1f       	adc	r19, r19
     b66:	44 1f       	adc	r20, r20
     b68:	55 1f       	adc	r21, r21
     b6a:	12 96       	adiw	r26, 0x02	; 2
     b6c:	8d 91       	ld	r24, X+
     b6e:	9c 91       	ld	r25, X
     b70:	13 97       	sbiw	r26, 0x03	; 3
     b72:	01 97       	sbiw	r24, 0x01	; 1
     b74:	13 96       	adiw	r26, 0x03	; 3
     b76:	9c 93       	st	X, r25
     b78:	8e 93       	st	-X, r24
     b7a:	12 97       	sbiw	r26, 0x02	; 2
     b7c:	20 30       	cpi	r18, 0x00	; 0
     b7e:	80 e0       	ldi	r24, 0x00	; 0
     b80:	38 07       	cpc	r19, r24
     b82:	80 e0       	ldi	r24, 0x00	; 0
     b84:	48 07       	cpc	r20, r24
     b86:	80 e4       	ldi	r24, 0x40	; 64
     b88:	58 07       	cpc	r21, r24
     b8a:	58 f3       	brcs	.-42     	; 0xb62 <__unpack_f+0x66>
     b8c:	14 96       	adiw	r26, 0x04	; 4
     b8e:	2d 93       	st	X+, r18
     b90:	3d 93       	st	X+, r19
     b92:	4d 93       	st	X+, r20
     b94:	5c 93       	st	X, r21
     b96:	17 97       	sbiw	r26, 0x07	; 7
     b98:	08 95       	ret
     b9a:	2f 3f       	cpi	r18, 0xFF	; 255
     b9c:	31 05       	cpc	r19, r1
     b9e:	79 f4       	brne	.+30     	; 0xbbe <__unpack_f+0xc2>
     ba0:	41 15       	cp	r20, r1
     ba2:	51 05       	cpc	r21, r1
     ba4:	61 05       	cpc	r22, r1
     ba6:	71 05       	cpc	r23, r1
     ba8:	19 f4       	brne	.+6      	; 0xbb0 <__unpack_f+0xb4>
     baa:	84 e0       	ldi	r24, 0x04	; 4
     bac:	8c 93       	st	X, r24
     bae:	08 95       	ret
     bb0:	64 ff       	sbrs	r22, 4
     bb2:	03 c0       	rjmp	.+6      	; 0xbba <__unpack_f+0xbe>
     bb4:	81 e0       	ldi	r24, 0x01	; 1
     bb6:	8c 93       	st	X, r24
     bb8:	12 c0       	rjmp	.+36     	; 0xbde <__unpack_f+0xe2>
     bba:	1c 92       	st	X, r1
     bbc:	10 c0       	rjmp	.+32     	; 0xbde <__unpack_f+0xe2>
     bbe:	2f 57       	subi	r18, 0x7F	; 127
     bc0:	30 40       	sbci	r19, 0x00	; 0
     bc2:	13 96       	adiw	r26, 0x03	; 3
     bc4:	3c 93       	st	X, r19
     bc6:	2e 93       	st	-X, r18
     bc8:	12 97       	sbiw	r26, 0x02	; 2
     bca:	83 e0       	ldi	r24, 0x03	; 3
     bcc:	8c 93       	st	X, r24
     bce:	87 e0       	ldi	r24, 0x07	; 7
     bd0:	44 0f       	add	r20, r20
     bd2:	55 1f       	adc	r21, r21
     bd4:	66 1f       	adc	r22, r22
     bd6:	77 1f       	adc	r23, r23
     bd8:	8a 95       	dec	r24
     bda:	d1 f7       	brne	.-12     	; 0xbd0 <__unpack_f+0xd4>
     bdc:	70 64       	ori	r23, 0x40	; 64
     bde:	14 96       	adiw	r26, 0x04	; 4
     be0:	4d 93       	st	X+, r20
     be2:	5d 93       	st	X+, r21
     be4:	6d 93       	st	X+, r22
     be6:	7c 93       	st	X, r23
     be8:	17 97       	sbiw	r26, 0x07	; 7
     bea:	08 95       	ret

00000bec <__fpcmp_parts_f>:
     bec:	1f 93       	push	r17
     bee:	dc 01       	movw	r26, r24
     bf0:	fb 01       	movw	r30, r22
     bf2:	9c 91       	ld	r25, X
     bf4:	92 30       	cpi	r25, 0x02	; 2
     bf6:	08 f4       	brcc	.+2      	; 0xbfa <__fpcmp_parts_f+0xe>
     bf8:	47 c0       	rjmp	.+142    	; 0xc88 <__fpcmp_parts_f+0x9c>
     bfa:	80 81       	ld	r24, Z
     bfc:	82 30       	cpi	r24, 0x02	; 2
     bfe:	08 f4       	brcc	.+2      	; 0xc02 <__fpcmp_parts_f+0x16>
     c00:	43 c0       	rjmp	.+134    	; 0xc88 <__fpcmp_parts_f+0x9c>
     c02:	94 30       	cpi	r25, 0x04	; 4
     c04:	51 f4       	brne	.+20     	; 0xc1a <__fpcmp_parts_f+0x2e>
     c06:	11 96       	adiw	r26, 0x01	; 1
     c08:	1c 91       	ld	r17, X
     c0a:	84 30       	cpi	r24, 0x04	; 4
     c0c:	99 f5       	brne	.+102    	; 0xc74 <__fpcmp_parts_f+0x88>
     c0e:	81 81       	ldd	r24, Z+1	; 0x01
     c10:	68 2f       	mov	r22, r24
     c12:	70 e0       	ldi	r23, 0x00	; 0
     c14:	61 1b       	sub	r22, r17
     c16:	71 09       	sbc	r23, r1
     c18:	3f c0       	rjmp	.+126    	; 0xc98 <__fpcmp_parts_f+0xac>
     c1a:	84 30       	cpi	r24, 0x04	; 4
     c1c:	21 f0       	breq	.+8      	; 0xc26 <__fpcmp_parts_f+0x3a>
     c1e:	92 30       	cpi	r25, 0x02	; 2
     c20:	31 f4       	brne	.+12     	; 0xc2e <__fpcmp_parts_f+0x42>
     c22:	82 30       	cpi	r24, 0x02	; 2
     c24:	b9 f1       	breq	.+110    	; 0xc94 <__fpcmp_parts_f+0xa8>
     c26:	81 81       	ldd	r24, Z+1	; 0x01
     c28:	88 23       	and	r24, r24
     c2a:	89 f1       	breq	.+98     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c2c:	2d c0       	rjmp	.+90     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c2e:	11 96       	adiw	r26, 0x01	; 1
     c30:	1c 91       	ld	r17, X
     c32:	11 97       	sbiw	r26, 0x01	; 1
     c34:	82 30       	cpi	r24, 0x02	; 2
     c36:	f1 f0       	breq	.+60     	; 0xc74 <__fpcmp_parts_f+0x88>
     c38:	81 81       	ldd	r24, Z+1	; 0x01
     c3a:	18 17       	cp	r17, r24
     c3c:	d9 f4       	brne	.+54     	; 0xc74 <__fpcmp_parts_f+0x88>
     c3e:	12 96       	adiw	r26, 0x02	; 2
     c40:	2d 91       	ld	r18, X+
     c42:	3c 91       	ld	r19, X
     c44:	13 97       	sbiw	r26, 0x03	; 3
     c46:	82 81       	ldd	r24, Z+2	; 0x02
     c48:	93 81       	ldd	r25, Z+3	; 0x03
     c4a:	82 17       	cp	r24, r18
     c4c:	93 07       	cpc	r25, r19
     c4e:	94 f0       	brlt	.+36     	; 0xc74 <__fpcmp_parts_f+0x88>
     c50:	28 17       	cp	r18, r24
     c52:	39 07       	cpc	r19, r25
     c54:	bc f0       	brlt	.+46     	; 0xc84 <__fpcmp_parts_f+0x98>
     c56:	14 96       	adiw	r26, 0x04	; 4
     c58:	8d 91       	ld	r24, X+
     c5a:	9d 91       	ld	r25, X+
     c5c:	0d 90       	ld	r0, X+
     c5e:	bc 91       	ld	r27, X
     c60:	a0 2d       	mov	r26, r0
     c62:	24 81       	ldd	r18, Z+4	; 0x04
     c64:	35 81       	ldd	r19, Z+5	; 0x05
     c66:	46 81       	ldd	r20, Z+6	; 0x06
     c68:	57 81       	ldd	r21, Z+7	; 0x07
     c6a:	28 17       	cp	r18, r24
     c6c:	39 07       	cpc	r19, r25
     c6e:	4a 07       	cpc	r20, r26
     c70:	5b 07       	cpc	r21, r27
     c72:	18 f4       	brcc	.+6      	; 0xc7a <__fpcmp_parts_f+0x8e>
     c74:	11 23       	and	r17, r17
     c76:	41 f0       	breq	.+16     	; 0xc88 <__fpcmp_parts_f+0x9c>
     c78:	0a c0       	rjmp	.+20     	; 0xc8e <__fpcmp_parts_f+0xa2>
     c7a:	82 17       	cp	r24, r18
     c7c:	93 07       	cpc	r25, r19
     c7e:	a4 07       	cpc	r26, r20
     c80:	b5 07       	cpc	r27, r21
     c82:	40 f4       	brcc	.+16     	; 0xc94 <__fpcmp_parts_f+0xa8>
     c84:	11 23       	and	r17, r17
     c86:	19 f0       	breq	.+6      	; 0xc8e <__fpcmp_parts_f+0xa2>
     c88:	61 e0       	ldi	r22, 0x01	; 1
     c8a:	70 e0       	ldi	r23, 0x00	; 0
     c8c:	05 c0       	rjmp	.+10     	; 0xc98 <__fpcmp_parts_f+0xac>
     c8e:	6f ef       	ldi	r22, 0xFF	; 255
     c90:	7f ef       	ldi	r23, 0xFF	; 255
     c92:	02 c0       	rjmp	.+4      	; 0xc98 <__fpcmp_parts_f+0xac>
     c94:	60 e0       	ldi	r22, 0x00	; 0
     c96:	70 e0       	ldi	r23, 0x00	; 0
     c98:	cb 01       	movw	r24, r22
     c9a:	1f 91       	pop	r17
     c9c:	08 95       	ret

00000c9e <TIMERS_enum_TIMER0_INIT>:

/*Global pointer to function to TIMER0 OVF*/
static void (*TIMERS_pf_TIMER0_OVF)(void) = NULL;
/*Global pointer to function to TIMER0 CTC MODE*/
static void (*TIMERS_pf_TIMER0_CTC)(void) = NULL;
ES_t TIMERS_enum_TIMER0_INIT(void){
     c9e:	df 93       	push	r29
     ca0:	cf 93       	push	r28
     ca2:	0f 92       	push	r0
     ca4:	cd b7       	in	r28, 0x3d	; 61
     ca6:	de b7       	in	r29, 0x3e	; 62
	 ES_t Local_enu_Erorr_State = ES_OK ;
     ca8:	19 82       	std	Y+1, r1	; 0x01

	/*set reload value*/
	TIMERS_u8_TCNT0_REG=TIMERO_u8_preload_value;
#elif TIMER_MODE == CTC_MODE
	/*Select normal mode*/
		 SET_BIT(TIMERS_u8_TCCR0_REG,timers_WGM01_BIT3);
     caa:	a3 e5       	ldi	r26, 0x53	; 83
     cac:	b0 e0       	ldi	r27, 0x00	; 0
     cae:	e3 e5       	ldi	r30, 0x53	; 83
     cb0:	f0 e0       	ldi	r31, 0x00	; 0
     cb2:	80 81       	ld	r24, Z
     cb4:	88 60       	ori	r24, 0x08	; 8
     cb6:	8c 93       	st	X, r24
		 CLR_BIT(TIMERS_u8_TCCR0_REG,timers_WGM00_BIT6);
     cb8:	a3 e5       	ldi	r26, 0x53	; 83
     cba:	b0 e0       	ldi	r27, 0x00	; 0
     cbc:	e3 e5       	ldi	r30, 0x53	; 83
     cbe:	f0 e0       	ldi	r31, 0x00	; 0
     cc0:	80 81       	ld	r24, Z
     cc2:	8f 7b       	andi	r24, 0xBF	; 191
     cc4:	8c 93       	st	X, r24

		 /*Enable CTC Interrupt*/
		SET_BIT(TIMERS_u8_TIMSK_REG,timers_OCIE0_BIT1);
     cc6:	a9 e5       	ldi	r26, 0x59	; 89
     cc8:	b0 e0       	ldi	r27, 0x00	; 0
     cca:	e9 e5       	ldi	r30, 0x59	; 89
     ccc:	f0 e0       	ldi	r31, 0x00	; 0
     cce:	80 81       	ld	r24, Z
     cd0:	82 60       	ori	r24, 0x02	; 2
     cd2:	8c 93       	st	X, r24

		/*set compare match unit register*/
		TIMERS_u8_OCR0_REG=COMPARE_MATCH_VALUE;
     cd4:	ec e5       	ldi	r30, 0x5C	; 92
     cd6:	f0 e0       	ldi	r31, 0x00	; 0
     cd8:	83 e6       	ldi	r24, 0x63	; 99
     cda:	80 83       	st	Z, r24

#endif
/*set prescaler value CLK/8 */
CLR_BIT(TIMERS_u8_TCCR0_REG,timers_CS00_BIT0);
     cdc:	a3 e5       	ldi	r26, 0x53	; 83
     cde:	b0 e0       	ldi	r27, 0x00	; 0
     ce0:	e3 e5       	ldi	r30, 0x53	; 83
     ce2:	f0 e0       	ldi	r31, 0x00	; 0
     ce4:	80 81       	ld	r24, Z
     ce6:	8e 7f       	andi	r24, 0xFE	; 254
     ce8:	8c 93       	st	X, r24
SET_BIT(TIMERS_u8_TCCR0_REG,timers_CS01_BIT1);
     cea:	a3 e5       	ldi	r26, 0x53	; 83
     cec:	b0 e0       	ldi	r27, 0x00	; 0
     cee:	e3 e5       	ldi	r30, 0x53	; 83
     cf0:	f0 e0       	ldi	r31, 0x00	; 0
     cf2:	80 81       	ld	r24, Z
     cf4:	82 60       	ori	r24, 0x02	; 2
     cf6:	8c 93       	st	X, r24
CLR_BIT(TIMERS_u8_TCCR0_REG,timers_CS02_BIT2);
     cf8:	a3 e5       	ldi	r26, 0x53	; 83
     cfa:	b0 e0       	ldi	r27, 0x00	; 0
     cfc:	e3 e5       	ldi	r30, 0x53	; 83
     cfe:	f0 e0       	ldi	r31, 0x00	; 0
     d00:	80 81       	ld	r24, Z
     d02:	8b 7f       	andi	r24, 0xFB	; 251
     d04:	8c 93       	st	X, r24


return Local_enu_Erorr_State;
     d06:	89 81       	ldd	r24, Y+1	; 0x01
}
     d08:	0f 90       	pop	r0
     d0a:	cf 91       	pop	r28
     d0c:	df 91       	pop	r29
     d0e:	08 95       	ret

00000d10 <TIMERS_enum_TIMER0_SET_CALL_BACK>:
ES_t TIMERS_enum_TIMER0_SET_CALL_BACK(void(*Copy_pf_TIMER0_OVF)(void)){
     d10:	df 93       	push	r29
     d12:	cf 93       	push	r28
     d14:	00 d0       	rcall	.+0      	; 0xd16 <TIMERS_enum_TIMER0_SET_CALL_BACK+0x6>
     d16:	0f 92       	push	r0
     d18:	cd b7       	in	r28, 0x3d	; 61
     d1a:	de b7       	in	r29, 0x3e	; 62
     d1c:	9b 83       	std	Y+3, r25	; 0x03
     d1e:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enu_Erorr_State = ES_OK ;
     d20:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pf_TIMER0_OVF !=NULL)
     d22:	8a 81       	ldd	r24, Y+2	; 0x02
     d24:	9b 81       	ldd	r25, Y+3	; 0x03
     d26:	00 97       	sbiw	r24, 0x00	; 0
     d28:	39 f0       	breq	.+14     	; 0xd38 <TIMERS_enum_TIMER0_SET_CALL_BACK+0x28>
	{
		TIMERS_pf_TIMER0_OVF=Copy_pf_TIMER0_OVF;
     d2a:	8a 81       	ldd	r24, Y+2	; 0x02
     d2c:	9b 81       	ldd	r25, Y+3	; 0x03
     d2e:	90 93 73 00 	sts	0x0073, r25
     d32:	80 93 72 00 	sts	0x0072, r24
     d36:	02 c0       	rjmp	.+4      	; 0xd3c <TIMERS_enum_TIMER0_SET_CALL_BACK+0x2c>

	}
	else
	{
		Local_enu_Erorr_State=ES_NOK;
     d38:	81 e0       	ldi	r24, 0x01	; 1
     d3a:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_enu_Erorr_State;
     d3c:	89 81       	ldd	r24, Y+1	; 0x01
}
     d3e:	0f 90       	pop	r0
     d40:	0f 90       	pop	r0
     d42:	0f 90       	pop	r0
     d44:	cf 91       	pop	r28
     d46:	df 91       	pop	r29
     d48:	08 95       	ret

00000d4a <TIMERS_enum_TIMER0_CTC_SET_CALL_BACK>:
ES_t TIMERS_enum_TIMER0_CTC_SET_CALL_BACK(void(*Copy_pf_TIMERO_CTC)(void))
{
     d4a:	df 93       	push	r29
     d4c:	cf 93       	push	r28
     d4e:	00 d0       	rcall	.+0      	; 0xd50 <TIMERS_enum_TIMER0_CTC_SET_CALL_BACK+0x6>
     d50:	0f 92       	push	r0
     d52:	cd b7       	in	r28, 0x3d	; 61
     d54:	de b7       	in	r29, 0x3e	; 62
     d56:	9b 83       	std	Y+3, r25	; 0x03
     d58:	8a 83       	std	Y+2, r24	; 0x02
	ES_t Local_enu_Erorr_State = ES_OK ;
     d5a:	19 82       	std	Y+1, r1	; 0x01
	if(Copy_pf_TIMERO_CTC !=NULL)
     d5c:	8a 81       	ldd	r24, Y+2	; 0x02
     d5e:	9b 81       	ldd	r25, Y+3	; 0x03
     d60:	00 97       	sbiw	r24, 0x00	; 0
     d62:	39 f0       	breq	.+14     	; 0xd72 <TIMERS_enum_TIMER0_CTC_SET_CALL_BACK+0x28>
		{
		TIMERS_pf_TIMER0_CTC=Copy_pf_TIMERO_CTC;
     d64:	8a 81       	ldd	r24, Y+2	; 0x02
     d66:	9b 81       	ldd	r25, Y+3	; 0x03
     d68:	90 93 75 00 	sts	0x0075, r25
     d6c:	80 93 74 00 	sts	0x0074, r24
     d70:	02 c0       	rjmp	.+4      	; 0xd76 <TIMERS_enum_TIMER0_CTC_SET_CALL_BACK+0x2c>

		}
		else
		{
			Local_enu_Erorr_State=ES_NOK;
     d72:	81 e0       	ldi	r24, 0x01	; 1
     d74:	89 83       	std	Y+1, r24	; 0x01
		}

	return Local_enu_Erorr_State;
     d76:	89 81       	ldd	r24, Y+1	; 0x01

}
     d78:	0f 90       	pop	r0
     d7a:	0f 90       	pop	r0
     d7c:	0f 90       	pop	r0
     d7e:	cf 91       	pop	r28
     d80:	df 91       	pop	r29
     d82:	08 95       	ret

00000d84 <__vector_11>:

/* prototype FOR ISR of TIMER0 OVF */
void __vector_11(void)        __attribute__((signal));
void __vector_11(void)
{
     d84:	1f 92       	push	r1
     d86:	0f 92       	push	r0
     d88:	0f b6       	in	r0, 0x3f	; 63
     d8a:	0f 92       	push	r0
     d8c:	11 24       	eor	r1, r1
     d8e:	2f 93       	push	r18
     d90:	3f 93       	push	r19
     d92:	4f 93       	push	r20
     d94:	5f 93       	push	r21
     d96:	6f 93       	push	r22
     d98:	7f 93       	push	r23
     d9a:	8f 93       	push	r24
     d9c:	9f 93       	push	r25
     d9e:	af 93       	push	r26
     da0:	bf 93       	push	r27
     da2:	ef 93       	push	r30
     da4:	ff 93       	push	r31
     da6:	df 93       	push	r29
     da8:	cf 93       	push	r28
     daa:	cd b7       	in	r28, 0x3d	; 61
     dac:	de b7       	in	r29, 0x3e	; 62
static u16 Local_TIMERS_u16_Counter_OVF =TIMERS_u8_intial_counter_value;
Local_TIMERS_u16_Counter_OVF++;
     dae:	80 91 76 00 	lds	r24, 0x0076
     db2:	90 91 77 00 	lds	r25, 0x0077
     db6:	01 96       	adiw	r24, 0x01	; 1
     db8:	90 93 77 00 	sts	0x0077, r25
     dbc:	80 93 76 00 	sts	0x0076, r24
if(Local_TIMERS_u16_Counter_OVF==TIMER0_u8_Counter_of_OVF)
     dc0:	80 91 76 00 	lds	r24, 0x0076
     dc4:	90 91 77 00 	lds	r25, 0x0077
     dc8:	2f e0       	ldi	r18, 0x0F	; 15
     dca:	83 34       	cpi	r24, 0x43	; 67
     dcc:	92 07       	cpc	r25, r18
     dce:	99 f4       	brne	.+38     	; 0xdf6 <__vector_11+0x72>
{
	/*update preload value*/
	TIMERS_u8_TCNT0_REG=TIMERO_u8_preload_value;
     dd0:	e2 e5       	ldi	r30, 0x52	; 82
     dd2:	f0 e0       	ldi	r31, 0x00	; 0
     dd4:	80 ec       	ldi	r24, 0xC0	; 192
     dd6:	80 83       	st	Z, r24
	/*Clear OVF counter*/
	Local_TIMERS_u16_Counter_OVF=TIMERS_u8_intial_counter_value;
     dd8:	10 92 77 00 	sts	0x0077, r1
     ddc:	10 92 76 00 	sts	0x0076, r1
	/*Call APP Function*/
	if(TIMERS_pf_TIMER0_OVF != NULL)
     de0:	80 91 72 00 	lds	r24, 0x0072
     de4:	90 91 73 00 	lds	r25, 0x0073
     de8:	00 97       	sbiw	r24, 0x00	; 0
     dea:	29 f0       	breq	.+10     	; 0xdf6 <__vector_11+0x72>
	{
		TIMERS_pf_TIMER0_OVF();
     dec:	e0 91 72 00 	lds	r30, 0x0072
     df0:	f0 91 73 00 	lds	r31, 0x0073
     df4:	09 95       	icall
	}

}
}
     df6:	cf 91       	pop	r28
     df8:	df 91       	pop	r29
     dfa:	ff 91       	pop	r31
     dfc:	ef 91       	pop	r30
     dfe:	bf 91       	pop	r27
     e00:	af 91       	pop	r26
     e02:	9f 91       	pop	r25
     e04:	8f 91       	pop	r24
     e06:	7f 91       	pop	r23
     e08:	6f 91       	pop	r22
     e0a:	5f 91       	pop	r21
     e0c:	4f 91       	pop	r20
     e0e:	3f 91       	pop	r19
     e10:	2f 91       	pop	r18
     e12:	0f 90       	pop	r0
     e14:	0f be       	out	0x3f, r0	; 63
     e16:	0f 90       	pop	r0
     e18:	1f 90       	pop	r1
     e1a:	18 95       	reti

00000e1c <__vector_10>:
/* prototype FOR ISR of CTC MODE */
void __vector_10(void)        __attribute__((signal));
void __vector_10(void)
{
     e1c:	1f 92       	push	r1
     e1e:	0f 92       	push	r0
     e20:	0f b6       	in	r0, 0x3f	; 63
     e22:	0f 92       	push	r0
     e24:	11 24       	eor	r1, r1
     e26:	2f 93       	push	r18
     e28:	3f 93       	push	r19
     e2a:	4f 93       	push	r20
     e2c:	5f 93       	push	r21
     e2e:	6f 93       	push	r22
     e30:	7f 93       	push	r23
     e32:	8f 93       	push	r24
     e34:	9f 93       	push	r25
     e36:	af 93       	push	r26
     e38:	bf 93       	push	r27
     e3a:	ef 93       	push	r30
     e3c:	ff 93       	push	r31
     e3e:	df 93       	push	r29
     e40:	cf 93       	push	r28
     e42:	cd b7       	in	r28, 0x3d	; 61
     e44:	de b7       	in	r29, 0x3e	; 62
static u16 Local_TIMERS_u16_Counter_OVF_CTC =TIMERS_u8_intial_counter_value;
Local_TIMERS_u16_Counter_OVF_CTC++;
     e46:	80 91 78 00 	lds	r24, 0x0078
     e4a:	90 91 79 00 	lds	r25, 0x0079
     e4e:	01 96       	adiw	r24, 0x01	; 1
     e50:	90 93 79 00 	sts	0x0079, r25
     e54:	80 93 78 00 	sts	0x0078, r24
if(Local_TIMERS_u16_Counter_OVF_CTC==TIMER0_u8_Counter_of_OVF_CTC)
     e58:	80 91 78 00 	lds	r24, 0x0078
     e5c:	90 91 79 00 	lds	r25, 0x0079
     e60:	27 e2       	ldi	r18, 0x27	; 39
     e62:	80 31       	cpi	r24, 0x10	; 16
     e64:	92 07       	cpc	r25, r18
     e66:	79 f4       	brne	.+30     	; 0xe86 <__vector_10+0x6a>
{

	/*Clear OVF counter*/
	Local_TIMERS_u16_Counter_OVF_CTC=TIMERS_u8_intial_counter_value;
     e68:	10 92 79 00 	sts	0x0079, r1
     e6c:	10 92 78 00 	sts	0x0078, r1
	/*Call APP Function*/
	if(TIMERS_pf_TIMER0_CTC != NULL)
     e70:	80 91 74 00 	lds	r24, 0x0074
     e74:	90 91 75 00 	lds	r25, 0x0075
     e78:	00 97       	sbiw	r24, 0x00	; 0
     e7a:	29 f0       	breq	.+10     	; 0xe86 <__vector_10+0x6a>
	{
		TIMERS_pf_TIMER0_CTC();
     e7c:	e0 91 74 00 	lds	r30, 0x0074
     e80:	f0 91 75 00 	lds	r31, 0x0075
     e84:	09 95       	icall
	}

}
}
     e86:	cf 91       	pop	r28
     e88:	df 91       	pop	r29
     e8a:	ff 91       	pop	r31
     e8c:	ef 91       	pop	r30
     e8e:	bf 91       	pop	r27
     e90:	af 91       	pop	r26
     e92:	9f 91       	pop	r25
     e94:	8f 91       	pop	r24
     e96:	7f 91       	pop	r23
     e98:	6f 91       	pop	r22
     e9a:	5f 91       	pop	r21
     e9c:	4f 91       	pop	r20
     e9e:	3f 91       	pop	r19
     ea0:	2f 91       	pop	r18
     ea2:	0f 90       	pop	r0
     ea4:	0f be       	out	0x3f, r0	; 63
     ea6:	0f 90       	pop	r0
     ea8:	1f 90       	pop	r1
     eaa:	18 95       	reti

00000eac <ADC_enum_ADC_INIT>:
/*Global pointer to function*/
static void (*ADC_pf_ADC_notification)(u16) = NULL;
/*ADC busy flag*/
static u8 ADC_u8_busy_flag=0;

ES_t  ADC_enum_ADC_INIT(void){
     eac:	df 93       	push	r29
     eae:	cf 93       	push	r28
     eb0:	0f 92       	push	r0
     eb2:	cd b7       	in	r28, 0x3d	; 61
     eb4:	de b7       	in	r29, 0x3e	; 62
	 ES_t Local_enu_Erorr_State = ES_OK ;
     eb6:	19 82       	std	Y+1, r1	; 0x01

	 /* 1- select Vref = AVCC*/
    CLR_BIT(ADC_u8_ADMUX_REG,ADC_u8_REFS1_BIT7);
     eb8:	a7 e2       	ldi	r26, 0x27	; 39
     eba:	b0 e0       	ldi	r27, 0x00	; 0
     ebc:	e7 e2       	ldi	r30, 0x27	; 39
     ebe:	f0 e0       	ldi	r31, 0x00	; 0
     ec0:	80 81       	ld	r24, Z
     ec2:	8f 77       	andi	r24, 0x7F	; 127
     ec4:	8c 93       	st	X, r24
    SET_BIT(ADC_u8_ADMUX_REG,ADC_u8_REFS0_BIT6);
     ec6:	a7 e2       	ldi	r26, 0x27	; 39
     ec8:	b0 e0       	ldi	r27, 0x00	; 0
     eca:	e7 e2       	ldi	r30, 0x27	; 39
     ecc:	f0 e0       	ldi	r31, 0x00	; 0
     ece:	80 81       	ld	r24, Z
     ed0:	80 64       	ori	r24, 0x40	; 64
     ed2:	8c 93       	st	X, r24

	 /* 2-Right Adjust */
    CLR_BIT(ADC_u8_ADMUX_REG,ADC_u8_ADLAR_BIT5);
     ed4:	a7 e2       	ldi	r26, 0x27	; 39
     ed6:	b0 e0       	ldi	r27, 0x00	; 0
     ed8:	e7 e2       	ldi	r30, 0x27	; 39
     eda:	f0 e0       	ldi	r31, 0x00	; 0
     edc:	80 81       	ld	r24, Z
     ede:	8f 7d       	andi	r24, 0xDF	; 223
     ee0:	8c 93       	st	X, r24

	 /* 3-Enable AutoTrigger */
    CLR_BIT(ADC_u8_ADCSRA_REG,ADC_u8_ADATE_BIT5);
     ee2:	a6 e2       	ldi	r26, 0x26	; 38
     ee4:	b0 e0       	ldi	r27, 0x00	; 0
     ee6:	e6 e2       	ldi	r30, 0x26	; 38
     ee8:	f0 e0       	ldi	r31, 0x00	; 0
     eea:	80 81       	ld	r24, Z
     eec:	8f 7d       	andi	r24, 0xDF	; 223
     eee:	8c 93       	st	X, r24

	 /* 4-Select CLK/64  */
    SET_BIT(ADC_u8_ADCSRA_REG,ADC_u8_ADPS2_BIT2);
     ef0:	a6 e2       	ldi	r26, 0x26	; 38
     ef2:	b0 e0       	ldi	r27, 0x00	; 0
     ef4:	e6 e2       	ldi	r30, 0x26	; 38
     ef6:	f0 e0       	ldi	r31, 0x00	; 0
     ef8:	80 81       	ld	r24, Z
     efa:	84 60       	ori	r24, 0x04	; 4
     efc:	8c 93       	st	X, r24
    SET_BIT(ADC_u8_ADCSRA_REG,ADC_u8_ADPS1_BIT1);
     efe:	a6 e2       	ldi	r26, 0x26	; 38
     f00:	b0 e0       	ldi	r27, 0x00	; 0
     f02:	e6 e2       	ldi	r30, 0x26	; 38
     f04:	f0 e0       	ldi	r31, 0x00	; 0
     f06:	80 81       	ld	r24, Z
     f08:	82 60       	ori	r24, 0x02	; 2
     f0a:	8c 93       	st	X, r24
    CLR_BIT(ADC_u8_ADCSRA_REG,ADC_u8_ADPS0_BIT0);
     f0c:	a6 e2       	ldi	r26, 0x26	; 38
     f0e:	b0 e0       	ldi	r27, 0x00	; 0
     f10:	e6 e2       	ldi	r30, 0x26	; 38
     f12:	f0 e0       	ldi	r31, 0x00	; 0
     f14:	80 81       	ld	r24, Z
     f16:	8e 7f       	andi	r24, 0xFE	; 254
     f18:	8c 93       	st	X, r24


	 /* 5-Enable ADC */
    SET_BIT(ADC_u8_ADCSRA_REG,ADC_u8_ADEN_BIT7);
     f1a:	a6 e2       	ldi	r26, 0x26	; 38
     f1c:	b0 e0       	ldi	r27, 0x00	; 0
     f1e:	e6 e2       	ldi	r30, 0x26	; 38
     f20:	f0 e0       	ldi	r31, 0x00	; 0
     f22:	80 81       	ld	r24, Z
     f24:	80 68       	ori	r24, 0x80	; 128
     f26:	8c 93       	st	X, r24

	 return Local_enu_Erorr_State;
     f28:	89 81       	ldd	r24, Y+1	; 0x01

}
     f2a:	0f 90       	pop	r0
     f2c:	cf 91       	pop	r28
     f2e:	df 91       	pop	r29
     f30:	08 95       	ret

00000f32 <ADC_enum_GET_DIGITAL_VALUE_Synch_Non_Blocking>:

ES_t  ADC_enum_GET_DIGITAL_VALUE_Synch_Non_Blocking(u8 Copy_u8_ADC_Channel_NB,u16 * Copy_pu16_ADC_Digital_Value){
     f32:	df 93       	push	r29
     f34:	cf 93       	push	r28
     f36:	cd b7       	in	r28, 0x3d	; 61
     f38:	de b7       	in	r29, 0x3e	; 62
     f3a:	28 97       	sbiw	r28, 0x08	; 8
     f3c:	0f b6       	in	r0, 0x3f	; 63
     f3e:	f8 94       	cli
     f40:	de bf       	out	0x3e, r29	; 62
     f42:	0f be       	out	0x3f, r0	; 63
     f44:	cd bf       	out	0x3d, r28	; 61
     f46:	8e 83       	std	Y+6, r24	; 0x06
     f48:	78 87       	std	Y+8, r23	; 0x08
     f4a:	6f 83       	std	Y+7, r22	; 0x07
	 ES_t Local_enu_Erorr_State = ES_OK ;
     f4c:	1d 82       	std	Y+5, r1	; 0x05
	 u32 Local_u32_ADC_TiomeOut_Counter = ADC_u8_initial_counter ;
     f4e:	19 82       	std	Y+1, r1	; 0x01
     f50:	1a 82       	std	Y+2, r1	; 0x02
     f52:	1b 82       	std	Y+3, r1	; 0x03
     f54:	1c 82       	std	Y+4, r1	; 0x04

     if((Copy_u8_ADC_Channel_NB < ADC_u8_Max_Channels_NB) && (Copy_u8_ADC_Channel_NB != NULL) && (ADC_u8_busy_flag ==0)){
     f56:	8e 81       	ldd	r24, Y+6	; 0x06
     f58:	80 32       	cpi	r24, 0x20	; 32
     f5a:	08 f0       	brcs	.+2      	; 0xf5e <ADC_enum_GET_DIGITAL_VALUE_Synch_Non_Blocking+0x2c>
     f5c:	63 c0       	rjmp	.+198    	; 0x1024 <ADC_enum_GET_DIGITAL_VALUE_Synch_Non_Blocking+0xf2>
     f5e:	8e 81       	ldd	r24, Y+6	; 0x06
     f60:	88 2f       	mov	r24, r24
     f62:	90 e0       	ldi	r25, 0x00	; 0
     f64:	00 97       	sbiw	r24, 0x00	; 0
     f66:	09 f4       	brne	.+2      	; 0xf6a <ADC_enum_GET_DIGITAL_VALUE_Synch_Non_Blocking+0x38>
     f68:	5d c0       	rjmp	.+186    	; 0x1024 <ADC_enum_GET_DIGITAL_VALUE_Synch_Non_Blocking+0xf2>
     f6a:	80 91 7c 00 	lds	r24, 0x007C
     f6e:	88 23       	and	r24, r24
     f70:	09 f0       	breq	.+2      	; 0xf74 <ADC_enum_GET_DIGITAL_VALUE_Synch_Non_Blocking+0x42>
     f72:	58 c0       	rjmp	.+176    	; 0x1024 <ADC_enum_GET_DIGITAL_VALUE_Synch_Non_Blocking+0xf2>
    	 /*set ADC flag is busy*/
    	 	 	ADC_u8_busy_flag=1;
     f74:	81 e0       	ldi	r24, 0x01	; 1
     f76:	80 93 7c 00 	sts	0x007C, r24
    	 /*1- clear MUX4....0*/
    	 ADC_u8_ADMUX_REG &= CLEAR_MUX_BITS;
     f7a:	a7 e2       	ldi	r26, 0x27	; 39
     f7c:	b0 e0       	ldi	r27, 0x00	; 0
     f7e:	e7 e2       	ldi	r30, 0x27	; 39
     f80:	f0 e0       	ldi	r31, 0x00	; 0
     f82:	80 81       	ld	r24, Z
     f84:	80 7e       	andi	r24, 0xE0	; 224
     f86:	8c 93       	st	X, r24

    	 /*2- Select Channel NB*/
    	 ADC_u8_ADMUX_REG |= Copy_u8_ADC_Channel_NB;
     f88:	a7 e2       	ldi	r26, 0x27	; 39
     f8a:	b0 e0       	ldi	r27, 0x00	; 0
     f8c:	e7 e2       	ldi	r30, 0x27	; 39
     f8e:	f0 e0       	ldi	r31, 0x00	; 0
     f90:	90 81       	ld	r25, Z
     f92:	8e 81       	ldd	r24, Y+6	; 0x06
     f94:	89 2b       	or	r24, r25
     f96:	8c 93       	st	X, r24

    	 /*3- Start Conversion*/
    	    SET_BIT(ADC_u8_ADCSRA_REG,ADC_u8_ADSC_BIT6);
     f98:	a6 e2       	ldi	r26, 0x26	; 38
     f9a:	b0 e0       	ldi	r27, 0x00	; 0
     f9c:	e6 e2       	ldi	r30, 0x26	; 38
     f9e:	f0 e0       	ldi	r31, 0x00	; 0
     fa0:	80 81       	ld	r24, Z
     fa2:	80 64       	ori	r24, 0x40	; 64
     fa4:	8c 93       	st	X, r24
     fa6:	0b c0       	rjmp	.+22     	; 0xfbe <ADC_enum_GET_DIGITAL_VALUE_Synch_Non_Blocking+0x8c>

    	    /*4- wait flag=1*/
    	    while ((!GET_BIT(ADC_u8_ADCSRA_REG,ADC_u8_ADIF_BIT4))&&(Local_u32_ADC_TiomeOut_Counter<ADC_u32_TIME_OUT_MAX_VALUE))
    	    {
    	    	Local_u32_ADC_TiomeOut_Counter++;
     fa8:	89 81       	ldd	r24, Y+1	; 0x01
     faa:	9a 81       	ldd	r25, Y+2	; 0x02
     fac:	ab 81       	ldd	r26, Y+3	; 0x03
     fae:	bc 81       	ldd	r27, Y+4	; 0x04
     fb0:	01 96       	adiw	r24, 0x01	; 1
     fb2:	a1 1d       	adc	r26, r1
     fb4:	b1 1d       	adc	r27, r1
     fb6:	89 83       	std	Y+1, r24	; 0x01
     fb8:	9a 83       	std	Y+2, r25	; 0x02
     fba:	ab 83       	std	Y+3, r26	; 0x03
     fbc:	bc 83       	std	Y+4, r27	; 0x04

    	 /*3- Start Conversion*/
    	    SET_BIT(ADC_u8_ADCSRA_REG,ADC_u8_ADSC_BIT6);

    	    /*4- wait flag=1*/
    	    while ((!GET_BIT(ADC_u8_ADCSRA_REG,ADC_u8_ADIF_BIT4))&&(Local_u32_ADC_TiomeOut_Counter<ADC_u32_TIME_OUT_MAX_VALUE))
     fbe:	e6 e2       	ldi	r30, 0x26	; 38
     fc0:	f0 e0       	ldi	r31, 0x00	; 0
     fc2:	80 81       	ld	r24, Z
     fc4:	88 2f       	mov	r24, r24
     fc6:	90 e0       	ldi	r25, 0x00	; 0
     fc8:	80 71       	andi	r24, 0x10	; 16
     fca:	90 70       	andi	r25, 0x00	; 0
     fcc:	00 97       	sbiw	r24, 0x00	; 0
     fce:	61 f4       	brne	.+24     	; 0xfe8 <ADC_enum_GET_DIGITAL_VALUE_Synch_Non_Blocking+0xb6>
     fd0:	89 81       	ldd	r24, Y+1	; 0x01
     fd2:	9a 81       	ldd	r25, Y+2	; 0x02
     fd4:	ab 81       	ldd	r26, Y+3	; 0x03
     fd6:	bc 81       	ldd	r27, Y+4	; 0x04
     fd8:	88 38       	cpi	r24, 0x88	; 136
     fda:	23 e1       	ldi	r18, 0x13	; 19
     fdc:	92 07       	cpc	r25, r18
     fde:	20 e0       	ldi	r18, 0x00	; 0
     fe0:	a2 07       	cpc	r26, r18
     fe2:	20 e0       	ldi	r18, 0x00	; 0
     fe4:	b2 07       	cpc	r27, r18
     fe6:	00 f3       	brcs	.-64     	; 0xfa8 <ADC_enum_GET_DIGITAL_VALUE_Synch_Non_Blocking+0x76>
    	    {
    	    	Local_u32_ADC_TiomeOut_Counter++;
    	    }
    	    if(GET_BIT(ADC_u8_ADCSRA_REG,ADC_u8_ADIF_BIT4)!=0)/*Local_u32_ADC_TiomeOut_Counter<ADC_u32_TIME_OUT_MAX_VALUE*/
     fe8:	e6 e2       	ldi	r30, 0x26	; 38
     fea:	f0 e0       	ldi	r31, 0x00	; 0
     fec:	80 81       	ld	r24, Z
     fee:	88 2f       	mov	r24, r24
     ff0:	90 e0       	ldi	r25, 0x00	; 0
     ff2:	80 71       	andi	r24, 0x10	; 16
     ff4:	90 70       	andi	r25, 0x00	; 0
     ff6:	00 97       	sbiw	r24, 0x00	; 0
     ff8:	91 f0       	breq	.+36     	; 0x101e <ADC_enum_GET_DIGITAL_VALUE_Synch_Non_Blocking+0xec>
    	    {

    	    /*5-Clear flag*/
    	    SET_BIT(ADC_u8_ADCSRA_REG,ADC_u8_ADIF_BIT4);
     ffa:	a6 e2       	ldi	r26, 0x26	; 38
     ffc:	b0 e0       	ldi	r27, 0x00	; 0
     ffe:	e6 e2       	ldi	r30, 0x26	; 38
    1000:	f0 e0       	ldi	r31, 0x00	; 0
    1002:	80 81       	ld	r24, Z
    1004:	80 61       	ori	r24, 0x10	; 16
    1006:	8c 93       	st	X, r24
    	    /*clear ADC busy flag*/
    	      ADC_u8_busy_flag=0;
    1008:	10 92 7c 00 	sts	0x007C, r1
    	    /*6-Read DIGITAL Value*/
    	    *Copy_pu16_ADC_Digital_Value = ADC_u16_ADC_REG ;
    100c:	e4 e2       	ldi	r30, 0x24	; 36
    100e:	f0 e0       	ldi	r31, 0x00	; 0
    1010:	80 81       	ld	r24, Z
    1012:	91 81       	ldd	r25, Z+1	; 0x01
    1014:	ef 81       	ldd	r30, Y+7	; 0x07
    1016:	f8 85       	ldd	r31, Y+8	; 0x08
    1018:	91 83       	std	Z+1, r25	; 0x01
    101a:	80 83       	st	Z, r24
    101c:	05 c0       	rjmp	.+10     	; 0x1028 <ADC_enum_GET_DIGITAL_VALUE_Synch_Non_Blocking+0xf6>
    	    }
    	    else{
    	    	 Local_enu_Erorr_State= ES_NOK;
    101e:	81 e0       	ldi	r24, 0x01	; 1
    1020:	8d 83       	std	Y+5, r24	; 0x05
    1022:	02 c0       	rjmp	.+4      	; 0x1028 <ADC_enum_GET_DIGITAL_VALUE_Synch_Non_Blocking+0xf6>

    	    }

     }
     else{
    	 Local_enu_Erorr_State= ES_NOK;
    1024:	81 e0       	ldi	r24, 0x01	; 1
    1026:	8d 83       	std	Y+5, r24	; 0x05
     }
	 return Local_enu_Erorr_State;
    1028:	8d 81       	ldd	r24, Y+5	; 0x05
}
    102a:	28 96       	adiw	r28, 0x08	; 8
    102c:	0f b6       	in	r0, 0x3f	; 63
    102e:	f8 94       	cli
    1030:	de bf       	out	0x3e, r29	; 62
    1032:	0f be       	out	0x3f, r0	; 63
    1034:	cd bf       	out	0x3d, r28	; 61
    1036:	cf 91       	pop	r28
    1038:	df 91       	pop	r29
    103a:	08 95       	ret

0000103c <ADC_enum_GET_DIGITAL_VALUE_ASynch>:

ES_t  ADC_enum_GET_DIGITAL_VALUE_ASynch(u8 Copy_u8_ADC_Channel_NB,void(*Copy_pf_ADC_notifction)(u16))
{
    103c:	df 93       	push	r29
    103e:	cf 93       	push	r28
    1040:	00 d0       	rcall	.+0      	; 0x1042 <ADC_enum_GET_DIGITAL_VALUE_ASynch+0x6>
    1042:	00 d0       	rcall	.+0      	; 0x1044 <ADC_enum_GET_DIGITAL_VALUE_ASynch+0x8>
    1044:	cd b7       	in	r28, 0x3d	; 61
    1046:	de b7       	in	r29, 0x3e	; 62
    1048:	8a 83       	std	Y+2, r24	; 0x02
    104a:	7c 83       	std	Y+4, r23	; 0x04
    104c:	6b 83       	std	Y+3, r22	; 0x03
		 ES_t Local_enu_Erorr_State = ES_OK ;
    104e:	19 82       	std	Y+1, r1	; 0x01
     if((Copy_u8_ADC_Channel_NB < ADC_u8_Max_Channels_NB) && (Copy_u8_ADC_Channel_NB != NULL) && (ADC_u8_busy_flag ==0)){
    1050:	8a 81       	ldd	r24, Y+2	; 0x02
    1052:	80 32       	cpi	r24, 0x20	; 32
    1054:	80 f5       	brcc	.+96     	; 0x10b6 <ADC_enum_GET_DIGITAL_VALUE_ASynch+0x7a>
    1056:	8a 81       	ldd	r24, Y+2	; 0x02
    1058:	88 2f       	mov	r24, r24
    105a:	90 e0       	ldi	r25, 0x00	; 0
    105c:	00 97       	sbiw	r24, 0x00	; 0
    105e:	59 f1       	breq	.+86     	; 0x10b6 <ADC_enum_GET_DIGITAL_VALUE_ASynch+0x7a>
    1060:	80 91 7c 00 	lds	r24, 0x007C
    1064:	88 23       	and	r24, r24
    1066:	39 f5       	brne	.+78     	; 0x10b6 <ADC_enum_GET_DIGITAL_VALUE_ASynch+0x7a>
    	 /*set ADC flag is busy*/
    	 	ADC_u8_busy_flag=1;
    1068:	81 e0       	ldi	r24, 0x01	; 1
    106a:	80 93 7c 00 	sts	0x007C, r24

    	 /*Update  pointer to function*/
    	 ADC_pf_ADC_notification=Copy_pf_ADC_notifction;
    106e:	8b 81       	ldd	r24, Y+3	; 0x03
    1070:	9c 81       	ldd	r25, Y+4	; 0x04
    1072:	90 93 7b 00 	sts	0x007B, r25
    1076:	80 93 7a 00 	sts	0x007A, r24
    	 /*Enable ADC interrupt*/
   	    SET_BIT(ADC_u8_ADCSRA_REG,ADC_u8_ADIE_BIT3);
    107a:	a6 e2       	ldi	r26, 0x26	; 38
    107c:	b0 e0       	ldi	r27, 0x00	; 0
    107e:	e6 e2       	ldi	r30, 0x26	; 38
    1080:	f0 e0       	ldi	r31, 0x00	; 0
    1082:	80 81       	ld	r24, Z
    1084:	88 60       	ori	r24, 0x08	; 8
    1086:	8c 93       	st	X, r24
       /*1- clear MUX4....0*/
   	  ADC_u8_ADMUX_REG &= CLEAR_MUX_BITS;
    1088:	a7 e2       	ldi	r26, 0x27	; 39
    108a:	b0 e0       	ldi	r27, 0x00	; 0
    108c:	e7 e2       	ldi	r30, 0x27	; 39
    108e:	f0 e0       	ldi	r31, 0x00	; 0
    1090:	80 81       	ld	r24, Z
    1092:	80 7e       	andi	r24, 0xE0	; 224
    1094:	8c 93       	st	X, r24
       	 /*2- Select Channel NB*/
   	   	 ADC_u8_ADMUX_REG |= Copy_u8_ADC_Channel_NB;
    1096:	a7 e2       	ldi	r26, 0x27	; 39
    1098:	b0 e0       	ldi	r27, 0x00	; 0
    109a:	e7 e2       	ldi	r30, 0x27	; 39
    109c:	f0 e0       	ldi	r31, 0x00	; 0
    109e:	90 81       	ld	r25, Z
    10a0:	8a 81       	ldd	r24, Y+2	; 0x02
    10a2:	89 2b       	or	r24, r25
    10a4:	8c 93       	st	X, r24
       	 /*3- Start Conversion*/
         SET_BIT(ADC_u8_ADCSRA_REG,ADC_u8_ADSC_BIT6);
    10a6:	a6 e2       	ldi	r26, 0x26	; 38
    10a8:	b0 e0       	ldi	r27, 0x00	; 0
    10aa:	e6 e2       	ldi	r30, 0x26	; 38
    10ac:	f0 e0       	ldi	r31, 0x00	; 0
    10ae:	80 81       	ld	r24, Z
    10b0:	80 64       	ori	r24, 0x40	; 64
    10b2:	8c 93       	st	X, r24
    10b4:	02 c0       	rjmp	.+4      	; 0x10ba <ADC_enum_GET_DIGITAL_VALUE_ASynch+0x7e>


     }
     else{
        	 Local_enu_Erorr_State= ES_NOK;
    10b6:	81 e0       	ldi	r24, 0x01	; 1
    10b8:	89 83       	std	Y+1, r24	; 0x01
         }

	 return Local_enu_Erorr_State;
    10ba:	89 81       	ldd	r24, Y+1	; 0x01

}
    10bc:	0f 90       	pop	r0
    10be:	0f 90       	pop	r0
    10c0:	0f 90       	pop	r0
    10c2:	0f 90       	pop	r0
    10c4:	cf 91       	pop	r28
    10c6:	df 91       	pop	r29
    10c8:	08 95       	ret

000010ca <ADC_enum_GET_ADC_REG_VALUE>:
ES_t  ADC_enum_GET_ADC_REG_VALUE(u16 * Copy_pu16_ADC_Value)
{
    10ca:	df 93       	push	r29
    10cc:	cf 93       	push	r28
    10ce:	00 d0       	rcall	.+0      	; 0x10d0 <ADC_enum_GET_ADC_REG_VALUE+0x6>
    10d0:	0f 92       	push	r0
    10d2:	cd b7       	in	r28, 0x3d	; 61
    10d4:	de b7       	in	r29, 0x3e	; 62
    10d6:	9b 83       	std	Y+3, r25	; 0x03
    10d8:	8a 83       	std	Y+2, r24	; 0x02
	 ES_t Local_enu_Erorr_State = ES_OK ;
    10da:	19 82       	std	Y+1, r1	; 0x01
	 if(Copy_pu16_ADC_Value!= NULL)
    10dc:	8a 81       	ldd	r24, Y+2	; 0x02
    10de:	9b 81       	ldd	r25, Y+3	; 0x03
    10e0:	00 97       	sbiw	r24, 0x00	; 0
    10e2:	49 f0       	breq	.+18     	; 0x10f6 <ADC_enum_GET_ADC_REG_VALUE+0x2c>
	 {
		 /*read ADC REG*/
		 *Copy_pu16_ADC_Value= ADC_u16_ADC_REG ;
    10e4:	e4 e2       	ldi	r30, 0x24	; 36
    10e6:	f0 e0       	ldi	r31, 0x00	; 0
    10e8:	80 81       	ld	r24, Z
    10ea:	91 81       	ldd	r25, Z+1	; 0x01
    10ec:	ea 81       	ldd	r30, Y+2	; 0x02
    10ee:	fb 81       	ldd	r31, Y+3	; 0x03
    10f0:	91 83       	std	Z+1, r25	; 0x01
    10f2:	80 83       	st	Z, r24
    10f4:	02 c0       	rjmp	.+4      	; 0x10fa <ADC_enum_GET_ADC_REG_VALUE+0x30>

	 }
	 else{
    	 Local_enu_Erorr_State= ES_NOK;
    10f6:	81 e0       	ldi	r24, 0x01	; 1
    10f8:	89 83       	std	Y+1, r24	; 0x01
     }

	 return Local_enu_Erorr_State;
    10fa:	89 81       	ldd	r24, Y+1	; 0x01

}
    10fc:	0f 90       	pop	r0
    10fe:	0f 90       	pop	r0
    1100:	0f 90       	pop	r0
    1102:	cf 91       	pop	r28
    1104:	df 91       	pop	r29
    1106:	08 95       	ret

00001108 <__vector_16>:
//prototype FOR ISR
void __vector_16(void)        __attribute__((signal));
void __vector_16(void)
{
    1108:	1f 92       	push	r1
    110a:	0f 92       	push	r0
    110c:	0f b6       	in	r0, 0x3f	; 63
    110e:	0f 92       	push	r0
    1110:	11 24       	eor	r1, r1
    1112:	2f 93       	push	r18
    1114:	3f 93       	push	r19
    1116:	4f 93       	push	r20
    1118:	5f 93       	push	r21
    111a:	6f 93       	push	r22
    111c:	7f 93       	push	r23
    111e:	8f 93       	push	r24
    1120:	9f 93       	push	r25
    1122:	af 93       	push	r26
    1124:	bf 93       	push	r27
    1126:	ef 93       	push	r30
    1128:	ff 93       	push	r31
    112a:	df 93       	push	r29
    112c:	cf 93       	push	r28
    112e:	cd b7       	in	r28, 0x3d	; 61
    1130:	de b7       	in	r29, 0x3e	; 62
	if(ADC_pf_ADC_notification!= NULL)
    1132:	80 91 7a 00 	lds	r24, 0x007A
    1136:	90 91 7b 00 	lds	r25, 0x007B
    113a:	00 97       	sbiw	r24, 0x00	; 0
    113c:	99 f0       	breq	.+38     	; 0x1164 <__vector_16+0x5c>
	{
		/*clear ADC busy flag */
		 ADC_u8_busy_flag=0;
    113e:	10 92 7c 00 	sts	0x007C, r1
		/*clear PIE of ADC */
   	    CLR_BIT(ADC_u8_ADCSRA_REG,ADC_u8_ADIE_BIT3);
    1142:	a6 e2       	ldi	r26, 0x26	; 38
    1144:	b0 e0       	ldi	r27, 0x00	; 0
    1146:	e6 e2       	ldi	r30, 0x26	; 38
    1148:	f0 e0       	ldi	r31, 0x00	; 0
    114a:	80 81       	ld	r24, Z
    114c:	87 7f       	andi	r24, 0xF7	; 247
    114e:	8c 93       	st	X, r24
   	   	/*calling notification function*/
   		ADC_pf_ADC_notification(ADC_u16_ADC_REG);
    1150:	20 91 7a 00 	lds	r18, 0x007A
    1154:	30 91 7b 00 	lds	r19, 0x007B
    1158:	e4 e2       	ldi	r30, 0x24	; 36
    115a:	f0 e0       	ldi	r31, 0x00	; 0
    115c:	80 81       	ld	r24, Z
    115e:	91 81       	ldd	r25, Z+1	; 0x01
    1160:	f9 01       	movw	r30, r18
    1162:	09 95       	icall
	}

	}
    1164:	cf 91       	pop	r28
    1166:	df 91       	pop	r29
    1168:	ff 91       	pop	r31
    116a:	ef 91       	pop	r30
    116c:	bf 91       	pop	r27
    116e:	af 91       	pop	r26
    1170:	9f 91       	pop	r25
    1172:	8f 91       	pop	r24
    1174:	7f 91       	pop	r23
    1176:	6f 91       	pop	r22
    1178:	5f 91       	pop	r21
    117a:	4f 91       	pop	r20
    117c:	3f 91       	pop	r19
    117e:	2f 91       	pop	r18
    1180:	0f 90       	pop	r0
    1182:	0f be       	out	0x3f, r0	; 63
    1184:	0f 90       	pop	r0
    1186:	1f 90       	pop	r1
    1188:	18 95       	reti

0000118a <GI_enum_GI_Enable>:
//MCAL
//#include "GI_config.h"
//#include "GI_private.h"
#include "GI_interface.h"

ES_t  GI_enum_GI_Enable(void){
    118a:	df 93       	push	r29
    118c:	cf 93       	push	r28
    118e:	cd b7       	in	r28, 0x3d	; 61
    1190:	de b7       	in	r29, 0x3e	; 62
	SET_BIT(GI_u8_SREG_REG,GI_u8_PIN7);
    1192:	af e5       	ldi	r26, 0x5F	; 95
    1194:	b0 e0       	ldi	r27, 0x00	; 0
    1196:	ef e5       	ldi	r30, 0x5F	; 95
    1198:	f0 e0       	ldi	r31, 0x00	; 0
    119a:	80 81       	ld	r24, Z
    119c:	80 68       	ori	r24, 0x80	; 128
    119e:	8c 93       	st	X, r24
return ES_OK;
    11a0:	80 e0       	ldi	r24, 0x00	; 0
}
    11a2:	cf 91       	pop	r28
    11a4:	df 91       	pop	r29
    11a6:	08 95       	ret

000011a8 <GI_enum_GI_Disable>:
ES_t  GI_enum_GI_Disable(void){
    11a8:	df 93       	push	r29
    11aa:	cf 93       	push	r28
    11ac:	cd b7       	in	r28, 0x3d	; 61
    11ae:	de b7       	in	r29, 0x3e	; 62
	CLR_BIT(GI_u8_SREG_REG,GI_u8_PIN7);
    11b0:	af e5       	ldi	r26, 0x5F	; 95
    11b2:	b0 e0       	ldi	r27, 0x00	; 0
    11b4:	ef e5       	ldi	r30, 0x5F	; 95
    11b6:	f0 e0       	ldi	r31, 0x00	; 0
    11b8:	80 81       	ld	r24, Z
    11ba:	8f 77       	andi	r24, 0x7F	; 127
    11bc:	8c 93       	st	X, r24
	return ES_OK;
    11be:	80 e0       	ldi	r24, 0x00	; 0

}
    11c0:	cf 91       	pop	r28
    11c2:	df 91       	pop	r29
    11c4:	08 95       	ret

000011c6 <DIO_voidInit>:
//MCAL Layer
#include "DIO_config.h"
#include "DIO_private.h"
#include "DIO_interface.h"

void DIO_voidInit(void){
    11c6:	df 93       	push	r29
    11c8:	cf 93       	push	r28
    11ca:	cd b7       	in	r28, 0x3d	; 61
    11cc:	de b7       	in	r29, 0x3e	; 62
	DIO_u8_DDRA_REG = CONC(DIO_U8_PA7_INTIAL_DIRECTION, DIO_U8_PA6_INTIAL_DIRECTION, DIO_U8_PA5_INTIAL_DIRECTION, DIO_U8_PA4_INTIAL_DIRECTION,
    11ce:	ea e3       	ldi	r30, 0x3A	; 58
    11d0:	f0 e0       	ldi	r31, 0x00	; 0
    11d2:	81 e0       	ldi	r24, 0x01	; 1
    11d4:	80 83       	st	Z, r24
		                   DIO_U8_PA3_INTIAL_DIRECTION, DIO_U8_PA2_INTIAL_DIRECTION, DIO_U8_PA1_INTIAL_DIRECTION, DIO_U8_PA0_INTIAL_DIRECTION);
		                 			
	DIO_u8_DDRB_REG = CONC(DIO_U8_PB7_INTIAL_DIRECTION, DIO_U8_PB6_INTIAL_DIRECTION, DIO_U8_PB5_INTIAL_DIRECTION, DIO_U8_PB4_INTIAL_DIRECTION,
    11d6:	e7 e3       	ldi	r30, 0x37	; 55
    11d8:	f0 e0       	ldi	r31, 0x00	; 0
    11da:	87 e0       	ldi	r24, 0x07	; 7
    11dc:	80 83       	st	Z, r24
				           DIO_U8_PB3_INTIAL_DIRECTION, DIO_U8_PB2_INTIAL_DIRECTION, DIO_U8_PB1_INTIAL_DIRECTION, DIO_U8_PB0_INTIAL_DIRECTION);
					                                                                                                                      
	DIO_u8_DDRC_REG = CONC(DIO_U8_PC7_INTIAL_DIRECTION, DIO_U8_PC6_INTIAL_DIRECTION, DIO_U8_PC5_INTIAL_DIRECTION, DIO_U8_PC4_INTIAL_DIRECTION,
    11de:	e4 e3       	ldi	r30, 0x34	; 52
    11e0:	f0 e0       	ldi	r31, 0x00	; 0
    11e2:	10 82       	st	Z, r1
		                   DIO_U8_PC3_INTIAL_DIRECTION, DIO_U8_PC2_INTIAL_DIRECTION, DIO_U8_PC1_INTIAL_DIRECTION, DIO_U8_PC0_INTIAL_DIRECTION);

	DIO_u8_DDRD_REG = CONC(DIO_U8_PD7_INTIAL_DIRECTION, DIO_U8_PD6_INTIAL_DIRECTION, DIO_U8_PD5_INTIAL_DIRECTION, DIO_U8_PD4_INTIAL_DIRECTION,
    11e4:	e1 e3       	ldi	r30, 0x31	; 49
    11e6:	f0 e0       	ldi	r31, 0x00	; 0
    11e8:	8f ef       	ldi	r24, 0xFF	; 255
    11ea:	80 83       	st	Z, r24
				           DIO_U8_PD3_INTIAL_DIRECTION, DIO_U8_PD2_INTIAL_DIRECTION, DIO_U8_PD1_INTIAL_DIRECTION, DIO_U8_PD0_INTIAL_DIRECTION);

	DIO_u8_PORTA_REG = CONC(DIO_U8_PA7_INTIAL_VALUE, DIO_U8_PA6_INTIAL_VALUE, DIO_U8_PA5_INTIAL_VALUE, DIO_U8_PA4_INTIAL_VALUE,
    11ec:	eb e3       	ldi	r30, 0x3B	; 59
    11ee:	f0 e0       	ldi	r31, 0x00	; 0
    11f0:	10 82       	st	Z, r1
						    DIO_U8_PA3_INTIAL_VALUE, DIO_U8_PA2_INTIAL_VALUE, DIO_U8_PA1_INTIAL_VALUE, DIO_U8_PA0_INTIAL_VALUE);

    DIO_u8_PORTB_REG = CONC(DIO_U8_PB7_INTIAL_VALUE, DIO_U8_PB6_INTIAL_VALUE, DIO_U8_PB5_INTIAL_VALUE, DIO_U8_PB4_INTIAL_VALUE,
    11f2:	e8 e3       	ldi	r30, 0x38	; 56
    11f4:	f0 e0       	ldi	r31, 0x00	; 0
    11f6:	10 82       	st	Z, r1
						   	DIO_U8_PB3_INTIAL_VALUE, DIO_U8_PB2_INTIAL_VALUE, DIO_U8_PB1_INTIAL_VALUE, DIO_U8_PB0_INTIAL_VALUE);
												 
    DIO_u8_PORTC_REG = CONC(DIO_U8_PC7_INTIAL_VALUE, DIO_U8_PC6_INTIAL_VALUE, DIO_U8_PC5_INTIAL_VALUE, DIO_U8_PC4_INTIAL_VALUE,
    11f8:	e5 e3       	ldi	r30, 0x35	; 53
    11fa:	f0 e0       	ldi	r31, 0x00	; 0
    11fc:	10 82       	st	Z, r1
					        DIO_U8_PC3_INTIAL_VALUE, DIO_U8_PC2_INTIAL_VALUE, DIO_U8_PC1_INTIAL_VALUE, DIO_U8_PC0_INTIAL_VALUE);
																		   
    DIO_u8_PORTD_REG = CONC(DIO_U8_PD7_INTIAL_VALUE, DIO_U8_PD6_INTIAL_VALUE, DIO_U8_PD5_INTIAL_VALUE, DIO_U8_PD4_INTIAL_VALUE,
    11fe:	e2 e3       	ldi	r30, 0x32	; 50
    1200:	f0 e0       	ldi	r31, 0x00	; 0
    1202:	10 82       	st	Z, r1
						    DIO_U8_PD3_INTIAL_VALUE, DIO_U8_PD2_INTIAL_VALUE, DIO_U8_PD1_INTIAL_VALUE, DIO_U8_PD0_INTIAL_VALUE);
    }
    1204:	cf 91       	pop	r28
    1206:	df 91       	pop	r29
    1208:	08 95       	ret

0000120a <DIO_u8_Set_Pin_Direction>:

u8 DIO_u8_Set_Pin_Direction  (u8 Copy_u8_Port_ID, u8 Copy_u8_Pin_ID, u8 Copy_u8_Pin_Direction ){
    120a:	df 93       	push	r29
    120c:	cf 93       	push	r28
    120e:	cd b7       	in	r28, 0x3d	; 61
    1210:	de b7       	in	r29, 0x3e	; 62
    1212:	2e 97       	sbiw	r28, 0x0e	; 14
    1214:	0f b6       	in	r0, 0x3f	; 63
    1216:	f8 94       	cli
    1218:	de bf       	out	0x3e, r29	; 62
    121a:	0f be       	out	0x3f, r0	; 63
    121c:	cd bf       	out	0x3d, r28	; 61
    121e:	8a 83       	std	Y+2, r24	; 0x02
    1220:	6b 83       	std	Y+3, r22	; 0x03
    1222:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8_Erorr_State = ES_OK ;
    1224:	19 82       	std	Y+1, r1	; 0x01
	if((Copy_u8_Port_ID <= DIO_u8_PORTD ) && (Copy_u8_Pin_ID <= DIO_u8_PIN7) && ((Copy_u8_Pin_Direction == DIO_u8_INTIAL_INPUT)||(Copy_u8_Pin_Direction == DIO_u8_INTIAL_OUTPUT)))
    1226:	8a 81       	ldd	r24, Y+2	; 0x02
    1228:	84 30       	cpi	r24, 0x04	; 4
    122a:	08 f0       	brcs	.+2      	; 0x122e <DIO_u8_Set_Pin_Direction+0x24>
    122c:	15 c1       	rjmp	.+554    	; 0x1458 <DIO_u8_Set_Pin_Direction+0x24e>
    122e:	8b 81       	ldd	r24, Y+3	; 0x03
    1230:	88 30       	cpi	r24, 0x08	; 8
    1232:	08 f0       	brcs	.+2      	; 0x1236 <DIO_u8_Set_Pin_Direction+0x2c>
    1234:	11 c1       	rjmp	.+546    	; 0x1458 <DIO_u8_Set_Pin_Direction+0x24e>
    1236:	8c 81       	ldd	r24, Y+4	; 0x04
    1238:	88 23       	and	r24, r24
    123a:	21 f0       	breq	.+8      	; 0x1244 <DIO_u8_Set_Pin_Direction+0x3a>
    123c:	8c 81       	ldd	r24, Y+4	; 0x04
    123e:	81 30       	cpi	r24, 0x01	; 1
    1240:	09 f0       	breq	.+2      	; 0x1244 <DIO_u8_Set_Pin_Direction+0x3a>
    1242:	0a c1       	rjmp	.+532    	; 0x1458 <DIO_u8_Set_Pin_Direction+0x24e>
	{
        switch (Copy_u8_Port_ID)
    1244:	8a 81       	ldd	r24, Y+2	; 0x02
    1246:	28 2f       	mov	r18, r24
    1248:	30 e0       	ldi	r19, 0x00	; 0
    124a:	3e 87       	std	Y+14, r19	; 0x0e
    124c:	2d 87       	std	Y+13, r18	; 0x0d
    124e:	8d 85       	ldd	r24, Y+13	; 0x0d
    1250:	9e 85       	ldd	r25, Y+14	; 0x0e
    1252:	81 30       	cpi	r24, 0x01	; 1
    1254:	91 05       	cpc	r25, r1
    1256:	09 f4       	brne	.+2      	; 0x125a <DIO_u8_Set_Pin_Direction+0x50>
    1258:	51 c0       	rjmp	.+162    	; 0x12fc <DIO_u8_Set_Pin_Direction+0xf2>
    125a:	2d 85       	ldd	r18, Y+13	; 0x0d
    125c:	3e 85       	ldd	r19, Y+14	; 0x0e
    125e:	22 30       	cpi	r18, 0x02	; 2
    1260:	31 05       	cpc	r19, r1
    1262:	2c f4       	brge	.+10     	; 0x126e <DIO_u8_Set_Pin_Direction+0x64>
    1264:	8d 85       	ldd	r24, Y+13	; 0x0d
    1266:	9e 85       	ldd	r25, Y+14	; 0x0e
    1268:	00 97       	sbiw	r24, 0x00	; 0
    126a:	71 f0       	breq	.+28     	; 0x1288 <DIO_u8_Set_Pin_Direction+0x7e>
    126c:	f7 c0       	rjmp	.+494    	; 0x145c <DIO_u8_Set_Pin_Direction+0x252>
    126e:	2d 85       	ldd	r18, Y+13	; 0x0d
    1270:	3e 85       	ldd	r19, Y+14	; 0x0e
    1272:	22 30       	cpi	r18, 0x02	; 2
    1274:	31 05       	cpc	r19, r1
    1276:	09 f4       	brne	.+2      	; 0x127a <DIO_u8_Set_Pin_Direction+0x70>
    1278:	7b c0       	rjmp	.+246    	; 0x1370 <DIO_u8_Set_Pin_Direction+0x166>
    127a:	8d 85       	ldd	r24, Y+13	; 0x0d
    127c:	9e 85       	ldd	r25, Y+14	; 0x0e
    127e:	83 30       	cpi	r24, 0x03	; 3
    1280:	91 05       	cpc	r25, r1
    1282:	09 f4       	brne	.+2      	; 0x1286 <DIO_u8_Set_Pin_Direction+0x7c>
    1284:	af c0       	rjmp	.+350    	; 0x13e4 <DIO_u8_Set_Pin_Direction+0x1da>
    1286:	ea c0       	rjmp	.+468    	; 0x145c <DIO_u8_Set_Pin_Direction+0x252>
        {
               case DIO_u8_PORTA:
            	   switch (Copy_u8_Pin_Direction)
    1288:	8c 81       	ldd	r24, Y+4	; 0x04
    128a:	28 2f       	mov	r18, r24
    128c:	30 e0       	ldi	r19, 0x00	; 0
    128e:	3c 87       	std	Y+12, r19	; 0x0c
    1290:	2b 87       	std	Y+11, r18	; 0x0b
    1292:	8b 85       	ldd	r24, Y+11	; 0x0b
    1294:	9c 85       	ldd	r25, Y+12	; 0x0c
    1296:	00 97       	sbiw	r24, 0x00	; 0
    1298:	c9 f0       	breq	.+50     	; 0x12cc <DIO_u8_Set_Pin_Direction+0xc2>
    129a:	2b 85       	ldd	r18, Y+11	; 0x0b
    129c:	3c 85       	ldd	r19, Y+12	; 0x0c
    129e:	21 30       	cpi	r18, 0x01	; 1
    12a0:	31 05       	cpc	r19, r1
    12a2:	49 f5       	brne	.+82     	; 0x12f6 <DIO_u8_Set_Pin_Direction+0xec>
            	   {
                    	   case DIO_u8_OUTPUT:SET_BIT(DIO_u8_DDRA_REG,Copy_u8_Pin_ID);break;
    12a4:	aa e3       	ldi	r26, 0x3A	; 58
    12a6:	b0 e0       	ldi	r27, 0x00	; 0
    12a8:	ea e3       	ldi	r30, 0x3A	; 58
    12aa:	f0 e0       	ldi	r31, 0x00	; 0
    12ac:	80 81       	ld	r24, Z
    12ae:	48 2f       	mov	r20, r24
    12b0:	8b 81       	ldd	r24, Y+3	; 0x03
    12b2:	28 2f       	mov	r18, r24
    12b4:	30 e0       	ldi	r19, 0x00	; 0
    12b6:	81 e0       	ldi	r24, 0x01	; 1
    12b8:	90 e0       	ldi	r25, 0x00	; 0
    12ba:	02 2e       	mov	r0, r18
    12bc:	02 c0       	rjmp	.+4      	; 0x12c2 <DIO_u8_Set_Pin_Direction+0xb8>
    12be:	88 0f       	add	r24, r24
    12c0:	99 1f       	adc	r25, r25
    12c2:	0a 94       	dec	r0
    12c4:	e2 f7       	brpl	.-8      	; 0x12be <DIO_u8_Set_Pin_Direction+0xb4>
    12c6:	84 2b       	or	r24, r20
    12c8:	8c 93       	st	X, r24
    12ca:	c8 c0       	rjmp	.+400    	; 0x145c <DIO_u8_Set_Pin_Direction+0x252>
                    	   case DIO_u8_INPUT:CLR_BIT(DIO_u8_DDRA_REG,Copy_u8_Pin_ID);break;
    12cc:	aa e3       	ldi	r26, 0x3A	; 58
    12ce:	b0 e0       	ldi	r27, 0x00	; 0
    12d0:	ea e3       	ldi	r30, 0x3A	; 58
    12d2:	f0 e0       	ldi	r31, 0x00	; 0
    12d4:	80 81       	ld	r24, Z
    12d6:	48 2f       	mov	r20, r24
    12d8:	8b 81       	ldd	r24, Y+3	; 0x03
    12da:	28 2f       	mov	r18, r24
    12dc:	30 e0       	ldi	r19, 0x00	; 0
    12de:	81 e0       	ldi	r24, 0x01	; 1
    12e0:	90 e0       	ldi	r25, 0x00	; 0
    12e2:	02 2e       	mov	r0, r18
    12e4:	02 c0       	rjmp	.+4      	; 0x12ea <DIO_u8_Set_Pin_Direction+0xe0>
    12e6:	88 0f       	add	r24, r24
    12e8:	99 1f       	adc	r25, r25
    12ea:	0a 94       	dec	r0
    12ec:	e2 f7       	brpl	.-8      	; 0x12e6 <DIO_u8_Set_Pin_Direction+0xdc>
    12ee:	80 95       	com	r24
    12f0:	84 23       	and	r24, r20
    12f2:	8c 93       	st	X, r24
    12f4:	b3 c0       	rjmp	.+358    	; 0x145c <DIO_u8_Set_Pin_Direction+0x252>
			           	     default :Local_u8_Erorr_State = ES_NOK ;
    12f6:	81 e0       	ldi	r24, 0x01	; 1
    12f8:	89 83       	std	Y+1, r24	; 0x01
    12fa:	b0 c0       	rjmp	.+352    	; 0x145c <DIO_u8_Set_Pin_Direction+0x252>

            	   }
                  break;
               case DIO_u8_PORTB:
             	   switch (Copy_u8_Pin_Direction)
    12fc:	8c 81       	ldd	r24, Y+4	; 0x04
    12fe:	28 2f       	mov	r18, r24
    1300:	30 e0       	ldi	r19, 0x00	; 0
    1302:	3a 87       	std	Y+10, r19	; 0x0a
    1304:	29 87       	std	Y+9, r18	; 0x09
    1306:	89 85       	ldd	r24, Y+9	; 0x09
    1308:	9a 85       	ldd	r25, Y+10	; 0x0a
    130a:	00 97       	sbiw	r24, 0x00	; 0
    130c:	c9 f0       	breq	.+50     	; 0x1340 <DIO_u8_Set_Pin_Direction+0x136>
    130e:	29 85       	ldd	r18, Y+9	; 0x09
    1310:	3a 85       	ldd	r19, Y+10	; 0x0a
    1312:	21 30       	cpi	r18, 0x01	; 1
    1314:	31 05       	cpc	r19, r1
    1316:	49 f5       	brne	.+82     	; 0x136a <DIO_u8_Set_Pin_Direction+0x160>
             	   {
                     	   case DIO_u8_OUTPUT:SET_BIT(DIO_u8_DDRB_REG,Copy_u8_Pin_ID);break;
    1318:	a7 e3       	ldi	r26, 0x37	; 55
    131a:	b0 e0       	ldi	r27, 0x00	; 0
    131c:	e7 e3       	ldi	r30, 0x37	; 55
    131e:	f0 e0       	ldi	r31, 0x00	; 0
    1320:	80 81       	ld	r24, Z
    1322:	48 2f       	mov	r20, r24
    1324:	8b 81       	ldd	r24, Y+3	; 0x03
    1326:	28 2f       	mov	r18, r24
    1328:	30 e0       	ldi	r19, 0x00	; 0
    132a:	81 e0       	ldi	r24, 0x01	; 1
    132c:	90 e0       	ldi	r25, 0x00	; 0
    132e:	02 2e       	mov	r0, r18
    1330:	02 c0       	rjmp	.+4      	; 0x1336 <DIO_u8_Set_Pin_Direction+0x12c>
    1332:	88 0f       	add	r24, r24
    1334:	99 1f       	adc	r25, r25
    1336:	0a 94       	dec	r0
    1338:	e2 f7       	brpl	.-8      	; 0x1332 <DIO_u8_Set_Pin_Direction+0x128>
    133a:	84 2b       	or	r24, r20
    133c:	8c 93       	st	X, r24
    133e:	8e c0       	rjmp	.+284    	; 0x145c <DIO_u8_Set_Pin_Direction+0x252>
                     	   case DIO_u8_INPUT:CLR_BIT(DIO_u8_DDRB_REG,Copy_u8_Pin_ID);break;
    1340:	a7 e3       	ldi	r26, 0x37	; 55
    1342:	b0 e0       	ldi	r27, 0x00	; 0
    1344:	e7 e3       	ldi	r30, 0x37	; 55
    1346:	f0 e0       	ldi	r31, 0x00	; 0
    1348:	80 81       	ld	r24, Z
    134a:	48 2f       	mov	r20, r24
    134c:	8b 81       	ldd	r24, Y+3	; 0x03
    134e:	28 2f       	mov	r18, r24
    1350:	30 e0       	ldi	r19, 0x00	; 0
    1352:	81 e0       	ldi	r24, 0x01	; 1
    1354:	90 e0       	ldi	r25, 0x00	; 0
    1356:	02 2e       	mov	r0, r18
    1358:	02 c0       	rjmp	.+4      	; 0x135e <DIO_u8_Set_Pin_Direction+0x154>
    135a:	88 0f       	add	r24, r24
    135c:	99 1f       	adc	r25, r25
    135e:	0a 94       	dec	r0
    1360:	e2 f7       	brpl	.-8      	; 0x135a <DIO_u8_Set_Pin_Direction+0x150>
    1362:	80 95       	com	r24
    1364:	84 23       	and	r24, r20
    1366:	8c 93       	st	X, r24
    1368:	79 c0       	rjmp	.+242    	; 0x145c <DIO_u8_Set_Pin_Direction+0x252>
			           	     default :Local_u8_Erorr_State = ES_NOK ;
    136a:	81 e0       	ldi	r24, 0x01	; 1
    136c:	89 83       	std	Y+1, r24	; 0x01
    136e:	76 c0       	rjmp	.+236    	; 0x145c <DIO_u8_Set_Pin_Direction+0x252>

             	   }
                   break;
               case DIO_u8_PORTC:
                   switch (Copy_u8_Pin_Direction)
    1370:	8c 81       	ldd	r24, Y+4	; 0x04
    1372:	28 2f       	mov	r18, r24
    1374:	30 e0       	ldi	r19, 0x00	; 0
    1376:	38 87       	std	Y+8, r19	; 0x08
    1378:	2f 83       	std	Y+7, r18	; 0x07
    137a:	8f 81       	ldd	r24, Y+7	; 0x07
    137c:	98 85       	ldd	r25, Y+8	; 0x08
    137e:	00 97       	sbiw	r24, 0x00	; 0
    1380:	c9 f0       	breq	.+50     	; 0x13b4 <DIO_u8_Set_Pin_Direction+0x1aa>
    1382:	2f 81       	ldd	r18, Y+7	; 0x07
    1384:	38 85       	ldd	r19, Y+8	; 0x08
    1386:	21 30       	cpi	r18, 0x01	; 1
    1388:	31 05       	cpc	r19, r1
    138a:	49 f5       	brne	.+82     	; 0x13de <DIO_u8_Set_Pin_Direction+0x1d4>
                 	   {
                         	   case DIO_u8_OUTPUT:SET_BIT(DIO_u8_DDRC_REG,Copy_u8_Pin_ID);break;
    138c:	a4 e3       	ldi	r26, 0x34	; 52
    138e:	b0 e0       	ldi	r27, 0x00	; 0
    1390:	e4 e3       	ldi	r30, 0x34	; 52
    1392:	f0 e0       	ldi	r31, 0x00	; 0
    1394:	80 81       	ld	r24, Z
    1396:	48 2f       	mov	r20, r24
    1398:	8b 81       	ldd	r24, Y+3	; 0x03
    139a:	28 2f       	mov	r18, r24
    139c:	30 e0       	ldi	r19, 0x00	; 0
    139e:	81 e0       	ldi	r24, 0x01	; 1
    13a0:	90 e0       	ldi	r25, 0x00	; 0
    13a2:	02 2e       	mov	r0, r18
    13a4:	02 c0       	rjmp	.+4      	; 0x13aa <DIO_u8_Set_Pin_Direction+0x1a0>
    13a6:	88 0f       	add	r24, r24
    13a8:	99 1f       	adc	r25, r25
    13aa:	0a 94       	dec	r0
    13ac:	e2 f7       	brpl	.-8      	; 0x13a6 <DIO_u8_Set_Pin_Direction+0x19c>
    13ae:	84 2b       	or	r24, r20
    13b0:	8c 93       	st	X, r24
    13b2:	54 c0       	rjmp	.+168    	; 0x145c <DIO_u8_Set_Pin_Direction+0x252>
                         	   case DIO_u8_INPUT:CLR_BIT(DIO_u8_DDRC_REG,Copy_u8_Pin_ID);break;
    13b4:	a4 e3       	ldi	r26, 0x34	; 52
    13b6:	b0 e0       	ldi	r27, 0x00	; 0
    13b8:	e4 e3       	ldi	r30, 0x34	; 52
    13ba:	f0 e0       	ldi	r31, 0x00	; 0
    13bc:	80 81       	ld	r24, Z
    13be:	48 2f       	mov	r20, r24
    13c0:	8b 81       	ldd	r24, Y+3	; 0x03
    13c2:	28 2f       	mov	r18, r24
    13c4:	30 e0       	ldi	r19, 0x00	; 0
    13c6:	81 e0       	ldi	r24, 0x01	; 1
    13c8:	90 e0       	ldi	r25, 0x00	; 0
    13ca:	02 2e       	mov	r0, r18
    13cc:	02 c0       	rjmp	.+4      	; 0x13d2 <DIO_u8_Set_Pin_Direction+0x1c8>
    13ce:	88 0f       	add	r24, r24
    13d0:	99 1f       	adc	r25, r25
    13d2:	0a 94       	dec	r0
    13d4:	e2 f7       	brpl	.-8      	; 0x13ce <DIO_u8_Set_Pin_Direction+0x1c4>
    13d6:	80 95       	com	r24
    13d8:	84 23       	and	r24, r20
    13da:	8c 93       	st	X, r24
    13dc:	3f c0       	rjmp	.+126    	; 0x145c <DIO_u8_Set_Pin_Direction+0x252>
  			           	     default :Local_u8_Erorr_State = ES_NOK ;
    13de:	81 e0       	ldi	r24, 0x01	; 1
    13e0:	89 83       	std	Y+1, r24	; 0x01
    13e2:	3c c0       	rjmp	.+120    	; 0x145c <DIO_u8_Set_Pin_Direction+0x252>

                 	   }
                       break;

               case DIO_u8_PORTD:
                    switch (Copy_u8_Pin_Direction)
    13e4:	8c 81       	ldd	r24, Y+4	; 0x04
    13e6:	28 2f       	mov	r18, r24
    13e8:	30 e0       	ldi	r19, 0x00	; 0
    13ea:	3e 83       	std	Y+6, r19	; 0x06
    13ec:	2d 83       	std	Y+5, r18	; 0x05
    13ee:	8d 81       	ldd	r24, Y+5	; 0x05
    13f0:	9e 81       	ldd	r25, Y+6	; 0x06
    13f2:	00 97       	sbiw	r24, 0x00	; 0
    13f4:	c9 f0       	breq	.+50     	; 0x1428 <DIO_u8_Set_Pin_Direction+0x21e>
    13f6:	2d 81       	ldd	r18, Y+5	; 0x05
    13f8:	3e 81       	ldd	r19, Y+6	; 0x06
    13fa:	21 30       	cpi	r18, 0x01	; 1
    13fc:	31 05       	cpc	r19, r1
    13fe:	49 f5       	brne	.+82     	; 0x1452 <DIO_u8_Set_Pin_Direction+0x248>
                     	   {
                             	   case DIO_u8_OUTPUT:SET_BIT(DIO_u8_DDRD_REG,Copy_u8_Pin_ID);break;
    1400:	a1 e3       	ldi	r26, 0x31	; 49
    1402:	b0 e0       	ldi	r27, 0x00	; 0
    1404:	e1 e3       	ldi	r30, 0x31	; 49
    1406:	f0 e0       	ldi	r31, 0x00	; 0
    1408:	80 81       	ld	r24, Z
    140a:	48 2f       	mov	r20, r24
    140c:	8b 81       	ldd	r24, Y+3	; 0x03
    140e:	28 2f       	mov	r18, r24
    1410:	30 e0       	ldi	r19, 0x00	; 0
    1412:	81 e0       	ldi	r24, 0x01	; 1
    1414:	90 e0       	ldi	r25, 0x00	; 0
    1416:	02 2e       	mov	r0, r18
    1418:	02 c0       	rjmp	.+4      	; 0x141e <DIO_u8_Set_Pin_Direction+0x214>
    141a:	88 0f       	add	r24, r24
    141c:	99 1f       	adc	r25, r25
    141e:	0a 94       	dec	r0
    1420:	e2 f7       	brpl	.-8      	; 0x141a <DIO_u8_Set_Pin_Direction+0x210>
    1422:	84 2b       	or	r24, r20
    1424:	8c 93       	st	X, r24
    1426:	1a c0       	rjmp	.+52     	; 0x145c <DIO_u8_Set_Pin_Direction+0x252>
                             	   case DIO_u8_INPUT:CLR_BIT (DIO_u8_DDRD_REG,Copy_u8_Pin_ID);break;
    1428:	a1 e3       	ldi	r26, 0x31	; 49
    142a:	b0 e0       	ldi	r27, 0x00	; 0
    142c:	e1 e3       	ldi	r30, 0x31	; 49
    142e:	f0 e0       	ldi	r31, 0x00	; 0
    1430:	80 81       	ld	r24, Z
    1432:	48 2f       	mov	r20, r24
    1434:	8b 81       	ldd	r24, Y+3	; 0x03
    1436:	28 2f       	mov	r18, r24
    1438:	30 e0       	ldi	r19, 0x00	; 0
    143a:	81 e0       	ldi	r24, 0x01	; 1
    143c:	90 e0       	ldi	r25, 0x00	; 0
    143e:	02 2e       	mov	r0, r18
    1440:	02 c0       	rjmp	.+4      	; 0x1446 <DIO_u8_Set_Pin_Direction+0x23c>
    1442:	88 0f       	add	r24, r24
    1444:	99 1f       	adc	r25, r25
    1446:	0a 94       	dec	r0
    1448:	e2 f7       	brpl	.-8      	; 0x1442 <DIO_u8_Set_Pin_Direction+0x238>
    144a:	80 95       	com	r24
    144c:	84 23       	and	r24, r20
    144e:	8c 93       	st	X, r24
    1450:	05 c0       	rjmp	.+10     	; 0x145c <DIO_u8_Set_Pin_Direction+0x252>
      			           	     default :Local_u8_Erorr_State = ES_NOK ;
    1452:	81 e0       	ldi	r24, 0x01	; 1
    1454:	89 83       	std	Y+1, r24	; 0x01
    1456:	02 c0       	rjmp	.+4      	; 0x145c <DIO_u8_Set_Pin_Direction+0x252>
                     	   }
                           break;
        }
	}
	else {
		Local_u8_Erorr_State = ES_NOK ;
    1458:	81 e0       	ldi	r24, 0x01	; 1
    145a:	89 83       	std	Y+1, r24	; 0x01
	}
	return Local_u8_Erorr_State ;
    145c:	89 81       	ldd	r24, Y+1	; 0x01
}
    145e:	2e 96       	adiw	r28, 0x0e	; 14
    1460:	0f b6       	in	r0, 0x3f	; 63
    1462:	f8 94       	cli
    1464:	de bf       	out	0x3e, r29	; 62
    1466:	0f be       	out	0x3f, r0	; 63
    1468:	cd bf       	out	0x3d, r28	; 61
    146a:	cf 91       	pop	r28
    146c:	df 91       	pop	r29
    146e:	08 95       	ret

00001470 <DIO_u8_Set_Pin_Value>:

u8 DIO_u8_Set_Pin_Value  (u8 Copy_u8_Port_ID, u8 Copy_u8_Pin_ID, u8 Copy_u8_Pin_Value ){
    1470:	df 93       	push	r29
    1472:	cf 93       	push	r28
    1474:	cd b7       	in	r28, 0x3d	; 61
    1476:	de b7       	in	r29, 0x3e	; 62
    1478:	2e 97       	sbiw	r28, 0x0e	; 14
    147a:	0f b6       	in	r0, 0x3f	; 63
    147c:	f8 94       	cli
    147e:	de bf       	out	0x3e, r29	; 62
    1480:	0f be       	out	0x3f, r0	; 63
    1482:	cd bf       	out	0x3d, r28	; 61
    1484:	8a 83       	std	Y+2, r24	; 0x02
    1486:	6b 83       	std	Y+3, r22	; 0x03
    1488:	4c 83       	std	Y+4, r20	; 0x04
	u8 Local_u8_Erorr_State = ES_OK ;
    148a:	19 82       	std	Y+1, r1	; 0x01
	if((Copy_u8_Port_ID <= DIO_u8_PORTD ) && (Copy_u8_Pin_ID <= DIO_u8_PIN7) && ((Copy_u8_Pin_Value == DIO_u8_INPUT)||(Copy_u8_Pin_Value == DIO_u8_OUTPUT)))
    148c:	8a 81       	ldd	r24, Y+2	; 0x02
    148e:	84 30       	cpi	r24, 0x04	; 4
    1490:	08 f0       	brcs	.+2      	; 0x1494 <DIO_u8_Set_Pin_Value+0x24>
    1492:	15 c1       	rjmp	.+554    	; 0x16be <DIO_u8_Set_Pin_Value+0x24e>
    1494:	8b 81       	ldd	r24, Y+3	; 0x03
    1496:	88 30       	cpi	r24, 0x08	; 8
    1498:	08 f0       	brcs	.+2      	; 0x149c <DIO_u8_Set_Pin_Value+0x2c>
    149a:	11 c1       	rjmp	.+546    	; 0x16be <DIO_u8_Set_Pin_Value+0x24e>
    149c:	8c 81       	ldd	r24, Y+4	; 0x04
    149e:	88 23       	and	r24, r24
    14a0:	21 f0       	breq	.+8      	; 0x14aa <DIO_u8_Set_Pin_Value+0x3a>
    14a2:	8c 81       	ldd	r24, Y+4	; 0x04
    14a4:	81 30       	cpi	r24, 0x01	; 1
    14a6:	09 f0       	breq	.+2      	; 0x14aa <DIO_u8_Set_Pin_Value+0x3a>
    14a8:	0a c1       	rjmp	.+532    	; 0x16be <DIO_u8_Set_Pin_Value+0x24e>
	{
		switch (Copy_u8_Port_ID)
    14aa:	8a 81       	ldd	r24, Y+2	; 0x02
    14ac:	28 2f       	mov	r18, r24
    14ae:	30 e0       	ldi	r19, 0x00	; 0
    14b0:	3e 87       	std	Y+14, r19	; 0x0e
    14b2:	2d 87       	std	Y+13, r18	; 0x0d
    14b4:	8d 85       	ldd	r24, Y+13	; 0x0d
    14b6:	9e 85       	ldd	r25, Y+14	; 0x0e
    14b8:	81 30       	cpi	r24, 0x01	; 1
    14ba:	91 05       	cpc	r25, r1
    14bc:	09 f4       	brne	.+2      	; 0x14c0 <DIO_u8_Set_Pin_Value+0x50>
    14be:	51 c0       	rjmp	.+162    	; 0x1562 <DIO_u8_Set_Pin_Value+0xf2>
    14c0:	2d 85       	ldd	r18, Y+13	; 0x0d
    14c2:	3e 85       	ldd	r19, Y+14	; 0x0e
    14c4:	22 30       	cpi	r18, 0x02	; 2
    14c6:	31 05       	cpc	r19, r1
    14c8:	2c f4       	brge	.+10     	; 0x14d4 <DIO_u8_Set_Pin_Value+0x64>
    14ca:	8d 85       	ldd	r24, Y+13	; 0x0d
    14cc:	9e 85       	ldd	r25, Y+14	; 0x0e
    14ce:	00 97       	sbiw	r24, 0x00	; 0
    14d0:	71 f0       	breq	.+28     	; 0x14ee <DIO_u8_Set_Pin_Value+0x7e>
    14d2:	f7 c0       	rjmp	.+494    	; 0x16c2 <DIO_u8_Set_Pin_Value+0x252>
    14d4:	2d 85       	ldd	r18, Y+13	; 0x0d
    14d6:	3e 85       	ldd	r19, Y+14	; 0x0e
    14d8:	22 30       	cpi	r18, 0x02	; 2
    14da:	31 05       	cpc	r19, r1
    14dc:	09 f4       	brne	.+2      	; 0x14e0 <DIO_u8_Set_Pin_Value+0x70>
    14de:	7b c0       	rjmp	.+246    	; 0x15d6 <DIO_u8_Set_Pin_Value+0x166>
    14e0:	8d 85       	ldd	r24, Y+13	; 0x0d
    14e2:	9e 85       	ldd	r25, Y+14	; 0x0e
    14e4:	83 30       	cpi	r24, 0x03	; 3
    14e6:	91 05       	cpc	r25, r1
    14e8:	09 f4       	brne	.+2      	; 0x14ec <DIO_u8_Set_Pin_Value+0x7c>
    14ea:	af c0       	rjmp	.+350    	; 0x164a <DIO_u8_Set_Pin_Value+0x1da>
    14ec:	ea c0       	rjmp	.+468    	; 0x16c2 <DIO_u8_Set_Pin_Value+0x252>
		{
		case DIO_u8_PORTA :
			switch (Copy_u8_Pin_Value)
    14ee:	8c 81       	ldd	r24, Y+4	; 0x04
    14f0:	28 2f       	mov	r18, r24
    14f2:	30 e0       	ldi	r19, 0x00	; 0
    14f4:	3c 87       	std	Y+12, r19	; 0x0c
    14f6:	2b 87       	std	Y+11, r18	; 0x0b
    14f8:	8b 85       	ldd	r24, Y+11	; 0x0b
    14fa:	9c 85       	ldd	r25, Y+12	; 0x0c
    14fc:	00 97       	sbiw	r24, 0x00	; 0
    14fe:	c9 f0       	breq	.+50     	; 0x1532 <DIO_u8_Set_Pin_Value+0xc2>
    1500:	2b 85       	ldd	r18, Y+11	; 0x0b
    1502:	3c 85       	ldd	r19, Y+12	; 0x0c
    1504:	21 30       	cpi	r18, 0x01	; 1
    1506:	31 05       	cpc	r19, r1
    1508:	49 f5       	brne	.+82     	; 0x155c <DIO_u8_Set_Pin_Value+0xec>
			{
			     case DIO_u8_HIGH :SET_BIT(DIO_u8_PORTA_REG,Copy_u8_Pin_ID);break;
    150a:	ab e3       	ldi	r26, 0x3B	; 59
    150c:	b0 e0       	ldi	r27, 0x00	; 0
    150e:	eb e3       	ldi	r30, 0x3B	; 59
    1510:	f0 e0       	ldi	r31, 0x00	; 0
    1512:	80 81       	ld	r24, Z
    1514:	48 2f       	mov	r20, r24
    1516:	8b 81       	ldd	r24, Y+3	; 0x03
    1518:	28 2f       	mov	r18, r24
    151a:	30 e0       	ldi	r19, 0x00	; 0
    151c:	81 e0       	ldi	r24, 0x01	; 1
    151e:	90 e0       	ldi	r25, 0x00	; 0
    1520:	02 2e       	mov	r0, r18
    1522:	02 c0       	rjmp	.+4      	; 0x1528 <DIO_u8_Set_Pin_Value+0xb8>
    1524:	88 0f       	add	r24, r24
    1526:	99 1f       	adc	r25, r25
    1528:	0a 94       	dec	r0
    152a:	e2 f7       	brpl	.-8      	; 0x1524 <DIO_u8_Set_Pin_Value+0xb4>
    152c:	84 2b       	or	r24, r20
    152e:	8c 93       	st	X, r24
    1530:	c8 c0       	rjmp	.+400    	; 0x16c2 <DIO_u8_Set_Pin_Value+0x252>
           	     case DIO_u8_LOW:CLR_BIT (DIO_u8_PORTA_REG,Copy_u8_Pin_ID);break;
    1532:	ab e3       	ldi	r26, 0x3B	; 59
    1534:	b0 e0       	ldi	r27, 0x00	; 0
    1536:	eb e3       	ldi	r30, 0x3B	; 59
    1538:	f0 e0       	ldi	r31, 0x00	; 0
    153a:	80 81       	ld	r24, Z
    153c:	48 2f       	mov	r20, r24
    153e:	8b 81       	ldd	r24, Y+3	; 0x03
    1540:	28 2f       	mov	r18, r24
    1542:	30 e0       	ldi	r19, 0x00	; 0
    1544:	81 e0       	ldi	r24, 0x01	; 1
    1546:	90 e0       	ldi	r25, 0x00	; 0
    1548:	02 2e       	mov	r0, r18
    154a:	02 c0       	rjmp	.+4      	; 0x1550 <DIO_u8_Set_Pin_Value+0xe0>
    154c:	88 0f       	add	r24, r24
    154e:	99 1f       	adc	r25, r25
    1550:	0a 94       	dec	r0
    1552:	e2 f7       	brpl	.-8      	; 0x154c <DIO_u8_Set_Pin_Value+0xdc>
    1554:	80 95       	com	r24
    1556:	84 23       	and	r24, r20
    1558:	8c 93       	st	X, r24
    155a:	b3 c0       	rjmp	.+358    	; 0x16c2 <DIO_u8_Set_Pin_Value+0x252>
           	     default :Local_u8_Erorr_State = ES_NOK ;
    155c:	81 e0       	ldi	r24, 0x01	; 1
    155e:	89 83       	std	Y+1, r24	; 0x01
    1560:	b0 c0       	rjmp	.+352    	; 0x16c2 <DIO_u8_Set_Pin_Value+0x252>

			}
			break;
		case DIO_u8_PORTB :
			switch (Copy_u8_Pin_Value)
    1562:	8c 81       	ldd	r24, Y+4	; 0x04
    1564:	28 2f       	mov	r18, r24
    1566:	30 e0       	ldi	r19, 0x00	; 0
    1568:	3a 87       	std	Y+10, r19	; 0x0a
    156a:	29 87       	std	Y+9, r18	; 0x09
    156c:	89 85       	ldd	r24, Y+9	; 0x09
    156e:	9a 85       	ldd	r25, Y+10	; 0x0a
    1570:	00 97       	sbiw	r24, 0x00	; 0
    1572:	c9 f0       	breq	.+50     	; 0x15a6 <DIO_u8_Set_Pin_Value+0x136>
    1574:	29 85       	ldd	r18, Y+9	; 0x09
    1576:	3a 85       	ldd	r19, Y+10	; 0x0a
    1578:	21 30       	cpi	r18, 0x01	; 1
    157a:	31 05       	cpc	r19, r1
    157c:	49 f5       	brne	.+82     	; 0x15d0 <DIO_u8_Set_Pin_Value+0x160>
				{
				     case DIO_u8_HIGH :SET_BIT(DIO_u8_PORTB_REG,Copy_u8_Pin_ID);break;
    157e:	a8 e3       	ldi	r26, 0x38	; 56
    1580:	b0 e0       	ldi	r27, 0x00	; 0
    1582:	e8 e3       	ldi	r30, 0x38	; 56
    1584:	f0 e0       	ldi	r31, 0x00	; 0
    1586:	80 81       	ld	r24, Z
    1588:	48 2f       	mov	r20, r24
    158a:	8b 81       	ldd	r24, Y+3	; 0x03
    158c:	28 2f       	mov	r18, r24
    158e:	30 e0       	ldi	r19, 0x00	; 0
    1590:	81 e0       	ldi	r24, 0x01	; 1
    1592:	90 e0       	ldi	r25, 0x00	; 0
    1594:	02 2e       	mov	r0, r18
    1596:	02 c0       	rjmp	.+4      	; 0x159c <DIO_u8_Set_Pin_Value+0x12c>
    1598:	88 0f       	add	r24, r24
    159a:	99 1f       	adc	r25, r25
    159c:	0a 94       	dec	r0
    159e:	e2 f7       	brpl	.-8      	; 0x1598 <DIO_u8_Set_Pin_Value+0x128>
    15a0:	84 2b       	or	r24, r20
    15a2:	8c 93       	st	X, r24
    15a4:	8e c0       	rjmp	.+284    	; 0x16c2 <DIO_u8_Set_Pin_Value+0x252>
	           	     case DIO_u8_LOW:CLR_BIT (DIO_u8_PORTB_REG,Copy_u8_Pin_ID);break;
    15a6:	a8 e3       	ldi	r26, 0x38	; 56
    15a8:	b0 e0       	ldi	r27, 0x00	; 0
    15aa:	e8 e3       	ldi	r30, 0x38	; 56
    15ac:	f0 e0       	ldi	r31, 0x00	; 0
    15ae:	80 81       	ld	r24, Z
    15b0:	48 2f       	mov	r20, r24
    15b2:	8b 81       	ldd	r24, Y+3	; 0x03
    15b4:	28 2f       	mov	r18, r24
    15b6:	30 e0       	ldi	r19, 0x00	; 0
    15b8:	81 e0       	ldi	r24, 0x01	; 1
    15ba:	90 e0       	ldi	r25, 0x00	; 0
    15bc:	02 2e       	mov	r0, r18
    15be:	02 c0       	rjmp	.+4      	; 0x15c4 <DIO_u8_Set_Pin_Value+0x154>
    15c0:	88 0f       	add	r24, r24
    15c2:	99 1f       	adc	r25, r25
    15c4:	0a 94       	dec	r0
    15c6:	e2 f7       	brpl	.-8      	; 0x15c0 <DIO_u8_Set_Pin_Value+0x150>
    15c8:	80 95       	com	r24
    15ca:	84 23       	and	r24, r20
    15cc:	8c 93       	st	X, r24
    15ce:	79 c0       	rjmp	.+242    	; 0x16c2 <DIO_u8_Set_Pin_Value+0x252>
	           	     default :Local_u8_Erorr_State = ES_NOK ;
    15d0:	81 e0       	ldi	r24, 0x01	; 1
    15d2:	89 83       	std	Y+1, r24	; 0x01
    15d4:	76 c0       	rjmp	.+236    	; 0x16c2 <DIO_u8_Set_Pin_Value+0x252>

				}
	     	break;
		case DIO_u8_PORTC :
			switch (Copy_u8_Pin_Value)
    15d6:	8c 81       	ldd	r24, Y+4	; 0x04
    15d8:	28 2f       	mov	r18, r24
    15da:	30 e0       	ldi	r19, 0x00	; 0
    15dc:	38 87       	std	Y+8, r19	; 0x08
    15de:	2f 83       	std	Y+7, r18	; 0x07
    15e0:	8f 81       	ldd	r24, Y+7	; 0x07
    15e2:	98 85       	ldd	r25, Y+8	; 0x08
    15e4:	00 97       	sbiw	r24, 0x00	; 0
    15e6:	c9 f0       	breq	.+50     	; 0x161a <DIO_u8_Set_Pin_Value+0x1aa>
    15e8:	2f 81       	ldd	r18, Y+7	; 0x07
    15ea:	38 85       	ldd	r19, Y+8	; 0x08
    15ec:	21 30       	cpi	r18, 0x01	; 1
    15ee:	31 05       	cpc	r19, r1
    15f0:	49 f5       	brne	.+82     	; 0x1644 <DIO_u8_Set_Pin_Value+0x1d4>
					{
					     case DIO_u8_HIGH :SET_BIT(DIO_u8_PORTC_REG,Copy_u8_Pin_ID);break;
    15f2:	a5 e3       	ldi	r26, 0x35	; 53
    15f4:	b0 e0       	ldi	r27, 0x00	; 0
    15f6:	e5 e3       	ldi	r30, 0x35	; 53
    15f8:	f0 e0       	ldi	r31, 0x00	; 0
    15fa:	80 81       	ld	r24, Z
    15fc:	48 2f       	mov	r20, r24
    15fe:	8b 81       	ldd	r24, Y+3	; 0x03
    1600:	28 2f       	mov	r18, r24
    1602:	30 e0       	ldi	r19, 0x00	; 0
    1604:	81 e0       	ldi	r24, 0x01	; 1
    1606:	90 e0       	ldi	r25, 0x00	; 0
    1608:	02 2e       	mov	r0, r18
    160a:	02 c0       	rjmp	.+4      	; 0x1610 <DIO_u8_Set_Pin_Value+0x1a0>
    160c:	88 0f       	add	r24, r24
    160e:	99 1f       	adc	r25, r25
    1610:	0a 94       	dec	r0
    1612:	e2 f7       	brpl	.-8      	; 0x160c <DIO_u8_Set_Pin_Value+0x19c>
    1614:	84 2b       	or	r24, r20
    1616:	8c 93       	st	X, r24
    1618:	54 c0       	rjmp	.+168    	; 0x16c2 <DIO_u8_Set_Pin_Value+0x252>
		           	     case DIO_u8_LOW:CLR_BIT (DIO_u8_PORTC_REG,Copy_u8_Pin_ID);break;
    161a:	a5 e3       	ldi	r26, 0x35	; 53
    161c:	b0 e0       	ldi	r27, 0x00	; 0
    161e:	e5 e3       	ldi	r30, 0x35	; 53
    1620:	f0 e0       	ldi	r31, 0x00	; 0
    1622:	80 81       	ld	r24, Z
    1624:	48 2f       	mov	r20, r24
    1626:	8b 81       	ldd	r24, Y+3	; 0x03
    1628:	28 2f       	mov	r18, r24
    162a:	30 e0       	ldi	r19, 0x00	; 0
    162c:	81 e0       	ldi	r24, 0x01	; 1
    162e:	90 e0       	ldi	r25, 0x00	; 0
    1630:	02 2e       	mov	r0, r18
    1632:	02 c0       	rjmp	.+4      	; 0x1638 <DIO_u8_Set_Pin_Value+0x1c8>
    1634:	88 0f       	add	r24, r24
    1636:	99 1f       	adc	r25, r25
    1638:	0a 94       	dec	r0
    163a:	e2 f7       	brpl	.-8      	; 0x1634 <DIO_u8_Set_Pin_Value+0x1c4>
    163c:	80 95       	com	r24
    163e:	84 23       	and	r24, r20
    1640:	8c 93       	st	X, r24
    1642:	3f c0       	rjmp	.+126    	; 0x16c2 <DIO_u8_Set_Pin_Value+0x252>
		           	     default :Local_u8_Erorr_State = ES_NOK ;
    1644:	81 e0       	ldi	r24, 0x01	; 1
    1646:	89 83       	std	Y+1, r24	; 0x01
    1648:	3c c0       	rjmp	.+120    	; 0x16c2 <DIO_u8_Set_Pin_Value+0x252>

					}
		   break;
		case DIO_u8_PORTD :
			switch (Copy_u8_Pin_Value)
    164a:	8c 81       	ldd	r24, Y+4	; 0x04
    164c:	28 2f       	mov	r18, r24
    164e:	30 e0       	ldi	r19, 0x00	; 0
    1650:	3e 83       	std	Y+6, r19	; 0x06
    1652:	2d 83       	std	Y+5, r18	; 0x05
    1654:	8d 81       	ldd	r24, Y+5	; 0x05
    1656:	9e 81       	ldd	r25, Y+6	; 0x06
    1658:	00 97       	sbiw	r24, 0x00	; 0
    165a:	c9 f0       	breq	.+50     	; 0x168e <DIO_u8_Set_Pin_Value+0x21e>
    165c:	2d 81       	ldd	r18, Y+5	; 0x05
    165e:	3e 81       	ldd	r19, Y+6	; 0x06
    1660:	21 30       	cpi	r18, 0x01	; 1
    1662:	31 05       	cpc	r19, r1
    1664:	49 f5       	brne	.+82     	; 0x16b8 <DIO_u8_Set_Pin_Value+0x248>
						{
						     case DIO_u8_HIGH :SET_BIT(DIO_u8_PORTD_REG,Copy_u8_Pin_ID);break;
    1666:	a2 e3       	ldi	r26, 0x32	; 50
    1668:	b0 e0       	ldi	r27, 0x00	; 0
    166a:	e2 e3       	ldi	r30, 0x32	; 50
    166c:	f0 e0       	ldi	r31, 0x00	; 0
    166e:	80 81       	ld	r24, Z
    1670:	48 2f       	mov	r20, r24
    1672:	8b 81       	ldd	r24, Y+3	; 0x03
    1674:	28 2f       	mov	r18, r24
    1676:	30 e0       	ldi	r19, 0x00	; 0
    1678:	81 e0       	ldi	r24, 0x01	; 1
    167a:	90 e0       	ldi	r25, 0x00	; 0
    167c:	02 2e       	mov	r0, r18
    167e:	02 c0       	rjmp	.+4      	; 0x1684 <DIO_u8_Set_Pin_Value+0x214>
    1680:	88 0f       	add	r24, r24
    1682:	99 1f       	adc	r25, r25
    1684:	0a 94       	dec	r0
    1686:	e2 f7       	brpl	.-8      	; 0x1680 <DIO_u8_Set_Pin_Value+0x210>
    1688:	84 2b       	or	r24, r20
    168a:	8c 93       	st	X, r24
    168c:	1a c0       	rjmp	.+52     	; 0x16c2 <DIO_u8_Set_Pin_Value+0x252>
			           	     case DIO_u8_LOW:CLR_BIT (DIO_u8_PORTD_REG,Copy_u8_Pin_ID);break;
    168e:	a2 e3       	ldi	r26, 0x32	; 50
    1690:	b0 e0       	ldi	r27, 0x00	; 0
    1692:	e2 e3       	ldi	r30, 0x32	; 50
    1694:	f0 e0       	ldi	r31, 0x00	; 0
    1696:	80 81       	ld	r24, Z
    1698:	48 2f       	mov	r20, r24
    169a:	8b 81       	ldd	r24, Y+3	; 0x03
    169c:	28 2f       	mov	r18, r24
    169e:	30 e0       	ldi	r19, 0x00	; 0
    16a0:	81 e0       	ldi	r24, 0x01	; 1
    16a2:	90 e0       	ldi	r25, 0x00	; 0
    16a4:	02 2e       	mov	r0, r18
    16a6:	02 c0       	rjmp	.+4      	; 0x16ac <DIO_u8_Set_Pin_Value+0x23c>
    16a8:	88 0f       	add	r24, r24
    16aa:	99 1f       	adc	r25, r25
    16ac:	0a 94       	dec	r0
    16ae:	e2 f7       	brpl	.-8      	; 0x16a8 <DIO_u8_Set_Pin_Value+0x238>
    16b0:	80 95       	com	r24
    16b2:	84 23       	and	r24, r20
    16b4:	8c 93       	st	X, r24
    16b6:	05 c0       	rjmp	.+10     	; 0x16c2 <DIO_u8_Set_Pin_Value+0x252>
			           	     default :Local_u8_Erorr_State = ES_NOK ;
    16b8:	81 e0       	ldi	r24, 0x01	; 1
    16ba:	89 83       	std	Y+1, r24	; 0x01
    16bc:	02 c0       	rjmp	.+4      	; 0x16c2 <DIO_u8_Set_Pin_Value+0x252>
						}
			break;
		}
	}
	else {
			Local_u8_Erorr_State = ES_NOK ;
    16be:	81 e0       	ldi	r24, 0x01	; 1
    16c0:	89 83       	std	Y+1, r24	; 0x01
		}
		return Local_u8_Erorr_State ;
    16c2:	89 81       	ldd	r24, Y+1	; 0x01
}
    16c4:	2e 96       	adiw	r28, 0x0e	; 14
    16c6:	0f b6       	in	r0, 0x3f	; 63
    16c8:	f8 94       	cli
    16ca:	de bf       	out	0x3e, r29	; 62
    16cc:	0f be       	out	0x3f, r0	; 63
    16ce:	cd bf       	out	0x3d, r28	; 61
    16d0:	cf 91       	pop	r28
    16d2:	df 91       	pop	r29
    16d4:	08 95       	ret

000016d6 <DIO_u8_Get_Pin_Value>:

u8 DIO_u8_Get_Pin_Value      (u8 Copy_u8_Port_ID, u8 Copy_u8_Pin_ID, u8 *Copy_u8_Returned_Pin_Value ){
    16d6:	df 93       	push	r29
    16d8:	cf 93       	push	r28
    16da:	cd b7       	in	r28, 0x3d	; 61
    16dc:	de b7       	in	r29, 0x3e	; 62
    16de:	28 97       	sbiw	r28, 0x08	; 8
    16e0:	0f b6       	in	r0, 0x3f	; 63
    16e2:	f8 94       	cli
    16e4:	de bf       	out	0x3e, r29	; 62
    16e6:	0f be       	out	0x3f, r0	; 63
    16e8:	cd bf       	out	0x3d, r28	; 61
    16ea:	8b 83       	std	Y+3, r24	; 0x03
    16ec:	6c 83       	std	Y+4, r22	; 0x04
    16ee:	5e 83       	std	Y+6, r21	; 0x06
    16f0:	4d 83       	std	Y+5, r20	; 0x05
	u8 Local_u8_Erorr_State = ES_OK ;
    16f2:	1a 82       	std	Y+2, r1	; 0x02
    u8 Local_u8_Pin_Value ;
	if((Copy_u8_Port_ID <= DIO_u8_PORTD ) && (Copy_u8_Pin_ID <= DIO_u8_PIN7) && (Copy_u8_Returned_Pin_Value != NULL)){
    16f4:	8b 81       	ldd	r24, Y+3	; 0x03
    16f6:	84 30       	cpi	r24, 0x04	; 4
    16f8:	08 f0       	brcs	.+2      	; 0x16fc <DIO_u8_Get_Pin_Value+0x26>
    16fa:	9e c0       	rjmp	.+316    	; 0x1838 <DIO_u8_Get_Pin_Value+0x162>
    16fc:	8c 81       	ldd	r24, Y+4	; 0x04
    16fe:	88 30       	cpi	r24, 0x08	; 8
    1700:	08 f0       	brcs	.+2      	; 0x1704 <DIO_u8_Get_Pin_Value+0x2e>
    1702:	9a c0       	rjmp	.+308    	; 0x1838 <DIO_u8_Get_Pin_Value+0x162>
    1704:	8d 81       	ldd	r24, Y+5	; 0x05
    1706:	9e 81       	ldd	r25, Y+6	; 0x06
    1708:	00 97       	sbiw	r24, 0x00	; 0
    170a:	09 f4       	brne	.+2      	; 0x170e <DIO_u8_Get_Pin_Value+0x38>
    170c:	95 c0       	rjmp	.+298    	; 0x1838 <DIO_u8_Get_Pin_Value+0x162>
		switch (Copy_u8_Port_ID)
    170e:	8b 81       	ldd	r24, Y+3	; 0x03
    1710:	28 2f       	mov	r18, r24
    1712:	30 e0       	ldi	r19, 0x00	; 0
    1714:	38 87       	std	Y+8, r19	; 0x08
    1716:	2f 83       	std	Y+7, r18	; 0x07
    1718:	8f 81       	ldd	r24, Y+7	; 0x07
    171a:	98 85       	ldd	r25, Y+8	; 0x08
    171c:	81 30       	cpi	r24, 0x01	; 1
    171e:	91 05       	cpc	r25, r1
    1720:	a1 f1       	breq	.+104    	; 0x178a <DIO_u8_Get_Pin_Value+0xb4>
    1722:	2f 81       	ldd	r18, Y+7	; 0x07
    1724:	38 85       	ldd	r19, Y+8	; 0x08
    1726:	22 30       	cpi	r18, 0x02	; 2
    1728:	31 05       	cpc	r19, r1
    172a:	2c f4       	brge	.+10     	; 0x1736 <DIO_u8_Get_Pin_Value+0x60>
    172c:	8f 81       	ldd	r24, Y+7	; 0x07
    172e:	98 85       	ldd	r25, Y+8	; 0x08
    1730:	00 97       	sbiw	r24, 0x00	; 0
    1732:	71 f0       	breq	.+28     	; 0x1750 <DIO_u8_Get_Pin_Value+0x7a>
    1734:	83 c0       	rjmp	.+262    	; 0x183c <DIO_u8_Get_Pin_Value+0x166>
    1736:	2f 81       	ldd	r18, Y+7	; 0x07
    1738:	38 85       	ldd	r19, Y+8	; 0x08
    173a:	22 30       	cpi	r18, 0x02	; 2
    173c:	31 05       	cpc	r19, r1
    173e:	09 f4       	brne	.+2      	; 0x1742 <DIO_u8_Get_Pin_Value+0x6c>
    1740:	41 c0       	rjmp	.+130    	; 0x17c4 <DIO_u8_Get_Pin_Value+0xee>
    1742:	8f 81       	ldd	r24, Y+7	; 0x07
    1744:	98 85       	ldd	r25, Y+8	; 0x08
    1746:	83 30       	cpi	r24, 0x03	; 3
    1748:	91 05       	cpc	r25, r1
    174a:	09 f4       	brne	.+2      	; 0x174e <DIO_u8_Get_Pin_Value+0x78>
    174c:	58 c0       	rjmp	.+176    	; 0x17fe <DIO_u8_Get_Pin_Value+0x128>
    174e:	76 c0       	rjmp	.+236    	; 0x183c <DIO_u8_Get_Pin_Value+0x166>
		{
		     case DIO_u8_PORTA :
		      Local_u8_Pin_Value = GET_BIT (DIO_u8_PINA_REG, Copy_u8_Pin_ID) ;
    1750:	e9 e3       	ldi	r30, 0x39	; 57
    1752:	f0 e0       	ldi	r31, 0x00	; 0
    1754:	80 81       	ld	r24, Z
    1756:	48 2f       	mov	r20, r24
    1758:	8c 81       	ldd	r24, Y+4	; 0x04
    175a:	28 2f       	mov	r18, r24
    175c:	30 e0       	ldi	r19, 0x00	; 0
    175e:	81 e0       	ldi	r24, 0x01	; 1
    1760:	90 e0       	ldi	r25, 0x00	; 0
    1762:	02 2e       	mov	r0, r18
    1764:	02 c0       	rjmp	.+4      	; 0x176a <DIO_u8_Get_Pin_Value+0x94>
    1766:	88 0f       	add	r24, r24
    1768:	99 1f       	adc	r25, r25
    176a:	0a 94       	dec	r0
    176c:	e2 f7       	brpl	.-8      	; 0x1766 <DIO_u8_Get_Pin_Value+0x90>
    176e:	84 23       	and	r24, r20
    1770:	89 83       	std	Y+1, r24	; 0x01

		    	 if (Local_u8_Pin_Value == DIO_u8_LOW){
    1772:	89 81       	ldd	r24, Y+1	; 0x01
    1774:	88 23       	and	r24, r24
    1776:	21 f4       	brne	.+8      	; 0x1780 <DIO_u8_Get_Pin_Value+0xaa>
		    		 *Copy_u8_Returned_Pin_Value = DIO_u8_LOW ;
    1778:	ed 81       	ldd	r30, Y+5	; 0x05
    177a:	fe 81       	ldd	r31, Y+6	; 0x06
    177c:	10 82       	st	Z, r1
    177e:	5e c0       	rjmp	.+188    	; 0x183c <DIO_u8_Get_Pin_Value+0x166>
		    	 }
		    	 else
		    	 {
		    		 *Copy_u8_Returned_Pin_Value = DIO_u8_HIGH ;
    1780:	ed 81       	ldd	r30, Y+5	; 0x05
    1782:	fe 81       	ldd	r31, Y+6	; 0x06
    1784:	81 e0       	ldi	r24, 0x01	; 1
    1786:	80 83       	st	Z, r24
    1788:	59 c0       	rjmp	.+178    	; 0x183c <DIO_u8_Get_Pin_Value+0x166>
		    	 }
		     break;
		     case DIO_u8_PORTB :
		    	 Local_u8_Pin_Value = GET_BIT(DIO_u8_PINB_REG,Copy_u8_Pin_ID ) ;
    178a:	e6 e3       	ldi	r30, 0x36	; 54
    178c:	f0 e0       	ldi	r31, 0x00	; 0
    178e:	80 81       	ld	r24, Z
    1790:	48 2f       	mov	r20, r24
    1792:	8c 81       	ldd	r24, Y+4	; 0x04
    1794:	28 2f       	mov	r18, r24
    1796:	30 e0       	ldi	r19, 0x00	; 0
    1798:	81 e0       	ldi	r24, 0x01	; 1
    179a:	90 e0       	ldi	r25, 0x00	; 0
    179c:	02 2e       	mov	r0, r18
    179e:	02 c0       	rjmp	.+4      	; 0x17a4 <DIO_u8_Get_Pin_Value+0xce>
    17a0:	88 0f       	add	r24, r24
    17a2:	99 1f       	adc	r25, r25
    17a4:	0a 94       	dec	r0
    17a6:	e2 f7       	brpl	.-8      	; 0x17a0 <DIO_u8_Get_Pin_Value+0xca>
    17a8:	84 23       	and	r24, r20
    17aa:	89 83       	std	Y+1, r24	; 0x01
		    		    	 if (Local_u8_Pin_Value == DIO_u8_LOW){
    17ac:	89 81       	ldd	r24, Y+1	; 0x01
    17ae:	88 23       	and	r24, r24
    17b0:	21 f4       	brne	.+8      	; 0x17ba <DIO_u8_Get_Pin_Value+0xe4>
		    		    		 * Copy_u8_Returned_Pin_Value = DIO_u8_LOW ;
    17b2:	ed 81       	ldd	r30, Y+5	; 0x05
    17b4:	fe 81       	ldd	r31, Y+6	; 0x06
    17b6:	10 82       	st	Z, r1
    17b8:	41 c0       	rjmp	.+130    	; 0x183c <DIO_u8_Get_Pin_Value+0x166>
		    		    	 }
		    		    	 else
		    		    	 {
		    		    		 * Copy_u8_Returned_Pin_Value = DIO_u8_HIGH ;
    17ba:	ed 81       	ldd	r30, Y+5	; 0x05
    17bc:	fe 81       	ldd	r31, Y+6	; 0x06
    17be:	81 e0       	ldi	r24, 0x01	; 1
    17c0:	80 83       	st	Z, r24
    17c2:	3c c0       	rjmp	.+120    	; 0x183c <DIO_u8_Get_Pin_Value+0x166>
		    		    	 }
		    		     break;
		     case DIO_u8_PORTC :
		    	 Local_u8_Pin_Value = GET_BIT(DIO_u8_PINC_REG,Copy_u8_Pin_ID ) ;
    17c4:	e3 e3       	ldi	r30, 0x33	; 51
    17c6:	f0 e0       	ldi	r31, 0x00	; 0
    17c8:	80 81       	ld	r24, Z
    17ca:	48 2f       	mov	r20, r24
    17cc:	8c 81       	ldd	r24, Y+4	; 0x04
    17ce:	28 2f       	mov	r18, r24
    17d0:	30 e0       	ldi	r19, 0x00	; 0
    17d2:	81 e0       	ldi	r24, 0x01	; 1
    17d4:	90 e0       	ldi	r25, 0x00	; 0
    17d6:	02 2e       	mov	r0, r18
    17d8:	02 c0       	rjmp	.+4      	; 0x17de <DIO_u8_Get_Pin_Value+0x108>
    17da:	88 0f       	add	r24, r24
    17dc:	99 1f       	adc	r25, r25
    17de:	0a 94       	dec	r0
    17e0:	e2 f7       	brpl	.-8      	; 0x17da <DIO_u8_Get_Pin_Value+0x104>
    17e2:	84 23       	and	r24, r20
    17e4:	89 83       	std	Y+1, r24	; 0x01
		    		    	 if (Local_u8_Pin_Value ==DIO_u8_LOW){
    17e6:	89 81       	ldd	r24, Y+1	; 0x01
    17e8:	88 23       	and	r24, r24
    17ea:	21 f4       	brne	.+8      	; 0x17f4 <DIO_u8_Get_Pin_Value+0x11e>
		    		    		 * Copy_u8_Returned_Pin_Value = DIO_u8_LOW ;
    17ec:	ed 81       	ldd	r30, Y+5	; 0x05
    17ee:	fe 81       	ldd	r31, Y+6	; 0x06
    17f0:	10 82       	st	Z, r1
    17f2:	24 c0       	rjmp	.+72     	; 0x183c <DIO_u8_Get_Pin_Value+0x166>
		    		    	 }
		    		    	 else
		    		    	 {
		    		    		 * Copy_u8_Returned_Pin_Value = DIO_u8_HIGH ;
    17f4:	ed 81       	ldd	r30, Y+5	; 0x05
    17f6:	fe 81       	ldd	r31, Y+6	; 0x06
    17f8:	81 e0       	ldi	r24, 0x01	; 1
    17fa:	80 83       	st	Z, r24
    17fc:	1f c0       	rjmp	.+62     	; 0x183c <DIO_u8_Get_Pin_Value+0x166>
		    		    	 }
		    		     break;
		     case DIO_u8_PORTD :
		    	 Local_u8_Pin_Value = GET_BIT(DIO_u8_PIND_REG,Copy_u8_Pin_ID ) ;
    17fe:	e0 e3       	ldi	r30, 0x30	; 48
    1800:	f0 e0       	ldi	r31, 0x00	; 0
    1802:	80 81       	ld	r24, Z
    1804:	48 2f       	mov	r20, r24
    1806:	8c 81       	ldd	r24, Y+4	; 0x04
    1808:	28 2f       	mov	r18, r24
    180a:	30 e0       	ldi	r19, 0x00	; 0
    180c:	81 e0       	ldi	r24, 0x01	; 1
    180e:	90 e0       	ldi	r25, 0x00	; 0
    1810:	02 2e       	mov	r0, r18
    1812:	02 c0       	rjmp	.+4      	; 0x1818 <DIO_u8_Get_Pin_Value+0x142>
    1814:	88 0f       	add	r24, r24
    1816:	99 1f       	adc	r25, r25
    1818:	0a 94       	dec	r0
    181a:	e2 f7       	brpl	.-8      	; 0x1814 <DIO_u8_Get_Pin_Value+0x13e>
    181c:	84 23       	and	r24, r20
    181e:	89 83       	std	Y+1, r24	; 0x01
		    	 if (Local_u8_Pin_Value ==DIO_u8_LOW){
    1820:	89 81       	ldd	r24, Y+1	; 0x01
    1822:	88 23       	and	r24, r24
    1824:	21 f4       	brne	.+8      	; 0x182e <DIO_u8_Get_Pin_Value+0x158>
		    		 *Copy_u8_Returned_Pin_Value = DIO_u8_LOW ;
    1826:	ed 81       	ldd	r30, Y+5	; 0x05
    1828:	fe 81       	ldd	r31, Y+6	; 0x06
    182a:	10 82       	st	Z, r1
    182c:	07 c0       	rjmp	.+14     	; 0x183c <DIO_u8_Get_Pin_Value+0x166>
		    		    	 }
		    		    	 else
		    		    	 {
		    		    		 *Copy_u8_Returned_Pin_Value = DIO_u8_HIGH ;
    182e:	ed 81       	ldd	r30, Y+5	; 0x05
    1830:	fe 81       	ldd	r31, Y+6	; 0x06
    1832:	81 e0       	ldi	r24, 0x01	; 1
    1834:	80 83       	st	Z, r24
    1836:	02 c0       	rjmp	.+4      	; 0x183c <DIO_u8_Get_Pin_Value+0x166>
		    		    	 }
		    		     break;
		}
	}
	else {
			Local_u8_Erorr_State = ES_NOK ;
    1838:	81 e0       	ldi	r24, 0x01	; 1
    183a:	8a 83       	std	Y+2, r24	; 0x02
		}
		return Local_u8_Erorr_State ;
    183c:	8a 81       	ldd	r24, Y+2	; 0x02
}
    183e:	28 96       	adiw	r28, 0x08	; 8
    1840:	0f b6       	in	r0, 0x3f	; 63
    1842:	f8 94       	cli
    1844:	de bf       	out	0x3e, r29	; 62
    1846:	0f be       	out	0x3f, r0	; 63
    1848:	cd bf       	out	0x3d, r28	; 61
    184a:	cf 91       	pop	r28
    184c:	df 91       	pop	r29
    184e:	08 95       	ret

00001850 <DIO_u8_Set_Port_Direction>:

u8 DIO_u8_Set_Port_Direction (u8 Copy_u8_Port_ID, u8 Copy_u8_Port_Direction ){
    1850:	df 93       	push	r29
    1852:	cf 93       	push	r28
    1854:	cd b7       	in	r28, 0x3d	; 61
    1856:	de b7       	in	r29, 0x3e	; 62
    1858:	2d 97       	sbiw	r28, 0x0d	; 13
    185a:	0f b6       	in	r0, 0x3f	; 63
    185c:	f8 94       	cli
    185e:	de bf       	out	0x3e, r29	; 62
    1860:	0f be       	out	0x3f, r0	; 63
    1862:	cd bf       	out	0x3d, r28	; 61
    1864:	8a 83       	std	Y+2, r24	; 0x02
    1866:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8_Erorr_State = ES_OK ;
    1868:	19 82       	std	Y+1, r1	; 0x01
	if((Copy_u8_Port_ID <= DIO_u8_PORTD ) && ((Copy_u8_Port_Direction == DIO_u8_INPUT)||(Copy_u8_Port_Direction == DIO_u8_OUTPUT)))
    186a:	8a 81       	ldd	r24, Y+2	; 0x02
    186c:	84 30       	cpi	r24, 0x04	; 4
    186e:	08 f0       	brcs	.+2      	; 0x1872 <DIO_u8_Set_Port_Direction+0x22>
    1870:	87 c0       	rjmp	.+270    	; 0x1980 <DIO_u8_Set_Port_Direction+0x130>
    1872:	8b 81       	ldd	r24, Y+3	; 0x03
    1874:	88 23       	and	r24, r24
    1876:	21 f0       	breq	.+8      	; 0x1880 <DIO_u8_Set_Port_Direction+0x30>
    1878:	8b 81       	ldd	r24, Y+3	; 0x03
    187a:	81 30       	cpi	r24, 0x01	; 1
    187c:	09 f0       	breq	.+2      	; 0x1880 <DIO_u8_Set_Port_Direction+0x30>
    187e:	80 c0       	rjmp	.+256    	; 0x1980 <DIO_u8_Set_Port_Direction+0x130>
	{
		switch (Copy_u8_Port_ID)
    1880:	8a 81       	ldd	r24, Y+2	; 0x02
    1882:	28 2f       	mov	r18, r24
    1884:	30 e0       	ldi	r19, 0x00	; 0
    1886:	3d 87       	std	Y+13, r19	; 0x0d
    1888:	2c 87       	std	Y+12, r18	; 0x0c
    188a:	8c 85       	ldd	r24, Y+12	; 0x0c
    188c:	9d 85       	ldd	r25, Y+13	; 0x0d
    188e:	81 30       	cpi	r24, 0x01	; 1
    1890:	91 05       	cpc	r25, r1
    1892:	71 f1       	breq	.+92     	; 0x18f0 <DIO_u8_Set_Port_Direction+0xa0>
    1894:	2c 85       	ldd	r18, Y+12	; 0x0c
    1896:	3d 85       	ldd	r19, Y+13	; 0x0d
    1898:	22 30       	cpi	r18, 0x02	; 2
    189a:	31 05       	cpc	r19, r1
    189c:	2c f4       	brge	.+10     	; 0x18a8 <DIO_u8_Set_Port_Direction+0x58>
    189e:	8c 85       	ldd	r24, Y+12	; 0x0c
    18a0:	9d 85       	ldd	r25, Y+13	; 0x0d
    18a2:	00 97       	sbiw	r24, 0x00	; 0
    18a4:	69 f0       	breq	.+26     	; 0x18c0 <DIO_u8_Set_Port_Direction+0x70>
    18a6:	69 c0       	rjmp	.+210    	; 0x197a <DIO_u8_Set_Port_Direction+0x12a>
    18a8:	2c 85       	ldd	r18, Y+12	; 0x0c
    18aa:	3d 85       	ldd	r19, Y+13	; 0x0d
    18ac:	22 30       	cpi	r18, 0x02	; 2
    18ae:	31 05       	cpc	r19, r1
    18b0:	b1 f1       	breq	.+108    	; 0x191e <DIO_u8_Set_Port_Direction+0xce>
    18b2:	8c 85       	ldd	r24, Y+12	; 0x0c
    18b4:	9d 85       	ldd	r25, Y+13	; 0x0d
    18b6:	83 30       	cpi	r24, 0x03	; 3
    18b8:	91 05       	cpc	r25, r1
    18ba:	09 f4       	brne	.+2      	; 0x18be <DIO_u8_Set_Port_Direction+0x6e>
    18bc:	47 c0       	rjmp	.+142    	; 0x194c <DIO_u8_Set_Port_Direction+0xfc>
    18be:	5d c0       	rjmp	.+186    	; 0x197a <DIO_u8_Set_Port_Direction+0x12a>
		{
		case DIO_u8_PORTA :
			switch (Copy_u8_Port_Direction)
    18c0:	8b 81       	ldd	r24, Y+3	; 0x03
    18c2:	28 2f       	mov	r18, r24
    18c4:	30 e0       	ldi	r19, 0x00	; 0
    18c6:	3b 87       	std	Y+11, r19	; 0x0b
    18c8:	2a 87       	std	Y+10, r18	; 0x0a
    18ca:	8a 85       	ldd	r24, Y+10	; 0x0a
    18cc:	9b 85       	ldd	r25, Y+11	; 0x0b
    18ce:	00 97       	sbiw	r24, 0x00	; 0
    18d0:	59 f0       	breq	.+22     	; 0x18e8 <DIO_u8_Set_Port_Direction+0x98>
    18d2:	2a 85       	ldd	r18, Y+10	; 0x0a
    18d4:	3b 85       	ldd	r19, Y+11	; 0x0b
    18d6:	21 30       	cpi	r18, 0x01	; 1
    18d8:	31 05       	cpc	r19, r1
    18da:	09 f0       	breq	.+2      	; 0x18de <DIO_u8_Set_Port_Direction+0x8e>
    18dc:	53 c0       	rjmp	.+166    	; 0x1984 <DIO_u8_Set_Port_Direction+0x134>
			{
			    case DIO_u8_OUTPUT : DIO_u8_PORTA_REG = 0xff;break;
    18de:	eb e3       	ldi	r30, 0x3B	; 59
    18e0:	f0 e0       	ldi	r31, 0x00	; 0
    18e2:	8f ef       	ldi	r24, 0xFF	; 255
    18e4:	80 83       	st	Z, r24
    18e6:	4e c0       	rjmp	.+156    	; 0x1984 <DIO_u8_Set_Port_Direction+0x134>
			    case DIO_u8_INPUT : DIO_u8_PORTA_REG = 0x00;break;
    18e8:	eb e3       	ldi	r30, 0x3B	; 59
    18ea:	f0 e0       	ldi	r31, 0x00	; 0
    18ec:	10 82       	st	Z, r1
    18ee:	4a c0       	rjmp	.+148    	; 0x1984 <DIO_u8_Set_Port_Direction+0x134>
			}
			break;
			case DIO_u8_PORTB :
				switch (Copy_u8_Port_Direction)
    18f0:	8b 81       	ldd	r24, Y+3	; 0x03
    18f2:	28 2f       	mov	r18, r24
    18f4:	30 e0       	ldi	r19, 0x00	; 0
    18f6:	39 87       	std	Y+9, r19	; 0x09
    18f8:	28 87       	std	Y+8, r18	; 0x08
    18fa:	88 85       	ldd	r24, Y+8	; 0x08
    18fc:	99 85       	ldd	r25, Y+9	; 0x09
    18fe:	00 97       	sbiw	r24, 0x00	; 0
    1900:	51 f0       	breq	.+20     	; 0x1916 <DIO_u8_Set_Port_Direction+0xc6>
    1902:	28 85       	ldd	r18, Y+8	; 0x08
    1904:	39 85       	ldd	r19, Y+9	; 0x09
    1906:	21 30       	cpi	r18, 0x01	; 1
    1908:	31 05       	cpc	r19, r1
    190a:	e1 f5       	brne	.+120    	; 0x1984 <DIO_u8_Set_Port_Direction+0x134>
				{
				    case DIO_u8_OUTPUT : DIO_u8_PORTB_REG = 0xff;break;
    190c:	e8 e3       	ldi	r30, 0x38	; 56
    190e:	f0 e0       	ldi	r31, 0x00	; 0
    1910:	8f ef       	ldi	r24, 0xFF	; 255
    1912:	80 83       	st	Z, r24
    1914:	37 c0       	rjmp	.+110    	; 0x1984 <DIO_u8_Set_Port_Direction+0x134>
				    case DIO_u8_INPUT : DIO_u8_PORTB_REG = 0x00;break;
    1916:	e8 e3       	ldi	r30, 0x38	; 56
    1918:	f0 e0       	ldi	r31, 0x00	; 0
    191a:	10 82       	st	Z, r1
    191c:	33 c0       	rjmp	.+102    	; 0x1984 <DIO_u8_Set_Port_Direction+0x134>
				}
				break;
				case DIO_u8_PORTC :
					switch (Copy_u8_Port_Direction)
    191e:	8b 81       	ldd	r24, Y+3	; 0x03
    1920:	28 2f       	mov	r18, r24
    1922:	30 e0       	ldi	r19, 0x00	; 0
    1924:	3f 83       	std	Y+7, r19	; 0x07
    1926:	2e 83       	std	Y+6, r18	; 0x06
    1928:	8e 81       	ldd	r24, Y+6	; 0x06
    192a:	9f 81       	ldd	r25, Y+7	; 0x07
    192c:	00 97       	sbiw	r24, 0x00	; 0
    192e:	51 f0       	breq	.+20     	; 0x1944 <DIO_u8_Set_Port_Direction+0xf4>
    1930:	2e 81       	ldd	r18, Y+6	; 0x06
    1932:	3f 81       	ldd	r19, Y+7	; 0x07
    1934:	21 30       	cpi	r18, 0x01	; 1
    1936:	31 05       	cpc	r19, r1
    1938:	29 f5       	brne	.+74     	; 0x1984 <DIO_u8_Set_Port_Direction+0x134>
					{
					    case DIO_u8_OUTPUT : DIO_u8_PORTC_REG = 0xff;break;
    193a:	e5 e3       	ldi	r30, 0x35	; 53
    193c:	f0 e0       	ldi	r31, 0x00	; 0
    193e:	8f ef       	ldi	r24, 0xFF	; 255
    1940:	80 83       	st	Z, r24
    1942:	20 c0       	rjmp	.+64     	; 0x1984 <DIO_u8_Set_Port_Direction+0x134>
					    case DIO_u8_INPUT : DIO_u8_PORTC_REG = 0x00;break;
    1944:	e5 e3       	ldi	r30, 0x35	; 53
    1946:	f0 e0       	ldi	r31, 0x00	; 0
    1948:	10 82       	st	Z, r1
    194a:	1c c0       	rjmp	.+56     	; 0x1984 <DIO_u8_Set_Port_Direction+0x134>
					}
					break;
					case DIO_u8_PORTD :
						switch (Copy_u8_Port_Direction)
    194c:	8b 81       	ldd	r24, Y+3	; 0x03
    194e:	28 2f       	mov	r18, r24
    1950:	30 e0       	ldi	r19, 0x00	; 0
    1952:	3d 83       	std	Y+5, r19	; 0x05
    1954:	2c 83       	std	Y+4, r18	; 0x04
    1956:	8c 81       	ldd	r24, Y+4	; 0x04
    1958:	9d 81       	ldd	r25, Y+5	; 0x05
    195a:	00 97       	sbiw	r24, 0x00	; 0
    195c:	51 f0       	breq	.+20     	; 0x1972 <DIO_u8_Set_Port_Direction+0x122>
    195e:	2c 81       	ldd	r18, Y+4	; 0x04
    1960:	3d 81       	ldd	r19, Y+5	; 0x05
    1962:	21 30       	cpi	r18, 0x01	; 1
    1964:	31 05       	cpc	r19, r1
    1966:	71 f4       	brne	.+28     	; 0x1984 <DIO_u8_Set_Port_Direction+0x134>
						{
						    case DIO_u8_OUTPUT : DIO_u8_PORTD_REG = 0xff;break;
    1968:	e2 e3       	ldi	r30, 0x32	; 50
    196a:	f0 e0       	ldi	r31, 0x00	; 0
    196c:	8f ef       	ldi	r24, 0xFF	; 255
    196e:	80 83       	st	Z, r24
    1970:	09 c0       	rjmp	.+18     	; 0x1984 <DIO_u8_Set_Port_Direction+0x134>
						    case DIO_u8_INPUT : DIO_u8_PORTD_REG = 0x00;break;
    1972:	e2 e3       	ldi	r30, 0x32	; 50
    1974:	f0 e0       	ldi	r31, 0x00	; 0
    1976:	10 82       	st	Z, r1
    1978:	05 c0       	rjmp	.+10     	; 0x1984 <DIO_u8_Set_Port_Direction+0x134>
						}
						break;
						default:Local_u8_Erorr_State = ES_NOK ;
    197a:	81 e0       	ldi	r24, 0x01	; 1
    197c:	89 83       	std	Y+1, r24	; 0x01
    197e:	02 c0       	rjmp	.+4      	; 0x1984 <DIO_u8_Set_Port_Direction+0x134>

		}
	}
	else {
				Local_u8_Erorr_State = ES_NOK ;
    1980:	81 e0       	ldi	r24, 0x01	; 1
    1982:	89 83       	std	Y+1, r24	; 0x01
			}
			return Local_u8_Erorr_State ;
    1984:	89 81       	ldd	r24, Y+1	; 0x01

}
    1986:	2d 96       	adiw	r28, 0x0d	; 13
    1988:	0f b6       	in	r0, 0x3f	; 63
    198a:	f8 94       	cli
    198c:	de bf       	out	0x3e, r29	; 62
    198e:	0f be       	out	0x3f, r0	; 63
    1990:	cd bf       	out	0x3d, r28	; 61
    1992:	cf 91       	pop	r28
    1994:	df 91       	pop	r29
    1996:	08 95       	ret

00001998 <DIO_u8_Set_Port_Value>:

u8 DIO_u8_Set_Port_Value     (u8 Copy_u8_Port_ID, u8 Copy_u8_Port_Value ){
    1998:	df 93       	push	r29
    199a:	cf 93       	push	r28
    199c:	00 d0       	rcall	.+0      	; 0x199e <DIO_u8_Set_Port_Value+0x6>
    199e:	00 d0       	rcall	.+0      	; 0x19a0 <DIO_u8_Set_Port_Value+0x8>
    19a0:	0f 92       	push	r0
    19a2:	cd b7       	in	r28, 0x3d	; 61
    19a4:	de b7       	in	r29, 0x3e	; 62
    19a6:	8a 83       	std	Y+2, r24	; 0x02
    19a8:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8_Erorr_State = ES_OK ;
    19aa:	19 82       	std	Y+1, r1	; 0x01

			switch (Copy_u8_Port_ID)
    19ac:	8a 81       	ldd	r24, Y+2	; 0x02
    19ae:	28 2f       	mov	r18, r24
    19b0:	30 e0       	ldi	r19, 0x00	; 0
    19b2:	3d 83       	std	Y+5, r19	; 0x05
    19b4:	2c 83       	std	Y+4, r18	; 0x04
    19b6:	8c 81       	ldd	r24, Y+4	; 0x04
    19b8:	9d 81       	ldd	r25, Y+5	; 0x05
    19ba:	81 30       	cpi	r24, 0x01	; 1
    19bc:	91 05       	cpc	r25, r1
    19be:	d1 f0       	breq	.+52     	; 0x19f4 <DIO_u8_Set_Port_Value+0x5c>
    19c0:	2c 81       	ldd	r18, Y+4	; 0x04
    19c2:	3d 81       	ldd	r19, Y+5	; 0x05
    19c4:	22 30       	cpi	r18, 0x02	; 2
    19c6:	31 05       	cpc	r19, r1
    19c8:	2c f4       	brge	.+10     	; 0x19d4 <DIO_u8_Set_Port_Value+0x3c>
    19ca:	8c 81       	ldd	r24, Y+4	; 0x04
    19cc:	9d 81       	ldd	r25, Y+5	; 0x05
    19ce:	00 97       	sbiw	r24, 0x00	; 0
    19d0:	61 f0       	breq	.+24     	; 0x19ea <DIO_u8_Set_Port_Value+0x52>
    19d2:	1f c0       	rjmp	.+62     	; 0x1a12 <DIO_u8_Set_Port_Value+0x7a>
    19d4:	2c 81       	ldd	r18, Y+4	; 0x04
    19d6:	3d 81       	ldd	r19, Y+5	; 0x05
    19d8:	22 30       	cpi	r18, 0x02	; 2
    19da:	31 05       	cpc	r19, r1
    19dc:	81 f0       	breq	.+32     	; 0x19fe <DIO_u8_Set_Port_Value+0x66>
    19de:	8c 81       	ldd	r24, Y+4	; 0x04
    19e0:	9d 81       	ldd	r25, Y+5	; 0x05
    19e2:	83 30       	cpi	r24, 0x03	; 3
    19e4:	91 05       	cpc	r25, r1
    19e6:	81 f0       	breq	.+32     	; 0x1a08 <DIO_u8_Set_Port_Value+0x70>
    19e8:	14 c0       	rjmp	.+40     	; 0x1a12 <DIO_u8_Set_Port_Value+0x7a>
			{
			case DIO_u8_PORTA:DIO_u8_PORTA_REG =Copy_u8_Port_Value; break;
    19ea:	eb e3       	ldi	r30, 0x3B	; 59
    19ec:	f0 e0       	ldi	r31, 0x00	; 0
    19ee:	8b 81       	ldd	r24, Y+3	; 0x03
    19f0:	80 83       	st	Z, r24
    19f2:	11 c0       	rjmp	.+34     	; 0x1a16 <DIO_u8_Set_Port_Value+0x7e>
			case DIO_u8_PORTB:DIO_u8_PORTB_REG =Copy_u8_Port_Value; break;
    19f4:	e8 e3       	ldi	r30, 0x38	; 56
    19f6:	f0 e0       	ldi	r31, 0x00	; 0
    19f8:	8b 81       	ldd	r24, Y+3	; 0x03
    19fa:	80 83       	st	Z, r24
    19fc:	0c c0       	rjmp	.+24     	; 0x1a16 <DIO_u8_Set_Port_Value+0x7e>
			case DIO_u8_PORTC:DIO_u8_PORTC_REG =Copy_u8_Port_Value; break;
    19fe:	e5 e3       	ldi	r30, 0x35	; 53
    1a00:	f0 e0       	ldi	r31, 0x00	; 0
    1a02:	8b 81       	ldd	r24, Y+3	; 0x03
    1a04:	80 83       	st	Z, r24
    1a06:	07 c0       	rjmp	.+14     	; 0x1a16 <DIO_u8_Set_Port_Value+0x7e>
			case DIO_u8_PORTD:DIO_u8_PORTD_REG =Copy_u8_Port_Value; break;
    1a08:	e2 e3       	ldi	r30, 0x32	; 50
    1a0a:	f0 e0       	ldi	r31, 0x00	; 0
    1a0c:	8b 81       	ldd	r24, Y+3	; 0x03
    1a0e:	80 83       	st	Z, r24
    1a10:	02 c0       	rjmp	.+4      	; 0x1a16 <DIO_u8_Set_Port_Value+0x7e>
			default :Local_u8_Erorr_State = ES_NOK;
    1a12:	81 e0       	ldi	r24, 0x01	; 1
    1a14:	89 83       	std	Y+1, r24	; 0x01
			}
			return Local_u8_Erorr_State ;
    1a16:	89 81       	ldd	r24, Y+1	; 0x01

}
    1a18:	0f 90       	pop	r0
    1a1a:	0f 90       	pop	r0
    1a1c:	0f 90       	pop	r0
    1a1e:	0f 90       	pop	r0
    1a20:	0f 90       	pop	r0
    1a22:	cf 91       	pop	r28
    1a24:	df 91       	pop	r29
    1a26:	08 95       	ret

00001a28 <DIO_u8_Get_Port_Value>:

u8 DIO_u8_Get_Port_Value     (u8 Copy_u8_Port_ID, u8 * Copy_u8_Returned_Port_Value ){
    1a28:	df 93       	push	r29
    1a2a:	cf 93       	push	r28
    1a2c:	00 d0       	rcall	.+0      	; 0x1a2e <DIO_u8_Get_Port_Value+0x6>
    1a2e:	00 d0       	rcall	.+0      	; 0x1a30 <DIO_u8_Get_Port_Value+0x8>
    1a30:	00 d0       	rcall	.+0      	; 0x1a32 <DIO_u8_Get_Port_Value+0xa>
    1a32:	cd b7       	in	r28, 0x3d	; 61
    1a34:	de b7       	in	r29, 0x3e	; 62
    1a36:	8a 83       	std	Y+2, r24	; 0x02
    1a38:	7c 83       	std	Y+4, r23	; 0x04
    1a3a:	6b 83       	std	Y+3, r22	; 0x03
	u8 Local_u8_Erorr_State = ES_OK ;
    1a3c:	19 82       	std	Y+1, r1	; 0x01
    if (Copy_u8_Returned_Port_Value != NULL){
    1a3e:	8b 81       	ldd	r24, Y+3	; 0x03
    1a40:	9c 81       	ldd	r25, Y+4	; 0x04
    1a42:	00 97       	sbiw	r24, 0x00	; 0
    1a44:	09 f4       	brne	.+2      	; 0x1a48 <DIO_u8_Get_Port_Value+0x20>
    1a46:	3e c0       	rjmp	.+124    	; 0x1ac4 <DIO_u8_Get_Port_Value+0x9c>
		switch (Copy_u8_Port_ID)
    1a48:	8a 81       	ldd	r24, Y+2	; 0x02
    1a4a:	28 2f       	mov	r18, r24
    1a4c:	30 e0       	ldi	r19, 0x00	; 0
    1a4e:	3e 83       	std	Y+6, r19	; 0x06
    1a50:	2d 83       	std	Y+5, r18	; 0x05
    1a52:	8d 81       	ldd	r24, Y+5	; 0x05
    1a54:	9e 81       	ldd	r25, Y+6	; 0x06
    1a56:	81 30       	cpi	r24, 0x01	; 1
    1a58:	91 05       	cpc	r25, r1
    1a5a:	e1 f0       	breq	.+56     	; 0x1a94 <DIO_u8_Get_Port_Value+0x6c>
    1a5c:	2d 81       	ldd	r18, Y+5	; 0x05
    1a5e:	3e 81       	ldd	r19, Y+6	; 0x06
    1a60:	22 30       	cpi	r18, 0x02	; 2
    1a62:	31 05       	cpc	r19, r1
    1a64:	2c f4       	brge	.+10     	; 0x1a70 <DIO_u8_Get_Port_Value+0x48>
    1a66:	8d 81       	ldd	r24, Y+5	; 0x05
    1a68:	9e 81       	ldd	r25, Y+6	; 0x06
    1a6a:	00 97       	sbiw	r24, 0x00	; 0
    1a6c:	61 f0       	breq	.+24     	; 0x1a86 <DIO_u8_Get_Port_Value+0x5e>
    1a6e:	27 c0       	rjmp	.+78     	; 0x1abe <DIO_u8_Get_Port_Value+0x96>
    1a70:	2d 81       	ldd	r18, Y+5	; 0x05
    1a72:	3e 81       	ldd	r19, Y+6	; 0x06
    1a74:	22 30       	cpi	r18, 0x02	; 2
    1a76:	31 05       	cpc	r19, r1
    1a78:	a1 f0       	breq	.+40     	; 0x1aa2 <DIO_u8_Get_Port_Value+0x7a>
    1a7a:	8d 81       	ldd	r24, Y+5	; 0x05
    1a7c:	9e 81       	ldd	r25, Y+6	; 0x06
    1a7e:	83 30       	cpi	r24, 0x03	; 3
    1a80:	91 05       	cpc	r25, r1
    1a82:	b1 f0       	breq	.+44     	; 0x1ab0 <DIO_u8_Get_Port_Value+0x88>
    1a84:	1c c0       	rjmp	.+56     	; 0x1abe <DIO_u8_Get_Port_Value+0x96>
		{
		case DIO_u8_PORTA :* Copy_u8_Returned_Port_Value =DIO_u8_PORTA_REG; break;
    1a86:	eb e3       	ldi	r30, 0x3B	; 59
    1a88:	f0 e0       	ldi	r31, 0x00	; 0
    1a8a:	80 81       	ld	r24, Z
    1a8c:	eb 81       	ldd	r30, Y+3	; 0x03
    1a8e:	fc 81       	ldd	r31, Y+4	; 0x04
    1a90:	80 83       	st	Z, r24
    1a92:	1a c0       	rjmp	.+52     	; 0x1ac8 <DIO_u8_Get_Port_Value+0xa0>
		case DIO_u8_PORTB :* Copy_u8_Returned_Port_Value =DIO_u8_PORTB_REG; break;
    1a94:	e8 e3       	ldi	r30, 0x38	; 56
    1a96:	f0 e0       	ldi	r31, 0x00	; 0
    1a98:	80 81       	ld	r24, Z
    1a9a:	eb 81       	ldd	r30, Y+3	; 0x03
    1a9c:	fc 81       	ldd	r31, Y+4	; 0x04
    1a9e:	80 83       	st	Z, r24
    1aa0:	13 c0       	rjmp	.+38     	; 0x1ac8 <DIO_u8_Get_Port_Value+0xa0>
		case DIO_u8_PORTC :* Copy_u8_Returned_Port_Value =DIO_u8_PORTC_REG; break;
    1aa2:	e5 e3       	ldi	r30, 0x35	; 53
    1aa4:	f0 e0       	ldi	r31, 0x00	; 0
    1aa6:	80 81       	ld	r24, Z
    1aa8:	eb 81       	ldd	r30, Y+3	; 0x03
    1aaa:	fc 81       	ldd	r31, Y+4	; 0x04
    1aac:	80 83       	st	Z, r24
    1aae:	0c c0       	rjmp	.+24     	; 0x1ac8 <DIO_u8_Get_Port_Value+0xa0>
		case DIO_u8_PORTD :* Copy_u8_Returned_Port_Value =DIO_u8_PORTD_REG; break;
    1ab0:	e2 e3       	ldi	r30, 0x32	; 50
    1ab2:	f0 e0       	ldi	r31, 0x00	; 0
    1ab4:	80 81       	ld	r24, Z
    1ab6:	eb 81       	ldd	r30, Y+3	; 0x03
    1ab8:	fc 81       	ldd	r31, Y+4	; 0x04
    1aba:	80 83       	st	Z, r24
    1abc:	05 c0       	rjmp	.+10     	; 0x1ac8 <DIO_u8_Get_Port_Value+0xa0>
		default :Local_u8_Erorr_State = ES_NOK;
    1abe:	81 e0       	ldi	r24, 0x01	; 1
    1ac0:	89 83       	std	Y+1, r24	; 0x01
    1ac2:	02 c0       	rjmp	.+4      	; 0x1ac8 <DIO_u8_Get_Port_Value+0xa0>
		}}
		else {
			Local_u8_Erorr_State = ES_NOK ;
    1ac4:	81 e0       	ldi	r24, 0x01	; 1
    1ac6:	89 83       	std	Y+1, r24	; 0x01
		}
	return Local_u8_Erorr_State ;
    1ac8:	89 81       	ldd	r24, Y+1	; 0x01

}
    1aca:	26 96       	adiw	r28, 0x06	; 6
    1acc:	0f b6       	in	r0, 0x3f	; 63
    1ace:	f8 94       	cli
    1ad0:	de bf       	out	0x3e, r29	; 62
    1ad2:	0f be       	out	0x3f, r0	; 63
    1ad4:	cd bf       	out	0x3d, r28	; 61
    1ad6:	cf 91       	pop	r28
    1ad8:	df 91       	pop	r29
    1ada:	08 95       	ret

00001adc <LCD_enum_INIT>:
#include"LCD_private.h"

//#define F_CPU 8000000UL
#include<util/delay.h>

ES_t LCD_enum_INIT (void){
    1adc:	df 93       	push	r29
    1ade:	cf 93       	push	r28
    1ae0:	cd b7       	in	r28, 0x3d	; 61
    1ae2:	de b7       	in	r29, 0x3e	; 62
    1ae4:	c2 54       	subi	r28, 0x42	; 66
    1ae6:	d0 40       	sbci	r29, 0x00	; 0
    1ae8:	0f b6       	in	r0, 0x3f	; 63
    1aea:	f8 94       	cli
    1aec:	de bf       	out	0x3e, r29	; 62
    1aee:	0f be       	out	0x3f, r0	; 63
    1af0:	cd bf       	out	0x3d, r28	; 61
    1af2:	fe 01       	movw	r30, r28
    1af4:	ff 96       	adiw	r30, 0x3f	; 63
    1af6:	80 e0       	ldi	r24, 0x00	; 0
    1af8:	90 e0       	ldi	r25, 0x00	; 0
    1afa:	ac e0       	ldi	r26, 0x0C	; 12
    1afc:	b2 e4       	ldi	r27, 0x42	; 66
    1afe:	80 83       	st	Z, r24
    1b00:	91 83       	std	Z+1, r25	; 0x01
    1b02:	a2 83       	std	Z+2, r26	; 0x02
    1b04:	b3 83       	std	Z+3, r27	; 0x03
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1b06:	fe 01       	movw	r30, r28
    1b08:	ff 96       	adiw	r30, 0x3f	; 63
    1b0a:	60 81       	ld	r22, Z
    1b0c:	71 81       	ldd	r23, Z+1	; 0x01
    1b0e:	82 81       	ldd	r24, Z+2	; 0x02
    1b10:	93 81       	ldd	r25, Z+3	; 0x03
    1b12:	20 e0       	ldi	r18, 0x00	; 0
    1b14:	30 e0       	ldi	r19, 0x00	; 0
    1b16:	4a e7       	ldi	r20, 0x7A	; 122
    1b18:	53 e4       	ldi	r21, 0x43	; 67
    1b1a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b1e:	dc 01       	movw	r26, r24
    1b20:	cb 01       	movw	r24, r22
    1b22:	8b af       	std	Y+59, r24	; 0x3b
    1b24:	9c af       	std	Y+60, r25	; 0x3c
    1b26:	ad af       	std	Y+61, r26	; 0x3d
    1b28:	be af       	std	Y+62, r27	; 0x3e
	if (__tmp < 1.0)
    1b2a:	6b ad       	ldd	r22, Y+59	; 0x3b
    1b2c:	7c ad       	ldd	r23, Y+60	; 0x3c
    1b2e:	8d ad       	ldd	r24, Y+61	; 0x3d
    1b30:	9e ad       	ldd	r25, Y+62	; 0x3e
    1b32:	20 e0       	ldi	r18, 0x00	; 0
    1b34:	30 e0       	ldi	r19, 0x00	; 0
    1b36:	40 e8       	ldi	r20, 0x80	; 128
    1b38:	5f e3       	ldi	r21, 0x3F	; 63
    1b3a:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1b3e:	88 23       	and	r24, r24
    1b40:	2c f4       	brge	.+10     	; 0x1b4c <LCD_enum_INIT+0x70>
		__ticks = 1;
    1b42:	81 e0       	ldi	r24, 0x01	; 1
    1b44:	90 e0       	ldi	r25, 0x00	; 0
    1b46:	9a af       	std	Y+58, r25	; 0x3a
    1b48:	89 af       	std	Y+57, r24	; 0x39
    1b4a:	41 c0       	rjmp	.+130    	; 0x1bce <LCD_enum_INIT+0xf2>
	else if (__tmp > 65535)
    1b4c:	6b ad       	ldd	r22, Y+59	; 0x3b
    1b4e:	7c ad       	ldd	r23, Y+60	; 0x3c
    1b50:	8d ad       	ldd	r24, Y+61	; 0x3d
    1b52:	9e ad       	ldd	r25, Y+62	; 0x3e
    1b54:	20 e0       	ldi	r18, 0x00	; 0
    1b56:	3f ef       	ldi	r19, 0xFF	; 255
    1b58:	4f e7       	ldi	r20, 0x7F	; 127
    1b5a:	57 e4       	ldi	r21, 0x47	; 71
    1b5c:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1b60:	18 16       	cp	r1, r24
    1b62:	5c f5       	brge	.+86     	; 0x1bba <LCD_enum_INIT+0xde>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1b64:	fe 01       	movw	r30, r28
    1b66:	ff 96       	adiw	r30, 0x3f	; 63
    1b68:	60 81       	ld	r22, Z
    1b6a:	71 81       	ldd	r23, Z+1	; 0x01
    1b6c:	82 81       	ldd	r24, Z+2	; 0x02
    1b6e:	93 81       	ldd	r25, Z+3	; 0x03
    1b70:	20 e0       	ldi	r18, 0x00	; 0
    1b72:	30 e0       	ldi	r19, 0x00	; 0
    1b74:	40 e2       	ldi	r20, 0x20	; 32
    1b76:	51 e4       	ldi	r21, 0x41	; 65
    1b78:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1b7c:	dc 01       	movw	r26, r24
    1b7e:	cb 01       	movw	r24, r22
    1b80:	bc 01       	movw	r22, r24
    1b82:	cd 01       	movw	r24, r26
    1b84:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1b88:	dc 01       	movw	r26, r24
    1b8a:	cb 01       	movw	r24, r22
    1b8c:	9a af       	std	Y+58, r25	; 0x3a
    1b8e:	89 af       	std	Y+57, r24	; 0x39
    1b90:	0f c0       	rjmp	.+30     	; 0x1bb0 <LCD_enum_INIT+0xd4>
    1b92:	89 e1       	ldi	r24, 0x19	; 25
    1b94:	90 e0       	ldi	r25, 0x00	; 0
    1b96:	98 af       	std	Y+56, r25	; 0x38
    1b98:	8f ab       	std	Y+55, r24	; 0x37
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1b9a:	8f a9       	ldd	r24, Y+55	; 0x37
    1b9c:	98 ad       	ldd	r25, Y+56	; 0x38
    1b9e:	01 97       	sbiw	r24, 0x01	; 1
    1ba0:	f1 f7       	brne	.-4      	; 0x1b9e <LCD_enum_INIT+0xc2>
    1ba2:	98 af       	std	Y+56, r25	; 0x38
    1ba4:	8f ab       	std	Y+55, r24	; 0x37
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1ba6:	89 ad       	ldd	r24, Y+57	; 0x39
    1ba8:	9a ad       	ldd	r25, Y+58	; 0x3a
    1baa:	01 97       	sbiw	r24, 0x01	; 1
    1bac:	9a af       	std	Y+58, r25	; 0x3a
    1bae:	89 af       	std	Y+57, r24	; 0x39
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1bb0:	89 ad       	ldd	r24, Y+57	; 0x39
    1bb2:	9a ad       	ldd	r25, Y+58	; 0x3a
    1bb4:	00 97       	sbiw	r24, 0x00	; 0
    1bb6:	69 f7       	brne	.-38     	; 0x1b92 <LCD_enum_INIT+0xb6>
    1bb8:	14 c0       	rjmp	.+40     	; 0x1be2 <LCD_enum_INIT+0x106>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1bba:	6b ad       	ldd	r22, Y+59	; 0x3b
    1bbc:	7c ad       	ldd	r23, Y+60	; 0x3c
    1bbe:	8d ad       	ldd	r24, Y+61	; 0x3d
    1bc0:	9e ad       	ldd	r25, Y+62	; 0x3e
    1bc2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1bc6:	dc 01       	movw	r26, r24
    1bc8:	cb 01       	movw	r24, r22
    1bca:	9a af       	std	Y+58, r25	; 0x3a
    1bcc:	89 af       	std	Y+57, r24	; 0x39
    1bce:	89 ad       	ldd	r24, Y+57	; 0x39
    1bd0:	9a ad       	ldd	r25, Y+58	; 0x3a
    1bd2:	9e ab       	std	Y+54, r25	; 0x36
    1bd4:	8d ab       	std	Y+53, r24	; 0x35
    1bd6:	8d a9       	ldd	r24, Y+53	; 0x35
    1bd8:	9e a9       	ldd	r25, Y+54	; 0x36
    1bda:	01 97       	sbiw	r24, 0x01	; 1
    1bdc:	f1 f7       	brne	.-4      	; 0x1bda <LCD_enum_INIT+0xfe>
    1bde:	9e ab       	std	Y+54, r25	; 0x36
    1be0:	8d ab       	std	Y+53, r24	; 0x35
	_delay_ms(35);
//to set CMND
	LCD_enum_Send_Comnd(FUN_SET_8BIT_2LINES_5X7);
    1be2:	88 e3       	ldi	r24, 0x38	; 56
    1be4:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <LCD_enum_Send_Comnd>
    1be8:	80 e0       	ldi	r24, 0x00	; 0
    1bea:	90 e0       	ldi	r25, 0x00	; 0
    1bec:	a0 e2       	ldi	r26, 0x20	; 32
    1bee:	b2 e4       	ldi	r27, 0x42	; 66
    1bf0:	89 ab       	std	Y+49, r24	; 0x31
    1bf2:	9a ab       	std	Y+50, r25	; 0x32
    1bf4:	ab ab       	std	Y+51, r26	; 0x33
    1bf6:	bc ab       	std	Y+52, r27	; 0x34
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1bf8:	69 a9       	ldd	r22, Y+49	; 0x31
    1bfa:	7a a9       	ldd	r23, Y+50	; 0x32
    1bfc:	8b a9       	ldd	r24, Y+51	; 0x33
    1bfe:	9c a9       	ldd	r25, Y+52	; 0x34
    1c00:	2b ea       	ldi	r18, 0xAB	; 171
    1c02:	3a ea       	ldi	r19, 0xAA	; 170
    1c04:	4a ea       	ldi	r20, 0xAA	; 170
    1c06:	5e e3       	ldi	r21, 0x3E	; 62
    1c08:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c0c:	dc 01       	movw	r26, r24
    1c0e:	cb 01       	movw	r24, r22
    1c10:	8d a7       	std	Y+45, r24	; 0x2d
    1c12:	9e a7       	std	Y+46, r25	; 0x2e
    1c14:	af a7       	std	Y+47, r26	; 0x2f
    1c16:	b8 ab       	std	Y+48, r27	; 0x30
	if (__tmp < 1.0)
    1c18:	6d a5       	ldd	r22, Y+45	; 0x2d
    1c1a:	7e a5       	ldd	r23, Y+46	; 0x2e
    1c1c:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c1e:	98 a9       	ldd	r25, Y+48	; 0x30
    1c20:	20 e0       	ldi	r18, 0x00	; 0
    1c22:	30 e0       	ldi	r19, 0x00	; 0
    1c24:	40 e8       	ldi	r20, 0x80	; 128
    1c26:	5f e3       	ldi	r21, 0x3F	; 63
    1c28:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1c2c:	88 23       	and	r24, r24
    1c2e:	1c f4       	brge	.+6      	; 0x1c36 <LCD_enum_INIT+0x15a>
		__ticks = 1;
    1c30:	81 e0       	ldi	r24, 0x01	; 1
    1c32:	8c a7       	std	Y+44, r24	; 0x2c
    1c34:	91 c0       	rjmp	.+290    	; 0x1d58 <LCD_enum_INIT+0x27c>
	else if (__tmp > 255)
    1c36:	6d a5       	ldd	r22, Y+45	; 0x2d
    1c38:	7e a5       	ldd	r23, Y+46	; 0x2e
    1c3a:	8f a5       	ldd	r24, Y+47	; 0x2f
    1c3c:	98 a9       	ldd	r25, Y+48	; 0x30
    1c3e:	20 e0       	ldi	r18, 0x00	; 0
    1c40:	30 e0       	ldi	r19, 0x00	; 0
    1c42:	4f e7       	ldi	r20, 0x7F	; 127
    1c44:	53 e4       	ldi	r21, 0x43	; 67
    1c46:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1c4a:	18 16       	cp	r1, r24
    1c4c:	0c f0       	brlt	.+2      	; 0x1c50 <LCD_enum_INIT+0x174>
    1c4e:	7b c0       	rjmp	.+246    	; 0x1d46 <LCD_enum_INIT+0x26a>
	{
		_delay_ms(__us / 1000.0);
    1c50:	69 a9       	ldd	r22, Y+49	; 0x31
    1c52:	7a a9       	ldd	r23, Y+50	; 0x32
    1c54:	8b a9       	ldd	r24, Y+51	; 0x33
    1c56:	9c a9       	ldd	r25, Y+52	; 0x34
    1c58:	20 e0       	ldi	r18, 0x00	; 0
    1c5a:	30 e0       	ldi	r19, 0x00	; 0
    1c5c:	4a e7       	ldi	r20, 0x7A	; 122
    1c5e:	54 e4       	ldi	r21, 0x44	; 68
    1c60:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    1c64:	dc 01       	movw	r26, r24
    1c66:	cb 01       	movw	r24, r22
    1c68:	88 a7       	std	Y+40, r24	; 0x28
    1c6a:	99 a7       	std	Y+41, r25	; 0x29
    1c6c:	aa a7       	std	Y+42, r26	; 0x2a
    1c6e:	bb a7       	std	Y+43, r27	; 0x2b
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1c70:	68 a5       	ldd	r22, Y+40	; 0x28
    1c72:	79 a5       	ldd	r23, Y+41	; 0x29
    1c74:	8a a5       	ldd	r24, Y+42	; 0x2a
    1c76:	9b a5       	ldd	r25, Y+43	; 0x2b
    1c78:	20 e0       	ldi	r18, 0x00	; 0
    1c7a:	30 e0       	ldi	r19, 0x00	; 0
    1c7c:	4a e7       	ldi	r20, 0x7A	; 122
    1c7e:	53 e4       	ldi	r21, 0x43	; 67
    1c80:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1c84:	dc 01       	movw	r26, r24
    1c86:	cb 01       	movw	r24, r22
    1c88:	8c a3       	std	Y+36, r24	; 0x24
    1c8a:	9d a3       	std	Y+37, r25	; 0x25
    1c8c:	ae a3       	std	Y+38, r26	; 0x26
    1c8e:	bf a3       	std	Y+39, r27	; 0x27
	if (__tmp < 1.0)
    1c90:	6c a1       	ldd	r22, Y+36	; 0x24
    1c92:	7d a1       	ldd	r23, Y+37	; 0x25
    1c94:	8e a1       	ldd	r24, Y+38	; 0x26
    1c96:	9f a1       	ldd	r25, Y+39	; 0x27
    1c98:	20 e0       	ldi	r18, 0x00	; 0
    1c9a:	30 e0       	ldi	r19, 0x00	; 0
    1c9c:	40 e8       	ldi	r20, 0x80	; 128
    1c9e:	5f e3       	ldi	r21, 0x3F	; 63
    1ca0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1ca4:	88 23       	and	r24, r24
    1ca6:	2c f4       	brge	.+10     	; 0x1cb2 <LCD_enum_INIT+0x1d6>
		__ticks = 1;
    1ca8:	81 e0       	ldi	r24, 0x01	; 1
    1caa:	90 e0       	ldi	r25, 0x00	; 0
    1cac:	9b a3       	std	Y+35, r25	; 0x23
    1cae:	8a a3       	std	Y+34, r24	; 0x22
    1cb0:	3f c0       	rjmp	.+126    	; 0x1d30 <LCD_enum_INIT+0x254>
	else if (__tmp > 65535)
    1cb2:	6c a1       	ldd	r22, Y+36	; 0x24
    1cb4:	7d a1       	ldd	r23, Y+37	; 0x25
    1cb6:	8e a1       	ldd	r24, Y+38	; 0x26
    1cb8:	9f a1       	ldd	r25, Y+39	; 0x27
    1cba:	20 e0       	ldi	r18, 0x00	; 0
    1cbc:	3f ef       	ldi	r19, 0xFF	; 255
    1cbe:	4f e7       	ldi	r20, 0x7F	; 127
    1cc0:	57 e4       	ldi	r21, 0x47	; 71
    1cc2:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1cc6:	18 16       	cp	r1, r24
    1cc8:	4c f5       	brge	.+82     	; 0x1d1c <LCD_enum_INIT+0x240>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1cca:	68 a5       	ldd	r22, Y+40	; 0x28
    1ccc:	79 a5       	ldd	r23, Y+41	; 0x29
    1cce:	8a a5       	ldd	r24, Y+42	; 0x2a
    1cd0:	9b a5       	ldd	r25, Y+43	; 0x2b
    1cd2:	20 e0       	ldi	r18, 0x00	; 0
    1cd4:	30 e0       	ldi	r19, 0x00	; 0
    1cd6:	40 e2       	ldi	r20, 0x20	; 32
    1cd8:	51 e4       	ldi	r21, 0x41	; 65
    1cda:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1cde:	dc 01       	movw	r26, r24
    1ce0:	cb 01       	movw	r24, r22
    1ce2:	bc 01       	movw	r22, r24
    1ce4:	cd 01       	movw	r24, r26
    1ce6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1cea:	dc 01       	movw	r26, r24
    1cec:	cb 01       	movw	r24, r22
    1cee:	9b a3       	std	Y+35, r25	; 0x23
    1cf0:	8a a3       	std	Y+34, r24	; 0x22
    1cf2:	0f c0       	rjmp	.+30     	; 0x1d12 <LCD_enum_INIT+0x236>
    1cf4:	89 e1       	ldi	r24, 0x19	; 25
    1cf6:	90 e0       	ldi	r25, 0x00	; 0
    1cf8:	99 a3       	std	Y+33, r25	; 0x21
    1cfa:	88 a3       	std	Y+32, r24	; 0x20
    1cfc:	88 a1       	ldd	r24, Y+32	; 0x20
    1cfe:	99 a1       	ldd	r25, Y+33	; 0x21
    1d00:	01 97       	sbiw	r24, 0x01	; 1
    1d02:	f1 f7       	brne	.-4      	; 0x1d00 <LCD_enum_INIT+0x224>
    1d04:	99 a3       	std	Y+33, r25	; 0x21
    1d06:	88 a3       	std	Y+32, r24	; 0x20
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1d08:	8a a1       	ldd	r24, Y+34	; 0x22
    1d0a:	9b a1       	ldd	r25, Y+35	; 0x23
    1d0c:	01 97       	sbiw	r24, 0x01	; 1
    1d0e:	9b a3       	std	Y+35, r25	; 0x23
    1d10:	8a a3       	std	Y+34, r24	; 0x22
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1d12:	8a a1       	ldd	r24, Y+34	; 0x22
    1d14:	9b a1       	ldd	r25, Y+35	; 0x23
    1d16:	00 97       	sbiw	r24, 0x00	; 0
    1d18:	69 f7       	brne	.-38     	; 0x1cf4 <LCD_enum_INIT+0x218>
    1d1a:	24 c0       	rjmp	.+72     	; 0x1d64 <LCD_enum_INIT+0x288>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1d1c:	6c a1       	ldd	r22, Y+36	; 0x24
    1d1e:	7d a1       	ldd	r23, Y+37	; 0x25
    1d20:	8e a1       	ldd	r24, Y+38	; 0x26
    1d22:	9f a1       	ldd	r25, Y+39	; 0x27
    1d24:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d28:	dc 01       	movw	r26, r24
    1d2a:	cb 01       	movw	r24, r22
    1d2c:	9b a3       	std	Y+35, r25	; 0x23
    1d2e:	8a a3       	std	Y+34, r24	; 0x22
    1d30:	8a a1       	ldd	r24, Y+34	; 0x22
    1d32:	9b a1       	ldd	r25, Y+35	; 0x23
    1d34:	9f 8f       	std	Y+31, r25	; 0x1f
    1d36:	8e 8f       	std	Y+30, r24	; 0x1e
    1d38:	8e 8d       	ldd	r24, Y+30	; 0x1e
    1d3a:	9f 8d       	ldd	r25, Y+31	; 0x1f
    1d3c:	01 97       	sbiw	r24, 0x01	; 1
    1d3e:	f1 f7       	brne	.-4      	; 0x1d3c <LCD_enum_INIT+0x260>
    1d40:	9f 8f       	std	Y+31, r25	; 0x1f
    1d42:	8e 8f       	std	Y+30, r24	; 0x1e
    1d44:	0f c0       	rjmp	.+30     	; 0x1d64 <LCD_enum_INIT+0x288>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    1d46:	6d a5       	ldd	r22, Y+45	; 0x2d
    1d48:	7e a5       	ldd	r23, Y+46	; 0x2e
    1d4a:	8f a5       	ldd	r24, Y+47	; 0x2f
    1d4c:	98 a9       	ldd	r25, Y+48	; 0x30
    1d4e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1d52:	dc 01       	movw	r26, r24
    1d54:	cb 01       	movw	r24, r22
    1d56:	8c a7       	std	Y+44, r24	; 0x2c
    1d58:	8c a5       	ldd	r24, Y+44	; 0x2c
    1d5a:	8d 8f       	std	Y+29, r24	; 0x1d
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    1d5c:	8d 8d       	ldd	r24, Y+29	; 0x1d
    1d5e:	8a 95       	dec	r24
    1d60:	f1 f7       	brne	.-4      	; 0x1d5e <LCD_enum_INIT+0x282>
    1d62:	8d 8f       	std	Y+29, r24	; 0x1d
	_delay_us(40);
	LCD_enum_Send_Comnd(DIS_ON_CURSOR_ON_BLINKING);
    1d64:	8f e0       	ldi	r24, 0x0F	; 15
    1d66:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <LCD_enum_Send_Comnd>
    1d6a:	80 e0       	ldi	r24, 0x00	; 0
    1d6c:	90 e0       	ldi	r25, 0x00	; 0
    1d6e:	a0 e2       	ldi	r26, 0x20	; 32
    1d70:	b2 e4       	ldi	r27, 0x42	; 66
    1d72:	89 8f       	std	Y+25, r24	; 0x19
    1d74:	9a 8f       	std	Y+26, r25	; 0x1a
    1d76:	ab 8f       	std	Y+27, r26	; 0x1b
    1d78:	bc 8f       	std	Y+28, r27	; 0x1c
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1d7a:	69 8d       	ldd	r22, Y+25	; 0x19
    1d7c:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1d7e:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1d80:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1d82:	20 e0       	ldi	r18, 0x00	; 0
    1d84:	30 e0       	ldi	r19, 0x00	; 0
    1d86:	4a e7       	ldi	r20, 0x7A	; 122
    1d88:	53 e4       	ldi	r21, 0x43	; 67
    1d8a:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1d8e:	dc 01       	movw	r26, r24
    1d90:	cb 01       	movw	r24, r22
    1d92:	8d 8b       	std	Y+21, r24	; 0x15
    1d94:	9e 8b       	std	Y+22, r25	; 0x16
    1d96:	af 8b       	std	Y+23, r26	; 0x17
    1d98:	b8 8f       	std	Y+24, r27	; 0x18
	if (__tmp < 1.0)
    1d9a:	6d 89       	ldd	r22, Y+21	; 0x15
    1d9c:	7e 89       	ldd	r23, Y+22	; 0x16
    1d9e:	8f 89       	ldd	r24, Y+23	; 0x17
    1da0:	98 8d       	ldd	r25, Y+24	; 0x18
    1da2:	20 e0       	ldi	r18, 0x00	; 0
    1da4:	30 e0       	ldi	r19, 0x00	; 0
    1da6:	40 e8       	ldi	r20, 0x80	; 128
    1da8:	5f e3       	ldi	r21, 0x3F	; 63
    1daa:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1dae:	88 23       	and	r24, r24
    1db0:	2c f4       	brge	.+10     	; 0x1dbc <LCD_enum_INIT+0x2e0>
		__ticks = 1;
    1db2:	81 e0       	ldi	r24, 0x01	; 1
    1db4:	90 e0       	ldi	r25, 0x00	; 0
    1db6:	9c 8b       	std	Y+20, r25	; 0x14
    1db8:	8b 8b       	std	Y+19, r24	; 0x13
    1dba:	3f c0       	rjmp	.+126    	; 0x1e3a <LCD_enum_INIT+0x35e>
	else if (__tmp > 65535)
    1dbc:	6d 89       	ldd	r22, Y+21	; 0x15
    1dbe:	7e 89       	ldd	r23, Y+22	; 0x16
    1dc0:	8f 89       	ldd	r24, Y+23	; 0x17
    1dc2:	98 8d       	ldd	r25, Y+24	; 0x18
    1dc4:	20 e0       	ldi	r18, 0x00	; 0
    1dc6:	3f ef       	ldi	r19, 0xFF	; 255
    1dc8:	4f e7       	ldi	r20, 0x7F	; 127
    1dca:	57 e4       	ldi	r21, 0x47	; 71
    1dcc:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1dd0:	18 16       	cp	r1, r24
    1dd2:	4c f5       	brge	.+82     	; 0x1e26 <LCD_enum_INIT+0x34a>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1dd4:	69 8d       	ldd	r22, Y+25	; 0x19
    1dd6:	7a 8d       	ldd	r23, Y+26	; 0x1a
    1dd8:	8b 8d       	ldd	r24, Y+27	; 0x1b
    1dda:	9c 8d       	ldd	r25, Y+28	; 0x1c
    1ddc:	20 e0       	ldi	r18, 0x00	; 0
    1dde:	30 e0       	ldi	r19, 0x00	; 0
    1de0:	40 e2       	ldi	r20, 0x20	; 32
    1de2:	51 e4       	ldi	r21, 0x41	; 65
    1de4:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1de8:	dc 01       	movw	r26, r24
    1dea:	cb 01       	movw	r24, r22
    1dec:	bc 01       	movw	r22, r24
    1dee:	cd 01       	movw	r24, r26
    1df0:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1df4:	dc 01       	movw	r26, r24
    1df6:	cb 01       	movw	r24, r22
    1df8:	9c 8b       	std	Y+20, r25	; 0x14
    1dfa:	8b 8b       	std	Y+19, r24	; 0x13
    1dfc:	0f c0       	rjmp	.+30     	; 0x1e1c <LCD_enum_INIT+0x340>
    1dfe:	89 e1       	ldi	r24, 0x19	; 25
    1e00:	90 e0       	ldi	r25, 0x00	; 0
    1e02:	9a 8b       	std	Y+18, r25	; 0x12
    1e04:	89 8b       	std	Y+17, r24	; 0x11
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    1e06:	89 89       	ldd	r24, Y+17	; 0x11
    1e08:	9a 89       	ldd	r25, Y+18	; 0x12
    1e0a:	01 97       	sbiw	r24, 0x01	; 1
    1e0c:	f1 f7       	brne	.-4      	; 0x1e0a <LCD_enum_INIT+0x32e>
    1e0e:	9a 8b       	std	Y+18, r25	; 0x12
    1e10:	89 8b       	std	Y+17, r24	; 0x11
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1e12:	8b 89       	ldd	r24, Y+19	; 0x13
    1e14:	9c 89       	ldd	r25, Y+20	; 0x14
    1e16:	01 97       	sbiw	r24, 0x01	; 1
    1e18:	9c 8b       	std	Y+20, r25	; 0x14
    1e1a:	8b 8b       	std	Y+19, r24	; 0x13
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1e1c:	8b 89       	ldd	r24, Y+19	; 0x13
    1e1e:	9c 89       	ldd	r25, Y+20	; 0x14
    1e20:	00 97       	sbiw	r24, 0x00	; 0
    1e22:	69 f7       	brne	.-38     	; 0x1dfe <LCD_enum_INIT+0x322>
    1e24:	14 c0       	rjmp	.+40     	; 0x1e4e <LCD_enum_INIT+0x372>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1e26:	6d 89       	ldd	r22, Y+21	; 0x15
    1e28:	7e 89       	ldd	r23, Y+22	; 0x16
    1e2a:	8f 89       	ldd	r24, Y+23	; 0x17
    1e2c:	98 8d       	ldd	r25, Y+24	; 0x18
    1e2e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1e32:	dc 01       	movw	r26, r24
    1e34:	cb 01       	movw	r24, r22
    1e36:	9c 8b       	std	Y+20, r25	; 0x14
    1e38:	8b 8b       	std	Y+19, r24	; 0x13
    1e3a:	8b 89       	ldd	r24, Y+19	; 0x13
    1e3c:	9c 89       	ldd	r25, Y+20	; 0x14
    1e3e:	98 8b       	std	Y+16, r25	; 0x10
    1e40:	8f 87       	std	Y+15, r24	; 0x0f
    1e42:	8f 85       	ldd	r24, Y+15	; 0x0f
    1e44:	98 89       	ldd	r25, Y+16	; 0x10
    1e46:	01 97       	sbiw	r24, 0x01	; 1
    1e48:	f1 f7       	brne	.-4      	; 0x1e46 <LCD_enum_INIT+0x36a>
    1e4a:	98 8b       	std	Y+16, r25	; 0x10
    1e4c:	8f 87       	std	Y+15, r24	; 0x0f
	_delay_ms(40);
	LCD_enum_Send_Comnd(DISPLAY_CLEAR);
    1e4e:	81 e0       	ldi	r24, 0x01	; 1
    1e50:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <LCD_enum_Send_Comnd>
    1e54:	80 e0       	ldi	r24, 0x00	; 0
    1e56:	90 e0       	ldi	r25, 0x00	; 0
    1e58:	a0 e8       	ldi	r26, 0x80	; 128
    1e5a:	bf e3       	ldi	r27, 0x3F	; 63
    1e5c:	8b 87       	std	Y+11, r24	; 0x0b
    1e5e:	9c 87       	std	Y+12, r25	; 0x0c
    1e60:	ad 87       	std	Y+13, r26	; 0x0d
    1e62:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    1e64:	6b 85       	ldd	r22, Y+11	; 0x0b
    1e66:	7c 85       	ldd	r23, Y+12	; 0x0c
    1e68:	8d 85       	ldd	r24, Y+13	; 0x0d
    1e6a:	9e 85       	ldd	r25, Y+14	; 0x0e
    1e6c:	20 e0       	ldi	r18, 0x00	; 0
    1e6e:	30 e0       	ldi	r19, 0x00	; 0
    1e70:	4a e7       	ldi	r20, 0x7A	; 122
    1e72:	53 e4       	ldi	r21, 0x43	; 67
    1e74:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1e78:	dc 01       	movw	r26, r24
    1e7a:	cb 01       	movw	r24, r22
    1e7c:	8f 83       	std	Y+7, r24	; 0x07
    1e7e:	98 87       	std	Y+8, r25	; 0x08
    1e80:	a9 87       	std	Y+9, r26	; 0x09
    1e82:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    1e84:	6f 81       	ldd	r22, Y+7	; 0x07
    1e86:	78 85       	ldd	r23, Y+8	; 0x08
    1e88:	89 85       	ldd	r24, Y+9	; 0x09
    1e8a:	9a 85       	ldd	r25, Y+10	; 0x0a
    1e8c:	20 e0       	ldi	r18, 0x00	; 0
    1e8e:	30 e0       	ldi	r19, 0x00	; 0
    1e90:	40 e8       	ldi	r20, 0x80	; 128
    1e92:	5f e3       	ldi	r21, 0x3F	; 63
    1e94:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1e98:	88 23       	and	r24, r24
    1e9a:	2c f4       	brge	.+10     	; 0x1ea6 <LCD_enum_INIT+0x3ca>
		__ticks = 1;
    1e9c:	81 e0       	ldi	r24, 0x01	; 1
    1e9e:	90 e0       	ldi	r25, 0x00	; 0
    1ea0:	9e 83       	std	Y+6, r25	; 0x06
    1ea2:	8d 83       	std	Y+5, r24	; 0x05
    1ea4:	3f c0       	rjmp	.+126    	; 0x1f24 <LCD_enum_INIT+0x448>
	else if (__tmp > 65535)
    1ea6:	6f 81       	ldd	r22, Y+7	; 0x07
    1ea8:	78 85       	ldd	r23, Y+8	; 0x08
    1eaa:	89 85       	ldd	r24, Y+9	; 0x09
    1eac:	9a 85       	ldd	r25, Y+10	; 0x0a
    1eae:	20 e0       	ldi	r18, 0x00	; 0
    1eb0:	3f ef       	ldi	r19, 0xFF	; 255
    1eb2:	4f e7       	ldi	r20, 0x7F	; 127
    1eb4:	57 e4       	ldi	r21, 0x47	; 71
    1eb6:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1eba:	18 16       	cp	r1, r24
    1ebc:	4c f5       	brge	.+82     	; 0x1f10 <LCD_enum_INIT+0x434>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    1ebe:	6b 85       	ldd	r22, Y+11	; 0x0b
    1ec0:	7c 85       	ldd	r23, Y+12	; 0x0c
    1ec2:	8d 85       	ldd	r24, Y+13	; 0x0d
    1ec4:	9e 85       	ldd	r25, Y+14	; 0x0e
    1ec6:	20 e0       	ldi	r18, 0x00	; 0
    1ec8:	30 e0       	ldi	r19, 0x00	; 0
    1eca:	40 e2       	ldi	r20, 0x20	; 32
    1ecc:	51 e4       	ldi	r21, 0x41	; 65
    1ece:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1ed2:	dc 01       	movw	r26, r24
    1ed4:	cb 01       	movw	r24, r22
    1ed6:	bc 01       	movw	r22, r24
    1ed8:	cd 01       	movw	r24, r26
    1eda:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1ede:	dc 01       	movw	r26, r24
    1ee0:	cb 01       	movw	r24, r22
    1ee2:	9e 83       	std	Y+6, r25	; 0x06
    1ee4:	8d 83       	std	Y+5, r24	; 0x05
    1ee6:	0f c0       	rjmp	.+30     	; 0x1f06 <LCD_enum_INIT+0x42a>
    1ee8:	89 e1       	ldi	r24, 0x19	; 25
    1eea:	90 e0       	ldi	r25, 0x00	; 0
    1eec:	9c 83       	std	Y+4, r25	; 0x04
    1eee:	8b 83       	std	Y+3, r24	; 0x03
    1ef0:	8b 81       	ldd	r24, Y+3	; 0x03
    1ef2:	9c 81       	ldd	r25, Y+4	; 0x04
    1ef4:	01 97       	sbiw	r24, 0x01	; 1
    1ef6:	f1 f7       	brne	.-4      	; 0x1ef4 <LCD_enum_INIT+0x418>
    1ef8:	9c 83       	std	Y+4, r25	; 0x04
    1efa:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    1efc:	8d 81       	ldd	r24, Y+5	; 0x05
    1efe:	9e 81       	ldd	r25, Y+6	; 0x06
    1f00:	01 97       	sbiw	r24, 0x01	; 1
    1f02:	9e 83       	std	Y+6, r25	; 0x06
    1f04:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    1f06:	8d 81       	ldd	r24, Y+5	; 0x05
    1f08:	9e 81       	ldd	r25, Y+6	; 0x06
    1f0a:	00 97       	sbiw	r24, 0x00	; 0
    1f0c:	69 f7       	brne	.-38     	; 0x1ee8 <LCD_enum_INIT+0x40c>
    1f0e:	14 c0       	rjmp	.+40     	; 0x1f38 <LCD_enum_INIT+0x45c>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    1f10:	6f 81       	ldd	r22, Y+7	; 0x07
    1f12:	78 85       	ldd	r23, Y+8	; 0x08
    1f14:	89 85       	ldd	r24, Y+9	; 0x09
    1f16:	9a 85       	ldd	r25, Y+10	; 0x0a
    1f18:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    1f1c:	dc 01       	movw	r26, r24
    1f1e:	cb 01       	movw	r24, r22
    1f20:	9e 83       	std	Y+6, r25	; 0x06
    1f22:	8d 83       	std	Y+5, r24	; 0x05
    1f24:	8d 81       	ldd	r24, Y+5	; 0x05
    1f26:	9e 81       	ldd	r25, Y+6	; 0x06
    1f28:	9a 83       	std	Y+2, r25	; 0x02
    1f2a:	89 83       	std	Y+1, r24	; 0x01
    1f2c:	89 81       	ldd	r24, Y+1	; 0x01
    1f2e:	9a 81       	ldd	r25, Y+2	; 0x02
    1f30:	01 97       	sbiw	r24, 0x01	; 1
    1f32:	f1 f7       	brne	.-4      	; 0x1f30 <LCD_enum_INIT+0x454>
    1f34:	9a 83       	std	Y+2, r25	; 0x02
    1f36:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	LCD_enum_Send_Comnd(ENTRY_MOOD);
    1f38:	86 e0       	ldi	r24, 0x06	; 6
    1f3a:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <LCD_enum_Send_Comnd>
    return ES_OK;
    1f3e:	80 e0       	ldi	r24, 0x00	; 0
}
    1f40:	ce 5b       	subi	r28, 0xBE	; 190
    1f42:	df 4f       	sbci	r29, 0xFF	; 255
    1f44:	0f b6       	in	r0, 0x3f	; 63
    1f46:	f8 94       	cli
    1f48:	de bf       	out	0x3e, r29	; 62
    1f4a:	0f be       	out	0x3f, r0	; 63
    1f4c:	cd bf       	out	0x3d, r28	; 61
    1f4e:	cf 91       	pop	r28
    1f50:	df 91       	pop	r29
    1f52:	08 95       	ret

00001f54 <LCD_enum_Send_Comnd>:
//to send a command
ES_t LCD_enum_Send_Comnd(u8 Copy_u8_Comnd){
    1f54:	df 93       	push	r29
    1f56:	cf 93       	push	r28
    1f58:	cd b7       	in	r28, 0x3d	; 61
    1f5a:	de b7       	in	r29, 0x3e	; 62
    1f5c:	69 97       	sbiw	r28, 0x19	; 25
    1f5e:	0f b6       	in	r0, 0x3f	; 63
    1f60:	f8 94       	cli
    1f62:	de bf       	out	0x3e, r29	; 62
    1f64:	0f be       	out	0x3f, r0	; 63
    1f66:	cd bf       	out	0x3d, r28	; 61
    1f68:	89 8f       	std	Y+25, r24	; 0x19
#if  LCD_u8_MODE == LCD_u8_MODE_8_bit
//RS =0
 DIO_u8_Set_Pin_Value ( LCD_u8_CONTROL_PORT,  LCD_u8_RS_PIN,  DIO_u8_LOW );
    1f6a:	81 e0       	ldi	r24, 0x01	; 1
    1f6c:	60 e0       	ldi	r22, 0x00	; 0
    1f6e:	40 e0       	ldi	r20, 0x00	; 0
    1f70:	0e 94 38 0a 	call	0x1470	; 0x1470 <DIO_u8_Set_Pin_Value>
//RW = 0

 DIO_u8_Set_Pin_Value ( LCD_u8_CONTROL_PORT,  LCD_u8_RW_PIN,  DIO_u8_LOW );
    1f74:	81 e0       	ldi	r24, 0x01	; 1
    1f76:	61 e0       	ldi	r22, 0x01	; 1
    1f78:	40 e0       	ldi	r20, 0x00	; 0
    1f7a:	0e 94 38 0a 	call	0x1470	; 0x1470 <DIO_u8_Set_Pin_Value>

//Write Command
 DIO_u8_Set_Port_Value ( LCD_u8_DATA_PORT,  Copy_u8_Comnd);
    1f7e:	83 e0       	ldi	r24, 0x03	; 3
    1f80:	69 8d       	ldd	r22, Y+25	; 0x19
    1f82:	0e 94 cc 0c 	call	0x1998	; 0x1998 <DIO_u8_Set_Port_Value>

//E = 1
 DIO_u8_Set_Pin_Value ( LCD_u8_CONTROL_PORT,  LCD_u8_E_PIN,  DIO_u8_HIGH );
    1f86:	81 e0       	ldi	r24, 0x01	; 1
    1f88:	62 e0       	ldi	r22, 0x02	; 2
    1f8a:	41 e0       	ldi	r20, 0x01	; 1
    1f8c:	0e 94 38 0a 	call	0x1470	; 0x1470 <DIO_u8_Set_Pin_Value>
    1f90:	80 e0       	ldi	r24, 0x00	; 0
    1f92:	90 e0       	ldi	r25, 0x00	; 0
    1f94:	a0 e8       	ldi	r26, 0x80	; 128
    1f96:	bf e3       	ldi	r27, 0x3F	; 63
    1f98:	8d 8b       	std	Y+21, r24	; 0x15
    1f9a:	9e 8b       	std	Y+22, r25	; 0x16
    1f9c:	af 8b       	std	Y+23, r26	; 0x17
    1f9e:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    1fa0:	6d 89       	ldd	r22, Y+21	; 0x15
    1fa2:	7e 89       	ldd	r23, Y+22	; 0x16
    1fa4:	8f 89       	ldd	r24, Y+23	; 0x17
    1fa6:	98 8d       	ldd	r25, Y+24	; 0x18
    1fa8:	2b ea       	ldi	r18, 0xAB	; 171
    1faa:	3a ea       	ldi	r19, 0xAA	; 170
    1fac:	4a ea       	ldi	r20, 0xAA	; 170
    1fae:	5e e3       	ldi	r21, 0x3E	; 62
    1fb0:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    1fb4:	dc 01       	movw	r26, r24
    1fb6:	cb 01       	movw	r24, r22
    1fb8:	89 8b       	std	Y+17, r24	; 0x11
    1fba:	9a 8b       	std	Y+18, r25	; 0x12
    1fbc:	ab 8b       	std	Y+19, r26	; 0x13
    1fbe:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    1fc0:	69 89       	ldd	r22, Y+17	; 0x11
    1fc2:	7a 89       	ldd	r23, Y+18	; 0x12
    1fc4:	8b 89       	ldd	r24, Y+19	; 0x13
    1fc6:	9c 89       	ldd	r25, Y+20	; 0x14
    1fc8:	20 e0       	ldi	r18, 0x00	; 0
    1fca:	30 e0       	ldi	r19, 0x00	; 0
    1fcc:	40 e8       	ldi	r20, 0x80	; 128
    1fce:	5f e3       	ldi	r21, 0x3F	; 63
    1fd0:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    1fd4:	88 23       	and	r24, r24
    1fd6:	1c f4       	brge	.+6      	; 0x1fde <LCD_enum_Send_Comnd+0x8a>
		__ticks = 1;
    1fd8:	81 e0       	ldi	r24, 0x01	; 1
    1fda:	88 8b       	std	Y+16, r24	; 0x10
    1fdc:	91 c0       	rjmp	.+290    	; 0x2100 <LCD_enum_Send_Comnd+0x1ac>
	else if (__tmp > 255)
    1fde:	69 89       	ldd	r22, Y+17	; 0x11
    1fe0:	7a 89       	ldd	r23, Y+18	; 0x12
    1fe2:	8b 89       	ldd	r24, Y+19	; 0x13
    1fe4:	9c 89       	ldd	r25, Y+20	; 0x14
    1fe6:	20 e0       	ldi	r18, 0x00	; 0
    1fe8:	30 e0       	ldi	r19, 0x00	; 0
    1fea:	4f e7       	ldi	r20, 0x7F	; 127
    1fec:	53 e4       	ldi	r21, 0x43	; 67
    1fee:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    1ff2:	18 16       	cp	r1, r24
    1ff4:	0c f0       	brlt	.+2      	; 0x1ff8 <LCD_enum_Send_Comnd+0xa4>
    1ff6:	7b c0       	rjmp	.+246    	; 0x20ee <LCD_enum_Send_Comnd+0x19a>
	{
		_delay_ms(__us / 1000.0);
    1ff8:	6d 89       	ldd	r22, Y+21	; 0x15
    1ffa:	7e 89       	ldd	r23, Y+22	; 0x16
    1ffc:	8f 89       	ldd	r24, Y+23	; 0x17
    1ffe:	98 8d       	ldd	r25, Y+24	; 0x18
    2000:	20 e0       	ldi	r18, 0x00	; 0
    2002:	30 e0       	ldi	r19, 0x00	; 0
    2004:	4a e7       	ldi	r20, 0x7A	; 122
    2006:	54 e4       	ldi	r21, 0x44	; 68
    2008:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    200c:	dc 01       	movw	r26, r24
    200e:	cb 01       	movw	r24, r22
    2010:	8c 87       	std	Y+12, r24	; 0x0c
    2012:	9d 87       	std	Y+13, r25	; 0x0d
    2014:	ae 87       	std	Y+14, r26	; 0x0e
    2016:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    2018:	6c 85       	ldd	r22, Y+12	; 0x0c
    201a:	7d 85       	ldd	r23, Y+13	; 0x0d
    201c:	8e 85       	ldd	r24, Y+14	; 0x0e
    201e:	9f 85       	ldd	r25, Y+15	; 0x0f
    2020:	20 e0       	ldi	r18, 0x00	; 0
    2022:	30 e0       	ldi	r19, 0x00	; 0
    2024:	4a e7       	ldi	r20, 0x7A	; 122
    2026:	53 e4       	ldi	r21, 0x43	; 67
    2028:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    202c:	dc 01       	movw	r26, r24
    202e:	cb 01       	movw	r24, r22
    2030:	88 87       	std	Y+8, r24	; 0x08
    2032:	99 87       	std	Y+9, r25	; 0x09
    2034:	aa 87       	std	Y+10, r26	; 0x0a
    2036:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    2038:	68 85       	ldd	r22, Y+8	; 0x08
    203a:	79 85       	ldd	r23, Y+9	; 0x09
    203c:	8a 85       	ldd	r24, Y+10	; 0x0a
    203e:	9b 85       	ldd	r25, Y+11	; 0x0b
    2040:	20 e0       	ldi	r18, 0x00	; 0
    2042:	30 e0       	ldi	r19, 0x00	; 0
    2044:	40 e8       	ldi	r20, 0x80	; 128
    2046:	5f e3       	ldi	r21, 0x3F	; 63
    2048:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    204c:	88 23       	and	r24, r24
    204e:	2c f4       	brge	.+10     	; 0x205a <LCD_enum_Send_Comnd+0x106>
		__ticks = 1;
    2050:	81 e0       	ldi	r24, 0x01	; 1
    2052:	90 e0       	ldi	r25, 0x00	; 0
    2054:	9f 83       	std	Y+7, r25	; 0x07
    2056:	8e 83       	std	Y+6, r24	; 0x06
    2058:	3f c0       	rjmp	.+126    	; 0x20d8 <LCD_enum_Send_Comnd+0x184>
	else if (__tmp > 65535)
    205a:	68 85       	ldd	r22, Y+8	; 0x08
    205c:	79 85       	ldd	r23, Y+9	; 0x09
    205e:	8a 85       	ldd	r24, Y+10	; 0x0a
    2060:	9b 85       	ldd	r25, Y+11	; 0x0b
    2062:	20 e0       	ldi	r18, 0x00	; 0
    2064:	3f ef       	ldi	r19, 0xFF	; 255
    2066:	4f e7       	ldi	r20, 0x7F	; 127
    2068:	57 e4       	ldi	r21, 0x47	; 71
    206a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    206e:	18 16       	cp	r1, r24
    2070:	4c f5       	brge	.+82     	; 0x20c4 <LCD_enum_Send_Comnd+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2072:	6c 85       	ldd	r22, Y+12	; 0x0c
    2074:	7d 85       	ldd	r23, Y+13	; 0x0d
    2076:	8e 85       	ldd	r24, Y+14	; 0x0e
    2078:	9f 85       	ldd	r25, Y+15	; 0x0f
    207a:	20 e0       	ldi	r18, 0x00	; 0
    207c:	30 e0       	ldi	r19, 0x00	; 0
    207e:	40 e2       	ldi	r20, 0x20	; 32
    2080:	51 e4       	ldi	r21, 0x41	; 65
    2082:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2086:	dc 01       	movw	r26, r24
    2088:	cb 01       	movw	r24, r22
    208a:	bc 01       	movw	r22, r24
    208c:	cd 01       	movw	r24, r26
    208e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2092:	dc 01       	movw	r26, r24
    2094:	cb 01       	movw	r24, r22
    2096:	9f 83       	std	Y+7, r25	; 0x07
    2098:	8e 83       	std	Y+6, r24	; 0x06
    209a:	0f c0       	rjmp	.+30     	; 0x20ba <LCD_enum_Send_Comnd+0x166>
    209c:	89 e1       	ldi	r24, 0x19	; 25
    209e:	90 e0       	ldi	r25, 0x00	; 0
    20a0:	9d 83       	std	Y+5, r25	; 0x05
    20a2:	8c 83       	std	Y+4, r24	; 0x04
    20a4:	8c 81       	ldd	r24, Y+4	; 0x04
    20a6:	9d 81       	ldd	r25, Y+5	; 0x05
    20a8:	01 97       	sbiw	r24, 0x01	; 1
    20aa:	f1 f7       	brne	.-4      	; 0x20a8 <LCD_enum_Send_Comnd+0x154>
    20ac:	9d 83       	std	Y+5, r25	; 0x05
    20ae:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    20b0:	8e 81       	ldd	r24, Y+6	; 0x06
    20b2:	9f 81       	ldd	r25, Y+7	; 0x07
    20b4:	01 97       	sbiw	r24, 0x01	; 1
    20b6:	9f 83       	std	Y+7, r25	; 0x07
    20b8:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    20ba:	8e 81       	ldd	r24, Y+6	; 0x06
    20bc:	9f 81       	ldd	r25, Y+7	; 0x07
    20be:	00 97       	sbiw	r24, 0x00	; 0
    20c0:	69 f7       	brne	.-38     	; 0x209c <LCD_enum_Send_Comnd+0x148>
    20c2:	24 c0       	rjmp	.+72     	; 0x210c <LCD_enum_Send_Comnd+0x1b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    20c4:	68 85       	ldd	r22, Y+8	; 0x08
    20c6:	79 85       	ldd	r23, Y+9	; 0x09
    20c8:	8a 85       	ldd	r24, Y+10	; 0x0a
    20ca:	9b 85       	ldd	r25, Y+11	; 0x0b
    20cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20d0:	dc 01       	movw	r26, r24
    20d2:	cb 01       	movw	r24, r22
    20d4:	9f 83       	std	Y+7, r25	; 0x07
    20d6:	8e 83       	std	Y+6, r24	; 0x06
    20d8:	8e 81       	ldd	r24, Y+6	; 0x06
    20da:	9f 81       	ldd	r25, Y+7	; 0x07
    20dc:	9b 83       	std	Y+3, r25	; 0x03
    20de:	8a 83       	std	Y+2, r24	; 0x02
    20e0:	8a 81       	ldd	r24, Y+2	; 0x02
    20e2:	9b 81       	ldd	r25, Y+3	; 0x03
    20e4:	01 97       	sbiw	r24, 0x01	; 1
    20e6:	f1 f7       	brne	.-4      	; 0x20e4 <LCD_enum_Send_Comnd+0x190>
    20e8:	9b 83       	std	Y+3, r25	; 0x03
    20ea:	8a 83       	std	Y+2, r24	; 0x02
    20ec:	0f c0       	rjmp	.+30     	; 0x210c <LCD_enum_Send_Comnd+0x1b8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    20ee:	69 89       	ldd	r22, Y+17	; 0x11
    20f0:	7a 89       	ldd	r23, Y+18	; 0x12
    20f2:	8b 89       	ldd	r24, Y+19	; 0x13
    20f4:	9c 89       	ldd	r25, Y+20	; 0x14
    20f6:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    20fa:	dc 01       	movw	r26, r24
    20fc:	cb 01       	movw	r24, r22
    20fe:	88 8b       	std	Y+16, r24	; 0x10
    2100:	88 89       	ldd	r24, Y+16	; 0x10
    2102:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    2104:	89 81       	ldd	r24, Y+1	; 0x01
    2106:	8a 95       	dec	r24
    2108:	f1 f7       	brne	.-4      	; 0x2106 <LCD_enum_Send_Comnd+0x1b2>
    210a:	89 83       	std	Y+1, r24	; 0x01
_delay_us(1);

//E = 0
 DIO_u8_Set_Pin_Value ( LCD_u8_CONTROL_PORT,  LCD_u8_E_PIN,  DIO_u8_LOW );
    210c:	81 e0       	ldi	r24, 0x01	; 1
    210e:	62 e0       	ldi	r22, 0x02	; 2
    2110:	40 e0       	ldi	r20, 0x00	; 0
    2112:	0e 94 38 0a 	call	0x1470	; 0x1470 <DIO_u8_Set_Pin_Value>
 return ES_OK;
    2116:	80 e0       	ldi	r24, 0x00	; 0
    DIO_u8_Set_Pin_Value ( LCD_u8_CONTROL_PORT,  LCD_u8_E_PIN,  DIO_u8_LOW );
return ES_OK;

#endif

}
    2118:	69 96       	adiw	r28, 0x19	; 25
    211a:	0f b6       	in	r0, 0x3f	; 63
    211c:	f8 94       	cli
    211e:	de bf       	out	0x3e, r29	; 62
    2120:	0f be       	out	0x3f, r0	; 63
    2122:	cd bf       	out	0x3d, r28	; 61
    2124:	cf 91       	pop	r28
    2126:	df 91       	pop	r29
    2128:	08 95       	ret

0000212a <LCD_enum_Send_char>:
//function to send a character
ES_t LCD_enum_Send_char(u8 Copy_u8_char){
    212a:	df 93       	push	r29
    212c:	cf 93       	push	r28
    212e:	cd b7       	in	r28, 0x3d	; 61
    2130:	de b7       	in	r29, 0x3e	; 62
    2132:	69 97       	sbiw	r28, 0x19	; 25
    2134:	0f b6       	in	r0, 0x3f	; 63
    2136:	f8 94       	cli
    2138:	de bf       	out	0x3e, r29	; 62
    213a:	0f be       	out	0x3f, r0	; 63
    213c:	cd bf       	out	0x3d, r28	; 61
    213e:	89 8f       	std	Y+25, r24	; 0x19
	//RS =0
	 DIO_u8_Set_Pin_Value ( LCD_u8_CONTROL_PORT,  LCD_u8_RS_PIN,  DIO_u8_HIGH );
    2140:	81 e0       	ldi	r24, 0x01	; 1
    2142:	60 e0       	ldi	r22, 0x00	; 0
    2144:	41 e0       	ldi	r20, 0x01	; 1
    2146:	0e 94 38 0a 	call	0x1470	; 0x1470 <DIO_u8_Set_Pin_Value>
	//RW = 0

	 DIO_u8_Set_Pin_Value ( LCD_u8_CONTROL_PORT,  LCD_u8_RW_PIN,  DIO_u8_LOW );
    214a:	81 e0       	ldi	r24, 0x01	; 1
    214c:	61 e0       	ldi	r22, 0x01	; 1
    214e:	40 e0       	ldi	r20, 0x00	; 0
    2150:	0e 94 38 0a 	call	0x1470	; 0x1470 <DIO_u8_Set_Pin_Value>

	//Write char
	 DIO_u8_Set_Port_Value ( LCD_u8_DATA_PORT,  Copy_u8_char);
    2154:	83 e0       	ldi	r24, 0x03	; 3
    2156:	69 8d       	ldd	r22, Y+25	; 0x19
    2158:	0e 94 cc 0c 	call	0x1998	; 0x1998 <DIO_u8_Set_Port_Value>

	//E = 1
	 DIO_u8_Set_Pin_Value ( LCD_u8_CONTROL_PORT,  LCD_u8_E_PIN,  DIO_u8_HIGH );
    215c:	81 e0       	ldi	r24, 0x01	; 1
    215e:	62 e0       	ldi	r22, 0x02	; 2
    2160:	41 e0       	ldi	r20, 0x01	; 1
    2162:	0e 94 38 0a 	call	0x1470	; 0x1470 <DIO_u8_Set_Pin_Value>
    2166:	80 e0       	ldi	r24, 0x00	; 0
    2168:	90 e0       	ldi	r25, 0x00	; 0
    216a:	a0 e8       	ldi	r26, 0x80	; 128
    216c:	bf e3       	ldi	r27, 0x3F	; 63
    216e:	8d 8b       	std	Y+21, r24	; 0x15
    2170:	9e 8b       	std	Y+22, r25	; 0x16
    2172:	af 8b       	std	Y+23, r26	; 0x17
    2174:	b8 8f       	std	Y+24, r27	; 0x18
 */
void
_delay_us(double __us)
{
	uint8_t __ticks;
	double __tmp = ((F_CPU) / 3e6) * __us;
    2176:	6d 89       	ldd	r22, Y+21	; 0x15
    2178:	7e 89       	ldd	r23, Y+22	; 0x16
    217a:	8f 89       	ldd	r24, Y+23	; 0x17
    217c:	98 8d       	ldd	r25, Y+24	; 0x18
    217e:	2b ea       	ldi	r18, 0xAB	; 171
    2180:	3a ea       	ldi	r19, 0xAA	; 170
    2182:	4a ea       	ldi	r20, 0xAA	; 170
    2184:	5e e3       	ldi	r21, 0x3E	; 62
    2186:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    218a:	dc 01       	movw	r26, r24
    218c:	cb 01       	movw	r24, r22
    218e:	89 8b       	std	Y+17, r24	; 0x11
    2190:	9a 8b       	std	Y+18, r25	; 0x12
    2192:	ab 8b       	std	Y+19, r26	; 0x13
    2194:	bc 8b       	std	Y+20, r27	; 0x14
	if (__tmp < 1.0)
    2196:	69 89       	ldd	r22, Y+17	; 0x11
    2198:	7a 89       	ldd	r23, Y+18	; 0x12
    219a:	8b 89       	ldd	r24, Y+19	; 0x13
    219c:	9c 89       	ldd	r25, Y+20	; 0x14
    219e:	20 e0       	ldi	r18, 0x00	; 0
    21a0:	30 e0       	ldi	r19, 0x00	; 0
    21a2:	40 e8       	ldi	r20, 0x80	; 128
    21a4:	5f e3       	ldi	r21, 0x3F	; 63
    21a6:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    21aa:	88 23       	and	r24, r24
    21ac:	1c f4       	brge	.+6      	; 0x21b4 <LCD_enum_Send_char+0x8a>
		__ticks = 1;
    21ae:	81 e0       	ldi	r24, 0x01	; 1
    21b0:	88 8b       	std	Y+16, r24	; 0x10
    21b2:	91 c0       	rjmp	.+290    	; 0x22d6 <LCD_enum_Send_char+0x1ac>
	else if (__tmp > 255)
    21b4:	69 89       	ldd	r22, Y+17	; 0x11
    21b6:	7a 89       	ldd	r23, Y+18	; 0x12
    21b8:	8b 89       	ldd	r24, Y+19	; 0x13
    21ba:	9c 89       	ldd	r25, Y+20	; 0x14
    21bc:	20 e0       	ldi	r18, 0x00	; 0
    21be:	30 e0       	ldi	r19, 0x00	; 0
    21c0:	4f e7       	ldi	r20, 0x7F	; 127
    21c2:	53 e4       	ldi	r21, 0x43	; 67
    21c4:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    21c8:	18 16       	cp	r1, r24
    21ca:	0c f0       	brlt	.+2      	; 0x21ce <LCD_enum_Send_char+0xa4>
    21cc:	7b c0       	rjmp	.+246    	; 0x22c4 <LCD_enum_Send_char+0x19a>
	{
		_delay_ms(__us / 1000.0);
    21ce:	6d 89       	ldd	r22, Y+21	; 0x15
    21d0:	7e 89       	ldd	r23, Y+22	; 0x16
    21d2:	8f 89       	ldd	r24, Y+23	; 0x17
    21d4:	98 8d       	ldd	r25, Y+24	; 0x18
    21d6:	20 e0       	ldi	r18, 0x00	; 0
    21d8:	30 e0       	ldi	r19, 0x00	; 0
    21da:	4a e7       	ldi	r20, 0x7A	; 122
    21dc:	54 e4       	ldi	r21, 0x44	; 68
    21de:	0e 94 19 03 	call	0x632	; 0x632 <__divsf3>
    21e2:	dc 01       	movw	r26, r24
    21e4:	cb 01       	movw	r24, r22
    21e6:	8c 87       	std	Y+12, r24	; 0x0c
    21e8:	9d 87       	std	Y+13, r25	; 0x0d
    21ea:	ae 87       	std	Y+14, r26	; 0x0e
    21ec:	bf 87       	std	Y+15, r27	; 0x0f
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    21ee:	6c 85       	ldd	r22, Y+12	; 0x0c
    21f0:	7d 85       	ldd	r23, Y+13	; 0x0d
    21f2:	8e 85       	ldd	r24, Y+14	; 0x0e
    21f4:	9f 85       	ldd	r25, Y+15	; 0x0f
    21f6:	20 e0       	ldi	r18, 0x00	; 0
    21f8:	30 e0       	ldi	r19, 0x00	; 0
    21fa:	4a e7       	ldi	r20, 0x7A	; 122
    21fc:	53 e4       	ldi	r21, 0x43	; 67
    21fe:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2202:	dc 01       	movw	r26, r24
    2204:	cb 01       	movw	r24, r22
    2206:	88 87       	std	Y+8, r24	; 0x08
    2208:	99 87       	std	Y+9, r25	; 0x09
    220a:	aa 87       	std	Y+10, r26	; 0x0a
    220c:	bb 87       	std	Y+11, r27	; 0x0b
	if (__tmp < 1.0)
    220e:	68 85       	ldd	r22, Y+8	; 0x08
    2210:	79 85       	ldd	r23, Y+9	; 0x09
    2212:	8a 85       	ldd	r24, Y+10	; 0x0a
    2214:	9b 85       	ldd	r25, Y+11	; 0x0b
    2216:	20 e0       	ldi	r18, 0x00	; 0
    2218:	30 e0       	ldi	r19, 0x00	; 0
    221a:	40 e8       	ldi	r20, 0x80	; 128
    221c:	5f e3       	ldi	r21, 0x3F	; 63
    221e:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    2222:	88 23       	and	r24, r24
    2224:	2c f4       	brge	.+10     	; 0x2230 <LCD_enum_Send_char+0x106>
		__ticks = 1;
    2226:	81 e0       	ldi	r24, 0x01	; 1
    2228:	90 e0       	ldi	r25, 0x00	; 0
    222a:	9f 83       	std	Y+7, r25	; 0x07
    222c:	8e 83       	std	Y+6, r24	; 0x06
    222e:	3f c0       	rjmp	.+126    	; 0x22ae <LCD_enum_Send_char+0x184>
	else if (__tmp > 65535)
    2230:	68 85       	ldd	r22, Y+8	; 0x08
    2232:	79 85       	ldd	r23, Y+9	; 0x09
    2234:	8a 85       	ldd	r24, Y+10	; 0x0a
    2236:	9b 85       	ldd	r25, Y+11	; 0x0b
    2238:	20 e0       	ldi	r18, 0x00	; 0
    223a:	3f ef       	ldi	r19, 0xFF	; 255
    223c:	4f e7       	ldi	r20, 0x7F	; 127
    223e:	57 e4       	ldi	r21, 0x47	; 71
    2240:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    2244:	18 16       	cp	r1, r24
    2246:	4c f5       	brge	.+82     	; 0x229a <LCD_enum_Send_char+0x170>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2248:	6c 85       	ldd	r22, Y+12	; 0x0c
    224a:	7d 85       	ldd	r23, Y+13	; 0x0d
    224c:	8e 85       	ldd	r24, Y+14	; 0x0e
    224e:	9f 85       	ldd	r25, Y+15	; 0x0f
    2250:	20 e0       	ldi	r18, 0x00	; 0
    2252:	30 e0       	ldi	r19, 0x00	; 0
    2254:	40 e2       	ldi	r20, 0x20	; 32
    2256:	51 e4       	ldi	r21, 0x41	; 65
    2258:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    225c:	dc 01       	movw	r26, r24
    225e:	cb 01       	movw	r24, r22
    2260:	bc 01       	movw	r22, r24
    2262:	cd 01       	movw	r24, r26
    2264:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2268:	dc 01       	movw	r26, r24
    226a:	cb 01       	movw	r24, r22
    226c:	9f 83       	std	Y+7, r25	; 0x07
    226e:	8e 83       	std	Y+6, r24	; 0x06
    2270:	0f c0       	rjmp	.+30     	; 0x2290 <LCD_enum_Send_char+0x166>
    2272:	89 e1       	ldi	r24, 0x19	; 25
    2274:	90 e0       	ldi	r25, 0x00	; 0
    2276:	9d 83       	std	Y+5, r25	; 0x05
    2278:	8c 83       	std	Y+4, r24	; 0x04
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    227a:	8c 81       	ldd	r24, Y+4	; 0x04
    227c:	9d 81       	ldd	r25, Y+5	; 0x05
    227e:	01 97       	sbiw	r24, 0x01	; 1
    2280:	f1 f7       	brne	.-4      	; 0x227e <LCD_enum_Send_char+0x154>
    2282:	9d 83       	std	Y+5, r25	; 0x05
    2284:	8c 83       	std	Y+4, r24	; 0x04
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2286:	8e 81       	ldd	r24, Y+6	; 0x06
    2288:	9f 81       	ldd	r25, Y+7	; 0x07
    228a:	01 97       	sbiw	r24, 0x01	; 1
    228c:	9f 83       	std	Y+7, r25	; 0x07
    228e:	8e 83       	std	Y+6, r24	; 0x06
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    2290:	8e 81       	ldd	r24, Y+6	; 0x06
    2292:	9f 81       	ldd	r25, Y+7	; 0x07
    2294:	00 97       	sbiw	r24, 0x00	; 0
    2296:	69 f7       	brne	.-38     	; 0x2272 <LCD_enum_Send_char+0x148>
    2298:	24 c0       	rjmp	.+72     	; 0x22e2 <LCD_enum_Send_char+0x1b8>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    229a:	68 85       	ldd	r22, Y+8	; 0x08
    229c:	79 85       	ldd	r23, Y+9	; 0x09
    229e:	8a 85       	ldd	r24, Y+10	; 0x0a
    22a0:	9b 85       	ldd	r25, Y+11	; 0x0b
    22a2:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22a6:	dc 01       	movw	r26, r24
    22a8:	cb 01       	movw	r24, r22
    22aa:	9f 83       	std	Y+7, r25	; 0x07
    22ac:	8e 83       	std	Y+6, r24	; 0x06
    22ae:	8e 81       	ldd	r24, Y+6	; 0x06
    22b0:	9f 81       	ldd	r25, Y+7	; 0x07
    22b2:	9b 83       	std	Y+3, r25	; 0x03
    22b4:	8a 83       	std	Y+2, r24	; 0x02
    22b6:	8a 81       	ldd	r24, Y+2	; 0x02
    22b8:	9b 81       	ldd	r25, Y+3	; 0x03
    22ba:	01 97       	sbiw	r24, 0x01	; 1
    22bc:	f1 f7       	brne	.-4      	; 0x22ba <LCD_enum_Send_char+0x190>
    22be:	9b 83       	std	Y+3, r25	; 0x03
    22c0:	8a 83       	std	Y+2, r24	; 0x02
    22c2:	0f c0       	rjmp	.+30     	; 0x22e2 <LCD_enum_Send_char+0x1b8>
	{
		_delay_ms(__us / 1000.0);
		return;
	}
	else
		__ticks = (uint8_t)__tmp;
    22c4:	69 89       	ldd	r22, Y+17	; 0x11
    22c6:	7a 89       	ldd	r23, Y+18	; 0x12
    22c8:	8b 89       	ldd	r24, Y+19	; 0x13
    22ca:	9c 89       	ldd	r25, Y+20	; 0x14
    22cc:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    22d0:	dc 01       	movw	r26, r24
    22d2:	cb 01       	movw	r24, r22
    22d4:	88 8b       	std	Y+16, r24	; 0x10
    22d6:	88 89       	ldd	r24, Y+16	; 0x10
    22d8:	89 83       	std	Y+1, r24	; 0x01
    can be achieved.
*/
void
_delay_loop_1(uint8_t __count)
{
	__asm__ volatile (
    22da:	89 81       	ldd	r24, Y+1	; 0x01
    22dc:	8a 95       	dec	r24
    22de:	f1 f7       	brne	.-4      	; 0x22dc <LCD_enum_Send_char+0x1b2>
    22e0:	89 83       	std	Y+1, r24	; 0x01
	 _delay_us(1);

	//E = 0
	 DIO_u8_Set_Pin_Value ( LCD_u8_CONTROL_PORT,  LCD_u8_E_PIN,  DIO_u8_LOW );
    22e2:	81 e0       	ldi	r24, 0x01	; 1
    22e4:	62 e0       	ldi	r22, 0x02	; 2
    22e6:	40 e0       	ldi	r20, 0x00	; 0
    22e8:	0e 94 38 0a 	call	0x1470	; 0x1470 <DIO_u8_Set_Pin_Value>
	    return ES_OK;
    22ec:	80 e0       	ldi	r24, 0x00	; 0

}
    22ee:	69 96       	adiw	r28, 0x19	; 25
    22f0:	0f b6       	in	r0, 0x3f	; 63
    22f2:	f8 94       	cli
    22f4:	de bf       	out	0x3e, r29	; 62
    22f6:	0f be       	out	0x3f, r0	; 63
    22f8:	cd bf       	out	0x3d, r28	; 61
    22fa:	cf 91       	pop	r28
    22fc:	df 91       	pop	r29
    22fe:	08 95       	ret

00002300 <LCD_enum_GO_TO_XY>:
//function to set a location
ES_t LCD_enum_GO_TO_XY (u8 Copy_u8_line_Num , u8 Copy_u8_Location ){
    2300:	df 93       	push	r29
    2302:	cf 93       	push	r28
    2304:	00 d0       	rcall	.+0      	; 0x2306 <LCD_enum_GO_TO_XY+0x6>
    2306:	00 d0       	rcall	.+0      	; 0x2308 <LCD_enum_GO_TO_XY+0x8>
    2308:	0f 92       	push	r0
    230a:	cd b7       	in	r28, 0x3d	; 61
    230c:	de b7       	in	r29, 0x3e	; 62
    230e:	89 83       	std	Y+1, r24	; 0x01
    2310:	6a 83       	std	Y+2, r22	; 0x02
//	u8 Local_u8_Erorr_State = ES_OK;
	if(Copy_u8_Location <= 39 ){
    2312:	8a 81       	ldd	r24, Y+2	; 0x02
    2314:	88 32       	cpi	r24, 0x28	; 40
    2316:	f8 f4       	brcc	.+62     	; 0x2356 <LCD_enum_GO_TO_XY+0x56>
		switch (Copy_u8_line_Num)
    2318:	89 81       	ldd	r24, Y+1	; 0x01
    231a:	28 2f       	mov	r18, r24
    231c:	30 e0       	ldi	r19, 0x00	; 0
    231e:	3d 83       	std	Y+5, r19	; 0x05
    2320:	2c 83       	std	Y+4, r18	; 0x04
    2322:	8c 81       	ldd	r24, Y+4	; 0x04
    2324:	9d 81       	ldd	r25, Y+5	; 0x05
    2326:	81 30       	cpi	r24, 0x01	; 1
    2328:	91 05       	cpc	r25, r1
    232a:	31 f0       	breq	.+12     	; 0x2338 <LCD_enum_GO_TO_XY+0x38>
    232c:	2c 81       	ldd	r18, Y+4	; 0x04
    232e:	3d 81       	ldd	r19, Y+5	; 0x05
    2330:	22 30       	cpi	r18, 0x02	; 2
    2332:	31 05       	cpc	r19, r1
    2334:	31 f0       	breq	.+12     	; 0x2342 <LCD_enum_GO_TO_XY+0x42>
    2336:	0a c0       	rjmp	.+20     	; 0x234c <LCD_enum_GO_TO_XY+0x4c>
		{
		case LCD_u8_LINE1 : LCD_enum_Send_Comnd(ADDRESS_OF_LINE1+Copy_u8_Location);break;
    2338:	8a 81       	ldd	r24, Y+2	; 0x02
    233a:	80 58       	subi	r24, 0x80	; 128
    233c:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <LCD_enum_Send_Comnd>
    2340:	08 c0       	rjmp	.+16     	; 0x2352 <LCD_enum_GO_TO_XY+0x52>
		case LCD_u8_LINE2 : LCD_enum_Send_Comnd(ADDRESS_OF_LINE2+Copy_u8_Location);break;
    2342:	8a 81       	ldd	r24, Y+2	; 0x02
    2344:	80 54       	subi	r24, 0x40	; 64
    2346:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <LCD_enum_Send_Comnd>
    234a:	03 c0       	rjmp	.+6      	; 0x2352 <LCD_enum_GO_TO_XY+0x52>
        default   :  return ES_NOK;
    234c:	31 e0       	ldi	r19, 0x01	; 1
    234e:	3b 83       	std	Y+3, r19	; 0x03
    2350:	04 c0       	rjmp	.+8      	; 0x235a <LCD_enum_GO_TO_XY+0x5a>
		else {
			return ES_NOK;


	}
    return ES_OK;
    2352:	1b 82       	std	Y+3, r1	; 0x03
    2354:	02 c0       	rjmp	.+4      	; 0x235a <LCD_enum_GO_TO_XY+0x5a>

		}

	}
		else {
			return ES_NOK;
    2356:	81 e0       	ldi	r24, 0x01	; 1
    2358:	8b 83       	std	Y+3, r24	; 0x03
    235a:	8b 81       	ldd	r24, Y+3	; 0x03


	}
    return ES_OK;
}
    235c:	0f 90       	pop	r0
    235e:	0f 90       	pop	r0
    2360:	0f 90       	pop	r0
    2362:	0f 90       	pop	r0
    2364:	0f 90       	pop	r0
    2366:	cf 91       	pop	r28
    2368:	df 91       	pop	r29
    236a:	08 95       	ret

0000236c <LCD_enum_Send_String>:
//function to send string
ES_t LCD_enum_Send_String(u8 *copy_pu8_string){
    236c:	df 93       	push	r29
    236e:	cf 93       	push	r28
    2370:	00 d0       	rcall	.+0      	; 0x2372 <LCD_enum_Send_String+0x6>
    2372:	0f 92       	push	r0
    2374:	cd b7       	in	r28, 0x3d	; 61
    2376:	de b7       	in	r29, 0x3e	; 62
    2378:	9b 83       	std	Y+3, r25	; 0x03
    237a:	8a 83       	std	Y+2, r24	; 0x02
    237c:	0e c0       	rjmp	.+28     	; 0x239a <LCD_enum_Send_String+0x2e>
	for (u8 i ; copy_pu8_string[i] != '\0'; i++){
		LCD_enum_Send_char(copy_pu8_string[i]);
    237e:	89 81       	ldd	r24, Y+1	; 0x01
    2380:	28 2f       	mov	r18, r24
    2382:	30 e0       	ldi	r19, 0x00	; 0
    2384:	8a 81       	ldd	r24, Y+2	; 0x02
    2386:	9b 81       	ldd	r25, Y+3	; 0x03
    2388:	fc 01       	movw	r30, r24
    238a:	e2 0f       	add	r30, r18
    238c:	f3 1f       	adc	r31, r19
    238e:	80 81       	ld	r24, Z
    2390:	0e 94 95 10 	call	0x212a	; 0x212a <LCD_enum_Send_char>
	}
    return ES_OK;
}
//function to send string
ES_t LCD_enum_Send_String(u8 *copy_pu8_string){
	for (u8 i ; copy_pu8_string[i] != '\0'; i++){
    2394:	89 81       	ldd	r24, Y+1	; 0x01
    2396:	8f 5f       	subi	r24, 0xFF	; 255
    2398:	89 83       	std	Y+1, r24	; 0x01
    239a:	89 81       	ldd	r24, Y+1	; 0x01
    239c:	28 2f       	mov	r18, r24
    239e:	30 e0       	ldi	r19, 0x00	; 0
    23a0:	8a 81       	ldd	r24, Y+2	; 0x02
    23a2:	9b 81       	ldd	r25, Y+3	; 0x03
    23a4:	fc 01       	movw	r30, r24
    23a6:	e2 0f       	add	r30, r18
    23a8:	f3 1f       	adc	r31, r19
    23aa:	80 81       	ld	r24, Z
    23ac:	88 23       	and	r24, r24
    23ae:	39 f7       	brne	.-50     	; 0x237e <LCD_enum_Send_String+0x12>
		LCD_enum_Send_char(copy_pu8_string[i]);
	}
	return ES_OK;
    23b0:	80 e0       	ldi	r24, 0x00	; 0
}
    23b2:	0f 90       	pop	r0
    23b4:	0f 90       	pop	r0
    23b6:	0f 90       	pop	r0
    23b8:	cf 91       	pop	r28
    23ba:	df 91       	pop	r29
    23bc:	08 95       	ret

000023be <LCD_enum_Clear>:

//function to clear
ES_t LCD_enum_Clear (void){
    23be:	df 93       	push	r29
    23c0:	cf 93       	push	r28
    23c2:	cd b7       	in	r28, 0x3d	; 61
    23c4:	de b7       	in	r29, 0x3e	; 62
    23c6:	2e 97       	sbiw	r28, 0x0e	; 14
    23c8:	0f b6       	in	r0, 0x3f	; 63
    23ca:	f8 94       	cli
    23cc:	de bf       	out	0x3e, r29	; 62
    23ce:	0f be       	out	0x3f, r0	; 63
    23d0:	cd bf       	out	0x3d, r28	; 61
	LCD_enum_Send_Comnd(DISPLAY_CLEAR);
    23d2:	81 e0       	ldi	r24, 0x01	; 1
    23d4:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <LCD_enum_Send_Comnd>
    23d8:	80 e0       	ldi	r24, 0x00	; 0
    23da:	90 e0       	ldi	r25, 0x00	; 0
    23dc:	a0 e8       	ldi	r26, 0x80	; 128
    23de:	bf e3       	ldi	r27, 0x3F	; 63
    23e0:	8b 87       	std	Y+11, r24	; 0x0b
    23e2:	9c 87       	std	Y+12, r25	; 0x0c
    23e4:	ad 87       	std	Y+13, r26	; 0x0d
    23e6:	be 87       	std	Y+14, r27	; 0x0e
 */
void
_delay_ms(double __ms)
{
	uint16_t __ticks;
	double __tmp = ((F_CPU) / 4e3) * __ms;
    23e8:	6b 85       	ldd	r22, Y+11	; 0x0b
    23ea:	7c 85       	ldd	r23, Y+12	; 0x0c
    23ec:	8d 85       	ldd	r24, Y+13	; 0x0d
    23ee:	9e 85       	ldd	r25, Y+14	; 0x0e
    23f0:	20 e0       	ldi	r18, 0x00	; 0
    23f2:	30 e0       	ldi	r19, 0x00	; 0
    23f4:	4a e7       	ldi	r20, 0x7A	; 122
    23f6:	53 e4       	ldi	r21, 0x43	; 67
    23f8:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    23fc:	dc 01       	movw	r26, r24
    23fe:	cb 01       	movw	r24, r22
    2400:	8f 83       	std	Y+7, r24	; 0x07
    2402:	98 87       	std	Y+8, r25	; 0x08
    2404:	a9 87       	std	Y+9, r26	; 0x09
    2406:	ba 87       	std	Y+10, r27	; 0x0a
	if (__tmp < 1.0)
    2408:	6f 81       	ldd	r22, Y+7	; 0x07
    240a:	78 85       	ldd	r23, Y+8	; 0x08
    240c:	89 85       	ldd	r24, Y+9	; 0x09
    240e:	9a 85       	ldd	r25, Y+10	; 0x0a
    2410:	20 e0       	ldi	r18, 0x00	; 0
    2412:	30 e0       	ldi	r19, 0x00	; 0
    2414:	40 e8       	ldi	r20, 0x80	; 128
    2416:	5f e3       	ldi	r21, 0x3F	; 63
    2418:	0e 94 25 04 	call	0x84a	; 0x84a <__ltsf2>
    241c:	88 23       	and	r24, r24
    241e:	2c f4       	brge	.+10     	; 0x242a <LCD_enum_Clear+0x6c>
		__ticks = 1;
    2420:	81 e0       	ldi	r24, 0x01	; 1
    2422:	90 e0       	ldi	r25, 0x00	; 0
    2424:	9e 83       	std	Y+6, r25	; 0x06
    2426:	8d 83       	std	Y+5, r24	; 0x05
    2428:	3f c0       	rjmp	.+126    	; 0x24a8 <LCD_enum_Clear+0xea>
	else if (__tmp > 65535)
    242a:	6f 81       	ldd	r22, Y+7	; 0x07
    242c:	78 85       	ldd	r23, Y+8	; 0x08
    242e:	89 85       	ldd	r24, Y+9	; 0x09
    2430:	9a 85       	ldd	r25, Y+10	; 0x0a
    2432:	20 e0       	ldi	r18, 0x00	; 0
    2434:	3f ef       	ldi	r19, 0xFF	; 255
    2436:	4f e7       	ldi	r20, 0x7F	; 127
    2438:	57 e4       	ldi	r21, 0x47	; 71
    243a:	0e 94 c5 03 	call	0x78a	; 0x78a <__gtsf2>
    243e:	18 16       	cp	r1, r24
    2440:	4c f5       	brge	.+82     	; 0x2494 <LCD_enum_Clear+0xd6>
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
    2442:	6b 85       	ldd	r22, Y+11	; 0x0b
    2444:	7c 85       	ldd	r23, Y+12	; 0x0c
    2446:	8d 85       	ldd	r24, Y+13	; 0x0d
    2448:	9e 85       	ldd	r25, Y+14	; 0x0e
    244a:	20 e0       	ldi	r18, 0x00	; 0
    244c:	30 e0       	ldi	r19, 0x00	; 0
    244e:	40 e2       	ldi	r20, 0x20	; 32
    2450:	51 e4       	ldi	r21, 0x41	; 65
    2452:	0e 94 1f 02 	call	0x43e	; 0x43e <__mulsf3>
    2456:	dc 01       	movw	r26, r24
    2458:	cb 01       	movw	r24, r22
    245a:	bc 01       	movw	r22, r24
    245c:	cd 01       	movw	r24, r26
    245e:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    2462:	dc 01       	movw	r26, r24
    2464:	cb 01       	movw	r24, r22
    2466:	9e 83       	std	Y+6, r25	; 0x06
    2468:	8d 83       	std	Y+5, r24	; 0x05
    246a:	0f c0       	rjmp	.+30     	; 0x248a <LCD_enum_Clear+0xcc>
    246c:	89 e1       	ldi	r24, 0x19	; 25
    246e:	90 e0       	ldi	r25, 0x00	; 0
    2470:	9c 83       	std	Y+4, r25	; 0x04
    2472:	8b 83       	std	Y+3, r24	; 0x03
    milliseconds can be achieved.
 */
void
_delay_loop_2(uint16_t __count)
{
	__asm__ volatile (
    2474:	8b 81       	ldd	r24, Y+3	; 0x03
    2476:	9c 81       	ldd	r25, Y+4	; 0x04
    2478:	01 97       	sbiw	r24, 0x01	; 1
    247a:	f1 f7       	brne	.-4      	; 0x2478 <LCD_enum_Clear+0xba>
    247c:	9c 83       	std	Y+4, r25	; 0x04
    247e:	8b 83       	std	Y+3, r24	; 0x03
		while(__ticks)
		{
			// wait 1/10 ms
			_delay_loop_2(((F_CPU) / 4e3) / 10);
			__ticks --;
    2480:	8d 81       	ldd	r24, Y+5	; 0x05
    2482:	9e 81       	ldd	r25, Y+6	; 0x06
    2484:	01 97       	sbiw	r24, 0x01	; 1
    2486:	9e 83       	std	Y+6, r25	; 0x06
    2488:	8d 83       	std	Y+5, r24	; 0x05
		__ticks = 1;
	else if (__tmp > 65535)
	{
		//	__ticks = requested delay in 1/10 ms
		__ticks = (uint16_t) (__ms * 10.0);
		while(__ticks)
    248a:	8d 81       	ldd	r24, Y+5	; 0x05
    248c:	9e 81       	ldd	r25, Y+6	; 0x06
    248e:	00 97       	sbiw	r24, 0x00	; 0
    2490:	69 f7       	brne	.-38     	; 0x246c <LCD_enum_Clear+0xae>
    2492:	14 c0       	rjmp	.+40     	; 0x24bc <LCD_enum_Clear+0xfe>
			__ticks --;
		}
		return;
	}
	else
		__ticks = (uint16_t)__tmp;
    2494:	6f 81       	ldd	r22, Y+7	; 0x07
    2496:	78 85       	ldd	r23, Y+8	; 0x08
    2498:	89 85       	ldd	r24, Y+9	; 0x09
    249a:	9a 85       	ldd	r25, Y+10	; 0x0a
    249c:	0e 94 49 00 	call	0x92	; 0x92 <__fixunssfsi>
    24a0:	dc 01       	movw	r26, r24
    24a2:	cb 01       	movw	r24, r22
    24a4:	9e 83       	std	Y+6, r25	; 0x06
    24a6:	8d 83       	std	Y+5, r24	; 0x05
    24a8:	8d 81       	ldd	r24, Y+5	; 0x05
    24aa:	9e 81       	ldd	r25, Y+6	; 0x06
    24ac:	9a 83       	std	Y+2, r25	; 0x02
    24ae:	89 83       	std	Y+1, r24	; 0x01
    24b0:	89 81       	ldd	r24, Y+1	; 0x01
    24b2:	9a 81       	ldd	r25, Y+2	; 0x02
    24b4:	01 97       	sbiw	r24, 0x01	; 1
    24b6:	f1 f7       	brne	.-4      	; 0x24b4 <LCD_enum_Clear+0xf6>
    24b8:	9a 83       	std	Y+2, r25	; 0x02
    24ba:	89 83       	std	Y+1, r24	; 0x01
	_delay_ms(1);
	return ES_OK;
    24bc:	80 e0       	ldi	r24, 0x00	; 0
}
    24be:	2e 96       	adiw	r28, 0x0e	; 14
    24c0:	0f b6       	in	r0, 0x3f	; 63
    24c2:	f8 94       	cli
    24c4:	de bf       	out	0x3e, r29	; 62
    24c6:	0f be       	out	0x3f, r0	; 63
    24c8:	cd bf       	out	0x3d, r28	; 61
    24ca:	cf 91       	pop	r28
    24cc:	df 91       	pop	r29
    24ce:	08 95       	ret

000024d0 <LCD_enum_Send_Custom_char>:
//function to send custom char
ES_t LCD_enum_Send_Custom_char(u8 Copy_u8_Location , u8 * Copy_pu8_char_Array){
    24d0:	df 93       	push	r29
    24d2:	cf 93       	push	r28
    24d4:	00 d0       	rcall	.+0      	; 0x24d6 <LCD_enum_Send_Custom_char+0x6>
    24d6:	00 d0       	rcall	.+0      	; 0x24d8 <LCD_enum_Send_Custom_char+0x8>
    24d8:	0f 92       	push	r0
    24da:	cd b7       	in	r28, 0x3d	; 61
    24dc:	de b7       	in	r29, 0x3e	; 62
    24de:	8a 83       	std	Y+2, r24	; 0x02
    24e0:	7c 83       	std	Y+4, r23	; 0x04
    24e2:	6b 83       	std	Y+3, r22	; 0x03
	if(Copy_pu8_char_Array != NULL && Copy_u8_Location < MAX_CHARACTERS )
    24e4:	8b 81       	ldd	r24, Y+3	; 0x03
    24e6:	9c 81       	ldd	r25, Y+4	; 0x04
    24e8:	00 97       	sbiw	r24, 0x00	; 0
    24ea:	41 f1       	breq	.+80     	; 0x253c <LCD_enum_Send_Custom_char+0x6c>
    24ec:	8a 81       	ldd	r24, Y+2	; 0x02
    24ee:	88 30       	cpi	r24, 0x08	; 8
    24f0:	28 f5       	brcc	.+74     	; 0x253c <LCD_enum_Send_Custom_char+0x6c>
	    {
		LCD_enum_Send_Comnd(ADDRESS_OF_CGRAM + (Copy_u8_Location * MAX_CHARACTERS ));
    24f2:	8a 81       	ldd	r24, Y+2	; 0x02
    24f4:	88 2f       	mov	r24, r24
    24f6:	90 e0       	ldi	r25, 0x00	; 0
    24f8:	08 96       	adiw	r24, 0x08	; 8
    24fa:	88 0f       	add	r24, r24
    24fc:	99 1f       	adc	r25, r25
    24fe:	88 0f       	add	r24, r24
    2500:	99 1f       	adc	r25, r25
    2502:	88 0f       	add	r24, r24
    2504:	99 1f       	adc	r25, r25
    2506:	0e 94 aa 0f 	call	0x1f54	; 0x1f54 <LCD_enum_Send_Comnd>
	        for (u8 Local_u8_Counter = 0; Local_u8_Counter < MAX_CHARACTERS ; Local_u8_Counter++)
    250a:	19 82       	std	Y+1, r1	; 0x01
    250c:	0e c0       	rjmp	.+28     	; 0x252a <LCD_enum_Send_Custom_char+0x5a>
	        {
	        	LCD_enum_Send_char(Copy_pu8_char_Array[Local_u8_Counter]);
    250e:	89 81       	ldd	r24, Y+1	; 0x01
    2510:	28 2f       	mov	r18, r24
    2512:	30 e0       	ldi	r19, 0x00	; 0
    2514:	8b 81       	ldd	r24, Y+3	; 0x03
    2516:	9c 81       	ldd	r25, Y+4	; 0x04
    2518:	fc 01       	movw	r30, r24
    251a:	e2 0f       	add	r30, r18
    251c:	f3 1f       	adc	r31, r19
    251e:	80 81       	ld	r24, Z
    2520:	0e 94 95 10 	call	0x212a	; 0x212a <LCD_enum_Send_char>
//function to send custom char
ES_t LCD_enum_Send_Custom_char(u8 Copy_u8_Location , u8 * Copy_pu8_char_Array){
	if(Copy_pu8_char_Array != NULL && Copy_u8_Location < MAX_CHARACTERS )
	    {
		LCD_enum_Send_Comnd(ADDRESS_OF_CGRAM + (Copy_u8_Location * MAX_CHARACTERS ));
	        for (u8 Local_u8_Counter = 0; Local_u8_Counter < MAX_CHARACTERS ; Local_u8_Counter++)
    2524:	89 81       	ldd	r24, Y+1	; 0x01
    2526:	8f 5f       	subi	r24, 0xFF	; 255
    2528:	89 83       	std	Y+1, r24	; 0x01
    252a:	89 81       	ldd	r24, Y+1	; 0x01
    252c:	88 30       	cpi	r24, 0x08	; 8
    252e:	78 f3       	brcs	.-34     	; 0x250e <LCD_enum_Send_Custom_char+0x3e>
	        {
	        	LCD_enum_Send_char(Copy_pu8_char_Array[Local_u8_Counter]);
	        }
	        LCD_enum_GO_TO_XY(LCD_u8_LINE1,0);
    2530:	81 e0       	ldi	r24, 0x01	; 1
    2532:	60 e0       	ldi	r22, 0x00	; 0
    2534:	0e 94 80 11 	call	0x2300	; 0x2300 <LCD_enum_GO_TO_XY>
//	        LCD_enum_Send_char(Copy_u8_Location);
	        return ES_OK;
    2538:	1d 82       	std	Y+5, r1	; 0x05
    253a:	02 c0       	rjmp	.+4      	; 0x2540 <LCD_enum_Send_Custom_char+0x70>

	    }
	    else
	    {
	        return ES_NOK;
    253c:	81 e0       	ldi	r24, 0x01	; 1
    253e:	8d 83       	std	Y+5, r24	; 0x05
    2540:	8d 81       	ldd	r24, Y+5	; 0x05
	    }

}
    2542:	0f 90       	pop	r0
    2544:	0f 90       	pop	r0
    2546:	0f 90       	pop	r0
    2548:	0f 90       	pop	r0
    254a:	0f 90       	pop	r0
    254c:	cf 91       	pop	r28
    254e:	df 91       	pop	r29
    2550:	08 95       	ret

00002552 <LCD_enum_Send_Num>:
ES_t LCD_enum_Send_Num(u32 Copy_LCD_u32_Num)
{
    2552:	0f 93       	push	r16
    2554:	1f 93       	push	r17
    2556:	df 93       	push	r29
    2558:	cf 93       	push	r28
    255a:	cd b7       	in	r28, 0x3d	; 61
    255c:	de b7       	in	r29, 0x3e	; 62
    255e:	60 97       	sbiw	r28, 0x10	; 16
    2560:	0f b6       	in	r0, 0x3f	; 63
    2562:	f8 94       	cli
    2564:	de bf       	out	0x3e, r29	; 62
    2566:	0f be       	out	0x3f, r0	; 63
    2568:	cd bf       	out	0x3d, r28	; 61
    256a:	6d 87       	std	Y+13, r22	; 0x0d
    256c:	7e 87       	std	Y+14, r23	; 0x0e
    256e:	8f 87       	std	Y+15, r24	; 0x0f
    2570:	98 8b       	std	Y+16, r25	; 0x10
	u8 arr[10], i = 0, j = 0;
    2572:	1a 82       	std	Y+2, r1	; 0x02
    2574:	19 82       	std	Y+1, r1	; 0x01
	if (Copy_LCD_u32_Num == 0)
    2576:	8d 85       	ldd	r24, Y+13	; 0x0d
    2578:	9e 85       	ldd	r25, Y+14	; 0x0e
    257a:	af 85       	ldd	r26, Y+15	; 0x0f
    257c:	b8 89       	ldd	r27, Y+16	; 0x10
    257e:	00 97       	sbiw	r24, 0x00	; 0
    2580:	a1 05       	cpc	r26, r1
    2582:	b1 05       	cpc	r27, r1
    2584:	91 f5       	brne	.+100    	; 0x25ea <LCD_enum_Send_Num+0x98>
	{
		LCD_enum_Send_char('0');
    2586:	80 e3       	ldi	r24, 0x30	; 48
    2588:	0e 94 95 10 	call	0x212a	; 0x212a <LCD_enum_Send_char>
    258c:	4d c0       	rjmp	.+154    	; 0x2628 <LCD_enum_Send_Num+0xd6>
	}
	else
	{
		while (Copy_LCD_u32_Num)
		{
			arr[i] = Copy_LCD_u32_Num % 10 + '0';
    258e:	8a 81       	ldd	r24, Y+2	; 0x02
    2590:	08 2f       	mov	r16, r24
    2592:	10 e0       	ldi	r17, 0x00	; 0
    2594:	8d 85       	ldd	r24, Y+13	; 0x0d
    2596:	9e 85       	ldd	r25, Y+14	; 0x0e
    2598:	af 85       	ldd	r26, Y+15	; 0x0f
    259a:	b8 89       	ldd	r27, Y+16	; 0x10
    259c:	2a e0       	ldi	r18, 0x0A	; 10
    259e:	30 e0       	ldi	r19, 0x00	; 0
    25a0:	40 e0       	ldi	r20, 0x00	; 0
    25a2:	50 e0       	ldi	r21, 0x00	; 0
    25a4:	bc 01       	movw	r22, r24
    25a6:	cd 01       	movw	r24, r26
    25a8:	0e 94 67 13 	call	0x26ce	; 0x26ce <__udivmodsi4>
    25ac:	dc 01       	movw	r26, r24
    25ae:	cb 01       	movw	r24, r22
    25b0:	28 2f       	mov	r18, r24
    25b2:	20 5d       	subi	r18, 0xD0	; 208
    25b4:	ce 01       	movw	r24, r28
    25b6:	03 96       	adiw	r24, 0x03	; 3
    25b8:	fc 01       	movw	r30, r24
    25ba:	e0 0f       	add	r30, r16
    25bc:	f1 1f       	adc	r31, r17
    25be:	20 83       	st	Z, r18
			Copy_LCD_u32_Num /= 10;
    25c0:	8d 85       	ldd	r24, Y+13	; 0x0d
    25c2:	9e 85       	ldd	r25, Y+14	; 0x0e
    25c4:	af 85       	ldd	r26, Y+15	; 0x0f
    25c6:	b8 89       	ldd	r27, Y+16	; 0x10
    25c8:	2a e0       	ldi	r18, 0x0A	; 10
    25ca:	30 e0       	ldi	r19, 0x00	; 0
    25cc:	40 e0       	ldi	r20, 0x00	; 0
    25ce:	50 e0       	ldi	r21, 0x00	; 0
    25d0:	bc 01       	movw	r22, r24
    25d2:	cd 01       	movw	r24, r26
    25d4:	0e 94 67 13 	call	0x26ce	; 0x26ce <__udivmodsi4>
    25d8:	da 01       	movw	r26, r20
    25da:	c9 01       	movw	r24, r18
    25dc:	8d 87       	std	Y+13, r24	; 0x0d
    25de:	9e 87       	std	Y+14, r25	; 0x0e
    25e0:	af 87       	std	Y+15, r26	; 0x0f
    25e2:	b8 8b       	std	Y+16, r27	; 0x10
			i++;
    25e4:	8a 81       	ldd	r24, Y+2	; 0x02
    25e6:	8f 5f       	subi	r24, 0xFF	; 255
    25e8:	8a 83       	std	Y+2, r24	; 0x02
	{
		LCD_enum_Send_char('0');
	}
	else
	{
		while (Copy_LCD_u32_Num)
    25ea:	8d 85       	ldd	r24, Y+13	; 0x0d
    25ec:	9e 85       	ldd	r25, Y+14	; 0x0e
    25ee:	af 85       	ldd	r26, Y+15	; 0x0f
    25f0:	b8 89       	ldd	r27, Y+16	; 0x10
    25f2:	00 97       	sbiw	r24, 0x00	; 0
    25f4:	a1 05       	cpc	r26, r1
    25f6:	b1 05       	cpc	r27, r1
    25f8:	51 f6       	brne	.-108    	; 0x258e <LCD_enum_Send_Num+0x3c>
			arr[i] = Copy_LCD_u32_Num % 10 + '0';
			Copy_LCD_u32_Num /= 10;
			i++;
		}

		for (j = i; j > 0; j--)
    25fa:	8a 81       	ldd	r24, Y+2	; 0x02
    25fc:	89 83       	std	Y+1, r24	; 0x01
    25fe:	11 c0       	rjmp	.+34     	; 0x2622 <LCD_enum_Send_Num+0xd0>
		{
			LCD_enum_Send_char(arr[j - 1]);
    2600:	89 81       	ldd	r24, Y+1	; 0x01
    2602:	88 2f       	mov	r24, r24
    2604:	90 e0       	ldi	r25, 0x00	; 0
    2606:	9c 01       	movw	r18, r24
    2608:	21 50       	subi	r18, 0x01	; 1
    260a:	30 40       	sbci	r19, 0x00	; 0
    260c:	ce 01       	movw	r24, r28
    260e:	03 96       	adiw	r24, 0x03	; 3
    2610:	fc 01       	movw	r30, r24
    2612:	e2 0f       	add	r30, r18
    2614:	f3 1f       	adc	r31, r19
    2616:	80 81       	ld	r24, Z
    2618:	0e 94 95 10 	call	0x212a	; 0x212a <LCD_enum_Send_char>
			arr[i] = Copy_LCD_u32_Num % 10 + '0';
			Copy_LCD_u32_Num /= 10;
			i++;
		}

		for (j = i; j > 0; j--)
    261c:	89 81       	ldd	r24, Y+1	; 0x01
    261e:	81 50       	subi	r24, 0x01	; 1
    2620:	89 83       	std	Y+1, r24	; 0x01
    2622:	89 81       	ldd	r24, Y+1	; 0x01
    2624:	88 23       	and	r24, r24
    2626:	61 f7       	brne	.-40     	; 0x2600 <LCD_enum_Send_Num+0xae>
		{
			LCD_enum_Send_char(arr[j - 1]);
		}
	}
    return ES_NOK;
    2628:	81 e0       	ldi	r24, 0x01	; 1
}
    262a:	60 96       	adiw	r28, 0x10	; 16
    262c:	0f b6       	in	r0, 0x3f	; 63
    262e:	f8 94       	cli
    2630:	de bf       	out	0x3e, r29	; 62
    2632:	0f be       	out	0x3f, r0	; 63
    2634:	cd bf       	out	0x3d, r28	; 61
    2636:	cf 91       	pop	r28
    2638:	df 91       	pop	r29
    263a:	1f 91       	pop	r17
    263c:	0f 91       	pop	r16
    263e:	08 95       	ret

00002640 <main>:
#include "../HAL/1-LCD/LCD_interface.h"

#include <util/delay.h>
void APP_void_tog_led();

int main(){
    2640:	df 93       	push	r29
    2642:	cf 93       	push	r28
    2644:	cd b7       	in	r28, 0x3d	; 61
    2646:	de b7       	in	r29, 0x3e	; 62
    DIO_voidInit();
    2648:	0e 94 e3 08 	call	0x11c6	; 0x11c6 <DIO_voidInit>
    LCD_enum_INIT();
    264c:	0e 94 6e 0d 	call	0x1adc	; 0x1adc <LCD_enum_INIT>
//		    DIO_u8_Set_Pin_Direction(DIO_u8_PORTA,DIO_u8_PIN0,DIO_u8_INTIAL_OUTPUT);
//		    DIO_u8_Set_Pin_Value(DIO_u8_PORTA,DIO_u8_PIN0,DIO_u8_LOW);

	        GI_enum_GI_Enable();
    2650:	0e 94 c5 08 	call	0x118a	; 0x118a <GI_enum_GI_Enable>
	        TIMERS_enum_TIMER0_CTC_SET_CALL_BACK(&APP_void_tog_led);
    2654:	89 e3       	ldi	r24, 0x39	; 57
    2656:	93 e1       	ldi	r25, 0x13	; 19
    2658:	0e 94 a5 06 	call	0xd4a	; 0xd4a <TIMERS_enum_TIMER0_CTC_SET_CALL_BACK>
	        	    TIMERS_enum_TIMER0_INIT();
    265c:	0e 94 4f 06 	call	0xc9e	; 0xc9e <TIMERS_enum_TIMER0_INIT>
	        	    LCD_enum_GO_TO_XY(1,0);
    2660:	81 e0       	ldi	r24, 0x01	; 1
    2662:	60 e0       	ldi	r22, 0x00	; 0
    2664:	0e 94 80 11 	call	0x2300	; 0x2300 <LCD_enum_GO_TO_XY>

			LCD_enum_Send_String("Counter:");
    2668:	80 e6       	ldi	r24, 0x60	; 96
    266a:	90 e0       	ldi	r25, 0x00	; 0
    266c:	0e 94 b6 11 	call	0x236c	; 0x236c <LCD_enum_Send_String>
    2670:	ff cf       	rjmp	.-2      	; 0x2670 <main+0x30>

00002672 <APP_void_tog_led>:
while(1);

return 0;
}
void APP_void_tog_led(){
    2672:	df 93       	push	r29
    2674:	cf 93       	push	r28
    2676:	0f 92       	push	r0
    2678:	cd b7       	in	r28, 0x3d	; 61
    267a:	de b7       	in	r29, 0x3e	; 62
u8 flag=0;
    267c:	19 82       	std	Y+1, r1	; 0x01
static u8 counter=0;
if(flag==0){
    267e:	89 81       	ldd	r24, Y+1	; 0x01
    2680:	88 23       	and	r24, r24
    2682:	d9 f4       	brne	.+54     	; 0x26ba <APP_void_tog_led+0x48>
DIO_u8_Set_Pin_Value(DIO_u8_PORTA,DIO_u8_PIN0,DIO_u8_HIGH);
    2684:	80 e0       	ldi	r24, 0x00	; 0
    2686:	60 e0       	ldi	r22, 0x00	; 0
    2688:	41 e0       	ldi	r20, 0x01	; 1
    268a:	0e 94 38 0a 	call	0x1470	; 0x1470 <DIO_u8_Set_Pin_Value>
counter++;
    268e:	80 91 7d 00 	lds	r24, 0x007D
    2692:	8f 5f       	subi	r24, 0xFF	; 255
    2694:	80 93 7d 00 	sts	0x007D, r24
LCD_enum_GO_TO_XY(2,0);
    2698:	82 e0       	ldi	r24, 0x02	; 2
    269a:	60 e0       	ldi	r22, 0x00	; 0
    269c:	0e 94 80 11 	call	0x2300	; 0x2300 <LCD_enum_GO_TO_XY>
LCD_enum_Send_Num(counter);
    26a0:	80 91 7d 00 	lds	r24, 0x007D
    26a4:	88 2f       	mov	r24, r24
    26a6:	90 e0       	ldi	r25, 0x00	; 0
    26a8:	a0 e0       	ldi	r26, 0x00	; 0
    26aa:	b0 e0       	ldi	r27, 0x00	; 0
    26ac:	bc 01       	movw	r22, r24
    26ae:	cd 01       	movw	r24, r26
    26b0:	0e 94 a9 12 	call	0x2552	; 0x2552 <LCD_enum_Send_Num>
flag=1;
    26b4:	81 e0       	ldi	r24, 0x01	; 1
    26b6:	89 83       	std	Y+1, r24	; 0x01
    26b8:	06 c0       	rjmp	.+12     	; 0x26c6 <APP_void_tog_led+0x54>
}
else{
	DIO_u8_Set_Pin_Value(DIO_u8_PORTA,DIO_u8_PIN0,DIO_u8_LOW);
    26ba:	80 e0       	ldi	r24, 0x00	; 0
    26bc:	60 e0       	ldi	r22, 0x00	; 0
    26be:	40 e0       	ldi	r20, 0x00	; 0
    26c0:	0e 94 38 0a 	call	0x1470	; 0x1470 <DIO_u8_Set_Pin_Value>
	flag=0;
    26c4:	19 82       	std	Y+1, r1	; 0x01
}
}
    26c6:	0f 90       	pop	r0
    26c8:	cf 91       	pop	r28
    26ca:	df 91       	pop	r29
    26cc:	08 95       	ret

000026ce <__udivmodsi4>:
    26ce:	a1 e2       	ldi	r26, 0x21	; 33
    26d0:	1a 2e       	mov	r1, r26
    26d2:	aa 1b       	sub	r26, r26
    26d4:	bb 1b       	sub	r27, r27
    26d6:	fd 01       	movw	r30, r26
    26d8:	0d c0       	rjmp	.+26     	; 0x26f4 <__udivmodsi4_ep>

000026da <__udivmodsi4_loop>:
    26da:	aa 1f       	adc	r26, r26
    26dc:	bb 1f       	adc	r27, r27
    26de:	ee 1f       	adc	r30, r30
    26e0:	ff 1f       	adc	r31, r31
    26e2:	a2 17       	cp	r26, r18
    26e4:	b3 07       	cpc	r27, r19
    26e6:	e4 07       	cpc	r30, r20
    26e8:	f5 07       	cpc	r31, r21
    26ea:	20 f0       	brcs	.+8      	; 0x26f4 <__udivmodsi4_ep>
    26ec:	a2 1b       	sub	r26, r18
    26ee:	b3 0b       	sbc	r27, r19
    26f0:	e4 0b       	sbc	r30, r20
    26f2:	f5 0b       	sbc	r31, r21

000026f4 <__udivmodsi4_ep>:
    26f4:	66 1f       	adc	r22, r22
    26f6:	77 1f       	adc	r23, r23
    26f8:	88 1f       	adc	r24, r24
    26fa:	99 1f       	adc	r25, r25
    26fc:	1a 94       	dec	r1
    26fe:	69 f7       	brne	.-38     	; 0x26da <__udivmodsi4_loop>
    2700:	60 95       	com	r22
    2702:	70 95       	com	r23
    2704:	80 95       	com	r24
    2706:	90 95       	com	r25
    2708:	9b 01       	movw	r18, r22
    270a:	ac 01       	movw	r20, r24
    270c:	bd 01       	movw	r22, r26
    270e:	cf 01       	movw	r24, r30
    2710:	08 95       	ret

00002712 <__prologue_saves__>:
    2712:	2f 92       	push	r2
    2714:	3f 92       	push	r3
    2716:	4f 92       	push	r4
    2718:	5f 92       	push	r5
    271a:	6f 92       	push	r6
    271c:	7f 92       	push	r7
    271e:	8f 92       	push	r8
    2720:	9f 92       	push	r9
    2722:	af 92       	push	r10
    2724:	bf 92       	push	r11
    2726:	cf 92       	push	r12
    2728:	df 92       	push	r13
    272a:	ef 92       	push	r14
    272c:	ff 92       	push	r15
    272e:	0f 93       	push	r16
    2730:	1f 93       	push	r17
    2732:	cf 93       	push	r28
    2734:	df 93       	push	r29
    2736:	cd b7       	in	r28, 0x3d	; 61
    2738:	de b7       	in	r29, 0x3e	; 62
    273a:	ca 1b       	sub	r28, r26
    273c:	db 0b       	sbc	r29, r27
    273e:	0f b6       	in	r0, 0x3f	; 63
    2740:	f8 94       	cli
    2742:	de bf       	out	0x3e, r29	; 62
    2744:	0f be       	out	0x3f, r0	; 63
    2746:	cd bf       	out	0x3d, r28	; 61
    2748:	09 94       	ijmp

0000274a <__epilogue_restores__>:
    274a:	2a 88       	ldd	r2, Y+18	; 0x12
    274c:	39 88       	ldd	r3, Y+17	; 0x11
    274e:	48 88       	ldd	r4, Y+16	; 0x10
    2750:	5f 84       	ldd	r5, Y+15	; 0x0f
    2752:	6e 84       	ldd	r6, Y+14	; 0x0e
    2754:	7d 84       	ldd	r7, Y+13	; 0x0d
    2756:	8c 84       	ldd	r8, Y+12	; 0x0c
    2758:	9b 84       	ldd	r9, Y+11	; 0x0b
    275a:	aa 84       	ldd	r10, Y+10	; 0x0a
    275c:	b9 84       	ldd	r11, Y+9	; 0x09
    275e:	c8 84       	ldd	r12, Y+8	; 0x08
    2760:	df 80       	ldd	r13, Y+7	; 0x07
    2762:	ee 80       	ldd	r14, Y+6	; 0x06
    2764:	fd 80       	ldd	r15, Y+5	; 0x05
    2766:	0c 81       	ldd	r16, Y+4	; 0x04
    2768:	1b 81       	ldd	r17, Y+3	; 0x03
    276a:	aa 81       	ldd	r26, Y+2	; 0x02
    276c:	b9 81       	ldd	r27, Y+1	; 0x01
    276e:	ce 0f       	add	r28, r30
    2770:	d1 1d       	adc	r29, r1
    2772:	0f b6       	in	r0, 0x3f	; 63
    2774:	f8 94       	cli
    2776:	de bf       	out	0x3e, r29	; 62
    2778:	0f be       	out	0x3f, r0	; 63
    277a:	cd bf       	out	0x3d, r28	; 61
    277c:	ed 01       	movw	r28, r26
    277e:	08 95       	ret

00002780 <_exit>:
    2780:	f8 94       	cli

00002782 <__stop_program>:
    2782:	ff cf       	rjmp	.-2      	; 0x2782 <__stop_program>
