#-----------------------------------------------------------
# Vivado v2016.1 (64-bit)
# SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
# IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
# Start of session at: Thu May 11 12:43:41 2017
# Process ID: 22276
# Current directory: /home/INTRA/esmost/workspace/project/MIX_001/mix_001
# Command line: vivado
# Log file: /home/INTRA/esmost/workspace/project/MIX_001/mix_001/vivado.log
# Journal file: /home/INTRA/esmost/workspace/project/MIX_001/mix_001/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/audioip_lab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/repo/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/repo/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/vivado/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/INTRA/esmost/workspace/project/audioip_lab4/zedboard_audio'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
open_project: Time (s): cpu = 00:00:15 ; elapsed = 00:00:06 . Memory (MB): peak = 5867.977 ; gain = 108.113 ; free physical = 1748 ; free virtual = 6722
update_compile_order -fileset sources_1
open_bd_design {/home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/Audio.bd}
Adding cell -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding cell -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding cell -- xilinx.com:user:audio_zed:1.0 - audio_zed_0
Adding cell -- xilinx.com:ip:xlconstant:1.1 - xlconstant_0
Adding cell -- xilinx.com:user:myip:1.0 - myip_0
Adding cell -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <Audio> from BD file </home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/Audio.bd>
ipx::infer_core -vendor xilinx.com -library user -taxonomy /UserIP /home/INTRA/esmost/workspace/project/MIX_001/ip_repo/Audio_Mixer
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/audioip_lab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/repo/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/repo/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/vivado/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/INTRA/esmost/workspace/project/audioip_lab4/zedboard_audio'. The path is contained within another repository.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/esmost/workspace/project/MIX_001/mix_001/.Xil/Vivado-22276-lx19/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 11 12:49:43 2017...
ipx::edit_ip_in_project -upgrade true -name mix_ip -directory /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.tmp /home/INTRA/esmost/workspace/project/MIX_001/ip_repo/Audio_Mixer/component.xml
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/x_16/Vivado/2016.1/data/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/audioip_lab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/repo/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/repo/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/vivado/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/INTRA/esmost/workspace/project/audioip_lab4/zedboard_audio'. The path is contained within another repository.
INFO: [IP_Flow 19-795] Syncing license key meta-data
INFO: [IP_Flow 19-793] Syncing display name meta-data
INFO: [IP_Flow 19-798] Syncing taxonomy meta-data
ipx::current_core /home/INTRA/esmost/workspace/project/MIX_001/ip_repo/Audio_Mixer/component.xml
update_compile_order -fileset sources_1
update_compile_order -fileset sim_1
set_property core_revision 2 [ipx::current_core]
ipx::create_xgui_files [ipx::current_core]
ipx::update_checksums [ipx::current_core]
ipx::save_core [ipx::current_core]
close_project -delete
****** Webtalk v2016.1 (64-bit)
  **** SW Build 1538259 on Fri Apr  8 15:45:23 MDT 2016
  **** IP Build 1537824 on Fri Apr  8 04:28:57 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.tmp/mix_ip.hw/webtalk/labtool_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Thu May 11 12:49:56 2017...
set_property  ip_repo_paths  {/home/INTRA/esmost/workspace/project/MIX_001/ip_repo/Audio_Mixer /home/INTRA/esmost/workspace/project/audioip_lab4 /home/INTRA/esmost/workspace/project/repo/FILTER_IIR_1.0 /home/INTRA/esmost/workspace/project/repo/Volume_Pregain_1.0 /home/INTRA/esmost/workspace/project/vivado/ip_repo/myip_1.0 /home/INTRA/esmost/workspace/project/audioip_lab4/zedboard_audio} [current_project]
update_ip_catalog
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/MIX_001/ip_repo/Audio_Mixer'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/audioip_lab4'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/repo/FILTER_IIR_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/repo/Volume_Pregain_1.0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/INTRA/esmost/workspace/project/vivado/ip_repo/myip_1.0'.
WARNING: [IP_Flow 19-3685] Ignored loading user repository '/home/INTRA/esmost/workspace/project/audioip_lab4/zedboard_audio'. The path is contained within another repository.
startgroup
create_bd_cell -type ip -vlnv xilinx.com:user:mixer:1.0 mixer_0
endgroup
set_property location {2 717 608} [get_bd_cells mixer_0]
set_property location {2 1217 618} [get_bd_cells mixer_0]
delete_bd_objs [get_bd_nets myip_0_Audio_IP_output]
connect_bd_net [get_bd_pins myip_0/Audio_IP_output] [get_bd_pins mixer_0/audio_channel_a_left_in]
connect_bd_net [get_bd_pins mixer_0/audio_mixed_a_b_left_out] [get_bd_pins audio_zed_0/hphone_l]
connect_bd_net [get_bd_pins mixer_0/audio_mixed_a_b_right_out] [get_bd_pins audio_zed_0/hphone_r]
connect_bd_net [get_bd_pins myip_0/Audio_IP_output] [get_bd_pins mixer_0/audio_channel_a_right_in]
connect_bd_net [get_bd_pins audio_zed_0/line_in_l] [get_bd_pins mixer_0/audio_channel_b_left_in]
connect_bd_net [get_bd_pins audio_zed_0/line_in_r] [get_bd_pins mixer_0/audio_channel_b_right_in]
save_bd_design
Wrote  : </home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/Audio.bd> 
validate_bd_design
INFO: [Ipptcl 7-1463] No Compatible Board Interface found. Board Tab not created in customize GUI
regenerate_bd_layout
save_bd_design
Wrote  : </home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/Audio.bd> 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'Audio.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/hdl/Audio.vhd
VHDL Output written to : /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/hdl/Audio_wrapper.vhd
Wrote  : </home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/Audio.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_zed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/hw_handoff/Audio.hwh
Generated Block Design Tcl file /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/hw_handoff/Audio_bd.tcl
Generated Hardware Definition File /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/hdl/Audio.hwdef
[Thu May 11 12:54:09 2017] Launched synth_1...
Run output will be captured here: /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.runs/synth_1/runme.log
[Thu May 11 12:54:09 2017] Launched impl_1...
Run output will be captured here: /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.runs/impl_1/runme.log
file copy -force /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.runs/impl_1/Audio_wrapper.sysdef /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf

launch_sdk -workspace /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk -hwspec /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk -hwspec /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 11 13:01:30 2017] Launched impl_1...
Run output will be captured here: /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.runs/impl_1/runme.log
file copy -force /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.runs/impl_1/Audio_wrapper.sysdef /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf

launch_sdk -workspace /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk -hwspec /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk -hwspec /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
launch_sdk -workspace /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk -hwspec /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk -hwspec /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
make_wrapper -files [get_files /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/Audio.bd] -top
reset_run impl_1 -prev_step 
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Thu May 11 14:12:41 2017] Launched impl_1...
Run output will be captured here: /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.runs/impl_1/runme.log
file copy -force /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.runs/impl_1/Audio_wrapper.sysdef /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf

launch_sdk -workspace /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk -hwspec /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk -hwspec /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
startgroup
create_bd_cell -type ip -vlnv tsotnep:userLibrary:FILTER_IIR:1.0 FILTER_IIR_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins FILTER_IIR_0/S00_AXI]
</FILTER_IIR_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C10000 [ 64K ]>
startgroup
create_bd_cell -type ip -vlnv tsotnep:userLibrary:Volume_Pregain:1.0 Volume_Pregain_0
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins Volume_Pregain_0/S00_AXI]
</Volume_Pregain_0/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C20000 [ 64K ]>
set_property location {4 1127 392} [get_bd_cells FILTER_IIR_0]
set_property location {2 678 407} [get_bd_cells Volume_Pregain_0]
regenerate_bd_layout
connect_bd_net [get_bd_pins Volume_Pregain_0/OUT_VOLCTRL_L] [get_bd_pins FILTER_IIR_0/AUDIO_IN_L]
connect_bd_net [get_bd_pins Volume_Pregain_0/OUT_VOLCTRL_R] [get_bd_pins FILTER_IIR_0/AUDIO_IN_R]
connect_bd_net [get_bd_pins Volume_Pregain_0/IN_SIG_L] [get_bd_pins mixer_0/audio_channel_a_left_in]
connect_bd_net [get_bd_pins Volume_Pregain_0/IN_SIG_R] [get_bd_pins mixer_0/audio_channel_b_left_in]
undo
INFO: [Common 17-17] undo 'connect_bd_net [get_bd_pins Volume_Pregain_0/IN_SIG_R] [get_bd_pins mixer_0/audio_channel_b_left_in]'
delete_bd_objs [get_bd_nets audio_zed_0_line_in_r]
delete_bd_objs [get_bd_nets audio_zed_0_line_in_l]
delete_bd_objs [get_bd_nets myip_0_Audio_IP_output]
connect_bd_net [get_bd_pins myip_0/Audio_IP_output] [get_bd_pins Volume_Pregain_0/IN_SIG_L]
connect_bd_net [get_bd_pins Volume_Pregain_0/IN_SIG_R] [get_bd_pins myip_0/Audio_IP_output]
connect_bd_net [get_bd_pins audio_zed_0/line_in_l] [get_bd_pins mixer_0/audio_channel_b_left_in]
connect_bd_net [get_bd_pins audio_zed_0/line_in_r] [get_bd_pins mixer_0/audio_channel_b_right_in]
connect_bd_net [get_bd_pins FILTER_IIR_0/AUDIO_OUT_L] [get_bd_pins mixer_0/audio_channel_a_left_in]
connect_bd_net [get_bd_pins FILTER_IIR_0/AUDIO_OUT_R] [get_bd_pins mixer_0/audio_channel_a_right_in]
startgroup
create_bd_cell -type ip -vlnv tsotnep:userLibrary:FILTER_IIR:1.0 FILTER_IIR_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins FILTER_IIR_1/S00_AXI]
</FILTER_IIR_1/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C30000 [ 64K ]>
startgroup
create_bd_cell -type ip -vlnv tsotnep:userLibrary:Volume_Pregain:1.0 Volume_Pregain_1
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config {Master "/processing_system7_0/M_AXI_GP0" Clk "Auto" }  [get_bd_intf_pins Volume_Pregain_1/S00_AXI]
</Volume_Pregain_1/S00_AXI/S00_AXI_reg> is being mapped into </processing_system7_0/Data> at <0x43C40000 [ 64K ]>
regenerate_bd_layout
delete_bd_objs [get_bd_nets audio_zed_0_line_in_l]
delete_bd_objs [get_bd_nets audio_zed_0_line_in_r]
connect_bd_net [get_bd_pins audio_zed_0/line_in_l] [get_bd_pins Volume_Pregain_1/IN_SIG_L]
connect_bd_net [get_bd_pins audio_zed_0/line_in_r] [get_bd_pins Volume_Pregain_1/IN_SIG_R]
connect_bd_net [get_bd_pins Volume_Pregain_1/OUT_VOLCTRL_L] [get_bd_pins FILTER_IIR_1/AUDIO_IN_L]
connect_bd_net [get_bd_pins Volume_Pregain_1/OUT_VOLCTRL_R] [get_bd_pins FILTER_IIR_1/AUDIO_IN_R]
connect_bd_net [get_bd_pins FILTER_IIR_1/AUDIO_OUT_L] [get_bd_pins mixer_0/audio_channel_b_left_in]
connect_bd_net [get_bd_pins FILTER_IIR_1/AUDIO_OUT_R] [get_bd_pins mixer_0/audio_channel_b_right_in]
validate_bd_design
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/FILTER_IIR_0/SAMPLE_TRIG
/FILTER_IIR_1/SAMPLE_TRIG

connect_bd_net [get_bd_pins FILTER_IIR_1/SAMPLE_TRIG] [get_bd_pins Volume_Pregain_1/OUT_RDY]
connect_bd_net [get_bd_pins FILTER_IIR_0/SAMPLE_TRIG] [get_bd_pins Volume_Pregain_0/OUT_RDY]
validate_bd_design
make_wrapper -files [get_files /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/Audio.bd] -top
INFO: [BD 41-1662] The design 'Audio.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/hdl/Audio.vhd
VHDL Output written to : /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/hdl/Audio_wrapper.vhd
Wrote  : </home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/Audio.bd> 
save_bd_design
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 4
INFO: [BD 41-1662] The design 'Audio.bd' is already validated. Therefore parameter propagation will not be re-run.
VHDL Output written to : /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/hdl/Audio.vhd
VHDL Output written to : /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/hdl/Audio_wrapper.vhd
Wrote  : </home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/Audio.bd> 
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [BD 41-1029] Generation completed for the IP Integrator block myip_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block audio_zed_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block xlconstant_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block mixer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block FILTER_IIR_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block Volume_Pregain_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
Exporting to file /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/hw_handoff/Audio.hwh
Generated Block Design Tcl file /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/hw_handoff/Audio_bd.tcl
Generated Hardware Definition File /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.srcs/sources_1/bd/Audio/hdl/Audio.hwdef
[Thu May 11 14:40:49 2017] Launched synth_1...
Run output will be captured here: /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.runs/synth_1/runme.log
[Thu May 11 14:40:49 2017] Launched impl_1...
Run output will be captured here: /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.runs/impl_1/runme.log
file copy -force /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.runs/impl_1/Audio_wrapper.sysdef /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf

launch_sdk -workspace /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk -hwspec /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf
INFO: [Vivado 12-393] Launching SDK...
INFO: [Vivado 12-417] Running xsdk -workspace /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk -hwspec /home/INTRA/esmost/workspace/project/vivado/project_Audio/project_Audio.sdk/Audio_wrapper.hdf
INFO: [Vivado 12-3157] SDK launch initiated. Please check console for any further messages.
exit
INFO: [Common 17-206] Exiting Vivado at Thu May 11 16:01:39 2017...
