library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;

entity Mux5 is 
port( x : in std_logic_vector ( 4 downto 0 );
	y :in std_logic_vector( 4 downto 0 );
	sel : in std_logic;
	z : out std_logic_vector( 4 downto 0)
);
end Mux5;

architecture arch_Mux5 of Mux5 is

begin 
	z<= x when sel= '0' else y;
end arch_Mux5;
