begin_unit|revision:0.9.5;language:C;cregit-version:0.0.1
begin_comment
comment|//===- CodeGenRegisters.h - Register and RegisterClass Info -----*- C++ -*-===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//                     The LLVM Compiler Infrastructure
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file is distributed under the University of Illinois Open Source
end_comment

begin_comment
comment|// License. See LICENSE.TXT for details.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|// This file defines structures to encapsulate information gleaned from the
end_comment

begin_comment
comment|// target register and register class definitions.
end_comment

begin_comment
comment|//
end_comment

begin_comment
comment|//===----------------------------------------------------------------------===//
end_comment

begin_ifndef
ifndef|#
directive|ifndef
name|CODEGEN_REGISTERS_H
end_ifndef

begin_define
define|#
directive|define
name|CODEGEN_REGISTERS_H
end_define

begin_include
include|#
directive|include
file|"llvm/CodeGen/ValueTypes.h"
end_include

begin_include
include|#
directive|include
file|"llvm/ADT/DenseMap.h"
end_include

begin_include
include|#
directive|include
file|<string>
end_include

begin_include
include|#
directive|include
file|<vector>
end_include

begin_include
include|#
directive|include
file|<set>
end_include

begin_include
include|#
directive|include
file|<cstdlib>
end_include

begin_decl_stmt
name|namespace
name|llvm
block|{
name|class
name|Record
decl_stmt|;
comment|/// CodeGenRegister - Represents a register definition.
struct|struct
name|CodeGenRegister
block|{
name|Record
modifier|*
name|TheDef
decl_stmt|;
specifier|const
name|std
operator|::
name|string
operator|&
name|getName
argument_list|()
specifier|const
expr_stmt|;
name|unsigned
name|DeclaredSpillSize
decl_stmt|,
name|DeclaredSpillAlignment
decl_stmt|;
name|CodeGenRegister
argument_list|(
name|Record
operator|*
name|R
argument_list|)
expr_stmt|;
block|}
struct|;
struct|struct
name|CodeGenRegisterClass
block|{
name|Record
modifier|*
name|TheDef
decl_stmt|;
name|std
operator|::
name|string
name|Namespace
expr_stmt|;
name|std
operator|::
name|vector
operator|<
name|Record
operator|*
operator|>
name|Elements
expr_stmt|;
name|std
operator|::
name|vector
operator|<
name|MVT
operator|::
name|SimpleValueType
operator|>
name|VTs
expr_stmt|;
name|unsigned
name|SpillSize
decl_stmt|;
name|unsigned
name|SpillAlignment
decl_stmt|;
name|int
name|CopyCost
decl_stmt|;
comment|// Map SubRegIndex -> RegisterClass
name|DenseMap
operator|<
name|Record
operator|*
operator|,
name|Record
operator|*
operator|>
name|SubRegClasses
expr_stmt|;
name|std
operator|::
name|string
name|MethodProtos
operator|,
name|MethodBodies
expr_stmt|;
specifier|const
name|std
operator|::
name|string
operator|&
name|getName
argument_list|()
specifier|const
expr_stmt|;
specifier|const
name|std
operator|::
name|vector
operator|<
name|MVT
operator|::
name|SimpleValueType
operator|>
operator|&
name|getValueTypes
argument_list|()
specifier|const
block|{
return|return
name|VTs
return|;
block|}
name|unsigned
name|getNumValueTypes
argument_list|()
specifier|const
block|{
return|return
name|VTs
operator|.
name|size
argument_list|()
return|;
block|}
name|MVT
operator|::
name|SimpleValueType
name|getValueTypeNum
argument_list|(
argument|unsigned VTNum
argument_list|)
specifier|const
block|{
if|if
condition|(
name|VTNum
operator|<
name|VTs
operator|.
name|size
argument_list|()
condition|)
return|return
name|VTs
index|[
name|VTNum
index|]
return|;
name|assert
argument_list|(
literal|0
operator|&&
literal|"VTNum greater than number of ValueTypes in RegClass!"
argument_list|)
expr_stmt|;
name|abort
argument_list|()
expr_stmt|;
block|}
name|bool
name|containsRegister
argument_list|(
name|Record
operator|*
name|R
argument_list|)
decl|const
block|{
for|for
control|(
name|unsigned
name|i
init|=
literal|0
init|,
name|e
init|=
name|Elements
operator|.
name|size
argument_list|()
init|;
name|i
operator|!=
name|e
condition|;
operator|++
name|i
control|)
if|if
condition|(
name|Elements
index|[
name|i
index|]
operator|==
name|R
condition|)
return|return
name|true
return|;
return|return
name|false
return|;
block|}
comment|// Returns true if RC is a strict subclass.
comment|// RC is a sub-class of this class if it is a valid replacement for any
comment|// instruction operand where a register of this classis required. It must
comment|// satisfy these conditions:
comment|//
comment|// 1. All RC registers are also in this.
comment|// 2. The RC spill size must not be smaller than our spill size.
comment|// 3. RC spill alignment must be compatible with ours.
comment|//
name|bool
name|hasSubClass
argument_list|(
specifier|const
name|CodeGenRegisterClass
operator|*
name|RC
argument_list|)
decl|const
block|{
if|if
condition|(
name|RC
operator|->
name|Elements
operator|.
name|size
argument_list|()
operator|>
name|Elements
operator|.
name|size
argument_list|()
operator|||
operator|(
name|SpillAlignment
operator|&&
name|RC
operator|->
name|SpillAlignment
operator|%
name|SpillAlignment
operator|)
operator|||
name|SpillSize
operator|>
name|RC
operator|->
name|SpillSize
condition|)
return|return
name|false
return|;
name|std
operator|::
name|set
operator|<
name|Record
operator|*
operator|>
name|RegSet
expr_stmt|;
for|for
control|(
name|unsigned
name|i
init|=
literal|0
init|,
name|e
init|=
name|Elements
operator|.
name|size
argument_list|()
init|;
name|i
operator|!=
name|e
condition|;
operator|++
name|i
control|)
block|{
name|Record
modifier|*
name|Reg
init|=
name|Elements
index|[
name|i
index|]
decl_stmt|;
name|RegSet
operator|.
name|insert
argument_list|(
name|Reg
argument_list|)
expr_stmt|;
block|}
for|for
control|(
name|unsigned
name|i
init|=
literal|0
init|,
name|e
init|=
name|RC
operator|->
name|Elements
operator|.
name|size
argument_list|()
init|;
name|i
operator|!=
name|e
condition|;
operator|++
name|i
control|)
block|{
name|Record
modifier|*
name|Reg
init|=
name|RC
operator|->
name|Elements
index|[
name|i
index|]
decl_stmt|;
if|if
condition|(
operator|!
name|RegSet
operator|.
name|count
argument_list|(
name|Reg
argument_list|)
condition|)
return|return
name|false
return|;
block|}
return|return
name|true
return|;
block|}
name|CodeGenRegisterClass
argument_list|(
name|Record
operator|*
name|R
argument_list|)
struct|;
block|}
end_decl_stmt

begin_empty_stmt
empty_stmt|;
end_empty_stmt

begin_endif
unit|}
endif|#
directive|endif
end_endif

end_unit

