// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _attention_HH_
#define _attention_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "rms_norm_384_s.h"
#include "linear_forward_no_mu.h"
#include "softmax_1_8_6_s.h"
#include "quantize_activation.h"
#include "apply_rotary_pos_emb.h"
#include "GEMM_3D_float.h"
#include "GEMM_3D_float_1.h"
#include "cache_update.h"
#include "transpose_last_two_d.h"
#include "reshape_2D_to_3D.h"
#include "init_3d_mem.h"
#include "init_2d_mem.h"
#include "dut_mul_58ns_56s_OgC.h"
#include "attention_ln_weigqcK.h"
#include "attention_q_weights.h"
#include "attention_k_weights.h"
#include "attention_v_weights.h"
#include "attention_k_cache_V.h"
#include "attention_v_cache_V.h"
#include "attention_ln_weigrcU.h"
#include "attention_o_weights.h"
#include "attention_quantizsc4.h"
#include "apply_rotary_pos_ibs.h"
#include "attention_q_proj_zec.h"
#include "attention_k_cacheEe0.h"
#include "attention_attn_weHfu.h"

namespace ap_rtl {

struct attention : public sc_module {
    // Port declarations 16
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<9> > hidden_states_0_V_address0;
    sc_out< sc_logic > hidden_states_0_V_ce0;
    sc_out< sc_logic > hidden_states_0_V_we0;
    sc_out< sc_lv<40> > hidden_states_0_V_d0;
    sc_in< sc_lv<40> > hidden_states_0_V_q0;
    sc_out< sc_lv<9> > final_output_0_V_address0;
    sc_out< sc_logic > final_output_0_V_ce0;
    sc_out< sc_logic > final_output_0_V_we0;
    sc_out< sc_lv<40> > final_output_0_V_d0;
    sc_in< sc_lv<40> > final_output_0_V_q0;
    sc_signal< sc_logic > ap_var_for_const0;


    // Module declarations
    attention(sc_module_name name);
    SC_HAS_PROCESS(attention);

    ~attention();

    sc_trace_file* mVcdFile;

    attention_ln_weigqcK* ln_weight_in_V_U;
    attention_q_weights* q_weights_U;
    attention_k_weights* k_weights_U;
    attention_v_weights* v_weights_U;
    attention_k_cache_V* k_cache_V_U;
    attention_v_cache_V* v_cache_V_U;
    attention_ln_weigrcU* ln_weight_V_U;
    attention_o_weights* o_weights_U;
    attention_quantizsc4* quantized_hidden_sta_U;
    attention_quantizsc4* quantized_hidden_sta_1_U;
    attention_quantizsc4* quantized_hidden_sta_2_U;
    attention_quantizsc4* quantized_hidden_sta_3_U;
    apply_rotary_pos_ibs* q_proj_re_0_V_U;
    apply_rotary_pos_ibs* k_proj_re_0_V_U;
    apply_rotary_pos_ibs* v_proj_re_0_V_U;
    attention_q_proj_zec* q_proj_0_V_U;
    attention_q_proj_zec* k_proj_0_V_U;
    apply_rotary_pos_ibs* v_proj_0_V_U;
    apply_rotary_pos_ibs* q_embed_0_V_U;
    apply_rotary_pos_ibs* k_embed_0_V_U;
    attention_k_cacheEe0* k_cache_upd_V_U;
    attention_k_cacheEe0* v_cache_upd_V_U;
    attention_k_cacheEe0* k_proj_transposed_V_U;
    attention_attn_weHfu* attn_weights_0_V_U;
    apply_rotary_pos_ibs* attn_output_0_U;
    apply_rotary_pos_ibs* attn_output_2D_0_V_U;
    attention_quantizsc4* quantized_final_outp_U;
    attention_quantizsc4* quantized_final_outp_1_U;
    attention_quantizsc4* quantized_final_outp_2_U;
    attention_quantizsc4* quantized_final_outp_3_U;
    rms_norm_384_s* grp_rms_norm_384_s_fu_313;
    linear_forward_no_mu* grp_linear_forward_no_mu_fu_322;
    softmax_1_8_6_s* grp_softmax_1_8_6_s_fu_343;
    quantize_activation* grp_quantize_activation_fu_354;
    apply_rotary_pos_emb* grp_apply_rotary_pos_emb_fu_364;
    GEMM_3D_float* grp_GEMM_3D_float_fu_376;
    GEMM_3D_float_1* grp_GEMM_3D_float_1_fu_383;
    cache_update* grp_cache_update_fu_390;
    transpose_last_two_d* grp_transpose_last_two_d_fu_399;
    reshape_2D_to_3D* grp_reshape_2D_to_3D_fu_405;
    init_3d_mem* grp_init_3d_mem_fu_411;
    init_2d_mem* grp_init_2d_mem_fu_423;
    init_2d_mem* grp_init_2d_mem_fu_429;
    init_2d_mem* grp_init_2d_mem_fu_435;
    dut_mul_58ns_56s_OgC<1,3,58,56,113>* dut_mul_58ns_56s_OgC_U63;
    sc_signal< sc_lv<37> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ln_weight_in_V_ce0;
    sc_signal< sc_lv<40> > ln_weight_in_V_q0;
    sc_signal< sc_logic > q_weights_ce0;
    sc_signal< sc_lv<8> > q_weights_q0;
    sc_signal< sc_logic > q_weights_ce1;
    sc_signal< sc_lv<8> > q_weights_q1;
    sc_signal< sc_logic > k_weights_ce0;
    sc_signal< sc_lv<8> > k_weights_q0;
    sc_signal< sc_logic > k_weights_ce1;
    sc_signal< sc_lv<8> > k_weights_q1;
    sc_signal< sc_logic > v_weights_ce0;
    sc_signal< sc_lv<8> > v_weights_q0;
    sc_signal< sc_logic > v_weights_ce1;
    sc_signal< sc_lv<8> > v_weights_q1;
    sc_signal< sc_logic > k_cache_V_ce0;
    sc_signal< sc_lv<40> > k_cache_V_q0;
    sc_signal< sc_logic > v_cache_V_ce0;
    sc_signal< sc_lv<40> > v_cache_V_q0;
    sc_signal< sc_logic > ln_weight_V_ce0;
    sc_signal< sc_lv<40> > ln_weight_V_q0;
    sc_signal< sc_logic > o_weights_ce0;
    sc_signal< sc_lv<8> > o_weights_q0;
    sc_signal< sc_logic > o_weights_ce1;
    sc_signal< sc_lv<8> > o_weights_q1;
    sc_signal< sc_lv<40> > grp_quantize_activation_fu_354_ap_return;
    sc_signal< sc_lv<40> > reg_442;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_logic > grp_quantize_activation_fu_354_ap_ready;
    sc_signal< sc_logic > grp_quantize_activation_fu_354_ap_done;
    sc_signal< sc_logic > ap_CS_fsm_state35;
    sc_signal< sc_lv<4> > h_fu_453_p2;
    sc_signal< sc_lv<4> > h_reg_701;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<7> > sub_ln1265_fu_479_p2;
    sc_signal< sc_lv<7> > sub_ln1265_reg_706;
    sc_signal< sc_lv<1> > icmp_ln178_fu_447_p2;
    sc_signal< sc_lv<3> > add_ln180_fu_491_p2;
    sc_signal< sc_lv<3> > add_ln180_reg_714;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<6> > attn_weights_0_V_ad_reg_719;
    sc_signal< sc_lv<1> > icmp_ln180_fu_485_p2;
    sc_signal< sc_lv<40> > attn_weights_0_V_q0;
    sc_signal< sc_lv<40> > attn_weights_0_V_lo_reg_724;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<1> > tmp_111_reg_729;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<113> > grp_fu_530_p2;
    sc_signal< sc_lv<113> > mul_ln1148_reg_740;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<38> > tmp_113_reg_745;
    sc_signal< sc_lv<38> > select_ln1148_fu_561_p3;
    sc_signal< sc_lv<38> > select_ln1148_reg_750;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<4> > add_ln211_fu_593_p2;
    sc_signal< sc_lv<4> > add_ln211_reg_759;
    sc_signal< sc_logic > ap_CS_fsm_state30;
    sc_signal< sc_lv<10> > sub_ln213_fu_627_p2;
    sc_signal< sc_lv<10> > sub_ln213_reg_764;
    sc_signal< sc_lv<1> > icmp_ln211_fu_587_p2;
    sc_signal< sc_lv<10> > sub_ln203_fu_653_p2;
    sc_signal< sc_lv<10> > sub_ln203_reg_769;
    sc_signal< sc_lv<6> > add_ln212_fu_669_p2;
    sc_signal< sc_lv<6> > add_ln212_reg_777;
    sc_signal< sc_logic > ap_CS_fsm_state31;
    sc_signal< sc_lv<10> > add_ln213_fu_675_p2;
    sc_signal< sc_lv<10> > add_ln213_reg_782;
    sc_signal< sc_lv<1> > icmp_ln212_fu_663_p2;
    sc_signal< sc_lv<7> > quantized_hidden_sta_address0;
    sc_signal< sc_logic > quantized_hidden_sta_ce0;
    sc_signal< sc_logic > quantized_hidden_sta_we0;
    sc_signal< sc_lv<8> > quantized_hidden_sta_d0;
    sc_signal< sc_lv<8> > quantized_hidden_sta_q0;
    sc_signal< sc_logic > quantized_hidden_sta_ce1;
    sc_signal< sc_lv<8> > quantized_hidden_sta_q1;
    sc_signal< sc_lv<7> > quantized_hidden_sta_1_address0;
    sc_signal< sc_logic > quantized_hidden_sta_1_ce0;
    sc_signal< sc_logic > quantized_hidden_sta_1_we0;
    sc_signal< sc_lv<8> > quantized_hidden_sta_1_d0;
    sc_signal< sc_lv<8> > quantized_hidden_sta_1_q0;
    sc_signal< sc_logic > quantized_hidden_sta_1_ce1;
    sc_signal< sc_lv<8> > quantized_hidden_sta_1_q1;
    sc_signal< sc_lv<7> > quantized_hidden_sta_2_address0;
    sc_signal< sc_logic > quantized_hidden_sta_2_ce0;
    sc_signal< sc_logic > quantized_hidden_sta_2_we0;
    sc_signal< sc_lv<8> > quantized_hidden_sta_2_d0;
    sc_signal< sc_lv<8> > quantized_hidden_sta_2_q0;
    sc_signal< sc_logic > quantized_hidden_sta_2_ce1;
    sc_signal< sc_lv<8> > quantized_hidden_sta_2_q1;
    sc_signal< sc_lv<7> > quantized_hidden_sta_3_address0;
    sc_signal< sc_logic > quantized_hidden_sta_3_ce0;
    sc_signal< sc_logic > quantized_hidden_sta_3_we0;
    sc_signal< sc_lv<8> > quantized_hidden_sta_3_d0;
    sc_signal< sc_lv<8> > quantized_hidden_sta_3_q0;
    sc_signal< sc_logic > quantized_hidden_sta_3_ce1;
    sc_signal< sc_lv<8> > quantized_hidden_sta_3_q1;
    sc_signal< sc_lv<9> > q_proj_re_0_V_address0;
    sc_signal< sc_logic > q_proj_re_0_V_ce0;
    sc_signal< sc_logic > q_proj_re_0_V_we0;
    sc_signal< sc_lv<40> > q_proj_re_0_V_d0;
    sc_signal< sc_lv<40> > q_proj_re_0_V_q0;
    sc_signal< sc_lv<9> > k_proj_re_0_V_address0;
    sc_signal< sc_logic > k_proj_re_0_V_ce0;
    sc_signal< sc_logic > k_proj_re_0_V_we0;
    sc_signal< sc_lv<40> > k_proj_re_0_V_d0;
    sc_signal< sc_lv<40> > k_proj_re_0_V_q0;
    sc_signal< sc_lv<9> > v_proj_re_0_V_address0;
    sc_signal< sc_logic > v_proj_re_0_V_ce0;
    sc_signal< sc_logic > v_proj_re_0_V_we0;
    sc_signal< sc_lv<40> > v_proj_re_0_V_d0;
    sc_signal< sc_lv<40> > v_proj_re_0_V_q0;
    sc_signal< sc_lv<9> > q_proj_0_V_address0;
    sc_signal< sc_logic > q_proj_0_V_ce0;
    sc_signal< sc_logic > q_proj_0_V_we0;
    sc_signal< sc_lv<40> > q_proj_0_V_q0;
    sc_signal< sc_logic > q_proj_0_V_ce1;
    sc_signal< sc_lv<40> > q_proj_0_V_q1;
    sc_signal< sc_lv<9> > k_proj_0_V_address0;
    sc_signal< sc_logic > k_proj_0_V_ce0;
    sc_signal< sc_logic > k_proj_0_V_we0;
    sc_signal< sc_lv<40> > k_proj_0_V_q0;
    sc_signal< sc_logic > k_proj_0_V_ce1;
    sc_signal< sc_lv<40> > k_proj_0_V_q1;
    sc_signal< sc_lv<9> > v_proj_0_V_address0;
    sc_signal< sc_logic > v_proj_0_V_ce0;
    sc_signal< sc_logic > v_proj_0_V_we0;
    sc_signal< sc_lv<40> > v_proj_0_V_q0;
    sc_signal< sc_lv<9> > q_embed_0_V_address0;
    sc_signal< sc_logic > q_embed_0_V_ce0;
    sc_signal< sc_logic > q_embed_0_V_we0;
    sc_signal< sc_lv<40> > q_embed_0_V_q0;
    sc_signal< sc_lv<9> > k_embed_0_V_address0;
    sc_signal< sc_logic > k_embed_0_V_ce0;
    sc_signal< sc_logic > k_embed_0_V_we0;
    sc_signal< sc_lv<40> > k_embed_0_V_q0;
    sc_signal< sc_lv<12> > k_cache_upd_V_address0;
    sc_signal< sc_logic > k_cache_upd_V_ce0;
    sc_signal< sc_logic > k_cache_upd_V_we0;
    sc_signal< sc_lv<40> > k_cache_upd_V_q0;
    sc_signal< sc_lv<12> > v_cache_upd_V_address0;
    sc_signal< sc_logic > v_cache_upd_V_ce0;
    sc_signal< sc_logic > v_cache_upd_V_we0;
    sc_signal< sc_lv<40> > v_cache_upd_V_q0;
    sc_signal< sc_lv<12> > k_proj_transposed_V_address0;
    sc_signal< sc_logic > k_proj_transposed_V_ce0;
    sc_signal< sc_logic > k_proj_transposed_V_we0;
    sc_signal< sc_lv<40> > k_proj_transposed_V_q0;
    sc_signal< sc_lv<6> > attn_weights_0_V_address0;
    sc_signal< sc_logic > attn_weights_0_V_ce0;
    sc_signal< sc_logic > attn_weights_0_V_we0;
    sc_signal< sc_lv<40> > attn_weights_0_V_d0;
    sc_signal< sc_lv<9> > attn_output_0_address0;
    sc_signal< sc_logic > attn_output_0_ce0;
    sc_signal< sc_logic > attn_output_0_we0;
    sc_signal< sc_lv<40> > attn_output_0_q0;
    sc_signal< sc_lv<9> > attn_output_2D_0_V_address0;
    sc_signal< sc_logic > attn_output_2D_0_V_ce0;
    sc_signal< sc_logic > attn_output_2D_0_V_we0;
    sc_signal< sc_lv<40> > attn_output_2D_0_V_d0;
    sc_signal< sc_lv<40> > attn_output_2D_0_V_q0;
    sc_signal< sc_lv<7> > quantized_final_outp_address0;
    sc_signal< sc_logic > quantized_final_outp_ce0;
    sc_signal< sc_logic > quantized_final_outp_we0;
    sc_signal< sc_lv<8> > quantized_final_outp_d0;
    sc_signal< sc_lv<8> > quantized_final_outp_q0;
    sc_signal< sc_logic > quantized_final_outp_ce1;
    sc_signal< sc_lv<8> > quantized_final_outp_q1;
    sc_signal< sc_lv<7> > quantized_final_outp_1_address0;
    sc_signal< sc_logic > quantized_final_outp_1_ce0;
    sc_signal< sc_logic > quantized_final_outp_1_we0;
    sc_signal< sc_lv<8> > quantized_final_outp_1_d0;
    sc_signal< sc_lv<8> > quantized_final_outp_1_q0;
    sc_signal< sc_logic > quantized_final_outp_1_ce1;
    sc_signal< sc_lv<8> > quantized_final_outp_1_q1;
    sc_signal< sc_lv<7> > quantized_final_outp_2_address0;
    sc_signal< sc_logic > quantized_final_outp_2_ce0;
    sc_signal< sc_logic > quantized_final_outp_2_we0;
    sc_signal< sc_lv<8> > quantized_final_outp_2_d0;
    sc_signal< sc_lv<8> > quantized_final_outp_2_q0;
    sc_signal< sc_logic > quantized_final_outp_2_ce1;
    sc_signal< sc_lv<8> > quantized_final_outp_2_q1;
    sc_signal< sc_lv<7> > quantized_final_outp_3_address0;
    sc_signal< sc_logic > quantized_final_outp_3_ce0;
    sc_signal< sc_logic > quantized_final_outp_3_we0;
    sc_signal< sc_lv<8> > quantized_final_outp_3_d0;
    sc_signal< sc_lv<8> > quantized_final_outp_3_q0;
    sc_signal< sc_logic > quantized_final_outp_3_ce1;
    sc_signal< sc_lv<8> > quantized_final_outp_3_q1;
    sc_signal< sc_logic > grp_rms_norm_384_s_fu_313_ap_start;
    sc_signal< sc_logic > grp_rms_norm_384_s_fu_313_ap_done;
    sc_signal< sc_logic > grp_rms_norm_384_s_fu_313_ap_idle;
    sc_signal< sc_logic > grp_rms_norm_384_s_fu_313_ap_ready;
    sc_signal< sc_lv<9> > grp_rms_norm_384_s_fu_313_input_0_V_address0;
    sc_signal< sc_logic > grp_rms_norm_384_s_fu_313_input_0_V_ce0;
    sc_signal< sc_logic > grp_rms_norm_384_s_fu_313_input_0_V_we0;
    sc_signal< sc_lv<40> > grp_rms_norm_384_s_fu_313_input_0_V_d0;
    sc_signal< sc_lv<40> > grp_rms_norm_384_s_fu_313_input_0_V_q0;
    sc_signal< sc_lv<9> > grp_rms_norm_384_s_fu_313_weight_V_address0;
    sc_signal< sc_logic > grp_rms_norm_384_s_fu_313_weight_V_ce0;
    sc_signal< sc_lv<40> > grp_rms_norm_384_s_fu_313_weight_V_q0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_ap_start;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_ap_done;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_ap_idle;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_ap_ready;
    sc_signal< sc_lv<7> > grp_linear_forward_no_mu_fu_322_input_0_0_V_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_input_0_0_V_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_322_input_0_0_V_q0;
    sc_signal< sc_lv<7> > grp_linear_forward_no_mu_fu_322_input_0_0_V_address1;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_input_0_0_V_ce1;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_322_input_0_0_V_q1;
    sc_signal< sc_lv<7> > grp_linear_forward_no_mu_fu_322_input_1_0_V_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_input_1_0_V_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_322_input_1_0_V_q0;
    sc_signal< sc_lv<7> > grp_linear_forward_no_mu_fu_322_input_1_0_V_address1;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_input_1_0_V_ce1;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_322_input_1_0_V_q1;
    sc_signal< sc_lv<7> > grp_linear_forward_no_mu_fu_322_input_2_0_V_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_input_2_0_V_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_322_input_2_0_V_q0;
    sc_signal< sc_lv<7> > grp_linear_forward_no_mu_fu_322_input_2_0_V_address1;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_input_2_0_V_ce1;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_322_input_2_0_V_q1;
    sc_signal< sc_lv<7> > grp_linear_forward_no_mu_fu_322_input_3_0_V_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_input_3_0_V_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_322_input_3_0_V_q0;
    sc_signal< sc_lv<7> > grp_linear_forward_no_mu_fu_322_input_3_0_V_address1;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_input_3_0_V_ce1;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_322_input_3_0_V_q1;
    sc_signal< sc_lv<9> > grp_linear_forward_no_mu_fu_322_output_0_V_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_output_0_V_ce0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_output_0_V_we0;
    sc_signal< sc_lv<40> > grp_linear_forward_no_mu_fu_322_output_0_V_d0;
    sc_signal< sc_lv<40> > grp_linear_forward_no_mu_fu_322_output_0_V_q0;
    sc_signal< sc_lv<16> > grp_linear_forward_no_mu_fu_322_packed_weights_address0;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_packed_weights_ce0;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_322_packed_weights_q0;
    sc_signal< sc_lv<16> > grp_linear_forward_no_mu_fu_322_packed_weights_address1;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_packed_weights_ce1;
    sc_signal< sc_lv<8> > grp_linear_forward_no_mu_fu_322_packed_weights_q1;
    sc_signal< sc_lv<22> > grp_linear_forward_no_mu_fu_322_w_scale_V;
    sc_signal< sc_logic > grp_softmax_1_8_6_s_fu_343_ap_start;
    sc_signal< sc_logic > grp_softmax_1_8_6_s_fu_343_ap_done;
    sc_signal< sc_logic > grp_softmax_1_8_6_s_fu_343_ap_idle;
    sc_signal< sc_logic > grp_softmax_1_8_6_s_fu_343_ap_ready;
    sc_signal< sc_lv<6> > grp_softmax_1_8_6_s_fu_343_input_0_V_address0;
    sc_signal< sc_logic > grp_softmax_1_8_6_s_fu_343_input_0_V_ce0;
    sc_signal< sc_logic > grp_softmax_1_8_6_s_fu_343_input_0_V_we0;
    sc_signal< sc_lv<40> > grp_softmax_1_8_6_s_fu_343_input_0_V_d0;
    sc_signal< sc_logic > grp_quantize_activation_fu_354_ap_start;
    sc_signal< sc_logic > grp_quantize_activation_fu_354_ap_idle;
    sc_signal< sc_lv<9> > grp_quantize_activation_fu_354_input_0_V_address0;
    sc_signal< sc_logic > grp_quantize_activation_fu_354_input_0_V_ce0;
    sc_signal< sc_lv<40> > grp_quantize_activation_fu_354_input_0_V_q0;
    sc_signal< sc_lv<7> > grp_quantize_activation_fu_354_output_states_0_0_V_address0;
    sc_signal< sc_logic > grp_quantize_activation_fu_354_output_states_0_0_V_ce0;
    sc_signal< sc_logic > grp_quantize_activation_fu_354_output_states_0_0_V_we0;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_354_output_states_0_0_V_d0;
    sc_signal< sc_lv<7> > grp_quantize_activation_fu_354_output_states_1_0_V_address0;
    sc_signal< sc_logic > grp_quantize_activation_fu_354_output_states_1_0_V_ce0;
    sc_signal< sc_logic > grp_quantize_activation_fu_354_output_states_1_0_V_we0;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_354_output_states_1_0_V_d0;
    sc_signal< sc_lv<7> > grp_quantize_activation_fu_354_output_states_2_0_V_address0;
    sc_signal< sc_logic > grp_quantize_activation_fu_354_output_states_2_0_V_ce0;
    sc_signal< sc_logic > grp_quantize_activation_fu_354_output_states_2_0_V_we0;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_354_output_states_2_0_V_d0;
    sc_signal< sc_lv<7> > grp_quantize_activation_fu_354_output_states_3_0_V_address0;
    sc_signal< sc_logic > grp_quantize_activation_fu_354_output_states_3_0_V_ce0;
    sc_signal< sc_logic > grp_quantize_activation_fu_354_output_states_3_0_V_we0;
    sc_signal< sc_lv<8> > grp_quantize_activation_fu_354_output_states_3_0_V_d0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_364_ap_start;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_364_ap_done;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_364_ap_idle;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_364_ap_ready;
    sc_signal< sc_lv<9> > grp_apply_rotary_pos_emb_fu_364_input_q_0_V_address0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_364_input_q_0_V_ce0;
    sc_signal< sc_lv<9> > grp_apply_rotary_pos_emb_fu_364_input_q_0_V_address1;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_364_input_q_0_V_ce1;
    sc_signal< sc_lv<9> > grp_apply_rotary_pos_emb_fu_364_input_k_0_V_address0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_364_input_k_0_V_ce0;
    sc_signal< sc_lv<9> > grp_apply_rotary_pos_emb_fu_364_input_k_0_V_address1;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_364_input_k_0_V_ce1;
    sc_signal< sc_lv<9> > grp_apply_rotary_pos_emb_fu_364_output_q_0_V_address0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_364_output_q_0_V_ce0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_364_output_q_0_V_we0;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_364_output_q_0_V_d0;
    sc_signal< sc_lv<9> > grp_apply_rotary_pos_emb_fu_364_output_k_0_V_address0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_364_output_k_0_V_ce0;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_364_output_k_0_V_we0;
    sc_signal< sc_lv<40> > grp_apply_rotary_pos_emb_fu_364_output_k_0_V_d0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_376_ap_start;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_376_ap_done;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_376_ap_idle;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_376_ap_ready;
    sc_signal< sc_lv<6> > grp_GEMM_3D_float_fu_376_input_1_0_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_376_input_1_0_V_ce0;
    sc_signal< sc_lv<12> > grp_GEMM_3D_float_fu_376_input_2_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_376_input_2_V_ce0;
    sc_signal< sc_lv<9> > grp_GEMM_3D_float_fu_376_output_0_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_376_output_0_V_ce0;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_376_output_0_V_we0;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_fu_376_output_0_V_d0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_383_ap_start;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_383_ap_done;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_383_ap_idle;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_383_ap_ready;
    sc_signal< sc_lv<9> > grp_GEMM_3D_float_1_fu_383_input_1_0_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_383_input_1_0_V_ce0;
    sc_signal< sc_lv<12> > grp_GEMM_3D_float_1_fu_383_input_2_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_383_input_2_V_ce0;
    sc_signal< sc_lv<6> > grp_GEMM_3D_float_1_fu_383_output_0_V_address0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_383_output_0_V_ce0;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_383_output_0_V_we0;
    sc_signal< sc_lv<40> > grp_GEMM_3D_float_1_fu_383_output_0_V_d0;
    sc_signal< sc_logic > grp_cache_update_fu_390_ap_start;
    sc_signal< sc_logic > grp_cache_update_fu_390_ap_done;
    sc_signal< sc_logic > grp_cache_update_fu_390_ap_idle;
    sc_signal< sc_logic > grp_cache_update_fu_390_ap_ready;
    sc_signal< sc_lv<11> > grp_cache_update_fu_390_cache_in_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_390_cache_in_V_ce0;
    sc_signal< sc_lv<40> > grp_cache_update_fu_390_cache_in_V_q0;
    sc_signal< sc_lv<12> > grp_cache_update_fu_390_cache_out_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_390_cache_out_V_ce0;
    sc_signal< sc_logic > grp_cache_update_fu_390_cache_out_V_we0;
    sc_signal< sc_lv<40> > grp_cache_update_fu_390_cache_out_V_d0;
    sc_signal< sc_lv<9> > grp_cache_update_fu_390_update_0_V_address0;
    sc_signal< sc_logic > grp_cache_update_fu_390_update_0_V_ce0;
    sc_signal< sc_lv<40> > grp_cache_update_fu_390_update_0_V_q0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_399_ap_start;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_399_ap_done;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_399_ap_idle;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_399_ap_ready;
    sc_signal< sc_lv<12> > grp_transpose_last_two_d_fu_399_input_V_address0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_399_input_V_ce0;
    sc_signal< sc_lv<12> > grp_transpose_last_two_d_fu_399_output_V_address0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_399_output_V_ce0;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_399_output_V_we0;
    sc_signal< sc_lv<40> > grp_transpose_last_two_d_fu_399_output_V_d0;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_405_ap_start;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_405_ap_done;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_405_ap_idle;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_405_ap_ready;
    sc_signal< sc_lv<9> > grp_reshape_2D_to_3D_fu_405_input_0_V_address0;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_405_input_0_V_ce0;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_405_input_0_V_q0;
    sc_signal< sc_lv<9> > grp_reshape_2D_to_3D_fu_405_output_0_V_address0;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_405_output_0_V_ce0;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_405_output_0_V_we0;
    sc_signal< sc_lv<40> > grp_reshape_2D_to_3D_fu_405_output_0_V_d0;
    sc_signal< sc_logic > grp_init_3d_mem_fu_411_ap_start;
    sc_signal< sc_logic > grp_init_3d_mem_fu_411_ap_done;
    sc_signal< sc_logic > grp_init_3d_mem_fu_411_ap_idle;
    sc_signal< sc_logic > grp_init_3d_mem_fu_411_ap_ready;
    sc_signal< sc_lv<7> > grp_init_3d_mem_fu_411_mem_0_0_V_address0;
    sc_signal< sc_logic > grp_init_3d_mem_fu_411_mem_0_0_V_ce0;
    sc_signal< sc_logic > grp_init_3d_mem_fu_411_mem_0_0_V_we0;
    sc_signal< sc_lv<8> > grp_init_3d_mem_fu_411_mem_0_0_V_d0;
    sc_signal< sc_lv<7> > grp_init_3d_mem_fu_411_mem_1_0_V_address0;
    sc_signal< sc_logic > grp_init_3d_mem_fu_411_mem_1_0_V_ce0;
    sc_signal< sc_logic > grp_init_3d_mem_fu_411_mem_1_0_V_we0;
    sc_signal< sc_lv<8> > grp_init_3d_mem_fu_411_mem_1_0_V_d0;
    sc_signal< sc_lv<7> > grp_init_3d_mem_fu_411_mem_2_0_V_address0;
    sc_signal< sc_logic > grp_init_3d_mem_fu_411_mem_2_0_V_ce0;
    sc_signal< sc_logic > grp_init_3d_mem_fu_411_mem_2_0_V_we0;
    sc_signal< sc_lv<8> > grp_init_3d_mem_fu_411_mem_2_0_V_d0;
    sc_signal< sc_lv<7> > grp_init_3d_mem_fu_411_mem_3_0_V_address0;
    sc_signal< sc_logic > grp_init_3d_mem_fu_411_mem_3_0_V_ce0;
    sc_signal< sc_logic > grp_init_3d_mem_fu_411_mem_3_0_V_we0;
    sc_signal< sc_lv<8> > grp_init_3d_mem_fu_411_mem_3_0_V_d0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_423_ap_start;
    sc_signal< sc_logic > grp_init_2d_mem_fu_423_ap_done;
    sc_signal< sc_logic > grp_init_2d_mem_fu_423_ap_idle;
    sc_signal< sc_logic > grp_init_2d_mem_fu_423_ap_ready;
    sc_signal< sc_lv<9> > grp_init_2d_mem_fu_423_mem_0_V_address0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_423_mem_0_V_ce0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_423_mem_0_V_we0;
    sc_signal< sc_lv<40> > grp_init_2d_mem_fu_423_mem_0_V_d0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_429_ap_start;
    sc_signal< sc_logic > grp_init_2d_mem_fu_429_ap_done;
    sc_signal< sc_logic > grp_init_2d_mem_fu_429_ap_idle;
    sc_signal< sc_logic > grp_init_2d_mem_fu_429_ap_ready;
    sc_signal< sc_lv<9> > grp_init_2d_mem_fu_429_mem_0_V_address0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_429_mem_0_V_ce0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_429_mem_0_V_we0;
    sc_signal< sc_lv<40> > grp_init_2d_mem_fu_429_mem_0_V_d0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_435_ap_start;
    sc_signal< sc_logic > grp_init_2d_mem_fu_435_ap_done;
    sc_signal< sc_logic > grp_init_2d_mem_fu_435_ap_idle;
    sc_signal< sc_logic > grp_init_2d_mem_fu_435_ap_ready;
    sc_signal< sc_lv<9> > grp_init_2d_mem_fu_435_mem_0_V_address0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_435_mem_0_V_ce0;
    sc_signal< sc_logic > grp_init_2d_mem_fu_435_mem_0_V_we0;
    sc_signal< sc_lv<40> > grp_init_2d_mem_fu_435_mem_0_V_d0;
    sc_signal< sc_lv<4> > h_0_reg_269;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<3> > d_0_0_reg_280;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<4> > h106_0_0_reg_291;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<6> > d107_0_0_reg_302;
    sc_signal< sc_logic > ap_CS_fsm_state32;
    sc_signal< sc_logic > grp_rms_norm_384_s_fu_313_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_logic > ap_CS_fsm_state33;
    sc_signal< sc_logic > grp_linear_forward_no_mu_fu_322_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state36;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state37;
    sc_signal< sc_logic > grp_softmax_1_8_6_s_fu_343_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > grp_quantize_activation_fu_354_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_logic > ap_CS_fsm_state34;
    sc_signal< sc_logic > grp_apply_rotary_pos_emb_fu_364_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_GEMM_3D_float_fu_376_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_logic > grp_GEMM_3D_float_1_fu_383_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > grp_cache_update_fu_390_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_transpose_last_two_d_fu_399_ap_start_reg;
    sc_signal< sc_logic > grp_reshape_2D_to_3D_fu_405_ap_start_reg;
    sc_signal< sc_logic > grp_init_3d_mem_fu_411_ap_start_reg;
    sc_signal< sc_logic > grp_init_2d_mem_fu_423_ap_start_reg;
    sc_signal< sc_logic > grp_init_2d_mem_fu_429_ap_start_reg;
    sc_signal< sc_logic > grp_init_2d_mem_fu_435_ap_start_reg;
    sc_signal< sc_lv<64> > sext_ln1265_fu_506_p1;
    sc_signal< sc_lv<64> > sext_ln203_fu_685_p1;
    sc_signal< sc_lv<64> > zext_ln213_1_fu_693_p1;
    sc_signal< sc_lv<40> > select_ln1148_2_fu_579_p3;
    sc_signal< sc_lv<5> > tmp_97_fu_467_p3;
    sc_signal< sc_lv<7> > tmp_96_fu_459_p3;
    sc_signal< sc_lv<7> > zext_ln1265_fu_475_p1;
    sc_signal< sc_lv<7> > zext_ln1265_2_fu_497_p1;
    sc_signal< sc_lv<7> > add_ln1265_fu_501_p2;
    sc_signal< sc_lv<56> > shl_ln4_fu_519_p3;
    sc_signal< sc_lv<58> > grp_fu_530_p0;
    sc_signal< sc_lv<113> > sub_ln1148_fu_546_p2;
    sc_signal< sc_lv<38> > tmp_112_fu_551_p4;
    sc_signal< sc_lv<40> > sext_ln703_fu_567_p1;
    sc_signal< sc_lv<40> > sub_ln703_fu_570_p2;
    sc_signal< sc_lv<40> > sext_ln703_122_fu_576_p1;
    sc_signal< sc_lv<3> > trunc_ln213_fu_599_p1;
    sc_signal< sc_lv<9> > shl_ln_fu_603_p3;
    sc_signal< sc_lv<7> > shl_ln213_1_fu_615_p3;
    sc_signal< sc_lv<10> > zext_ln213_fu_611_p1;
    sc_signal< sc_lv<10> > zext_ln213_2_fu_623_p1;
    sc_signal< sc_lv<8> > tmp_99_fu_641_p3;
    sc_signal< sc_lv<10> > tmp_98_fu_633_p3;
    sc_signal< sc_lv<10> > zext_ln203_fu_649_p1;
    sc_signal< sc_lv<10> > zext_ln212_fu_659_p1;
    sc_signal< sc_lv<10> > add_ln203_fu_680_p2;
    sc_signal< sc_lv<32> > sext_ln213_fu_690_p1;
    sc_signal< sc_lv<37> > ap_NS_fsm;
    sc_signal< bool > ap_block_state2_on_subcall_done;
    sc_signal< bool > ap_block_state8_on_subcall_done;
    sc_signal< bool > ap_block_state10_on_subcall_done;
    sc_signal< bool > ap_block_state12_on_subcall_done;
    sc_signal< bool > ap_block_state16_on_subcall_done;
    sc_signal< bool > ap_block_state27_on_subcall_done;
    sc_signal< bool > ap_block_state33_on_subcall_done;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<37> ap_ST_fsm_state1;
    static const sc_lv<37> ap_ST_fsm_state2;
    static const sc_lv<37> ap_ST_fsm_state3;
    static const sc_lv<37> ap_ST_fsm_state4;
    static const sc_lv<37> ap_ST_fsm_state5;
    static const sc_lv<37> ap_ST_fsm_state6;
    static const sc_lv<37> ap_ST_fsm_state7;
    static const sc_lv<37> ap_ST_fsm_state8;
    static const sc_lv<37> ap_ST_fsm_state9;
    static const sc_lv<37> ap_ST_fsm_state10;
    static const sc_lv<37> ap_ST_fsm_state11;
    static const sc_lv<37> ap_ST_fsm_state12;
    static const sc_lv<37> ap_ST_fsm_state13;
    static const sc_lv<37> ap_ST_fsm_state14;
    static const sc_lv<37> ap_ST_fsm_state15;
    static const sc_lv<37> ap_ST_fsm_state16;
    static const sc_lv<37> ap_ST_fsm_state17;
    static const sc_lv<37> ap_ST_fsm_state18;
    static const sc_lv<37> ap_ST_fsm_state19;
    static const sc_lv<37> ap_ST_fsm_state20;
    static const sc_lv<37> ap_ST_fsm_state21;
    static const sc_lv<37> ap_ST_fsm_state22;
    static const sc_lv<37> ap_ST_fsm_state23;
    static const sc_lv<37> ap_ST_fsm_state24;
    static const sc_lv<37> ap_ST_fsm_state25;
    static const sc_lv<37> ap_ST_fsm_state26;
    static const sc_lv<37> ap_ST_fsm_state27;
    static const sc_lv<37> ap_ST_fsm_state28;
    static const sc_lv<37> ap_ST_fsm_state29;
    static const sc_lv<37> ap_ST_fsm_state30;
    static const sc_lv<37> ap_ST_fsm_state31;
    static const sc_lv<37> ap_ST_fsm_state32;
    static const sc_lv<37> ap_ST_fsm_state33;
    static const sc_lv<37> ap_ST_fsm_state34;
    static const sc_lv<37> ap_ST_fsm_state35;
    static const sc_lv<37> ap_ST_fsm_state36;
    static const sc_lv<37> ap_ST_fsm_state37;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_22;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_1D;
    static const sc_lv<32> ap_const_lv32_1E;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<6> ap_const_lv6_0;
    static const sc_lv<32> ap_const_lv32_1F;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<32> ap_const_lv32_20;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_23;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_24;
    static const sc_lv<22> ap_const_lv22_132AE2;
    static const sc_lv<22> ap_const_lv22_12D593;
    static const sc_lv<22> ap_const_lv22_AED1D;
    static const sc_lv<22> ap_const_lv22_B1C47;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_21;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<4> ap_const_lv4_8;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<3> ap_const_lv3_6;
    static const sc_lv<3> ap_const_lv3_1;
    static const sc_lv<32> ap_const_lv32_27;
    static const sc_lv<16> ap_const_lv16_0;
    static const sc_lv<113> ap_const_lv113_1279A935CB44F3B;
    static const sc_lv<32> ap_const_lv32_4B;
    static const sc_lv<32> ap_const_lv32_70;
    static const sc_lv<113> ap_const_lv113_0;
    static const sc_lv<40> ap_const_lv40_0;
    static const sc_lv<6> ap_const_lv6_30;
    static const sc_lv<6> ap_const_lv6_1;
    static const bool ap_const_boolean_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_clk_no_reset_();
    void thread_add_ln1265_fu_501_p2();
    void thread_add_ln180_fu_491_p2();
    void thread_add_ln203_fu_680_p2();
    void thread_add_ln211_fu_593_p2();
    void thread_add_ln212_fu_669_p2();
    void thread_add_ln213_fu_675_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state30();
    void thread_ap_CS_fsm_state31();
    void thread_ap_CS_fsm_state32();
    void thread_ap_CS_fsm_state33();
    void thread_ap_CS_fsm_state34();
    void thread_ap_CS_fsm_state35();
    void thread_ap_CS_fsm_state36();
    void thread_ap_CS_fsm_state37();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_block_state10_on_subcall_done();
    void thread_ap_block_state12_on_subcall_done();
    void thread_ap_block_state16_on_subcall_done();
    void thread_ap_block_state27_on_subcall_done();
    void thread_ap_block_state2_on_subcall_done();
    void thread_ap_block_state33_on_subcall_done();
    void thread_ap_block_state8_on_subcall_done();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_attn_output_0_address0();
    void thread_attn_output_0_ce0();
    void thread_attn_output_0_we0();
    void thread_attn_output_2D_0_V_address0();
    void thread_attn_output_2D_0_V_ce0();
    void thread_attn_output_2D_0_V_d0();
    void thread_attn_output_2D_0_V_we0();
    void thread_attn_weights_0_V_address0();
    void thread_attn_weights_0_V_ce0();
    void thread_attn_weights_0_V_d0();
    void thread_attn_weights_0_V_we0();
    void thread_final_output_0_V_address0();
    void thread_final_output_0_V_ce0();
    void thread_final_output_0_V_d0();
    void thread_final_output_0_V_we0();
    void thread_grp_GEMM_3D_float_1_fu_383_ap_start();
    void thread_grp_GEMM_3D_float_fu_376_ap_start();
    void thread_grp_apply_rotary_pos_emb_fu_364_ap_start();
    void thread_grp_cache_update_fu_390_ap_start();
    void thread_grp_cache_update_fu_390_cache_in_V_q0();
    void thread_grp_cache_update_fu_390_update_0_V_q0();
    void thread_grp_fu_530_p0();
    void thread_grp_init_2d_mem_fu_423_ap_start();
    void thread_grp_init_2d_mem_fu_429_ap_start();
    void thread_grp_init_2d_mem_fu_435_ap_start();
    void thread_grp_init_3d_mem_fu_411_ap_start();
    void thread_grp_linear_forward_no_mu_fu_322_ap_start();
    void thread_grp_linear_forward_no_mu_fu_322_input_0_0_V_q0();
    void thread_grp_linear_forward_no_mu_fu_322_input_0_0_V_q1();
    void thread_grp_linear_forward_no_mu_fu_322_input_1_0_V_q0();
    void thread_grp_linear_forward_no_mu_fu_322_input_1_0_V_q1();
    void thread_grp_linear_forward_no_mu_fu_322_input_2_0_V_q0();
    void thread_grp_linear_forward_no_mu_fu_322_input_2_0_V_q1();
    void thread_grp_linear_forward_no_mu_fu_322_input_3_0_V_q0();
    void thread_grp_linear_forward_no_mu_fu_322_input_3_0_V_q1();
    void thread_grp_linear_forward_no_mu_fu_322_output_0_V_q0();
    void thread_grp_linear_forward_no_mu_fu_322_packed_weights_q0();
    void thread_grp_linear_forward_no_mu_fu_322_packed_weights_q1();
    void thread_grp_linear_forward_no_mu_fu_322_w_scale_V();
    void thread_grp_quantize_activation_fu_354_ap_start();
    void thread_grp_quantize_activation_fu_354_input_0_V_q0();
    void thread_grp_reshape_2D_to_3D_fu_405_ap_start();
    void thread_grp_reshape_2D_to_3D_fu_405_input_0_V_q0();
    void thread_grp_rms_norm_384_s_fu_313_ap_start();
    void thread_grp_rms_norm_384_s_fu_313_input_0_V_q0();
    void thread_grp_rms_norm_384_s_fu_313_weight_V_q0();
    void thread_grp_softmax_1_8_6_s_fu_343_ap_start();
    void thread_grp_transpose_last_two_d_fu_399_ap_start();
    void thread_h_fu_453_p2();
    void thread_hidden_states_0_V_address0();
    void thread_hidden_states_0_V_ce0();
    void thread_hidden_states_0_V_d0();
    void thread_hidden_states_0_V_we0();
    void thread_icmp_ln178_fu_447_p2();
    void thread_icmp_ln180_fu_485_p2();
    void thread_icmp_ln211_fu_587_p2();
    void thread_icmp_ln212_fu_663_p2();
    void thread_k_cache_V_ce0();
    void thread_k_cache_upd_V_address0();
    void thread_k_cache_upd_V_ce0();
    void thread_k_cache_upd_V_we0();
    void thread_k_embed_0_V_address0();
    void thread_k_embed_0_V_ce0();
    void thread_k_embed_0_V_we0();
    void thread_k_proj_0_V_address0();
    void thread_k_proj_0_V_ce0();
    void thread_k_proj_0_V_ce1();
    void thread_k_proj_0_V_we0();
    void thread_k_proj_re_0_V_address0();
    void thread_k_proj_re_0_V_ce0();
    void thread_k_proj_re_0_V_d0();
    void thread_k_proj_re_0_V_we0();
    void thread_k_proj_transposed_V_address0();
    void thread_k_proj_transposed_V_ce0();
    void thread_k_proj_transposed_V_we0();
    void thread_k_weights_ce0();
    void thread_k_weights_ce1();
    void thread_ln_weight_V_ce0();
    void thread_ln_weight_in_V_ce0();
    void thread_o_weights_ce0();
    void thread_o_weights_ce1();
    void thread_q_embed_0_V_address0();
    void thread_q_embed_0_V_ce0();
    void thread_q_embed_0_V_we0();
    void thread_q_proj_0_V_address0();
    void thread_q_proj_0_V_ce0();
    void thread_q_proj_0_V_ce1();
    void thread_q_proj_0_V_we0();
    void thread_q_proj_re_0_V_address0();
    void thread_q_proj_re_0_V_ce0();
    void thread_q_proj_re_0_V_d0();
    void thread_q_proj_re_0_V_we0();
    void thread_q_weights_ce0();
    void thread_q_weights_ce1();
    void thread_quantized_final_outp_1_address0();
    void thread_quantized_final_outp_1_ce0();
    void thread_quantized_final_outp_1_ce1();
    void thread_quantized_final_outp_1_d0();
    void thread_quantized_final_outp_1_we0();
    void thread_quantized_final_outp_2_address0();
    void thread_quantized_final_outp_2_ce0();
    void thread_quantized_final_outp_2_ce1();
    void thread_quantized_final_outp_2_d0();
    void thread_quantized_final_outp_2_we0();
    void thread_quantized_final_outp_3_address0();
    void thread_quantized_final_outp_3_ce0();
    void thread_quantized_final_outp_3_ce1();
    void thread_quantized_final_outp_3_d0();
    void thread_quantized_final_outp_3_we0();
    void thread_quantized_final_outp_address0();
    void thread_quantized_final_outp_ce0();
    void thread_quantized_final_outp_ce1();
    void thread_quantized_final_outp_d0();
    void thread_quantized_final_outp_we0();
    void thread_quantized_hidden_sta_1_address0();
    void thread_quantized_hidden_sta_1_ce0();
    void thread_quantized_hidden_sta_1_ce1();
    void thread_quantized_hidden_sta_1_d0();
    void thread_quantized_hidden_sta_1_we0();
    void thread_quantized_hidden_sta_2_address0();
    void thread_quantized_hidden_sta_2_ce0();
    void thread_quantized_hidden_sta_2_ce1();
    void thread_quantized_hidden_sta_2_d0();
    void thread_quantized_hidden_sta_2_we0();
    void thread_quantized_hidden_sta_3_address0();
    void thread_quantized_hidden_sta_3_ce0();
    void thread_quantized_hidden_sta_3_ce1();
    void thread_quantized_hidden_sta_3_d0();
    void thread_quantized_hidden_sta_3_we0();
    void thread_quantized_hidden_sta_address0();
    void thread_quantized_hidden_sta_ce0();
    void thread_quantized_hidden_sta_ce1();
    void thread_quantized_hidden_sta_d0();
    void thread_quantized_hidden_sta_we0();
    void thread_select_ln1148_2_fu_579_p3();
    void thread_select_ln1148_fu_561_p3();
    void thread_sext_ln1265_fu_506_p1();
    void thread_sext_ln203_fu_685_p1();
    void thread_sext_ln213_fu_690_p1();
    void thread_sext_ln703_122_fu_576_p1();
    void thread_sext_ln703_fu_567_p1();
    void thread_shl_ln213_1_fu_615_p3();
    void thread_shl_ln4_fu_519_p3();
    void thread_shl_ln_fu_603_p3();
    void thread_sub_ln1148_fu_546_p2();
    void thread_sub_ln1265_fu_479_p2();
    void thread_sub_ln203_fu_653_p2();
    void thread_sub_ln213_fu_627_p2();
    void thread_sub_ln703_fu_570_p2();
    void thread_tmp_112_fu_551_p4();
    void thread_tmp_96_fu_459_p3();
    void thread_tmp_97_fu_467_p3();
    void thread_tmp_98_fu_633_p3();
    void thread_tmp_99_fu_641_p3();
    void thread_trunc_ln213_fu_599_p1();
    void thread_v_cache_V_ce0();
    void thread_v_cache_upd_V_address0();
    void thread_v_cache_upd_V_ce0();
    void thread_v_cache_upd_V_we0();
    void thread_v_proj_0_V_address0();
    void thread_v_proj_0_V_ce0();
    void thread_v_proj_0_V_we0();
    void thread_v_proj_re_0_V_address0();
    void thread_v_proj_re_0_V_ce0();
    void thread_v_proj_re_0_V_d0();
    void thread_v_proj_re_0_V_we0();
    void thread_v_weights_ce0();
    void thread_v_weights_ce1();
    void thread_zext_ln1265_2_fu_497_p1();
    void thread_zext_ln1265_fu_475_p1();
    void thread_zext_ln203_fu_649_p1();
    void thread_zext_ln212_fu_659_p1();
    void thread_zext_ln213_1_fu_693_p1();
    void thread_zext_ln213_2_fu_623_p1();
    void thread_zext_ln213_fu_611_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
