{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1537827198253 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1537827198255 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 24 19:13:18 2018 " "Processing started: Mon Sep 24 19:13:18 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1537827198255 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827198255 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off clock_forba -c clock_forba " "Command: quartus_map --read_settings_files=on --write_settings_files=off clock_forba -c clock_forba" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827198255 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1537827198560 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1537827198561 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux5to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux5to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux5to1-arch " "Found design unit 1: mux5to1-arch" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213659 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux5to1 " "Found entity 1: mux5to1" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux6to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux6to1-arch " "Found design unit 1: mux6to1-arch" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213660 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux6to1 " "Found entity 1: mux6to1" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_forba.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clock_forba.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clock_forba-comportamento " "Found design unit 1: clock_forba-comportamento" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213661 ""} { "Info" "ISGN_ENTITY_NAME" "1 clock_forba " "Found entity 1: clock_forba" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorGenerico.vhd 3 1 " "Found 3 design units, including 1 entities, in source file divisorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 divisorGenerico-divisaoPor2 " "Found design unit 1: divisorGenerico-divisaoPor2" {  } { { "divisorGenerico.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/divisorGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213661 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 divisorGenerico-divisaoGenerica " "Found design unit 2: divisorGenerico-divisaoGenerica" {  } { { "divisorGenerico.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/divisorGenerico.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213661 ""} { "Info" "ISGN_ENTITY_NAME" "1 divisorGenerico " "Found entity 1: divisorGenerico" {  } { { "divisorGenerico.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/divisorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213661 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ULA.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ULA.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-rtl " "Found design unit 1: ULA-rtl" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/ULA.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213662 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/ULA.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213663 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fluxoDados.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fluxoDados.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fluxoDados-simples " "Found design unit 1: fluxoDados-simples" {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213663 ""} { "Info" "ISGN_ENTITY_NAME" "1 fluxoDados " "Found entity 1: fluxoDados" {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file registradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "registradorGenerico.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/registradorGenerico.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213664 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "registradorGenerico.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/registradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213664 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213664 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ControlUnit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ControlUnit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ControlUnit-BEHAVIOR " "Found design unit 1: ControlUnit-BEHAVIOR" {  } { { "ControlUnit.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/ControlUnit.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213665 ""} { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/ControlUnit.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1537827213665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213665 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "clock_forba " "Elaborating entity \"clock_forba\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1537827213739 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX0 clock_forba.vhd(19) " "VHDL Signal Declaration warning at clock_forba.vhd(19): used implicit default value for signal \"HEX0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827213741 "|clock_forba"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "HEX1 clock_forba.vhd(19) " "VHDL Signal Declaration warning at clock_forba.vhd(19): used implicit default value for signal \"HEX1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827213741 "|clock_forba"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "auxOverFlow clock_forba.vhd(25) " "VHDL Signal Declaration warning at clock_forba.vhd(25): used explicit default value for signal \"auxOverFlow\" because signal was never assigned a value" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 25 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1537827213741 "|clock_forba"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "auxReset clock_forba.vhd(27) " "VHDL Signal Declaration warning at clock_forba.vhd(27): used explicit default value for signal \"auxReset\" because signal was never assigned a value" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 27 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1537827213741 "|clock_forba"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pisca clock_forba.vhd(28) " "Verilog HDL or VHDL warning at clock_forba.vhd(28): object \"pisca\" assigned a value but never read" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537827213741 "|clock_forba"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "auxResetReg clock_forba.vhd(33) " "Verilog HDL or VHDL warning at clock_forba.vhd(33): object \"auxResetReg\" assigned a value but never read" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 33 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537827213741 "|clock_forba"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fluxoDados fluxoDados:FD " "Elaborating entity \"fluxoDados\" for hierarchy \"fluxoDados:FD\"" {  } { { "clock_forba.vhd" "FD" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537827213759 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "un_segundo_prox fluxoDados.vhd(22) " "VHDL Signal Declaration warning at fluxoDados.vhd(22): used implicit default value for signal \"un_segundo_prox\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827213760 "|clock_forba|fluxoDados:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dez_segundo_prox fluxoDados.vhd(22) " "VHDL Signal Declaration warning at fluxoDados.vhd(22): used implicit default value for signal \"dez_segundo_prox\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827213760 "|clock_forba|fluxoDados:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "un_minuto_prox fluxoDados.vhd(23) " "VHDL Signal Declaration warning at fluxoDados.vhd(23): used implicit default value for signal \"un_minuto_prox\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827213760 "|clock_forba|fluxoDados:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dez_minuto_prox fluxoDados.vhd(23) " "VHDL Signal Declaration warning at fluxoDados.vhd(23): used implicit default value for signal \"dez_minuto_prox\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 23 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827213760 "|clock_forba|fluxoDados:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "un_hora_prox fluxoDados.vhd(24) " "VHDL Signal Declaration warning at fluxoDados.vhd(24): used implicit default value for signal \"un_hora_prox\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827213760 "|clock_forba|fluxoDados:FD"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "dez_hora_prox fluxoDados.vhd(24) " "VHDL Signal Declaration warning at fluxoDados.vhd(24): used implicit default value for signal \"dez_hora_prox\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 24 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827213760 "|clock_forba|fluxoDados:FD"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "saidaULA fluxoDados.vhd(30) " "Verilog HDL or VHDL warning at fluxoDados.vhd(30): object \"saidaULA\" assigned a value but never read" {  } { { "fluxoDados.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1537827213760 "|clock_forba|fluxoDados:FD"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6to1 fluxoDados:FD\|mux6to1:muxTempo " "Elaborating entity \"mux6to1\" for hierarchy \"fluxoDados:FD\|mux6to1:muxTempo\"" {  } { { "fluxoDados.vhd" "muxTempo" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537827213769 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux6to1.vhd(33) " "Inferred latch for \"output\[0\]\" at mux6to1.vhd(33)" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213770 "|clock_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux6to1.vhd(33) " "Inferred latch for \"output\[1\]\" at mux6to1.vhd(33)" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213770 "|clock_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux6to1.vhd(33) " "Inferred latch for \"output\[2\]\" at mux6to1.vhd(33)" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213770 "|clock_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux6to1.vhd(33) " "Inferred latch for \"output\[3\]\" at mux6to1.vhd(33)" {  } { { "mux6to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux6to1.vhd" 33 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213770 "|clock_forba|fluxoDados:FD|mux6to1:muxTempo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux5to1 fluxoDados:FD\|mux5to1:muxConstante " "Elaborating entity \"mux5to1\" for hierarchy \"fluxoDados:FD\|mux5to1:muxConstante\"" {  } { { "fluxoDados.vhd" "muxConstante" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537827213795 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[0\] mux5to1.vhd(24) " "Inferred latch for \"output\[0\]\" at mux5to1.vhd(24)" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213796 "|clock_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[1\] mux5to1.vhd(24) " "Inferred latch for \"output\[1\]\" at mux5to1.vhd(24)" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213796 "|clock_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[2\] mux5to1.vhd(24) " "Inferred latch for \"output\[2\]\" at mux5to1.vhd(24)" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213796 "|clock_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output\[3\] mux5to1.vhd(24) " "Inferred latch for \"output\[3\]\" at mux5to1.vhd(24)" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827213796 "|clock_forba|fluxoDados:FD|mux5to1:muxConstante"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA fluxoDados:FD\|ULA:ULA " "Elaborating entity \"ULA\" for hierarchy \"fluxoDados:FD\|ULA:ULA\"" {  } { { "fluxoDados.vhd" "ULA" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537827213801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "registradorGenerico fluxoDados:FD\|registradorGenerico:un_segundo_reg " "Elaborating entity \"registradorGenerico\" for hierarchy \"fluxoDados:FD\|registradorGenerico:un_segundo_reg\"" {  } { { "fluxoDados.vhd" "un_segundo_reg" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/fluxoDados.vhd" 47 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537827213808 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:CU\"" {  } { { "clock_forba.vhd" "CU" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537827213813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "divisorGenerico divisorGenerico:freqPisca A:divisaogenerica " "Elaborating entity \"divisorGenerico\" using architecture \"A:divisaogenerica\" for hierarchy \"divisorGenerico:freqPisca\"" {  } { { "clock_forba.vhd" "freqPisca" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 63 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537827213840 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "conversorHex7Seg conversorHex7Seg:display2 " "Elaborating entity \"conversorHex7Seg\" for hierarchy \"conversorHex7Seg:display2\"" {  } { { "clock_forba.vhd" "display2" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 67 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537827213844 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux5to1:muxConstante\|output\[0\] " "LATCH primitive \"fluxoDados:FD\|mux5to1:muxConstante\|output\[0\]\" is permanently enabled" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1537827215983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux5to1:muxConstante\|output\[1\] " "LATCH primitive \"fluxoDados:FD\|mux5to1:muxConstante\|output\[1\]\" is permanently enabled" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1537827215983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux5to1:muxConstante\|output\[2\] " "LATCH primitive \"fluxoDados:FD\|mux5to1:muxConstante\|output\[2\]\" is permanently enabled" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1537827215983 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "fluxoDados:FD\|mux5to1:muxConstante\|output\[3\] " "LATCH primitive \"fluxoDados:FD\|mux5to1:muxConstante\|output\[3\]\" is permanently enabled" {  } { { "mux5to1.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/mux5to1.vhd" 24 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Analysis & Synthesis" 0 -1 1537827215983 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[0\] GND " "Pin \"HEX0\[0\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX0[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[1\] GND " "Pin \"HEX0\[1\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX0[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[2\] GND " "Pin \"HEX0\[2\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX0[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[3\] GND " "Pin \"HEX0\[3\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[4\] GND " "Pin \"HEX0\[4\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX0[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[5\] GND " "Pin \"HEX0\[5\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX0[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX0\[6\] GND " "Pin \"HEX0\[6\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX0[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[0\] GND " "Pin \"HEX1\[0\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX1[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[1\] GND " "Pin \"HEX1\[1\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[2\] GND " "Pin \"HEX1\[2\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[3\] GND " "Pin \"HEX1\[3\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[4\] GND " "Pin \"HEX1\[4\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX1[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[5\] GND " "Pin \"HEX1\[5\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX1[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1\[6\] GND " "Pin \"HEX1\[6\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX1[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[0\] GND " "Pin \"HEX2\[0\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[1\] GND " "Pin \"HEX2\[1\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[2\] GND " "Pin \"HEX2\[2\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[3\] GND " "Pin \"HEX2\[3\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[4\] GND " "Pin \"HEX2\[4\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[5\] GND " "Pin \"HEX2\[5\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX2\[6\] VCC " "Pin \"HEX2\[6\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX2[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[0\] GND " "Pin \"HEX3\[0\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX3[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[3\] GND " "Pin \"HEX3\[3\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX3[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[4\] GND " "Pin \"HEX3\[4\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX3[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[5\] GND " "Pin \"HEX3\[5\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX3[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX3[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[0\] GND " "Pin \"HEX4\[0\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX4[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[1\] GND " "Pin \"HEX4\[1\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX4[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[2\] GND " "Pin \"HEX4\[2\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX4[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[3\] GND " "Pin \"HEX4\[3\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX4[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[4\] GND " "Pin \"HEX4\[4\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX4[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[5\] GND " "Pin \"HEX4\[5\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX4[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX4\[6\] VCC " "Pin \"HEX4\[6\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX4[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[0\] GND " "Pin \"HEX5\[0\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX5[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[1\] GND " "Pin \"HEX5\[1\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX5[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[2\] GND " "Pin \"HEX5\[2\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX5[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[3\] GND " "Pin \"HEX5\[3\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX5[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[4\] GND " "Pin \"HEX5\[4\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX5[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[5\] GND " "Pin \"HEX5\[5\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX5[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX5\[6\] VCC " "Pin \"HEX5\[6\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX5[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[0\] GND " "Pin \"HEX6\[0\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX6[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[1\] GND " "Pin \"HEX6\[1\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX6[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[2\] GND " "Pin \"HEX6\[2\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX6[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[3\] GND " "Pin \"HEX6\[3\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX6[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[4\] GND " "Pin \"HEX6\[4\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX6[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[5\] GND " "Pin \"HEX6\[5\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX6[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX6\[6\] VCC " "Pin \"HEX6\[6\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX6[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[0\] GND " "Pin \"HEX7\[0\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX7[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[1\] GND " "Pin \"HEX7\[1\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX7[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[2\] GND " "Pin \"HEX7\[2\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX7[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[3\] GND " "Pin \"HEX7\[3\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX7[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[4\] GND " "Pin \"HEX7\[4\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX7[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[5\] GND " "Pin \"HEX7\[5\]\" is stuck at GND" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX7[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX7\[6\] VCC " "Pin \"HEX7\[6\]\" is stuck at VCC" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1537827216430 "|clock_forba|HEX7[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1537827216430 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "14 " "14 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1537827216554 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1537827217060 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1537827217060 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "24 " "Design contains 24 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[0\] " "No output dependent on input pin \"SW\[0\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[9]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[10\] " "No output dependent on input pin \"SW\[10\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[11\] " "No output dependent on input pin \"SW\[11\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[12\] " "No output dependent on input pin \"SW\[12\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[13\] " "No output dependent on input pin \"SW\[13\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[14\] " "No output dependent on input pin \"SW\[14\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[15\] " "No output dependent on input pin \"SW\[15\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[16\] " "No output dependent on input pin \"SW\[16\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[17\] " "No output dependent on input pin \"SW\[17\]\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|SW[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "proximoClock " "No output dependent on input pin \"proximoClock\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|proximoClock"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "clock_forba.vhd" "" { Text "/home/borba/Documentos/ComputerDesign/ComputerDesign2018.2/clock_forba/clock_forba.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1537827218324 "|clock_forba|CLOCK_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1537827218324 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "24 " "Implemented 24 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1537827218340 ""} { "Info" "ICUT_CUT_TM_OPINS" "56 " "Implemented 56 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1537827218340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1537827218340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "970 " "Peak virtual memory: 970 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1537827218354 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 24 19:13:38 2018 " "Processing ended: Mon Sep 24 19:13:38 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1537827218354 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1537827218354 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:39 " "Total CPU time (on all processors): 00:00:39" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1537827218354 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1537827218354 ""}
