CDC_FIFO.v,verilog,xil_defaultlib,../../../../UART.srcs/sources_1/ip/CDC_FIFO/sim/CDC_FIFO.v,
glbl.v,Verilog,xil_defaultlib,glbl.v
