// Seed: 2023538262
module module_0 (
    output wand id_0,
    input supply1 id_1,
    input wand id_2,
    output wire id_3,
    output wand id_4
);
  rtran (1, 1, id_3, 1);
endmodule
module module_1 (
    output wand id_0,
    output uwire id_1,
    output wand id_2,
    input tri1 id_3,
    input wire id_4,
    input tri0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    input tri0 id_9,
    input wor id_10,
    input tri id_11,
    output tri0 id_12,
    input tri id_13,
    input supply1 id_14,
    input uwire id_15,
    output supply0 id_16,
    output tri0 id_17,
    output supply1 id_18,
    input uwire id_19,
    input tri1 id_20,
    input supply1 id_21,
    input tri1 id_22,
    input supply0 id_23,
    input logic id_24,
    output supply1 id_25,
    input supply0 id_26,
    output supply0 id_27,
    input uwire id_28,
    output tri id_29,
    input wor id_30
    , id_41,
    output logic id_31,
    output wand id_32,
    input supply0 id_33,
    input wor id_34,
    output wand id_35,
    output supply1 id_36,
    input wor id_37,
    input tri0 id_38,
    output wor id_39
);
  wire id_42;
  tri1 id_43 = id_8;
  assign id_16 = (1 != 1 - 1);
  wire id_44;
  assign id_39 = 1 ? id_4 == 1'b0 : 1;
  always @(posedge ~id_15) repeat (1) for (id_25 = id_14 == 1; 1; id_43 = 1) id_31 <= id_24;
  tri0 id_45 = 1;
  assign id_17 = id_15;
  assign id_31 = 1;
  assign id_31 = id_21 * 1 - 1;
  module_0 modCall_1 (
      id_35,
      id_9,
      id_37,
      id_32,
      id_32
  );
  assign modCall_1.id_4 = 0;
endmodule
