Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Fri Sep  5 01:52:58 2025
| Host         : DESKTOP-6LGOCJL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file counter_timing_summary_routed.rpt -pb counter_timing_summary_routed.pb -rpx counter_timing_summary_routed.rpx -warn_on_violation
| Design       : counter
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (37)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (74)
5. checking no_input_delay (1)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (37)
-------------------------
 There are 33 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: div1Hz/clk_out_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (74)
-------------------------------------------------
 There are 74 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   78          inf        0.000                      0                   78           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            78 Endpoints
Min Delay            78 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.837ns  (logic 5.138ns (43.402%)  route 6.700ns (56.598%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  sw_IBUF[3]_inst/O
                         net (fo=41, routed)          3.551     5.079    bin/sw_IBUF[3]
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124     5.203 r  bin/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.148     8.352    led_OBUF[2]
    G14                  OBUF (Prop_obuf_I_O)         3.485    11.837 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.837    led[2]
    G14                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.667ns  (logic 5.162ns (44.246%)  route 6.505ns (55.754%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  sw_IBUF[3]_inst/O
                         net (fo=41, routed)          3.358     4.886    bin/sw_IBUF[3]
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124     5.010 r  bin/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.147     8.157    led_OBUF[3]
    D18                  OBUF (Prop_obuf_I_O)         3.510    11.667 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.667    led[3]
    D18                                                               r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.198ns  (logic 5.183ns (50.825%)  route 5.015ns (49.175%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  sw_IBUF[3]_inst/O
                         net (fo=41, routed)          3.343     4.871    bin/sw_IBUF[3]
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.995 r  bin/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           1.672     6.667    led_OBUF[0]
    M14                  OBUF (Prop_obuf_I_O)         3.531    10.198 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    10.198    led[0]
    M14                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.058ns  (logic 5.191ns (51.611%)  route 4.867ns (48.389%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  sw_IBUF[3]_inst/O
                         net (fo=41, routed)          3.342     4.870    bin/sw_IBUF[3]
    SLICE_X43Y53         LUT5 (Prop_lut5_I4_O)        0.124     4.994 r  bin/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.525     6.519    led_OBUF[1]
    M15                  OBUF (Prop_obuf_I_O)         3.539    10.058 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    10.058    led[1]
    M15                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            bin/count_reg[0]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.623ns  (logic 1.528ns (33.053%)  route 3.095ns (66.947%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  sw_IBUF[3]_inst/O
                         net (fo=41, routed)          3.095     4.623    bin/sw_IBUF[3]
    SLICE_X43Y53         FDCE                                         f  bin/count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            bin/count_reg[1]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.623ns  (logic 1.528ns (33.053%)  route 3.095ns (66.947%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  sw_IBUF[3]_inst/O
                         net (fo=41, routed)          3.095     4.623    bin/sw_IBUF[3]
    SLICE_X42Y53         FDCE                                         f  bin/count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            bin/count_reg[2]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.623ns  (logic 1.528ns (33.053%)  route 3.095ns (66.947%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  sw_IBUF[3]_inst/O
                         net (fo=41, routed)          3.095     4.623    bin/sw_IBUF[3]
    SLICE_X42Y53         FDCE                                         f  bin/count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            bin/count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.623ns  (logic 1.528ns (33.053%)  route 3.095ns (66.947%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  sw_IBUF[3]_inst/O
                         net (fo=41, routed)          3.095     4.623    bin/sw_IBUF[3]
    SLICE_X42Y53         FDCE                                         f  bin/count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            div1Hz/clk_out_reg/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.393ns  (logic 1.528ns (34.784%)  route 2.865ns (65.216%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  sw_IBUF[3]_inst/O
                         net (fo=41, routed)          2.865     4.393    div1Hz/AR[0]
    SLICE_X39Y53         FDCE                                         f  div1Hz/clk_out_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[3]
                            (input port)
  Destination:            div1Hz/counter_reg[31]/CLR
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.393ns  (logic 1.528ns (34.784%)  route 2.865ns (65.216%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T16                                               0.000     0.000 f  sw[3] (IN)
                         net (fo=0)                   0.000     0.000    sw[3]
    T16                  IBUF (Prop_ibuf_I_O)         1.528     1.528 f  sw_IBUF[3]_inst/O
                         net (fo=41, routed)          2.865     4.393    div1Hz/AR[0]
    SLICE_X39Y53         FDCE                                         f  div1Hz/counter_reg[31]/CLR
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 bin/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.295ns  (logic 0.186ns (62.984%)  route 0.109ns (37.016%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE                         0.000     0.000 r  bin/count_reg[0]/C
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/count_reg[0]/Q
                         net (fo=5, routed)           0.109     0.250    bin/bin_up[0]
    SLICE_X42Y53         LUT3 (Prop_lut3_I0_O)        0.045     0.295 r  bin/count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.295    bin/p_0_in[2]
    SLICE_X42Y53         FDCE                                         r  bin/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.189ns (63.357%)  route 0.109ns (36.643%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE                         0.000     0.000 r  bin/count_reg[0]/C
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/count_reg[0]/Q
                         net (fo=5, routed)           0.109     0.250    bin/bin_up[0]
    SLICE_X42Y53         LUT4 (Prop_lut4_I1_O)        0.048     0.298 r  bin/count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.298    bin/p_0_in[3]
    SLICE_X42Y53         FDCE                                         r  bin/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.299ns  (logic 0.186ns (62.143%)  route 0.113ns (37.857%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE                         0.000     0.000 r  bin/count_reg[0]/C
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  bin/count_reg[0]/Q
                         net (fo=5, routed)           0.113     0.254    bin/bin_up[0]
    SLICE_X42Y53         LUT2 (Prop_lut2_I0_O)        0.045     0.299 r  bin/count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.299    bin/p_0_in[1]
    SLICE_X42Y53         FDCE                                         r  bin/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/clk_out_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/clk_out_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y53         FDCE                         0.000     0.000 r  div1Hz/clk_out_reg/C
    SLICE_X39Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div1Hz/clk_out_reg/Q
                         net (fo=5, routed)           0.168     0.309    div1Hz/I1
    SLICE_X39Y53         LUT5 (Prop_lut5_I4_O)        0.045     0.354 r  div1Hz/clk_out_i_1/O
                         net (fo=1, routed)           0.000     0.354    div1Hz/clk_out_i_1_n_0
    SLICE_X39Y53         FDCE                                         r  div1Hz/clk_out_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 bin/count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            bin/count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.183ns (50.649%)  route 0.178ns (49.351%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y53         FDCE                         0.000     0.000 r  bin/count_reg[0]/C
    SLICE_X43Y53         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  bin/count_reg[0]/Q
                         net (fo=5, routed)           0.178     0.319    bin/bin_up[0]
    SLICE_X43Y53         LUT1 (Prop_lut1_I0_O)        0.042     0.361 r  bin/count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.361    bin/p_0_in[0]
    SLICE_X43Y53         FDCE                                         r  bin/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/counter_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/counter_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.186ns (44.579%)  route 0.231ns (55.421%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y46         FDCE                         0.000     0.000 r  div1Hz/counter_reg[0]/C
    SLICE_X39Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  div1Hz/counter_reg[0]/Q
                         net (fo=3, routed)           0.231     0.372    div1Hz/counter[0]
    SLICE_X39Y46         LUT1 (Prop_lut1_I0_O)        0.045     0.417 r  div1Hz/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     0.417    div1Hz/counter_0[0]
    SLICE_X39Y46         FDCE                                         r  div1Hz/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/counter_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/counter_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.516ns  (logic 0.231ns (44.775%)  route 0.285ns (55.225%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  div1Hz/counter_reg[10]/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div1Hz/counter_reg[10]/Q
                         net (fo=2, routed)           0.145     0.286    div1Hz/counter[10]
    SLICE_X41Y48         LUT5 (Prop_lut5_I0_O)        0.045     0.331 r  div1Hz/counter[31]_i_5/O
                         net (fo=32, routed)          0.140     0.471    div1Hz/counter[31]_i_5_n_0
    SLICE_X41Y48         LUT5 (Prop_lut5_I3_O)        0.045     0.516 r  div1Hz/counter[9]_i_1/O
                         net (fo=1, routed)           0.000     0.516    div1Hz/counter_0[9]
    SLICE_X41Y48         FDCE                                         r  div1Hz/counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/counter_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.556ns  (logic 0.231ns (41.545%)  route 0.325ns (58.455%))
  Logic Levels:           3  (FDCE=1 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y46         FDCE                         0.000     0.000 r  div1Hz/counter_reg[1]/C
    SLICE_X41Y46         FDCE (Prop_fdce_C_Q)         0.141     0.141 f  div1Hz/counter_reg[1]/Q
                         net (fo=2, routed)           0.209     0.350    div1Hz/counter[1]
    SLICE_X41Y46         LUT5 (Prop_lut5_I3_O)        0.045     0.395 r  div1Hz/counter[31]_i_4/O
                         net (fo=32, routed)          0.116     0.511    div1Hz/counter[31]_i_4_n_0
    SLICE_X41Y46         LUT5 (Prop_lut5_I2_O)        0.045     0.556 r  div1Hz/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     0.556    div1Hz/counter_0[3]
    SLICE_X41Y46         FDCE                                         r  div1Hz/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/counter_reg[9]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.588ns  (logic 0.399ns (67.870%)  route 0.189ns (32.130%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  div1Hz/counter_reg[9]/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div1Hz/counter_reg[9]/Q
                         net (fo=2, routed)           0.070     0.211    div1Hz/counter[9]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.151     0.362 r  div1Hz/counter0_carry__1/O[1]
                         net (fo=1, routed)           0.119     0.481    div1Hz/data0[10]
    SLICE_X41Y48         LUT5 (Prop_lut5_I4_O)        0.107     0.588 r  div1Hz/counter[10]_i_1/O
                         net (fo=1, routed)           0.000     0.588    div1Hz/counter_0[10]
    SLICE_X41Y48         FDCE                                         r  div1Hz/counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 div1Hz/counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            div1Hz/counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.590ns  (logic 0.360ns (60.972%)  route 0.230ns (39.028%))
  Logic Levels:           3  (CARRY4=1 FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y48         FDCE                         0.000     0.000 r  div1Hz/counter_reg[11]/C
    SLICE_X41Y48         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  div1Hz/counter_reg[11]/Q
                         net (fo=2, routed)           0.069     0.210    div1Hz/counter[11]
    SLICE_X40Y48         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.321 r  div1Hz/counter0_carry__1/O[2]
                         net (fo=1, routed)           0.161     0.482    div1Hz/data0[11]
    SLICE_X41Y48         LUT5 (Prop_lut5_I4_O)        0.108     0.590 r  div1Hz/counter[11]_i_1/O
                         net (fo=1, routed)           0.000     0.590    div1Hz/counter_0[11]
    SLICE_X41Y48         FDCE                                         r  div1Hz/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------





