#-----------------------------------------------------------
# Vivado v2024.2 (64-bit)
# SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
# IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
# SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
# Start of session at: Tue May 13 17:21:00 2025
# Process ID         : 90648
# Current directory  : /home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.runs/impl_1
# Command line       : vivado -log test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source test.tcl -notrace
# Log file           : /home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.runs/impl_1/test.vdi
# Journal file       : /home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.runs/impl_1/vivado.jou
# Running On         : jellyfish-System-Product-Name
# Platform           : Ubuntu
# Operating System   : Ubuntu 24.04.2 LTS
# Processor Detail   : Intel(R) Core(TM) i7-8700 CPU @ 3.20GHz
# CPU Frequency      : 4199.884 MHz
# CPU Physical cores : 6
# CPU Logical cores  : 12
# Host memory        : 16681 MB
# Swap memory        : 8589 MB
# Total Virtual      : 25271 MB
# Available Virtual  : 15523 MB
#-----------------------------------------------------------
source test.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis-AI/DPUCZDX8G_VAI_v3.0/dpu_ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2024.2/data/ip'.
Command: link_design -top test -part xczu9eg-ffvb1156-2-e
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2337.539 ; gain = 0.000 ; free physical = 411 ; free virtual = 13643
INFO: [Netlist 29-17] Analyzing 1 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc]
WARNING: [Vivado 12-584] No ports matched 'L12N_AD8N_50_N'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L12N_AD8N_50_N'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L12P_AD8P_50_P'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L12P_AD8P_50_P'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L11N_AD9N_50_N'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L11N_AD9N_50_N'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L11P_AD9P_50_P'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L11P_AD9P_50_P'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L10N_AD10N_50_N'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L10N_AD10N_50_N'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L10P_AD10P_50_P'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:24]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:24]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L10P_AD10P_50_P'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:25]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:25]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L9N_AD11N_50_N'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:26]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:26]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L9N_AD11N_50_N'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:27]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:27]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L9P_AD11P_50_P'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:28]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:28]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L9P_AD11P_50_P'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:29]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:29]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L8N_HDGC_50_N'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:30]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:30]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L8N_HDGC_50_N'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:31]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:31]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L8P_HDGC_50_P'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:32]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:32]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'L8P_HDGC_50_P'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:33]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:33]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_SI5324_LOL'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:34]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:34]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_SI5324_LOL'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:35]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:35]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_SI5324_RST'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:36]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:36]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_SI5324_RST'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:37]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:37]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_SI5324_INT_ALM'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:38]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:38]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_SI5324_INT_ALM'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:39]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:39]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '34N8121'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:40]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:40]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '34N8121'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:41]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:41]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '34N8125'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:42]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:42]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '34N8125'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:43]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:43]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '34N8129'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:44]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:44]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched '34N8129'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:45]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:45]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_0'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_0'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_1'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_1'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_2'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_2'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_3'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_GPIO_PL_3'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SFP_SI5328_INT_ALM'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SFP_SI5328_INT_ALM'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_I2C0_SCL_LS'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_I2C0_SCL_LS'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:59]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:59]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_I2C0_SDA_LS'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:60]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:60]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'PL_I2C0_SDA_LS'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:61]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:61]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_TXD_O_FPGA_RXD'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:62]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:62]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_TXD_O_FPGA_RXD'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:63]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:63]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RXD_I_FPGA_TXD'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:64]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:64]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RXD_I_FPGA_TXD'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:65]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:65]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RTS_O_B'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:66]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:66]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_RTS_O_B'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:67]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:67]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_CTS_I_B'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:68]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:68]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'UART2_CTS_I_B'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:69]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:69]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_UCA1_TXD'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:70]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:70]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_UCA1_TXD'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:71]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:71]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_UCA1_RXD'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:72]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:72]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'MSP430_UCA1_RXD'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:73]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:73]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SFP0_TX_DISABLE'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:74]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:74]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SFP0_TX_DISABLE'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:75]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:75]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SFP1_TX_DISABLE'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:76]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:76]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SFP1_TX_DISABLE'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:77]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:77]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SFP2_TX_DISABLE'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:78]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:78]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SFP2_TX_DISABLE'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:79]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:79]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SFP3_TX_DISABLE'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:80]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:80]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SFP3_TX_DISABLE'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:81]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:81]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYSMON_SDA'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:82]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:82]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYSMON_SDA'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:83]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:83]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYSMON_SCL'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:84]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:84]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'SYSMON_SCL'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:85]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:85]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_RX_PWR_DET'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:86]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:86]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_RX_PWR_DET'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:87]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:87]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_RX_HPD'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:88]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:88]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_RX_HPD'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:89]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:89]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_RX_CEC_SINK'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:90]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:90]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_RX_CEC_SINK'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:91]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:91]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_RX_SNK_SCL'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:92]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:92]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_RX_SNK_SCL'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:93]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:93]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_RX_SNK_SDA'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:94]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:94]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_RX_SNK_SDA'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:95]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:95]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_EN'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:96]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:96]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_EN'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:97]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:97]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_CEC'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:98]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:98]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_CEC'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:99]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:99]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_HPD'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:100]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:100]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_HPD'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:101]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:101]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_SRC_SCL'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:102]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:102]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_SRC_SCL'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:103]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:103]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_SRC_SDA'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:104]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:104]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_TX_SRC_SDA'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:105]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:105]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_CTL_SCL'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:106]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:106]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_CTL_SCL'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:107]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:107]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_CTL_SDA'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:108]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:108]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'HDMI_CTL_SDA'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:109]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:109]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TRACEDBGRQ'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:110]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:110]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TRACEDBGRQ'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:111]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:111]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TRACESRST_B'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:112]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:112]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TRACESRST_B'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:113]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:113]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TRACETDO'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:114]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:114]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'TRACETDO'. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:115]
INFO: [Common 17-14] Message 'Vivado 12-584' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:115]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:115]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
INFO: [Common 17-14] Message 'Common 17-55' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings. [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc:115]
Finished Parsing XDC File [/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.srcs/constrs_1/imports/src/791706_001_zcu102_Rev1.0_U1_09152016.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2621.055 ; gain = 0.000 ; free physical = 149 ; free virtual = 13436
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IBUF => IBUF (IBUFCTRL, INBUF): 1 instance 

12 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2621.055 ; gain = 1182.438 ; free physical = 148 ; free virtual = 13435
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.43 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2668.684 ; gain = 39.625 ; free physical = 177 ; free virtual = 13367

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 15d18f42b

Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 3780.805 ; gain = 1112.121 ; free physical = 197 ; free virtual = 12405

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 15d18f42b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3780.805 ; gain = 0.000 ; free physical = 157 ; free virtual = 12383

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 15d18f42b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3780.805 ; gain = 0.000 ; free physical = 157 ; free virtual = 12383
Phase 1 Initialization | Checksum: 15d18f42b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3780.805 ; gain = 0.000 ; free physical = 157 ; free virtual = 12383

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 15d18f42b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3780.805 ; gain = 0.000 ; free physical = 157 ; free virtual = 12383

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 15d18f42b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3780.805 ; gain = 0.000 ; free physical = 157 ; free virtual = 12383
Phase 2 Timer Update And Timing Data Collection | Checksum: 15d18f42b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3780.805 ; gain = 0.000 ; free physical = 157 ; free virtual = 12383

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 15d18f42b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3780.805 ; gain = 0.000 ; free physical = 157 ; free virtual = 12383
Retarget | Checksum: 15d18f42b
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 15d18f42b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3780.805 ; gain = 0.000 ; free physical = 157 ; free virtual = 12383
Constant propagation | Checksum: 15d18f42b
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3780.805 ; gain = 0.000 ; free physical = 157 ; free virtual = 12383
Phase 5 Sweep | Checksum: 15d18f42b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3780.805 ; gain = 0.000 ; free physical = 157 ; free virtual = 12383
Sweep | Checksum: 15d18f42b
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 15d18f42b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3812.820 ; gain = 32.016 ; free physical = 157 ; free virtual = 12383
BUFG optimization | Checksum: 15d18f42b
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 15d18f42b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3812.820 ; gain = 32.016 ; free physical = 157 ; free virtual = 12383
Shift Register Optimization | Checksum: 15d18f42b
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 15d18f42b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3812.820 ; gain = 32.016 ; free physical = 157 ; free virtual = 12383
Post Processing Netlist | Checksum: 15d18f42b
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 15d18f42b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3812.820 ; gain = 32.016 ; free physical = 157 ; free virtual = 12383

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3812.820 ; gain = 0.000 ; free physical = 157 ; free virtual = 12383
Phase 9.2 Verifying Netlist Connectivity | Checksum: 15d18f42b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3812.820 ; gain = 32.016 ; free physical = 157 ; free virtual = 12383
Phase 9 Finalization | Checksum: 15d18f42b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3812.820 ; gain = 32.016 ; free physical = 157 ; free virtual = 12383
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 15d18f42b

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3812.820 ; gain = 32.016 ; free physical = 157 ; free virtual = 12383

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 15d18f42b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3812.820 ; gain = 0.000 ; free physical = 157 ; free virtual = 12383

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 15d18f42b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3812.820 ; gain = 0.000 ; free physical = 157 ; free virtual = 12383

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3812.820 ; gain = 0.000 ; free physical = 157 ; free virtual = 12383
Ending Netlist Obfuscation Task | Checksum: 15d18f42b

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3812.820 ; gain = 0.000 ; free physical = 157 ; free virtual = 12383
INFO: [Common 17-83] Releasing license: Implementation
33 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3812.820 ; gain = 1191.766 ; free physical = 157 ; free virtual = 12383
INFO: [Vivado 12-24828] Executing command : report_drc -file test_drc_opted.rpt -pb test_drc_opted.pb -rpx test_drc_opted.rpx
Command: report_drc -file test_drc_opted.rpt -pb test_drc_opted.pb -rpx test_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.runs/impl_1/test_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3812.820 ; gain = 0.000 ; free physical = 197 ; free virtual = 12327
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3812.820 ; gain = 0.000 ; free physical = 197 ; free virtual = 12327
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3812.820 ; gain = 0.000 ; free physical = 197 ; free virtual = 12327
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3812.820 ; gain = 0.000 ; free physical = 196 ; free virtual = 12325
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3812.820 ; gain = 0.000 ; free physical = 196 ; free virtual = 12325
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3812.820 ; gain = 0.000 ; free physical = 194 ; free virtual = 12326
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.06 . Memory (MB): peak = 3812.820 ; gain = 0.000 ; free physical = 194 ; free virtual = 12326
INFO: [Common 17-1381] The checkpoint '/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.runs/impl_1/test_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3850.348 ; gain = 0.000 ; free physical = 152 ; free virtual = 12282
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 135c85664

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3850.348 ; gain = 0.000 ; free physical = 152 ; free virtual = 12282
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3850.348 ; gain = 0.000 ; free physical = 152 ; free virtual = 12282

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 135c85664

Time (s): cpu = 00:00:00.56 ; elapsed = 00:00:00.24 . Memory (MB): peak = 3882.363 ; gain = 32.016 ; free physical = 151 ; free virtual = 12282

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 2158f1109

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3979.996 ; gain = 129.648 ; free physical = 161 ; free virtual = 12194

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 2158f1109

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.49 . Memory (MB): peak = 3979.996 ; gain = 129.648 ; free physical = 160 ; free virtual = 12194
Phase 1 Placer Initialization | Checksum: 2158f1109

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.5 . Memory (MB): peak = 3979.996 ; gain = 129.648 ; free physical = 160 ; free virtual = 12195

Phase 2 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 159 ; free virtual = 12195

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3979.996 ; gain = 129.648 ; free physical = 159 ; free virtual = 12195
INFO: [Place 30-281] No place-able instance is found; design doesn't contain any instance or all instances are placed
Ending Placer Task | Checksum: 135c85664

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.51 . Memory (MB): peak = 3979.996 ; gain = 129.648 ; free physical = 159 ; free virtual = 12195
50 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
place_design completed successfully
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.13 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 143 ; free virtual = 12179
INFO: [Vivado 12-24828] Executing command : report_utilization -file test_utilization_placed.rpt -pb test_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_io -file test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.44 ; elapsed = 00:00:00.46 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 147 ; free virtual = 12184
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 147 ; free virtual = 12184
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 147 ; free virtual = 12184
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 147 ; free virtual = 12184
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 144 ; free virtual = 12180
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 144 ; free virtual = 12180
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 144 ; free virtual = 12183
Write Physdb Complete: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 144 ; free virtual = 12183
INFO: [Common 17-1381] The checkpoint '/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.runs/impl_1/test_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 203 ; free virtual = 12144
INFO: [Vivado_Tcl 4-235] No timing constraint found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
59 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 203 ; free virtual = 12144
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 203 ; free virtual = 12144
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 203 ; free virtual = 12144
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 203 ; free virtual = 12144
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 203 ; free virtual = 12144
Wrote Device Cache: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 199 ; free virtual = 12143
Write Physdb Complete: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 196 ; free virtual = 12140
INFO: [Common 17-1381] The checkpoint '/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.runs/impl_1/test_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: a7b979e7 ConstDB: 0 ShapeSum: 1571d1d5 RouteDB: 789d0aa8
Nodegraph reading from file.  Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 194 ; free virtual = 12141
Post Restoration Checksum: NetGraph: 6ae001ef | NumContArr: b7ff296d | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2a8312096

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3979.996 ; gain = 0.000 ; free physical = 212 ; free virtual = 12160

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2a8312096

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3985.340 ; gain = 5.344 ; free physical = 188 ; free virtual = 12137

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2a8312096

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3985.340 ; gain = 5.344 ; free physical = 188 ; free virtual = 12137

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 2a8312096

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4257.238 ; gain = 277.242 ; free physical = 175 ; free virtual = 11919

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2a8312096

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 151 ; free virtual = 11895

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2a8312096

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 151 ; free virtual = 11895

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
 Number of Nodes with overlaps = 0
Phase 4.1 Initial Net Routing Pass | Checksum: 2596103dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 203 ; free virtual = 11948
Phase 4 Initial Routing | Checksum: 2596103dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 203 ; free virtual = 11948

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
Phase 5.1 Global Iteration 0 | Checksum: 2596103dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 203 ; free virtual = 11948
Phase 5 Rip-up And Reroute | Checksum: 2596103dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 203 ; free virtual = 11948

Phase 6 Delay and Skew Optimization
Phase 6 Delay and Skew Optimization | Checksum: 2596103dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 203 ; free virtual = 11948

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
Phase 7.1 Hold Fix Iter | Checksum: 2596103dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 203 ; free virtual = 11948
Phase 7 Post Hold Fix | Checksum: 2596103dc

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 203 ; free virtual = 11948

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00189549 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 5.6872%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 0%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 0%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2596103dc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 203 ; free virtual = 11947

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2596103dc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 203 ; free virtual = 11947

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 2596103dc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 203 ; free virtual = 11947

Phase 11 Resolve XTalk

Skipping xtalk assignment for non timing driven mode.
Phase 11 Resolve XTalk | Checksum: 2596103dc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 203 ; free virtual = 11947

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 2596103dc

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 203 ; free virtual = 11947
Time taken to check if laguna hold fix is required (in secs): 0
Skip PhysOpt in Router because non-negative WNS value: 1e+30 .
Total Elapsed time in route_design: 6.75 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 176e42287

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 202 ; free virtual = 11947
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 176e42287

Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 202 ; free virtual = 11947

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 100 Warnings, 100 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 4266.559 ; gain = 286.562 ; free physical = 202 ; free virtual = 11947
INFO: [Vivado 12-24828] Executing command : report_drc -file test_drc_routed.rpt -pb test_drc_routed.pb -rpx test_drc_routed.rpx
Command: report_drc -file test_drc_routed.rpt -pb test_drc_routed.pb -rpx test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.runs/impl_1/test_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file test_methodology_drc_routed.rpt -pb test_methodology_drc_routed.pb -rpx test_methodology_drc_routed.rpx
Command: report_methodology -file test_methodology_drc_routed.rpt -pb test_methodology_drc_routed.pb -rpx test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.runs/impl_1/test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file test_timing_summary_routed.rpt -pb test_timing_summary_routed.pb -rpx test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [Vivado 12-24838] Running report commands "report_bus_skew, report_incremental_reuse, report_route_status" in parallel.
Running report generation with 3 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file test_route_status.rpt -pb test_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file test_bus_skew_routed.rpt -pb test_bus_skew_routed.pb -rpx test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Vivado 12-24828] Executing command : report_power -file test_power_routed.rpt -pb test_power_summary_routed.pb -rpx test_power_routed.rpx
Command: report_power -file test_power_routed.rpt -pb test_power_summary_routed.pb -rpx test_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
86 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file test_clock_utilization_routed.rpt
generate_parallel_reports: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 4314.582 ; gain = 48.023 ; free physical = 158 ; free virtual = 11905
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4314.582 ; gain = 0.000 ; free physical = 158 ; free virtual = 11905
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4314.582 ; gain = 0.000 ; free physical = 158 ; free virtual = 11905
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4314.582 ; gain = 0.000 ; free physical = 158 ; free virtual = 11905
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00.07 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4314.582 ; gain = 0.000 ; free physical = 158 ; free virtual = 11906
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4314.582 ; gain = 0.000 ; free physical = 158 ; free virtual = 11906
Wrote Device Cache: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4314.582 ; gain = 0.000 ; free physical = 158 ; free virtual = 11908
Write Physdb Complete: Time (s): cpu = 00:00:00.1 ; elapsed = 00:00:00.05 . Memory (MB): peak = 4314.582 ; gain = 0.000 ; free physical = 158 ; free virtual = 11908
INFO: [Common 17-1381] The checkpoint '/home/jellyfish/Documents/FPGA_Accelerated_Computer_Vision_on_Train_Active_Safety_System/src/vivadoProject/vivadoProject.runs/impl_1/test_routed.dcp' has been generated.
Command: write_bitstream -force test.bit
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./test.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Common 17-83] Releasing license: Implementation
97 Infos, 102 Warnings, 100 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:16 ; elapsed = 00:00:11 . Memory (MB): peak = 4417.055 ; gain = 102.473 ; free physical = 210 ; free virtual = 11827
INFO: [Common 17-206] Exiting Vivado at Tue May 13 17:22:07 2025...
