AArch64 MP+po+addr
"PodWW Rfe DpAddrdR Fre"
Cycle=Rfe DpAddrdR Fre PodWW
Relax=
Safe=Rfe Fre PodWW DpAddrdR
Prefetch=0:x=F,0:y=W,1:y=F,1:x=T
Com=Rf Fr
Orig=PodWW Rfe DpAddrdR Fre
{
0:X1=x; 0:X3=y;
1:X1=y; 1:X4=x;
}
 P0          | P1                  ;
 MOV W0,#1   | LDR W0,[X1]         ;
 STR W0,[X1] | EOR W2,W0,W0        ;
 MOV W2,#1   | LDR W3,[X4,W2,SXTW] ;
 STR W2,[X3] |                     ;
exists
(1:X0=1 /\ 1:X3=0)
