

================================================================
== Synthesis Summary Report of 'gesture_model'
================================================================
+ General Information: 
    * Date:           Thu Aug 29 18:14:02 2024
    * Version:        2022.2 (Build 3670227 on Oct 13 2022)
    * Project:        vitis_test
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-2-i
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +---------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+------------+-----+
    |                   Modules                   | Issue|      | Latency |  Latency  | Iteration|         |  Trip |          |         |         |           |            |     |
    |                   & Loops                   | Type | Slack| (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|  BRAM   |   DSP   |     FF    |     LUT    | URAM|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+------------+-----+
    |+ gesture_model*                             |     -|  0.71|    17280|  1.728e+05|         -|    15110|      -|  dataflow|  21 (4%)|  32 (8%)|  7217 (5%)|  7567 (10%)|    -|
    | + conv1d_0                                  |     -|  3.17|      847|  8.470e+03|         -|      847|      -|        no|        -|  10 (2%)|  120 (~0%)|    966 (1%)|    -|
    |  o VITIS_LOOP_14_1                          |    II|  7.30|      845|  8.450e+03|        14|        8|    105|       yes|        -|        -|          -|           -|    -|
    | + batchnorm_1                               |     -|  3.72|      137|  1.370e+03|         -|      137|      -|        no|        -|  1 (~0%)|  1620 (1%)|   1224 (1%)|    -|
    |  o VITIS_LOOP_27_1                          |     -|  7.30|      135|  1.350e+03|        32|        1|    105|       yes|        -|        -|          -|           -|    -|
    | + maxpool1d_2                               |     -|  3.93|       54|    540.000|         -|       54|      -|        no|        -|        -|   15 (~0%)|   101 (~0%)|    -|
    |  o VITIS_LOOP_34_1                          |     -|  7.30|       52|    520.000|         2|        1|     52|       yes|        -|        -|          -|           -|    -|
    | + Loop_VITIS_LOOP_42_1_proc                 |     -|  5.39|      946|  9.460e+03|         -|      946|      -|        no|        -|        -|   23 (~0%)|    70 (~0%)|    -|
    |  o VITIS_LOOP_42_1                          |     -|  7.30|      944|  9.440e+03|         2|        1|    944|       yes|        -|        -|          -|           -|    -|
    | + dense_4                                   |     -|  3.70|    15109|  1.511e+05|         -|    15109|      -|        no|   7 (1%)|  1 (~0%)|  269 (~0%)|   408 (~0%)|    -|
    |  o VITIS_LOOP_49_1_VITIS_LOOP_51_2          |     -|  7.30|    15107|  1.511e+05|         5|        1|  15104|       yes|        -|        -|          -|           -|    -|
    | + batchnorm_5                               |     -|  0.71|       52|    520.000|         -|       52|      -|        no|        -|  1 (~0%)|  1716 (1%)|   2284 (3%)|    -|
    |  o VITIS_LOOP_60_1                          |     -|  7.30|       50|    500.000|        36|        1|     16|       yes|        -|        -|          -|           -|    -|
    |   + sqrt_fixed_17_9_s                       |    II|  0.71|        2|     20.000|         -|        1|      -|       yes|        -|        -|   65 (~0%)|   1058 (1%)|    -|
    | + dense_output_7                            |     -|  0.76|       54|    540.000|         -|       54|      -|        no|   8 (1%)|  19 (5%)|  1714 (1%)|   1142 (1%)|    -|
    |  + dense_output_7_Pipeline_VITIS_LOOP_67_1  |     -|  0.76|       45|    450.000|         -|       45|      -|        no|   8 (1%)|  19 (5%)|  1446 (1%)|    974 (1%)|    -|
    |   o VITIS_LOOP_67_1                         |     -|  7.30|       43|    430.000|        25|        1|     20|       yes|        -|        -|          -|           -|    -|
    |    + exp_17_9_s                             |    II|  1.43|        5|     50.000|         -|        1|      -|       yes|        -|  3 (~0%)|  585 (~0%)|   492 (~0%)|    -|
    | + softmax_7                                 |     -|  5.13|       74|    740.000|         -|       74|      -|        no|        -|        -|  1645 (1%)|   1344 (1%)|    -|
    |  + softmax_7_Pipeline_VITIS_LOOP_79_1       |     -|  5.34|       22|    220.000|         -|       22|      -|        no|        -|        -|   24 (~0%)|    91 (~0%)|    -|
    |   o VITIS_LOOP_79_1                         |     -|  7.30|       20|    200.000|         2|        1|     20|       yes|        -|        -|          -|           -|    -|
    |  + softmax_7_Pipeline_VITIS_LOOP_82_2       |     -|  5.13|       49|    490.000|         -|       49|      -|        no|        -|        -|  1614 (1%)|   1188 (1%)|    -|
    |   o VITIS_LOOP_82_2                         |     -|  7.30|       47|    470.000|        29|        1|     20|       yes|        -|        -|          -|           -|    -|
    +---------------------------------------------+------+------+---------+-----------+----------+---------+-------+----------+---------+---------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* AP_MEMORY
+-------------------+----------+
| Interface         | Bitwidth |
+-------------------+----------+
| input_r_address0  | 7        |
| input_r_address1  | 7        |
| input_r_d0        | 16       |
| input_r_d1        | 16       |
| input_r_q0        | 16       |
| input_r_q1        | 16       |
| output_r_address0 | 5        |
| output_r_address1 | 5        |
| output_r_d0       | 16       |
| output_r_d1       | 16       |
| output_r_q0       | 16       |
| output_r_q1       | 16       |
+-------------------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------------------------------+
| Interface | Type       | Ports                             |
+-----------+------------+-----------------------------------+
| ap_clk    | clock      | ap_clk                            |
| ap_rst    | reset      | ap_rst                            |
| ap_ctrl   | ap_ctrl_hs | ap_done ap_idle ap_ready ap_start |
+-----------+------------+-----------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------+-----------+--------------------------------------+
| Argument | Direction | Datatype                             |
+----------+-----------+--------------------------------------+
| input    | in        | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
| output   | out       | ap_fixed<16, 8, AP_TRN, AP_WRAP, 0>* |
+----------+-----------+--------------------------------------+

* SW-to-HW Mapping
+----------+-------------------+---------+----------+
| Argument | HW Interface      | HW Type | HW Usage |
+----------+-------------------+---------+----------+
| input    | input_r_address0  | port    | offset   |
| input    | input_r_ce0       | port    |          |
| input    | input_r_d0        | port    |          |
| input    | input_r_q0        | port    |          |
| input    | input_r_we0       | port    |          |
| input    | input_r_address1  | port    | offset   |
| input    | input_r_ce1       | port    |          |
| input    | input_r_d1        | port    |          |
| input    | input_r_q1        | port    |          |
| input    | input_r_we1       | port    |          |
| output   | output_r_address0 | port    | offset   |
| output   | output_r_ce0      | port    |          |
| output   | output_r_d0       | port    |          |
| output   | output_r_q0       | port    |          |
| output   | output_r_we0      | port    |          |
| output   | output_r_address1 | port    | offset   |
| output   | output_r_ce1      | port    |          |
| output   | output_r_d1       | port    |          |
| output   | output_r_q1       | port    |          |
| output   | output_r_we1      | port    |          |
+----------+-------------------+---------+----------+


================================================================
== Bind Op Report
================================================================
+---------------------------------------------+-----+--------+-----------------------+-----+--------+---------+
| Name                                        | DSP | Pragma | Variable              | Op  | Impl   | Latency |
+---------------------------------------------+-----+--------+-----------------------+-----+--------+---------+
| + gesture_model                             | 32  |        |                       |     |        |         |
|  + conv1d_0                                 | 10  |        |                       |     |        |         |
|    add_ln1271_fu_334_p2                     | -   |        | add_ln1271            | add | fabric | 0       |
|    add_ln1271_1_fu_355_p2                   | -   |        | add_ln1271_1          | add | fabric | 0       |
|    add_ln1271_2_fu_379_p2                   | -   |        | add_ln1271_2          | add | fabric | 0       |
|    add_ln1271_3_fu_403_p2                   | -   |        | add_ln1271_3          | add | fabric | 0       |
|    add_ln1271_4_fu_365_p2                   | -   |        | add_ln1271_4          | add | fabric | 0       |
|    add_ln1271_5_fu_427_p2                   | -   |        | add_ln1271_5          | add | fabric | 0       |
|    add_ln1271_6_fu_389_p2                   | -   |        | add_ln1271_6          | add | fabric | 0       |
|    add_ln1271_7_fu_472_p2                   | -   |        | add_ln1271_7          | add | fabric | 0       |
|    add_ln1271_8_fu_413_p2                   | -   |        | add_ln1271_8          | add | fabric | 0       |
|    add_ln1271_9_fu_513_p2                   | -   |        | add_ln1271_9          | add | fabric | 0       |
|    add_ln1271_10_fu_437_p2                  | -   |        | add_ln1271_10         | add | fabric | 0       |
|    add_ln1271_11_fu_482_p2                  | -   |        | add_ln1271_11         | add | fabric | 0       |
|    add_ln1271_12_fu_682_p2                  | -   |        | add_ln1271_12         | add | fabric | 0       |
|    add_ln1271_13_fu_523_p2                  | -   |        | add_ln1271_13         | add | fabric | 0       |
|    add_ln1271_14_fu_692_p2                  | -   |        | add_ln1271_14         | add | fabric | 0       |
|    mul_mul_16s_5ns_22_4_1_U1                | 1   |        | mul_ln1273            | mul | dsp48  | 3       |
|    mac_muladd_16s_7ns_22s_24_4_1_U2         | 1   |        | mul_ln813             | mul | dsp48  | 3       |
|    mac_muladd_16s_7ns_22s_24_4_1_U2         | 1   |        | add_ln1347            | add | dsp48  | 3       |
|    mac_muladd_16s_7s_24s_24_4_1_U3          | 1   |        | mul_ln1273_1          | mul | dsp48  | 3       |
|    mac_muladd_16s_7s_24s_24_4_1_U3          | 1   |        | add_ln1347_16         | add | dsp48  | 3       |
|    add_ln1347_17_fu_590_p2                  | -   |        | add_ln1347_17         | add | fabric | 0       |
|    add_ln1347_18_fu_654_p2                  | -   |        | add_ln1347_18         | add | fabric | 0       |
|    mac_muladd_16s_8s_24ns_24_4_1_U4         | 1   |        | mul_ln813_1           | mul | dsp48  | 3       |
|    mac_muladd_16s_8s_24ns_24_4_1_U4         | 1   |        | add_ln1347_19         | add | dsp48  | 3       |
|    add_ln1273_fu_743_p2                     | -   |        | add_ln1273            | add | fabric | 0       |
|    add_ln1347_20_fu_753_p2                  | -   |        | add_ln1347_20         | add | fabric | 0       |
|    mac_muladd_16s_5ns_24s_24_4_1_U5         | 1   |        | mul_ln1273_2          | mul | dsp48  | 3       |
|    mac_muladd_16s_5ns_24s_24_4_1_U5         | 1   |        | add_ln1347_21         | add | dsp48  | 3       |
|    add_ln1347_22_fu_838_p2                  | -   |        | add_ln1347_22         | add | fabric | 0       |
|    mac_muladd_16s_6ns_24s_24_4_1_U6         | 1   |        | mul_ln1273_3          | mul | dsp48  | 3       |
|    mac_muladd_16s_6ns_24s_24_4_1_U6         | 1   |        | add_ln1347_23         | add | dsp48  | 3       |
|    add_ln1347_24_fu_915_p2                  | -   |        | add_ln1347_24         | add | fabric | 0       |
|    mac_muladd_16s_7s_24s_24_4_1_U7          | 1   |        | mul_ln1273_4          | mul | dsp48  | 3       |
|    mac_muladd_16s_7s_24s_24_4_1_U7          | 1   |        | add_ln1347_25         | add | dsp48  | 3       |
|    mac_muladd_16s_6ns_24s_24_4_1_U8         | 1   |        | mul_ln1273_5          | mul | dsp48  | 3       |
|    mac_muladd_16s_6ns_24s_24_4_1_U8         | 1   |        | add_ln1347_26         | add | dsp48  | 3       |
|    add_ln1347_27_fu_1021_p2                 | -   |        | add_ln1347_27         | add | fabric | 0       |
|    mac_muladd_16s_7s_24s_24_4_1_U9          | 1   |        | mul_ln1273_6          | mul | dsp48  | 3       |
|    mac_muladd_16s_7s_24s_24_4_1_U9          | 1   |        | add_ln1347_28         | add | dsp48  | 3       |
|    mac_muladd_16s_7s_24s_24_4_1_U10         | 1   |        | mul_ln1273_7          | mul | dsp48  | 3       |
|    mac_muladd_16s_7s_24s_24_4_1_U10         | 1   |        | add_ln1347_29         | add | dsp48  | 3       |
|    add_ln813_fu_1080_p2                     | -   |        | add_ln813             | add | fabric | 0       |
|    add_ln1649_fu_1086_p2                    | -   |        | add_ln1649            | add | fabric | 0       |
|  + batchnorm_1                              | 1   |        |                       |     |        |         |
|    add_ln27_fu_133_p2                       | -   |        | add_ln27              | add | fabric | 0       |
|    ret_V_5_fu_158_p2                        | -   |        | ret_V_5               | sub | fabric | 0       |
|    mac_muladd_24s_9ns_15s_24_4_1_U20        | 1   |        | mul_ln837             | mul | dsp48  | 3       |
|    mac_muladd_24s_9ns_15s_24_4_1_U20        | 1   |        | ret_V                 | add | dsp48  | 3       |
|  + maxpool1d_2                              | 0   |        |                       |     |        |         |
|    add_ln34_fu_92_p2                        | -   |        | add_ln34              | add | fabric | 0       |
|  + Loop_VITIS_LOOP_42_1_proc                | 0   |        |                       |     |        |         |
|    add_ln42_fu_75_p2                        | -   |        | add_ln42              | add | fabric | 0       |
|  + dense_4                                  | 1   |        |                       |     |        |         |
|    add_ln49_fu_165_p2                       | -   |        | add_ln49              | add | fabric | 0       |
|    add_ln49_1_fu_191_p2                     | -   |        | add_ln49_1            | add | fabric | 0       |
|    add_ln52_fu_222_p2                       | -   |        | add_ln52              | add | fabric | 0       |
|    mac_muladd_16s_7s_24s_24_4_1_U32         | 1   |        | r_V_4                 | mul | dsp48  | 3       |
|    mac_muladd_16s_7s_24s_24_4_1_U32         | 1   |        | ret_V                 | add | dsp48  | 3       |
|    add_ln51_fu_233_p2                       | -   |        | add_ln51              | add | fabric | 0       |
|    x_V_fu_316_p2                            | -   |        | x_V                   | add | fabric | 0       |
|    add_ln7_fu_322_p2                        | -   |        | add_ln7               | add | fabric | 0       |
|  + batchnorm_5                              | 1   |        |                       |     |        |         |
|    add_ln60_fu_154_p2                       | -   |        | add_ln60              | add | fabric | 0       |
|    ret_V_3_fu_178_p2                        | -   |        | ret_V_3               | sub | fabric | 0       |
|    mac_muladd_24s_10ns_16s_24_4_1_U39       | 1   |        | mul_ln837             | mul | dsp48  | 3       |
|    mac_muladd_24s_10ns_16s_24_4_1_U39       | 1   |        | ret_V                 | add | dsp48  | 3       |
|   + sqrt_fixed_17_9_s                       | 0   |        |                       |     |        |         |
|     x_l_FH_V_16_fu_162_p2                   | -   |        | x_l_FH_V_16           | add | fabric | 0       |
|     x_l_FH_V_fu_264_p2                      | -   |        | x_l_FH_V              | sub | fabric | 0       |
|     x_l_I_V_5_fu_374_p2                     | -   |        | x_l_I_V_5             | add | fabric | 0       |
|     x_l_FH_V_18_fu_388_p2                   | -   |        | x_l_FH_V_18           | sub | fabric | 0       |
|     x_l_I_V_8_fu_487_p2                     | -   |        | x_l_I_V_8             | add | fabric | 0       |
|     x_l_FH_V_20_fu_499_p2                   | -   |        | x_l_FH_V_20           | sub | fabric | 0       |
|     x_l_I_V_11_fu_598_p2                    | -   |        | x_l_I_V_11            | add | fabric | 0       |
|     x_l_I_V_14_fu_776_p2                    | -   |        | x_l_I_V_14            | add | fabric | 0       |
|     x_l_FL_V_fu_796_p2                      | -   |        | x_l_FL_V              | sub | fabric | 0       |
|     x_l_I_V_17_fu_956_p2                    | -   |        | x_l_I_V_17            | add | fabric | 0       |
|     x_l_FL_V_3_fu_974_p2                    | -   |        | x_l_FL_V_3            | sub | fabric | 0       |
|     x_l_I_V_20_fu_1141_p2                   | -   |        | x_l_I_V_20            | add | fabric | 0       |
|     x_l_FL_V_5_fu_1161_p2                   | -   |        | x_l_FL_V_5            | sub | fabric | 0       |
|     res_FH_l_V_fu_1321_p2                   | -   |        | res_FH_l_V            | add | fabric | 0       |
|     res_FH_V_24_fu_1327_p2                  | -   |        | res_FH_V_24           | add | fabric | 0       |
|  + dense_output_7                           | 19  |        |                       |     |        |         |
|   + dense_output_7_Pipeline_VITIS_LOOP_67_1 | 19  |        |                       |     |        |         |
|     add_ln67_fu_525_p2                      | -   |        | add_ln67              | add | fabric | 0       |
|     mul_mul_16s_9s_24_4_1_U56               | 1   |        | mul_ln818             | mul | dsp48  | 3       |
|     add_ln70_fu_548_p2                      | -   |        | add_ln70              | add | fabric | 0       |
|     mac_muladd_16s_9s_24ns_24_4_1_U57       | 1   |        | mul_ln1347            | mul | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U57       | 1   |        | add_ln1347            | add | dsp48  | 3       |
|     add_ln70_1_fu_563_p2                    | -   |        | add_ln70_1            | add | fabric | 0       |
|     mac_muladd_16s_9s_24ns_24_4_1_U58       | 1   |        | mul_ln1347_1          | mul | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U58       | 1   |        | add_ln1347_1          | add | dsp48  | 3       |
|     add_ln70_2_fu_580_p2                    | -   |        | add_ln70_2            | add | fabric | 0       |
|     mac_muladd_16s_9s_24ns_24_4_1_U59       | 1   |        | mul_ln1347_2          | mul | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U59       | 1   |        | add_ln1347_2          | add | dsp48  | 3       |
|     add_ln70_3_fu_612_p2                    | -   |        | add_ln70_3            | add | fabric | 0       |
|     mac_muladd_16s_9s_24ns_24_4_1_U60       | 1   |        | mul_ln1347_3          | mul | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U60       | 1   |        | add_ln1347_3          | add | dsp48  | 3       |
|     add_ln70_4_fu_643_p2                    | -   |        | add_ln70_4            | add | fabric | 0       |
|     mac_muladd_16s_9s_24ns_24_4_1_U61       | 1   |        | mul_ln1347_4          | mul | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U61       | 1   |        | add_ln1347_4          | add | dsp48  | 3       |
|     add_ln70_5_fu_681_p2                    | -   |        | add_ln70_5            | add | fabric | 0       |
|     mac_muladd_16s_9s_24ns_24_4_1_U62       | 1   |        | mul_ln1347_5          | mul | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U62       | 1   |        | add_ln1347_5          | add | dsp48  | 3       |
|     add_ln70_6_fu_713_p2                    | -   |        | add_ln70_6            | add | fabric | 0       |
|     mac_muladd_16s_9s_24ns_24_4_1_U63       | 1   |        | mul_ln1347_6          | mul | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U63       | 1   |        | add_ln1347_6          | add | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U64       | 1   |        | mul_ln1347_7          | mul | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U64       | 1   |        | add_ln1347_7          | add | dsp48  | 3       |
|     add_ln70_7_fu_777_p2                    | -   |        | add_ln70_7            | add | fabric | 0       |
|     mac_muladd_16s_9s_24ns_24_4_1_U65       | 1   |        | mul_ln1347_8          | mul | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U65       | 1   |        | add_ln1347_8          | add | dsp48  | 3       |
|     add_ln70_8_fu_808_p2                    | -   |        | add_ln70_8            | add | fabric | 0       |
|     mac_muladd_16s_9s_24ns_24_4_1_U66       | 1   |        | mul_ln1347_9          | mul | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U66       | 1   |        | add_ln1347_9          | add | dsp48  | 3       |
|     add_ln70_9_fu_843_p2                    | -   |        | add_ln70_9            | add | fabric | 0       |
|     mac_muladd_16s_9s_24ns_24_4_1_U67       | 1   |        | mul_ln1347_10         | mul | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U67       | 1   |        | add_ln1347_10         | add | dsp48  | 3       |
|     add_ln70_10_fu_881_p2                   | -   |        | add_ln70_10           | add | fabric | 0       |
|     mac_muladd_16s_9s_24ns_24_4_1_U68       | 1   |        | mul_ln1347_11         | mul | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U68       | 1   |        | add_ln1347_11         | add | dsp48  | 3       |
|     add_ln70_11_fu_913_p2                   | -   |        | add_ln70_11           | add | fabric | 0       |
|     mac_muladd_16s_9s_24ns_24_4_1_U69       | 1   |        | mul_ln1347_12         | mul | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U69       | 1   |        | add_ln1347_12         | add | dsp48  | 3       |
|     add_ln70_12_fu_944_p2                   | -   |        | add_ln70_12           | add | fabric | 0       |
|     mac_muladd_16s_9s_24ns_24_4_1_U70       | 1   |        | mul_ln1347_13         | mul | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U70       | 1   |        | add_ln1347_13         | add | dsp48  | 3       |
|     add_ln70_13_fu_975_p2                   | -   |        | add_ln70_13           | add | fabric | 0       |
|     mac_muladd_16s_9s_24ns_24_4_1_U71       | 1   |        | mul_ln1347_14         | mul | dsp48  | 3       |
|     mac_muladd_16s_9s_24ns_24_4_1_U71       | 1   |        | add_ln1347_14         | add | dsp48  | 3       |
|     grp_exp_17_9_s_fu_435_x                 | -   |        | ret_V                 | add | fabric | 0       |
|    + exp_17_9_s                             | 3   |        |                       |     |        |         |
|      mul_mul_25ns_18ns_43_4_1_U49           | 1   |        | r_V_3                 | mul | dsp48  | 3       |
|      ret_V_fu_387_p2                        | -   |        | ret_V                 | add | fabric | 0       |
|      exp_x_msb_2_lsb_m_1_V_fu_397_p2        | -   |        | exp_x_msb_2_lsb_m_1_V | add | fabric | 0       |
|      mul_25ns_25ns_50_1_1_U48               | 2   |        | r_V                   | mul | auto   | 0       |
|      y_l_V_fu_443_p2                        | -   |        | y_l_V                 | add | fabric | 0       |
|  + softmax_7                                | 0   |        |                       |     |        |         |
|   + softmax_7_Pipeline_VITIS_LOOP_79_1      | 0   |        |                       |     |        |         |
|     add_ln79_fu_81_p2                       | -   |        | add_ln79              | add | fabric | 0       |
|     sum_V_1_fu_100_p2                       | -   |        | sum_V_1               | add | fabric | 0       |
|   + softmax_7_Pipeline_VITIS_LOOP_82_2      | 0   |        |                       |     |        |         |
|     add_ln82_fu_98_p2                       | -   |        | add_ln82              | add | fabric | 0       |
+---------------------------------------------+-----+--------+-----------------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+---------------------------------------------+------+------+--------+-------------------------+---------+------+---------+
| Name                                        | BRAM | URAM | Pragma | Variable                | Storage | Impl | Latency |
+---------------------------------------------+------+------+--------+-------------------------+---------+------+---------+
| + gesture_model                             | 21   | 0    |        |                         |         |      |         |
|   conv1d_out_V_U                            | 1    | -    |        | conv1d_out_V            | ram_1p  | auto | 1       |
|   bn1_out_V_U                               | 1    | -    |        | bn1_out_V               | ram_s2p | auto | 1       |
|   maxpool_out_V_U                           | 1    | -    |        | maxpool_out_V           | ram_1p  | auto | 1       |
|   flatten_out_V_U                           | 2    | -    |        | flatten_out_V           | ram_1p  | auto | 1       |
|   dense1_out_V_U                            | -    | -    |        | dense1_out_V            | ram_1p  | auto | 1       |
|   bn2_out_V_U                               | -    | -    |        | bn2_out_V               | ram_s2p | auto | 1       |
|   dense_output_out_V_U                      | -    | -    |        | dense_output_out_V      | ram_1p  | auto | 1       |
|  + batchnorm_1                              | 0    | 0    |        |                         |         |      |         |
|    bn_moving_mean_1_V_U                     | -    | -    |        | bn_moving_mean_1_V      | rom_1p  | auto | 1       |
|    bn_gamma_1_V_U                           | -    | -    |        | bn_gamma_1_V            | rom_1p  | auto | 1       |
|    bn_beta_1_V_U                            | -    | -    |        | bn_beta_1_V             | rom_1p  | auto | 1       |
|  + dense_4                                  | 7    | 0    |        |                         |         |      |         |
|    dense_biases_4_V_U                       | -    | -    |        | dense_biases_4_V        | rom_1p  | auto | 1       |
|    dense_weights_4_V_U                      | 7    | -    |        | dense_weights_4_V       | rom_1p  | auto | 1       |
|  + batchnorm_5                              | 0    | 0    |        |                         |         |      |         |
|    bn_moving_mean_5_V_U                     | -    | -    |        | bn_moving_mean_5_V      | rom_1p  | auto | 1       |
|    bn_moving_variance_5_V_U                 | -    | -    |        | bn_moving_variance_5_V  | rom_1p  | auto | 1       |
|    bn_gamma_5_V_U                           | -    | -    |        | bn_gamma_5_V            | rom_1p  | auto | 1       |
|    bn_beta_5_V_U                            | -    | -    |        | bn_beta_5_V             | rom_1p  | auto | 1       |
|  + dense_output_7                           | 8    | 0    |        |                         |         |      |         |
|   + dense_output_7_Pipeline_VITIS_LOOP_67_1 | 8    | 0    |        |                         |         |      |         |
|     dense_weights_7_V_U                     | 8    | -    |        | dense_weights_7_V       | rom_np  | auto | 1       |
|     dense_biases_7_V_U                      | -    | -    |        | dense_biases_7_V        | rom_1p  | auto | 1       |
|    + exp_17_9_s                             | 0    | 0    |        |                         |         |      |         |
|      f_x_lsb_table_V_U                      | -    | -    |        | f_x_lsb_table_V         | rom_1p  | auto | 1       |
|      exp_x_msb_2_m_1_table_V_U              | -    | -    |        | exp_x_msb_2_m_1_table_V | rom_1p  | auto | 1       |
|      exp_x_msb_1_table_V_U                  | -    | -    |        | exp_x_msb_1_table_V     | rom_1p  | auto | 1       |
+---------------------------------------------+------+------+--------+-------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+----------+---------+----------------------------------------------+
| Type     | Options | Location                                     |
+----------+---------+----------------------------------------------+
| inline   |         | vitis_test/nnet/core.cpp:8 in relu           |
| inline   |         | vitis_test/nnet/core.cpp:41 in flatten_3     |
| dataflow |         | vitis_test/nnet/core.cpp:98 in gesture_model |
+----------+---------+----------------------------------------------+


