INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab5_1_1/lab5_1_1.srcs/sources_1/new/SR_latch_dataflow.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module SR_latch_dataflow
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab5_1_2/lab5_1_2.srcs/sources_1/new/lab5_1_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_1_2
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab5_1_2/lab5_1_2.srcs/sim_1/new/lab5_1_2_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab5_1_2_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Administrator/Desktop/lab3/lab5_1_2/lab5_1_2.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
