<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-bcmring › dma_device.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../index.html"></a><h1>dma_device.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*****************************************************************************</span>
<span class="cm">* Copyright 2004 - 2008 Broadcom Corporation.  All rights reserved.</span>
<span class="cm">*</span>
<span class="cm">* Unless you and Broadcom execute a separate written software license</span>
<span class="cm">* agreement governing use of this software, this software is licensed to you</span>
<span class="cm">* under the terms of the GNU General Public License version 2, available at</span>
<span class="cm">* http://www.broadcom.com/licenses/GPLv2.php (the &quot;GPL&quot;).</span>
<span class="cm">*</span>
<span class="cm">* Notwithstanding the above, under no circumstances may you combine this</span>
<span class="cm">* software in any way with any other Broadcom software provided under a</span>
<span class="cm">* license other than the GPL, without Broadcom&#39;s express prior written</span>
<span class="cm">* consent.</span>
<span class="cm">*****************************************************************************/</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*   @file   dma_device.c</span>
<span class="cm">*</span>
<span class="cm">*   @brief  private array of DMA_DeviceAttribute_t</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>

<span class="n">DMA_DeviceAttribute_t</span> <span class="n">DMA_gDeviceAttribute</span><span class="p">[</span><span class="n">DMA_NUM_DEVICE_ENTRIES</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_MEM_TO_MEM</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* MEM 2 MEM */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span> <span class="o">|</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA1</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mem-to-mem&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcUpdate</span> <span class="o">=</span> <span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstUpdate</span> <span class="o">=</span> <span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_MEM_TO_MEM</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_PERREQUEST</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_64</span><span class="p">,</span>

		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_VPM_MEM_TO_MEM</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* VPM */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_IS_DEDICATED</span> <span class="o">|</span> <span class="n">DMA_DEVICE_FLAG_NO_ISR</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vpm&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">dedicatedController</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">dedicatedChannel</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	 <span class="cm">/* reserve DMA0:0 for VPM */</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_NAND_MEM_TO_MEM</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* NAND */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span> <span class="o">|</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA1</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;nand&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_MEM_TO_MEM</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_6</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_PIF_MEM_TO_DEV</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* PIF TX */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span> <span class="o">|</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA1</span>
	 <span class="o">|</span> <span class="n">DMA_DEVICE_FLAG_ALLOW_LARGE_FIFO</span>
	 <span class="o">|</span> <span class="n">DMA_DEVICE_FLAG_ALLOC_DMA1_FIRST</span> <span class="o">|</span> <span class="n">DMA_DEVICE_FLAG_PORT_PER_DMAC</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pif_tx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">dmacPort</span> <span class="o">=</span> <span class="p">{</span><span class="mi">14</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* SRC: memory */</span>
		    <span class="cm">/* dstPeripheralPort          = 5 or 14 */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcUpdate</span> <span class="o">=</span> <span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstUpdate</span> <span class="o">=</span> <span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_MEM_TO_PERIPHERAL</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_8</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_8</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">maxDataPerBlock</span> <span class="o">=</span> <span class="mi">16256</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_PIF_DEV_TO_MEM</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* PIF RX */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span> <span class="o">|</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA1</span>
	 <span class="o">|</span> <span class="n">DMA_DEVICE_FLAG_ALLOW_LARGE_FIFO</span>
	 <span class="cm">/* DMA_DEVICE_FLAG_ALLOC_DMA1_FIRST */</span>
	 <span class="o">|</span> <span class="n">DMA_DEVICE_FLAG_PORT_PER_DMAC</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pif_rx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">dmacPort</span> <span class="o">=</span> <span class="p">{</span><span class="mi">14</span><span class="p">,</span> <span class="mi">5</span><span class="p">},</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="cm">/* srcPeripheralPort          = 5 or 14 */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* DST: memory */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcUpdate</span> <span class="o">=</span> <span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstUpdate</span> <span class="o">=</span> <span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_PERIPHERAL_TO_MEM</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_8</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_8</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">maxDataPerBlock</span> <span class="o">=</span> <span class="mi">16256</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_I2S0_DEV_TO_MEM</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* I2S RX */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2s0_rx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* SRC: I2S0 */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* DST: memory */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_PERIPHERAL_TO_MEM</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_16</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">blockTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_CONTINUOUS</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_I2S0_MEM_TO_DEV</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* I2S TX */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2s0_tx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* SRC: memory */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>	<span class="cm">/* DST: I2S0 */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_MEM_TO_PERIPHERAL</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_16</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">blockTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_PERREQUEST</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_I2S1_DEV_TO_MEM</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* I2S1 RX */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA1</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2s1_rx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>	<span class="cm">/* SRC: I2S1 */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* DST: memory */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_PERIPHERAL_TO_MEM</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_16</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">blockTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_CONTINUOUS</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_I2S1_MEM_TO_DEV</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* I2S1 TX */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA1</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;i2s1_tx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* SRC: memory */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>	<span class="cm">/* DST: I2S1 */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_MEM_TO_PERIPHERAL</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_16</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">blockTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_PERREQUEST</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_ESW_MEM_TO_DEV</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* ESW TX */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;esw_tx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_IS_DEDICATED</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">dedicatedController</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">dedicatedChannel</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* SRC: memory */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>	<span class="cm">/* DST: ESW (MTP) */</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="cm">/* DMAx_AHB_SSTATARy */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="cm">/* DMAx_AHB_DSTATARy */</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x30490010</span><span class="p">,</span>
		    <span class="cm">/* DMAx_AHB_CFGy */</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="cm">/* DMAx_AHB_CTLy */</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_MEM_TO_PERIPHERAL</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_8</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcUpdate</span> <span class="o">=</span> <span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstUpdate</span> <span class="o">=</span> <span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_ESW_DEV_TO_MEM</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* ESW RX */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;esw_rx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_IS_DEDICATED</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">dedicatedController</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">dedicatedChannel</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* SRC: ESW (PTM) */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* DST: memory */</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="cm">/* DMAx_AHB_SSTATARy */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x30480010</span><span class="p">,</span>
		    <span class="cm">/* DMAx_AHB_DSTATARy */</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="cm">/* DMAx_AHB_CFGy */</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="cm">/* DMAx_AHB_CTLy */</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_PERIPHERAL_TO_MEM</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_8</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcUpdate</span> <span class="o">=</span> <span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstUpdate</span> <span class="o">=</span> <span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_APM_CODEC_A_DEV_TO_MEM</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* APM Codec A Ingress */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;apm_a_rx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>	<span class="cm">/* SRC: Codec A Ingress FIFO */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* DST: memory */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcUpdate</span> <span class="o">=</span> <span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstUpdate</span> <span class="o">=</span> <span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_PERIPHERAL_TO_MEM</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">blockTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_CONTINUOUS</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_APM_CODEC_A_MEM_TO_DEV</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* APM Codec A Egress */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;apm_a_tx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* SRC: memory */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">3</span><span class="p">,</span>	<span class="cm">/* DST: Codec A Egress FIFO */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcUpdate</span> <span class="o">=</span> <span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstUpdate</span> <span class="o">=</span> <span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_MEM_TO_PERIPHERAL</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">blockTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_PERREQUEST</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_APM_CODEC_B_DEV_TO_MEM</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* APM Codec B Ingress */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;apm_b_rx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>	<span class="cm">/* SRC: Codec B Ingress FIFO */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* DST: memory */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcUpdate</span> <span class="o">=</span> <span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstUpdate</span> <span class="o">=</span> <span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_PERIPHERAL_TO_MEM</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">blockTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_CONTINUOUS</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_APM_CODEC_B_MEM_TO_DEV</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* APM Codec B Egress */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;apm_b_tx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* SRC: memory */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">5</span><span class="p">,</span>	<span class="cm">/* DST: Codec B Egress FIFO */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcUpdate</span> <span class="o">=</span> <span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstUpdate</span> <span class="o">=</span> <span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_MEM_TO_PERIPHERAL</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">blockTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_PERREQUEST</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_APM_CODEC_C_DEV_TO_MEM</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* APM Codec C Ingress */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA1</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;apm_c_rx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">4</span><span class="p">,</span>	<span class="cm">/* SRC: Codec C Ingress FIFO */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* DST: memory */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcUpdate</span> <span class="o">=</span> <span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstUpdate</span> <span class="o">=</span> <span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_PERIPHERAL_TO_MEM</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">blockTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_CONTINUOUS</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_APM_PCM0_DEV_TO_MEM</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* PCM0 RX */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pcm0_rx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">12</span><span class="p">,</span>	<span class="cm">/* SRC: PCM0 */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* DST: memory */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_PERIPHERAL_TO_MEM</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_8</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">blockTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_CONTINUOUS</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_APM_PCM0_MEM_TO_DEV</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* PCM0 TX */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pcm0_tx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* SRC: memory */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">13</span><span class="p">,</span>	<span class="cm">/* DST: PCM0 */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_MEM_TO_PERIPHERAL</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_8</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">blockTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_PERREQUEST</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_APM_PCM1_DEV_TO_MEM</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* PCM1 RX */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA1</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pcm1_rx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">14</span><span class="p">,</span>	<span class="cm">/* SRC: PCM1 */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* DST: memory */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_PERIPHERAL_TO_MEM</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_8</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">blockTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_CONTINUOUS</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_APM_PCM1_MEM_TO_DEV</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* PCM1 TX */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA1</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;pcm1_tx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* SRC: memory */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">15</span><span class="p">,</span>	<span class="cm">/* DST: PCM1 */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_MEM_TO_PERIPHERAL</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_4</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_8</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">blockTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_PERREQUEST</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_SPUM_DEV_TO_MEM</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* SPUM RX */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span> <span class="o">|</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA1</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spum_rx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">6</span><span class="p">,</span>	<span class="cm">/* SRC: Codec A Ingress FIFO */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* DST: memory */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcUpdate</span> <span class="o">=</span> <span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstUpdate</span> <span class="o">=</span> <span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_PERIPHERAL_TO_MEM</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">blockTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="cm">/* Busrt size **MUST** be 16 for SPUM to work */</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_16</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_16</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_PERREQUEST</span><span class="p">,</span>
		    <span class="cm">/* on the RX side, SPU needs to be the flow controller */</span>
		    <span class="p">.</span><span class="n">flowControler</span> <span class="o">=</span> <span class="n">dmacHw_FLOW_CONTROL_PERIPHERAL</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_SPUM_MEM_TO_DEV</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* SPUM TX */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span> <span class="o">|</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA1</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;spum_tx&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* SRC: memory */</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">7</span><span class="p">,</span>	<span class="cm">/* DST: SPUM */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcUpdate</span> <span class="o">=</span> <span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstUpdate</span> <span class="o">=</span> <span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_MEM_TO_PERIPHERAL</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">blockTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_DISABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_32</span><span class="p">,</span>
		    <span class="cm">/* Busrt size **MUST** be 16 for SPUM to work */</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_16</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_16</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferMode</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_MODE_PERREQUEST</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_MEM_TO_VRAM</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* MEM 2 VRAM */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span> <span class="o">|</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA1</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;mem-to-vram&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">srcPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* SRC: memory */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcUpdate</span> <span class="o">=</span> <span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstUpdate</span> <span class="o">=</span> <span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_MEM_TO_MEM</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_8</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_8</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
	<span class="p">[</span><span class="n">DMA_DEVICE_VRAM_TO_MEM</span><span class="p">]</span> <span class="o">=</span>	<span class="cm">/* VRAM 2 MEM */</span>
	<span class="p">{</span>
	 <span class="p">.</span><span class="n">flags</span> <span class="o">=</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA0</span> <span class="o">|</span> <span class="n">DMA_DEVICE_FLAG_ON_DMA1</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">name</span> <span class="o">=</span> <span class="s">&quot;vram-to-mem&quot;</span><span class="p">,</span>
	 <span class="p">.</span><span class="n">config</span> <span class="o">=</span> <span class="p">{</span>
		    <span class="p">.</span><span class="n">dstPeripheralPort</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>	<span class="cm">/* DST: memory */</span>
		    <span class="p">.</span><span class="n">srcStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstStatusRegisterAddress</span> <span class="o">=</span> <span class="mh">0x00000000</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcUpdate</span> <span class="o">=</span> <span class="n">dmacHw_SRC_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstUpdate</span> <span class="o">=</span> <span class="n">dmacHw_DST_ADDRESS_UPDATE_MODE_INC</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">transferType</span> <span class="o">=</span> <span class="n">dmacHw_TRANSFER_TYPE_MEM_TO_MEM</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_SRC_MASTER_INTERFACE_2</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMasterInterface</span> <span class="o">=</span> <span class="n">dmacHw_DST_MASTER_INTERFACE_1</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">completeTransferInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">errorInterrupt</span> <span class="o">=</span> <span class="n">dmacHw_INTERRUPT_ENABLE</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">channelPriority</span> <span class="o">=</span> <span class="n">dmacHw_CHANNEL_PRIORITY_7</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxTransactionWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_TRANSACTION_WIDTH_64</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">srcMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_SRC_BURST_WIDTH_8</span><span class="p">,</span>
		    <span class="p">.</span><span class="n">dstMaxBurstWidth</span> <span class="o">=</span> <span class="n">dmacHw_DST_BURST_WIDTH_8</span><span class="p">,</span>
		    <span class="p">},</span>
	 <span class="p">},</span>
<span class="p">};</span>
<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">DMA_gDeviceAttribute</span><span class="p">);</span>	<span class="cm">/* primarily for dma-test.c */</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:3}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../javascript/docco.min.js"></script>
</html>
