;redcode
;assert 1
	SPL 0, <-2
	SPL 0, <-2
	CMP -207, <-120
	MOV -1, <-30
	MOV -17, <-20
	DJN -1, @-20
	CMP -207, <-120
	DJN 100, 10
	MOV -1, <-30
	SUB <121, 106
	SUB <121, 106
	SUB @-127, 100
	SUB 12, @-11
	SUB 12, @-11
	ADD 271, 60
	CMP <121, 106
	DJN -127, #110
	CMP -7, <-128
	SUB @127, @106
	CMP #-17, <-104
	SUB #-17, <-104
	JMP -1, @-30
	SUB #-17, <-104
	SUB #172, @40
	DJN -127, #110
	CMP 100, 0
	MOV -1, <-30
	ADD 271, 61
	SUB 1, @-101
	SUB 1, @-101
	MOV -17, <-20
	SUB #-17, <-104
	SUB #-17, <-104
	MOV 0, @750
	SLT 130, 9
	SLT 0, @750
	CMP -207, <-120
	CMP -207, <-120
	SUB @127, @106
	CMP -207, <-120
	ADD #270, <1
	ADD #270, <1
	CMP -207, <-120
	SLT #172, @40
	SUB <111, 106
	SUB #-10, 1
	ADD #270, <1
	CMP #172, @40
	ADD #270, <1
	MOV -17, <-20
	SPL 0, <-2
	SPL 0, <-2
	CMP #-17, <-104
