(DELAYFILE
  (SDFVERSION "3.0")
  (DESIGN "master")
  (DATE "Mon Dec  4 14:13:47 2023")
  (VENDOR "Lattice")
  (PROGRAM "backanno")
  (VERSION "Radiant Software (64-bit) 2023.1.0.43.3")
  (DIVIDER /)
  (VOLTAGE 1.26:1.20:1.14)
  (PROCESS "default")
  (TEMPERATURE -40:25:85)
  (TIMESCALE 1ps)
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_0")
    (INSTANCE vga_sync_portmap\.SLICE_0)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_1")
    (INSTANCE vga_sync_portmap\.SLICE_1)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_2")
    (INSTANCE vga_sync_portmap\.SLICE_2)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_3")
    (INSTANCE vga_sync_portmap\.SLICE_3)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_4")
    (INSTANCE vga_sync_portmap\.SLICE_4)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_5")
    (INSTANCE vga_sync_portmap\.SLICE_5)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD CE (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_6")
    (INSTANCE vga_sync_portmap\.SLICE_6)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_7")
    (INSTANCE vga_sync_portmap\.SLICE_7)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_8")
    (INSTANCE vga_sync_portmap\.SLICE_8)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_9")
    (INSTANCE vga_sync_portmap\.SLICE_9)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_10")
    (INSTANCE vga_sync_portmap\.SLICE_10)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_11")
    (INSTANCE vga_sync_portmap\.SLICE_11)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD LSR (posedge CLK) (516:522:529)(-516:-496:-476))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_12")
    (INSTANCE clock_manager_portmap\.SLICE_12)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_13")
    (INSTANCE clock_manager_portmap\.SLICE_13)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_14")
    (INSTANCE clock_manager_portmap\.SLICE_14)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_15")
    (INSTANCE clock_manager_portmap\.SLICE_15)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_16")
    (INSTANCE clock_manager_portmap\.SLICE_16)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_17")
    (INSTANCE clock_manager_portmap\.SLICE_17)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_18")
    (INSTANCE clock_manager_portmap\.SLICE_18)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_19")
    (INSTANCE clock_manager_portmap\.SLICE_19)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_SLICE_20")
    (INSTANCE clock_manager_portmap\.SLICE_20)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_clk_portmap_SLICE_21")
    (INSTANCE vga_sync_clk_portmap\.SLICE_21)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_clk_portmap_SLICE_22")
    (INSTANCE vga_sync_clk_portmap\.SLICE_22)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 COUT1 (52:197:343)(52:197:343))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 COUT1 (304:330:357)(304:330:357))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN1 COUT1 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_clk_portmap_SLICE_23")
    (INSTANCE vga_sync_clk_portmap\.SLICE_23)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 COUT0 (52:197:343)(52:197:343))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CIN0 COUT0 (277:277:277)(277:277:277))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "game_logic_portmap_SLICE_24")
    (INSTANCE game_logic_portmap\.SLICE_24)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "game_logic_portmap_SLICE_25")
    (INSTANCE game_logic_portmap\.SLICE_25)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_28")
    (INSTANCE nes_controller_portmap\.SLICE_28)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_30")
    (INSTANCE nes_controller_portmap\.SLICE_30)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH CLK Q0 (1388:1388:1388)(1388:1388:1388))
        (IOPATH CLK Q1 (1388:1388:1388)(1388:1388:1388))
      )
    )
    (TIMINGCHECK
      (SETUPHOLD DI1 (posedge CLK) (198:198:198)(0:0:0))
      (SETUPHOLD DI0 (posedge CLK) (198:198:198)(0:0:0))
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_32")
    (INSTANCE vga_sync_portmap\.SLICE_32)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_33")
    (INSTANCE vga_sync_portmap\.SLICE_33)
    (DELAY
      (ABSOLUTE
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_34")
    (INSTANCE renderer_portmap\.SLICE_34)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_35")
    (INSTANCE renderer_portmap\.SLICE_35)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_36")
    (INSTANCE vga_sync_portmap\.SLICE_36)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_38")
    (INSTANCE vga_sync_portmap\.SLICE_38)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_40")
    (INSTANCE vga_sync_portmap\.SLICE_40)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_41")
    (INSTANCE vga_sync_portmap\.SLICE_41)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_43")
    (INSTANCE vga_sync_portmap\.SLICE_43)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_44")
    (INSTANCE vga_sync_portmap\.SLICE_44)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_46")
    (INSTANCE vga_sync_portmap\.SLICE_46)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_48")
    (INSTANCE vga_sync_portmap\.SLICE_48)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_49")
    (INSTANCE vga_sync_portmap\.SLICE_49)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_clk_portmap_SLICE_51")
    (INSTANCE vga_sync_clk_portmap\.SLICE_51)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_52")
    (INSTANCE vga_sync_portmap\.SLICE_52)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_54")
    (INSTANCE vga_sync_portmap\.SLICE_54)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_55")
    (INSTANCE renderer_portmap\.SLICE_55)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_57")
    (INSTANCE renderer_portmap\.SLICE_57)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_58")
    (INSTANCE vga_sync_portmap\.SLICE_58)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_60")
    (INSTANCE vga_sync_portmap\.SLICE_60)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_62")
    (INSTANCE vga_sync_portmap\.SLICE_62)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_63")
    (INSTANCE renderer_portmap\.SLICE_63)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_66")
    (INSTANCE vga_sync_portmap\.SLICE_66)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_67")
    (INSTANCE vga_sync_portmap\.SLICE_67)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_68")
    (INSTANCE renderer_portmap\.SLICE_68)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_69")
    (INSTANCE renderer_portmap\.SLICE_69)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_70")
    (INSTANCE renderer_portmap\.SLICE_70)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_73")
    (INSTANCE renderer_portmap\.SLICE_73)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_74")
    (INSTANCE renderer_portmap\.SLICE_74)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_76")
    (INSTANCE renderer_portmap\.SLICE_76)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_78")
    (INSTANCE nes_controller_portmap\.SLICE_78)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_79")
    (INSTANCE nes_controller_portmap\.SLICE_79)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_80")
    (INSTANCE nes_controller_portmap\.SLICE_80)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "nes_controller_portmap_SLICE_82")
    (INSTANCE nes_controller_portmap\.SLICE_82)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH A1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "vga_sync_portmap_SLICE_84")
    (INSTANCE vga_sync_portmap\.SLICE_84)
    (DELAY
      (ABSOLUTE
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
        (IOPATH A0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "renderer_portmap_SLICE_89")
    (INSTANCE renderer_portmap\.SLICE_89)
    (DELAY
      (ABSOLUTE
        (IOPATH D1 F1 (449:462:476)(449:462:476))
        (IOPATH C1 F1 (449:462:476)(449:462:476))
        (IOPATH B1 F1 (449:462:476)(449:462:476))
        (IOPATH D0 F0 (449:462:476)(449:462:476))
        (IOPATH C0 F0 (449:462:476)(449:462:476))
        (IOPATH B0 F0 (449:462:476)(449:462:476))
      )
    )
  )
  (CELL
    (CELLTYPE "clock_manager_portmap_pll_portmap_lscc_pll_inst_u_PLL_B")
    (INSTANCE clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B)
    (DELAY
      (ABSOLUTE
        (IOPATH REFERENCECLK OUTGLOBAL (0:0:0)(0:0:0))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_data")
    (INSTANCE ctrlr_data_I)
    (DELAY
      (ABSOLUTE
        (IOPATH ctrlr_data PADDI (460:485:510)(460:485:510))
      )
    )
  )
  (CELL
    (CELLTYPE "osc")
    (INSTANCE osc_I)
    (DELAY
      (ABSOLUTE
        (IOPATH osc PADDI (460:485:510)(460:485:510))
      )
    )
  )
  (CELL
    (CELLTYPE "rotate_out")
    (INSTANCE rotate_out_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rotate_out (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_clk")
    (INSTANCE ctrlr_clk_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ctrlr_clk (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "ctrlr_latch")
    (INSTANCE ctrlr_latch_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO ctrlr_latch (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "vsync")
    (INSTANCE vsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO vsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "hsync")
    (INSTANCE hsync_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO hsync (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_0_")
    (INSTANCE rgb\[0\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb0 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_1_")
    (INSTANCE rgb\[1\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb1 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_2_")
    (INSTANCE rgb\[2\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb2 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_3_")
    (INSTANCE rgb\[3\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb3 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_4_")
    (INSTANCE rgb\[4\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb4 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "rgb_5_")
    (INSTANCE rgb\[5\]_I)
    (DELAY
      (ABSOLUTE
        (IOPATH PADDO rgb5 (1914:2001:2088)(1914:2001:2088))
      )
    )
  )
  (CELL
    (CELLTYPE "master")
    (INSTANCE )
    (DELAY
      (ABSOLUTE
        (INTERCONNECT vga_sync_portmap\.SLICE_0/F0 vga_sync_portmap\.SLICE_0/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/COUT0 vga_sync_portmap\.SLICE_0/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/COUT0 vga_sync_portmap\.SLICE_0/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/COUT1 vga_sync_portmap\.SLICE_0/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/COUT1 vga_sync_portmap\.SLICE_0/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 vga_sync_portmap\.SLICE_0/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 vga_sync_portmap\.SLICE_40/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 vga_sync_portmap\.SLICE_44/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 vga_sync_portmap\.SLICE_49/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 vga_sync_clk_portmap\.SLICE_51/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 renderer_portmap\.SLICE_55/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 vga_sync_portmap\.SLICE_67/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 renderer_portmap\.SLICE_69/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_0/Q0 renderer_portmap\.SLICE_74/A1 
          (2776:2974:3172)(2776:2974:3172))
        (INTERCONNECT vga_sync_portmap\.SLICE_43/F1 vga_sync_portmap\.SLICE_0/CE 
          (2300:2551:2802)(2300:2551:2802))
        (INTERCONNECT vga_sync_portmap\.SLICE_43/F1 vga_sync_portmap\.SLICE_1/CE 
          (2300:2551:2802)(2300:2551:2802))
        (INTERCONNECT vga_sync_portmap\.SLICE_43/F1 vga_sync_portmap\.SLICE_2/CE 
          (2300:2551:2802)(2300:2551:2802))
        (INTERCONNECT vga_sync_portmap\.SLICE_43/F1 vga_sync_portmap\.SLICE_3/CE 
          (2300:2551:2802)(2300:2551:2802))
        (INTERCONNECT vga_sync_portmap\.SLICE_43/F1 vga_sync_portmap\.SLICE_4/CE 
          (2300:2551:2802)(2300:2551:2802))
        (INTERCONNECT vga_sync_portmap\.SLICE_43/F1 vga_sync_portmap\.SLICE_5/CE 
          (2300:2551:2802)(2300:2551:2802))
        (INTERCONNECT vga_sync_portmap\.SLICE_43/F1 vga_sync_portmap\.SLICE_6/LSR 
          (3463:3628:3794)(3463:3628:3794))
        (INTERCONNECT vga_sync_portmap\.SLICE_43/F1 vga_sync_portmap\.SLICE_7/LSR 
          (2882:3067:3252)(2882:3067:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_43/F1 vga_sync_portmap\.SLICE_8/LSR 
          (2882:3067:3252)(2882:3067:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_43/F1 vga_sync_portmap\.SLICE_9/LSR 
          (2882:3067:3252)(2882:3067:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_43/F1 vga_sync_portmap\.SLICE_10/LSR 
          (2882:3067:3252)(2882:3067:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_43/F1 vga_sync_portmap\.SLICE_11/LSR 
          (3463:3628:3794)(3463:3628:3794))
        (INTERCONNECT vga_sync_portmap\.SLICE_43/F1 vga_sync_portmap\.SLICE_41/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_41/F1 vga_sync_portmap\.SLICE_0/LSR 
          (1692:1916:2141)(1692:1916:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_41/F1 vga_sync_portmap\.SLICE_1/LSR 
          (1692:1916:2141)(1692:1916:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_41/F1 vga_sync_portmap\.SLICE_2/LSR 
          (1692:1916:2141)(1692:1916:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_41/F1 vga_sync_portmap\.SLICE_3/LSR 
          (1692:1916:2141)(1692:1916:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_41/F1 vga_sync_portmap\.SLICE_4/LSR 
          (1692:1916:2141)(1692:1916:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_41/F1 vga_sync_portmap\.SLICE_5/LSR 
          (1692:1916:2141)(1692:1916:2141))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_0/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_1/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_2/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_3/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_4/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_5/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_6/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_7/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_8/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_9/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_10/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          vga_sync_portmap\.SLICE_11/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_12/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_13/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_14/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_15/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_16/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_17/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_18/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_19/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          clock_manager_portmap\.SLICE_20/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          game_logic_portmap\.SLICE_24/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/OUTGLOBAL 
          game_logic_portmap\.SLICE_25/CLK (4177:4838:5499)(4177:4838:5499))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/F1 vga_sync_portmap\.SLICE_1/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/F0 vga_sync_portmap\.SLICE_1/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/COUT0 vga_sync_portmap\.SLICE_1/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/COUT0 vga_sync_portmap\.SLICE_1/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 vga_sync_portmap\.SLICE_1/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 vga_sync_portmap\.SLICE_40/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 vga_sync_portmap\.SLICE_40/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 vga_sync_portmap\.SLICE_48/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 vga_sync_portmap\.SLICE_49/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 renderer_portmap\.SLICE_55/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 vga_sync_portmap\.SLICE_67/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 renderer_portmap\.SLICE_69/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q1 renderer_portmap\.SLICE_74/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/COUT1 vga_sync_portmap\.SLICE_1/D0 
          (952:1084:1216)(952:1084:1216))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/COUT1 vga_sync_portmap\.SLICE_1/CIN0 
          (449:502:555)(449:502:555))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q0 vga_sync_portmap\.SLICE_1/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q0 renderer_portmap\.SLICE_35/B1 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q0 vga_sync_portmap\.SLICE_36/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q0 vga_sync_portmap\.SLICE_44/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q0 vga_sync_portmap\.SLICE_48/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q0 vga_sync_portmap\.SLICE_54/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q0 renderer_portmap\.SLICE_57/B1 
          (2855:3033:3212)(2855:3033:3212))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q0 vga_sync_portmap\.SLICE_58/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q0 vga_sync_portmap\.SLICE_62/B0 
          (2855:3033:3212)(2855:3033:3212))
        (INTERCONNECT vga_sync_portmap\.SLICE_1/Q0 renderer_portmap\.SLICE_73/C1 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/F1 vga_sync_portmap\.SLICE_2/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/F0 vga_sync_portmap\.SLICE_2/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/COUT0 vga_sync_portmap\.SLICE_2/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/COUT0 vga_sync_portmap\.SLICE_2/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q1 vga_sync_portmap\.SLICE_2/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q1 vga_sync_portmap\.SLICE_40/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q1 vga_sync_portmap\.SLICE_40/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q1 vga_sync_portmap\.SLICE_48/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q1 vga_sync_portmap\.SLICE_54/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q1 renderer_portmap\.SLICE_57/D1 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q1 renderer_portmap\.SLICE_63/B1 
          (3463:3621:3780)(3463:3621:3780))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q1 vga_sync_portmap\.SLICE_67/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q1 renderer_portmap\.SLICE_70/B1 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/COUT1 vga_sync_portmap\.SLICE_2/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/COUT1 vga_sync_portmap\.SLICE_2/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 vga_sync_portmap\.SLICE_2/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 vga_sync_portmap\.SLICE_33/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 vga_sync_portmap\.SLICE_36/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 vga_sync_portmap\.SLICE_44/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 vga_sync_portmap\.SLICE_48/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 vga_sync_portmap\.SLICE_52/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 vga_sync_portmap\.SLICE_54/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 renderer_portmap\.SLICE_57/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 vga_sync_portmap\.SLICE_58/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 vga_sync_portmap\.SLICE_60/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 renderer_portmap\.SLICE_63/A0 
          (3516:3681:3846)(3516:3681:3846))
        (INTERCONNECT vga_sync_portmap\.SLICE_2/Q0 renderer_portmap\.SLICE_70/A0 
          (2974:3152:3331)(2974:3152:3331))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/F1 vga_sync_portmap\.SLICE_3/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/F0 vga_sync_portmap\.SLICE_3/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/COUT0 vga_sync_portmap\.SLICE_3/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/COUT0 vga_sync_portmap\.SLICE_3/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 vga_sync_portmap\.SLICE_3/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 vga_sync_portmap\.SLICE_32/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 vga_sync_portmap\.SLICE_36/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 vga_sync_portmap\.SLICE_41/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 vga_sync_portmap\.SLICE_48/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 renderer_portmap\.SLICE_57/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 vga_sync_portmap\.SLICE_58/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 vga_sync_portmap\.SLICE_60/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 renderer_portmap\.SLICE_63/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 renderer_portmap\.SLICE_70/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 renderer_portmap\.SLICE_73/A0 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q1 renderer_portmap\.SLICE_73/D1 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/COUT1 vga_sync_portmap\.SLICE_3/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/COUT1 vga_sync_portmap\.SLICE_3/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q0 vga_sync_portmap\.SLICE_3/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q0 vga_sync_portmap\.SLICE_36/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q0 vga_sync_portmap\.SLICE_44/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q0 vga_sync_clk_portmap\.SLICE_51/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q0 vga_sync_portmap\.SLICE_58/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_3/Q0 vga_sync_portmap\.SLICE_84/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/F1 vga_sync_portmap\.SLICE_4/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/F0 vga_sync_portmap\.SLICE_4/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/COUT0 vga_sync_portmap\.SLICE_4/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/COUT0 vga_sync_portmap\.SLICE_4/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q1 vga_sync_portmap\.SLICE_4/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q1 vga_sync_portmap\.SLICE_36/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q1 vga_sync_portmap\.SLICE_44/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q1 vga_sync_clk_portmap\.SLICE_51/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q1 vga_sync_portmap\.SLICE_58/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q1 vga_sync_portmap\.SLICE_84/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/COUT1 vga_sync_portmap\.SLICE_4/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/COUT1 vga_sync_portmap\.SLICE_4/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q0 vga_sync_portmap\.SLICE_4/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q0 vga_sync_portmap\.SLICE_40/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q0 vga_sync_portmap\.SLICE_41/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q0 vga_sync_clk_portmap\.SLICE_51/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q0 vga_sync_portmap\.SLICE_58/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_4/Q0 vga_sync_portmap\.SLICE_84/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/F1 vga_sync_portmap\.SLICE_5/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/COUT0 vga_sync_portmap\.SLICE_5/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/COUT0 vga_sync_portmap\.SLICE_5/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/Q1 vga_sync_portmap\.SLICE_5/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/Q1 vga_sync_portmap\.SLICE_41/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/Q1 vga_sync_clk_portmap\.SLICE_51/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/Q1 vga_sync_portmap\.SLICE_58/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_5/Q1 vga_sync_portmap\.SLICE_84/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT SLICE_96/F0 vga_sync_portmap\.SLICE_5/B1 (5908:5981:6054)
          (5908:5981:6054))
        (INTERCONNECT SLICE_96/F0 vga_sync_portmap\.SLICE_10/B1 (7098:7131:7164)
          (7098:7131:7164))
        (INTERCONNECT SLICE_96/F0 clock_manager_portmap\.SLICE_20/B1 (3965:4117:4269)
          (3965:4117:4269))
        (INTERCONNECT SLICE_96/F0 vga_sync_clk_portmap\.SLICE_22/B1 (5908:5981:6054)
          (5908:5981:6054))
        (INTERCONNECT SLICE_96/F0 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/RESET_N 
          (5895:5987:6080)(5895:5987:6080))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/F1 vga_sync_portmap\.SLICE_6/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/F0 vga_sync_portmap\.SLICE_6/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/COUT0 vga_sync_portmap\.SLICE_6/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/COUT0 vga_sync_portmap\.SLICE_6/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q1 vga_sync_portmap\.SLICE_6/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q1 vga_sync_portmap\.SLICE_38/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q1 vga_sync_portmap\.SLICE_43/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q1 vga_sync_portmap\.SLICE_66/A0 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q1 vga_sync_portmap\.SLICE_66/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q1 renderer_portmap\.SLICE_69/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q1 renderer_portmap\.SLICE_74/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/COUT1 vga_sync_portmap\.SLICE_6/D0 
          (952:1084:1216)(952:1084:1216))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/COUT1 vga_sync_portmap\.SLICE_6/CIN0 
          (449:502:555)(449:502:555))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q0 vga_sync_portmap\.SLICE_6/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q0 vga_sync_portmap\.SLICE_38/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q0 vga_sync_portmap\.SLICE_43/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q0 vga_sync_portmap\.SLICE_49/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q0 renderer_portmap\.SLICE_55/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q0 vga_sync_portmap\.SLICE_66/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q0 renderer_portmap\.SLICE_69/B0 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/Q0 renderer_portmap\.SLICE_74/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/COUT1 vga_sync_portmap\.SLICE_11/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_6/COUT1 vga_sync_portmap\.SLICE_11/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/F1 vga_sync_portmap\.SLICE_7/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/F0 vga_sync_portmap\.SLICE_7/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/COUT0 vga_sync_portmap\.SLICE_7/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/COUT0 vga_sync_portmap\.SLICE_7/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q1 vga_sync_portmap\.SLICE_7/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q1 vga_sync_portmap\.SLICE_32/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q1 vga_sync_portmap\.SLICE_33/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q1 vga_sync_portmap\.SLICE_33/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q1 renderer_portmap\.SLICE_34/C0 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q1 vga_sync_portmap\.SLICE_38/B0 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q1 vga_sync_portmap\.SLICE_46/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q1 renderer_portmap\.SLICE_57/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q1 vga_sync_portmap\.SLICE_60/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q1 renderer_portmap\.SLICE_73/C0 
          (2763:2948:3133)(2763:2948:3133))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/COUT1 vga_sync_portmap\.SLICE_7/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/COUT1 vga_sync_portmap\.SLICE_7/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 vga_sync_portmap\.SLICE_7/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 vga_sync_portmap\.SLICE_32/B1 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 vga_sync_portmap\.SLICE_38/D0 
          (2459:2663:2868)(2459:2663:2868))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 vga_sync_portmap\.SLICE_43/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 vga_sync_portmap\.SLICE_52/B1 
          (2815:3000:3186)(2815:3000:3186))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 vga_sync_portmap\.SLICE_54/A1 
          (2868:3060:3252)(2868:3060:3252))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 vga_sync_portmap\.SLICE_60/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_7/Q0 vga_sync_portmap\.SLICE_66/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/F1 vga_sync_portmap\.SLICE_8/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/F0 vga_sync_portmap\.SLICE_8/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/COUT0 vga_sync_portmap\.SLICE_8/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/COUT0 vga_sync_portmap\.SLICE_8/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/Q1 vga_sync_portmap\.SLICE_8/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/Q1 vga_sync_portmap\.SLICE_32/D0 
          (2366:2577:2789)(2366:2577:2789))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/Q1 vga_sync_portmap\.SLICE_33/C1 
          (2670:2861:3053)(2670:2861:3053))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/Q1 vga_sync_portmap\.SLICE_33/D0 
          (2366:2577:2789)(2366:2577:2789))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/Q1 renderer_portmap\.SLICE_34/D0 
          (2366:2577:2789)(2366:2577:2789))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/Q1 vga_sync_portmap\.SLICE_38/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/Q1 vga_sync_portmap\.SLICE_43/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/Q1 vga_sync_portmap\.SLICE_60/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/Q1 vga_sync_portmap\.SLICE_62/A1 
          (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/Q1 vga_sync_portmap\.SLICE_66/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/Q1 renderer_portmap\.SLICE_73/D0 
          (2366:2577:2789)(2366:2577:2789))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/COUT1 vga_sync_portmap\.SLICE_8/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/COUT1 vga_sync_portmap\.SLICE_8/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/Q0 vga_sync_portmap\.SLICE_8/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_8/Q0 vga_sync_portmap\.SLICE_46/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/F1 vga_sync_portmap\.SLICE_9/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/F0 vga_sync_portmap\.SLICE_9/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/COUT0 vga_sync_portmap\.SLICE_9/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/COUT0 vga_sync_portmap\.SLICE_9/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/Q1 vga_sync_portmap\.SLICE_9/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/Q1 vga_sync_portmap\.SLICE_46/D0 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/COUT1 vga_sync_portmap\.SLICE_9/D0 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/COUT1 vga_sync_portmap\.SLICE_9/CIN0 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/Q0 vga_sync_portmap\.SLICE_9/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_9/Q0 vga_sync_portmap\.SLICE_46/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/F1 vga_sync_portmap\.SLICE_10/DI1 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/COUT0 vga_sync_portmap\.SLICE_10/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/COUT0 vga_sync_portmap\.SLICE_10/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q1 vga_sync_portmap\.SLICE_10/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_10/Q1 vga_sync_portmap\.SLICE_46/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/F0 vga_sync_portmap\.SLICE_11/DI0 (0:0:0)
          (0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/COUT0 vga_sync_portmap\.SLICE_11/D1 
          (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/COUT0 vga_sync_portmap\.SLICE_11/CIN1 
          (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q0 vga_sync_portmap\.SLICE_11/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q0 vga_sync_portmap\.SLICE_38/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q0 vga_sync_portmap\.SLICE_43/D1 
          (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q0 vga_sync_portmap\.SLICE_66/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q0 renderer_portmap\.SLICE_69/C0 
          (2221:2419:2617)(2221:2419:2617))
        (INTERCONNECT vga_sync_portmap\.SLICE_11/Q0 renderer_portmap\.SLICE_74/A0 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/F0 
          clock_manager_portmap\.SLICE_12/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/COUT0 
          clock_manager_portmap\.SLICE_12/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/COUT0 
          clock_manager_portmap\.SLICE_12/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT1 
          clock_manager_portmap\.SLICE_12/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT1 
          clock_manager_portmap\.SLICE_12/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q0 
          clock_manager_portmap\.SLICE_12/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q0 
          nes_controller_portmap\.SLICE_78/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_12/Q0 
          nes_controller_portmap\.SLICE_80/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/F1 
          clock_manager_portmap\.SLICE_13/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/F0 
          clock_manager_portmap\.SLICE_13/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT0 
          clock_manager_portmap\.SLICE_13/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/COUT0 
          clock_manager_portmap\.SLICE_13/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q1 
          clock_manager_portmap\.SLICE_13/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q1 
          nes_controller_portmap\.SLICE_79/B1 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q1 
          nes_controller_portmap\.SLICE_80/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT1 
          clock_manager_portmap\.SLICE_13/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT1 
          clock_manager_portmap\.SLICE_13/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q0 
          clock_manager_portmap\.SLICE_13/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q0 
          nes_controller_portmap\.SLICE_79/A0 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_13/Q0 
          nes_controller_portmap\.SLICE_80/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/F1 
          clock_manager_portmap\.SLICE_14/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/F0 
          clock_manager_portmap\.SLICE_14/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT0 
          clock_manager_portmap\.SLICE_14/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/COUT0 
          clock_manager_portmap\.SLICE_14/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          clock_manager_portmap\.SLICE_14/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          nes_controller_portmap\.SLICE_79/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q1 
          nes_controller_portmap\.SLICE_80/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT1 
          clock_manager_portmap\.SLICE_14/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT1 
          clock_manager_portmap\.SLICE_14/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          clock_manager_portmap\.SLICE_14/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          nes_controller_portmap\.SLICE_78/A1 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          nes_controller_portmap\.SLICE_79/A1 (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT clock_manager_portmap\.SLICE_14/Q0 
          nes_controller_portmap\.SLICE_82/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/F1 
          clock_manager_portmap\.SLICE_15/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/F0 
          clock_manager_portmap\.SLICE_15/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT0 
          clock_manager_portmap\.SLICE_15/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/COUT0 
          clock_manager_portmap\.SLICE_15/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q1 
          clock_manager_portmap\.SLICE_15/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q1 
          nes_controller_portmap\.SLICE_78/D0 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q1 
          nes_controller_portmap\.SLICE_80/A1 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT1 
          clock_manager_portmap\.SLICE_15/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT1 
          clock_manager_portmap\.SLICE_15/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q0 
          clock_manager_portmap\.SLICE_15/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q0 
          nes_controller_portmap\.SLICE_79/B0 (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT clock_manager_portmap\.SLICE_15/Q0 
          nes_controller_portmap\.SLICE_80/D1 (1917:2135:2353)(1917:2135:2353))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/F1 
          clock_manager_portmap\.SLICE_16/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/F0 
          clock_manager_portmap\.SLICE_16/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT0 
          clock_manager_portmap\.SLICE_16/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/COUT0 
          clock_manager_portmap\.SLICE_16/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q1 
          clock_manager_portmap\.SLICE_16/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q1 
          nes_controller_portmap\.SLICE_79/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q1 
          nes_controller_portmap\.SLICE_82/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT1 
          clock_manager_portmap\.SLICE_16/D0 (952:1084:1216)(952:1084:1216))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT1 
          clock_manager_portmap\.SLICE_16/CIN0 (449:502:555)(449:502:555))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q0 
          clock_manager_portmap\.SLICE_16/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_16/Q0 
          nes_controller_portmap\.SLICE_78/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/F1 
          clock_manager_portmap\.SLICE_17/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/F0 
          clock_manager_portmap\.SLICE_17/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT0 
          clock_manager_portmap\.SLICE_17/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/COUT0 
          clock_manager_portmap\.SLICE_17/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q1 
          clock_manager_portmap\.SLICE_17/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT1 
          clock_manager_portmap\.SLICE_17/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT1 
          clock_manager_portmap\.SLICE_17/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_17/Q0 
          clock_manager_portmap\.SLICE_17/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/F1 
          clock_manager_portmap\.SLICE_18/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/F0 
          clock_manager_portmap\.SLICE_18/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT0 
          clock_manager_portmap\.SLICE_18/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/COUT0 
          clock_manager_portmap\.SLICE_18/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q1 
          clock_manager_portmap\.SLICE_18/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT1 
          clock_manager_portmap\.SLICE_18/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT1 
          clock_manager_portmap\.SLICE_18/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_18/Q0 
          clock_manager_portmap\.SLICE_18/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/F1 
          clock_manager_portmap\.SLICE_19/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/F0 
          clock_manager_portmap\.SLICE_19/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT0 
          clock_manager_portmap\.SLICE_19/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/COUT0 
          clock_manager_portmap\.SLICE_19/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/Q1 
          clock_manager_portmap\.SLICE_19/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT1 
          clock_manager_portmap\.SLICE_19/D0 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT1 
          clock_manager_portmap\.SLICE_19/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_19/Q0 
          clock_manager_portmap\.SLICE_19/C0 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/F1 
          clock_manager_portmap\.SLICE_20/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT0 
          clock_manager_portmap\.SLICE_20/D1 (502:581:661)(502:581:661))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/COUT0 
          clock_manager_portmap\.SLICE_20/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT clock_manager_portmap\.SLICE_20/Q1 
          clock_manager_portmap\.SLICE_20/C1 (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_21/F1 
          vga_sync_clk_portmap\.SLICE_21/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_21/F0 
          vga_sync_clk_portmap\.SLICE_21/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_21/COUT0 
          vga_sync_clk_portmap\.SLICE_21/D1 (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_21/COUT0 
          vga_sync_clk_portmap\.SLICE_21/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_21/Q1 vga_sync_clk_portmap\.SLICE_21/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_22/COUT1 
          vga_sync_clk_portmap\.SLICE_21/D0 (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_22/COUT1 
          vga_sync_clk_portmap\.SLICE_21/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_21/Q0 vga_sync_clk_portmap\.SLICE_21/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_51/F1 
          vga_sync_clk_portmap\.SLICE_21/CLK (4032:4104:4177)(4032:4104:4177))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_51/F1 
          vga_sync_clk_portmap\.SLICE_22/CLK (4032:4104:4177)(4032:4104:4177))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_51/F1 
          vga_sync_clk_portmap\.SLICE_23/CLK (4032:4104:4177)(4032:4104:4177))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_21/COUT1 
          vga_sync_clk_portmap\.SLICE_23/D0 (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_21/COUT1 
          vga_sync_clk_portmap\.SLICE_23/CIN0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_22/F1 
          vga_sync_clk_portmap\.SLICE_22/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_22/COUT0 
          vga_sync_clk_portmap\.SLICE_22/D1 (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_22/COUT0 
          vga_sync_clk_portmap\.SLICE_22/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_22/Q1 vga_sync_clk_portmap\.SLICE_22/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_23/F1 
          vga_sync_clk_portmap\.SLICE_23/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_23/F0 
          vga_sync_clk_portmap\.SLICE_23/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_23/COUT0 
          vga_sync_clk_portmap\.SLICE_23/D1 (502:581:661)(502:581:661))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_23/COUT0 
          vga_sync_clk_portmap\.SLICE_23/CIN1 (0:0:0)(0:0:0))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_23/Q1 vga_sync_clk_portmap\.SLICE_23/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_23/Q1 game_logic_portmap\.SLICE_24/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_23/Q1 game_logic_portmap\.SLICE_25/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_23/Q1 game_logic_portmap\.SLICE_25/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_23/Q1 renderer_portmap\.SLICE_89/B1 
          (2273:2471:2670)(2273:2471:2670))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_23/Q0 vga_sync_clk_portmap\.SLICE_23/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT game_logic_portmap\.SLICE_24/F1 game_logic_portmap\.SLICE_24/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT game_logic_portmap\.SLICE_24/F0 game_logic_portmap\.SLICE_24/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT game_logic_portmap\.SLICE_25/Q1 game_logic_portmap\.SLICE_24/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_25/Q1 game_logic_portmap\.SLICE_25/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_25/Q1 renderer_portmap\.SLICE_35/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT game_logic_portmap\.SLICE_25/Q1 renderer_portmap\.SLICE_63/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT game_logic_portmap\.SLICE_25/Q1 renderer_portmap\.SLICE_70/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT game_logic_portmap\.SLICE_25/Q1 renderer_portmap\.SLICE_89/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT game_logic_portmap\.SLICE_25/Q1 renderer_portmap\.SLICE_89/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_24/Q1 game_logic_portmap\.SLICE_24/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT game_logic_portmap\.SLICE_24/Q1 game_logic_portmap\.SLICE_24/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_24/Q1 renderer_portmap\.SLICE_35/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_24/Q1 renderer_portmap\.SLICE_63/D1 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_24/Q1 renderer_portmap\.SLICE_89/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_25/Q0 game_logic_portmap\.SLICE_24/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT game_logic_portmap\.SLICE_25/Q0 game_logic_portmap\.SLICE_25/C0 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT game_logic_portmap\.SLICE_25/Q0 game_logic_portmap\.SLICE_25/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT game_logic_portmap\.SLICE_25/Q0 renderer_portmap\.SLICE_35/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT game_logic_portmap\.SLICE_25/Q0 renderer_portmap\.SLICE_63/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_25/Q0 renderer_portmap\.SLICE_70/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_25/Q0 renderer_portmap\.SLICE_89/C1 
          (1573:1797:2022)(1573:1797:2022))
        (INTERCONNECT game_logic_portmap\.SLICE_25/Q0 renderer_portmap\.SLICE_89/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT renderer_portmap\.SLICE_89/F1 game_logic_portmap\.SLICE_24/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT game_logic_portmap\.SLICE_24/Q0 game_logic_portmap\.SLICE_24/B0 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT game_logic_portmap\.SLICE_24/Q0 renderer_portmap\.SLICE_34/B1 
          (1626:1850:2075)(1626:1850:2075))
        (INTERCONNECT game_logic_portmap\.SLICE_24/Q0 renderer_portmap\.SLICE_35/A1 
          (1679:1910:2141)(1679:1910:2141))
        (INTERCONNECT game_logic_portmap\.SLICE_24/Q0 vga_sync_portmap\.SLICE_62/D0 
          (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT game_logic_portmap\.SLICE_25/F1 game_logic_portmap\.SLICE_25/DI1 
          (0:0:0)(0:0:0))
        (INTERCONNECT game_logic_portmap\.SLICE_25/F0 game_logic_portmap\.SLICE_25/DI0 
          (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_28/F1 
          nes_controller_portmap\.SLICE_28/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_28/F0 
          nes_controller_portmap\.SLICE_28/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_30/Q0 
          nes_controller_portmap\.SLICE_28/D1 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT nes_controller_portmap\.SLICE_28/Q1 
          nes_controller_portmap\.SLICE_28/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT nes_controller_portmap\.SLICE_78/F1 
          nes_controller_portmap\.SLICE_28/CLK (4362:4448:4534)(4362:4448:4534))
        (INTERCONNECT nes_controller_portmap\.SLICE_78/F1 
          nes_controller_portmap\.SLICE_30/CLK (4362:4448:4534)(4362:4448:4534))
        (INTERCONNECT nes_controller_portmap\.SLICE_78/F1 ctrlr_clk_I/PADDO 
          (3080:3298:3516)(3080:3298:3516))
        (INTERCONNECT nes_controller_portmap\.SLICE_28/Q0 
          nes_controller_portmap\.SLICE_82/A1 (2326:2531:2736)(2326:2531:2736))
        (INTERCONNECT nes_controller_portmap\.SLICE_30/F1 
          nes_controller_portmap\.SLICE_30/DI1 (0:0:0)(0:0:0))
        (INTERCONNECT nes_controller_portmap\.SLICE_30/F0 
          nes_controller_portmap\.SLICE_30/DI0 (0:0:0)(0:0:0))
        (INTERCONNECT ctrlr_data_I/PADDI nes_controller_portmap\.SLICE_30/D1 
          (2855:3066:3278)(2855:3066:3278))
        (INTERCONNECT nes_controller_portmap\.SLICE_30/Q1 
          nes_controller_portmap\.SLICE_30/D0 (1269:1513:1758)(1269:1513:1758))
        (INTERCONNECT renderer_portmap\.SLICE_73/F1 vga_sync_portmap\.SLICE_32/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_sync_portmap\.SLICE_32/F0 vga_sync_portmap\.SLICE_32/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_32/F0 vga_sync_portmap\.SLICE_52/B0 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT vga_sync_portmap\.SLICE_32/F1 vga_sync_portmap\.SLICE_33/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_33/F0 renderer_portmap\.SLICE_55/D0 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT vga_sync_portmap\.SLICE_33/F1 vga_sync_portmap\.SLICE_52/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_sync_portmap\.SLICE_33/F1 renderer_portmap\.SLICE_57/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT renderer_portmap\.SLICE_35/F1 renderer_portmap\.SLICE_34/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT renderer_portmap\.SLICE_35/F1 vga_sync_portmap\.SLICE_62/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT renderer_portmap\.SLICE_34/F0 renderer_portmap\.SLICE_34/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_63/F1 renderer_portmap\.SLICE_34/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT renderer_portmap\.SLICE_63/F1 vga_sync_portmap\.SLICE_62/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_34/F1 vga_sync_portmap\.SLICE_52/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT renderer_portmap\.SLICE_70/F1 renderer_portmap\.SLICE_35/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT renderer_portmap\.SLICE_35/F0 renderer_portmap\.SLICE_35/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_36/F0 vga_sync_portmap\.SLICE_36/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_40/F1 vga_sync_portmap\.SLICE_36/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT vga_sync_portmap\.SLICE_36/F1 vsync_I/PADDO (4203:4388:4573)
          (4203:4388:4573))
        (INTERCONNECT vga_sync_portmap\.SLICE_38/F0 vga_sync_portmap\.SLICE_38/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_38/F1 hsync_I/PADDO (3965:4170:4375)
          (3965:4170:4375))
        (INTERCONNECT vga_sync_portmap\.SLICE_40/F0 vga_sync_portmap\.SLICE_41/B1 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT vga_sync_portmap\.SLICE_44/F1 vga_sync_portmap\.SLICE_41/D1 
          (2855:3066:3278)(2855:3066:3278))
        (INTERCONNECT vga_sync_portmap\.SLICE_41/F0 vga_sync_portmap\.SLICE_41/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_43/F0 vga_sync_portmap\.SLICE_43/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_46/F1 vga_sync_portmap\.SLICE_43/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_46/F1 vga_sync_portmap\.SLICE_66/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT vga_sync_portmap\.SLICE_44/F0 vga_sync_portmap\.SLICE_44/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_46/F0 vga_sync_portmap\.SLICE_46/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_48/F0 vga_sync_portmap\.SLICE_48/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_48/F0 vga_sync_portmap\.SLICE_49/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT vga_sync_portmap\.SLICE_48/F1 vga_sync_clk_portmap\.SLICE_51/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT vga_sync_portmap\.SLICE_49/F0 vga_sync_portmap\.SLICE_49/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_60/F0 vga_sync_portmap\.SLICE_49/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT vga_sync_portmap\.SLICE_60/F0 vga_sync_portmap\.SLICE_60/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_60/F0 renderer_portmap\.SLICE_69/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT vga_sync_portmap\.SLICE_58/F0 vga_sync_portmap\.SLICE_49/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_sync_portmap\.SLICE_58/F0 vga_sync_portmap\.SLICE_58/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_49/F1 vga_sync_portmap\.SLICE_62/B1 
          (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT vga_sync_clk_portmap\.SLICE_51/F0 vga_sync_clk_portmap\.SLICE_51/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_84/F0 vga_sync_clk_portmap\.SLICE_51/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT vga_sync_portmap\.SLICE_52/F0 vga_sync_portmap\.SLICE_52/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_57/F1 vga_sync_portmap\.SLICE_52/A1 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT vga_sync_portmap\.SLICE_54/F0 vga_sync_portmap\.SLICE_52/C0 
          (1969:2200:2432)(1969:2200:2432))
        (INTERCONNECT vga_sync_portmap\.SLICE_54/F0 vga_sync_portmap\.SLICE_54/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_54/F0 renderer_portmap\.SLICE_55/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT vga_sync_portmap\.SLICE_52/F1 renderer_portmap\.SLICE_74/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT renderer_portmap\.SLICE_73/F0 vga_sync_portmap\.SLICE_54/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT vga_sync_portmap\.SLICE_54/F1 renderer_portmap\.SLICE_74/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_69/F0 renderer_portmap\.SLICE_55/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT renderer_portmap\.SLICE_69/F0 vga_sync_portmap\.SLICE_62/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT renderer_portmap\.SLICE_69/F0 renderer_portmap\.SLICE_69/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_55/F0 renderer_portmap\.SLICE_55/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_55/F0 renderer_portmap\.SLICE_69/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT vga_sync_portmap\.SLICE_60/F1 renderer_portmap\.SLICE_55/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_55/F1 renderer_portmap\.SLICE_76/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_57/F0 renderer_portmap\.SLICE_57/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_58/F1 vga_sync_portmap\.SLICE_67/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_62/F0 vga_sync_portmap\.SLICE_62/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_62/F1 renderer_portmap\.SLICE_68/C0 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_62/F1 renderer_portmap\.SLICE_76/A0 
          (2075:2313:2551)(2075:2313:2551))
        (INTERCONNECT renderer_portmap\.SLICE_63/F0 renderer_portmap\.SLICE_63/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_66/F0 vga_sync_portmap\.SLICE_67/B1 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT vga_sync_portmap\.SLICE_66/F1 vga_sync_portmap\.SLICE_67/D1 
          (2313:2538:2763)(2313:2538:2763))
        (INTERCONNECT vga_sync_portmap\.SLICE_67/F0 vga_sync_portmap\.SLICE_67/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT vga_sync_portmap\.SLICE_67/F1 renderer_portmap\.SLICE_68/A0 
          (2723:2934:3146)(2723:2934:3146))
        (INTERCONNECT vga_sync_portmap\.SLICE_67/F1 renderer_portmap\.SLICE_76/B0 
          (2670:2875:3080)(2670:2875:3080))
        (INTERCONNECT renderer_portmap\.SLICE_69/F1 renderer_portmap\.SLICE_68/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT renderer_portmap\.SLICE_69/F1 renderer_portmap\.SLICE_76/D0 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT renderer_portmap\.SLICE_68/F0 rgb\[0\]_I/PADDO (3529:3740:3952)
          (3529:3740:3952))
        (INTERCONNECT renderer_portmap\.SLICE_68/F0 rgb\[2\]_I/PADDO (3080:3298:3516)
          (3080:3298:3516))
        (INTERCONNECT renderer_portmap\.SLICE_89/F0 renderer_portmap\.SLICE_70/D1 
          (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT renderer_portmap\.SLICE_70/F0 renderer_portmap\.SLICE_70/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_74/F0 renderer_portmap\.SLICE_74/C1 
          (264:284:304)(264:284:304))
        (INTERCONNECT renderer_portmap\.SLICE_74/F1 rgb\[4\]_I/PADDO (3080:3298:3516)
          (3080:3298:3516))
        (INTERCONNECT renderer_portmap\.SLICE_76/F0 rgb\[1\]_I/PADDO (3529:3740:3952)
          (3529:3740:3952))
        (INTERCONNECT renderer_portmap\.SLICE_76/F0 rgb\[3\]_I/PADDO (4071:4269:4468)
          (4071:4269:4468))
        (INTERCONNECT renderer_portmap\.SLICE_76/F0 rgb\[5\]_I/PADDO (3529:3740:3952)
          (3529:3740:3952))
        (INTERCONNECT nes_controller_portmap\.SLICE_80/F0 
          nes_controller_portmap\.SLICE_78/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_80/F0 
          nes_controller_portmap\.SLICE_80/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_78/F0 
          nes_controller_portmap\.SLICE_79/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_79/F0 
          nes_controller_portmap\.SLICE_79/C1 (264:284:304)(264:284:304))
        (INTERCONNECT nes_controller_portmap\.SLICE_79/F1 ctrlr_latch_I/PADDO 
          (3080:3298:3516)(3080:3298:3516))
        (INTERCONNECT nes_controller_portmap\.SLICE_80/F1 
          nes_controller_portmap\.SLICE_82/B1 (2022:2253:2485)(2022:2253:2485))
        (INTERCONNECT nes_controller_portmap\.SLICE_82/F1 
          nes_controller_portmap\.SLICE_82/D1 (1665:1916:2168)(1665:1916:2168))
        (INTERCONNECT nes_controller_portmap\.SLICE_82/F1 rotate_out_I/PADDO 
          (5049:5227:5406)(5049:5227:5406))
        (INTERCONNECT nes_controller_portmap\.SLICE_82/F0 
          nes_controller_portmap\.SLICE_82/C1 (264:284:304)(264:284:304))
        (INTERCONNECT osc_I/PADDI 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/REFERENCECLK 
          (7244:7323:7402)(7244:7323:7402))
        (INTERCONNECT clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/INTFBOUT 
          clock_manager_portmap\.pll_portmap\.lscc_pll_inst\.u_PLL_B/FEEDBACK (0:0:0)
          (0:0:0))
      )
    )
  )
)
