
library ieee;

use ieee.std_logic_1164.all;

entity HA is

port(
	x : in std_logic_vector(1 downto 0 );
	s,c : out std_logic
);

end HA;

architecture arc of HA is
begin


s <=    '0' when x = "00" else
	'0' when x = "11" else '1';

c <=  	'1' when x = "11" else '0';

end arc;

