
wan.elf:     file format elf32-sparc

Disassembly of section .rom_vectors:

40000000 <rom_vectors>:
40000000:	10 80 04 43 	b  4000110c <genuine_reset>
40000004:	01 00 00 00 	nop 
40000008:	10 80 04 2b 	b  400010b4 <__entry_exception>
4000000c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000010:	a7 58 00 00 	rd  %tbr, %l3
40000014:	a1 48 00 00 	rd  %psr, %l0
40000018:	10 80 04 27 	b  400010b4 <__entry_exception>
4000001c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000020:	a7 58 00 00 	rd  %tbr, %l3
40000024:	a1 48 00 00 	rd  %psr, %l0
40000028:	10 80 04 23 	b  400010b4 <__entry_exception>
4000002c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000030:	a7 58 00 00 	rd  %tbr, %l3
40000034:	a1 48 00 00 	rd  %psr, %l0
40000038:	10 80 04 1f 	b  400010b4 <__entry_exception>
4000003c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000040:	10 80 04 1b 	b  400010ac <__entry_fpdis>
40000044:	a1 48 00 00 	rd  %psr, %l0
40000048:	01 00 00 00 	nop 
4000004c:	01 00 00 00 	nop 
40000050:	10 80 04 05 	b  40001064 <__entry_wover>
40000054:	a1 50 00 00 	rd  %wim, %l0
40000058:	01 00 00 00 	nop 
4000005c:	01 00 00 00 	nop 
40000060:	10 80 03 ed 	b  40001014 <__entry_wunder>
40000064:	a1 50 00 00 	rd  %wim, %l0
40000068:	01 00 00 00 	nop 
4000006c:	01 00 00 00 	nop 
40000070:	a7 58 00 00 	rd  %tbr, %l3
40000074:	a1 48 00 00 	rd  %psr, %l0
40000078:	10 80 04 0f 	b  400010b4 <__entry_exception>
4000007c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000080:	a7 58 00 00 	rd  %tbr, %l3
40000084:	a1 48 00 00 	rd  %psr, %l0
40000088:	10 80 04 0b 	b  400010b4 <__entry_exception>
4000008c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000090:	a7 58 00 00 	rd  %tbr, %l3
40000094:	a1 48 00 00 	rd  %psr, %l0
40000098:	10 80 04 07 	b  400010b4 <__entry_exception>
4000009c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400000a0:	a7 58 00 00 	rd  %tbr, %l3
400000a4:	a1 48 00 00 	rd  %psr, %l0
400000a8:	10 80 04 03 	b  400010b4 <__entry_exception>
400000ac:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400000b0:	a7 58 00 00 	rd  %tbr, %l3
400000b4:	a1 48 00 00 	rd  %psr, %l0
400000b8:	10 80 03 ff 	b  400010b4 <__entry_exception>
400000bc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400000c0:	a7 58 00 00 	rd  %tbr, %l3
400000c4:	a1 48 00 00 	rd  %psr, %l0
400000c8:	10 80 03 fb 	b  400010b4 <__entry_exception>
400000cc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400000d0:	a7 58 00 00 	rd  %tbr, %l3
400000d4:	a1 48 00 00 	rd  %psr, %l0
400000d8:	10 80 03 f7 	b  400010b4 <__entry_exception>
400000dc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400000e0:	a7 58 00 00 	rd  %tbr, %l3
400000e4:	a1 48 00 00 	rd  %psr, %l0
400000e8:	10 80 03 f3 	b  400010b4 <__entry_exception>
400000ec:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400000f0:	a7 58 00 00 	rd  %tbr, %l3
400000f4:	a1 48 00 00 	rd  %psr, %l0
400000f8:	10 80 03 ef 	b  400010b4 <__entry_exception>
400000fc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000100:	a7 58 00 00 	rd  %tbr, %l3
40000104:	a1 48 00 00 	rd  %psr, %l0
40000108:	10 80 03 eb 	b  400010b4 <__entry_exception>
4000010c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000110:	a1 48 00 00 	rd  %psr, %l0
40000114:	aa 10 20 04 	mov  4, %l5
40000118:	10 80 03 ba 	b  40001000 <__entry_interrupt>
4000011c:	a8 10 20 10 	mov  0x10, %l4
40000120:	a1 48 00 00 	rd  %psr, %l0
40000124:	aa 10 20 08 	mov  8, %l5
40000128:	10 80 03 b6 	b  40001000 <__entry_interrupt>
4000012c:	a8 10 20 20 	mov  0x20, %l4
40000130:	a1 48 00 00 	rd  %psr, %l0
40000134:	aa 10 20 0c 	mov  0xc, %l5
40000138:	10 80 03 b2 	b  40001000 <__entry_interrupt>
4000013c:	a8 10 20 30 	mov  0x30, %l4
40000140:	a1 48 00 00 	rd  %psr, %l0
40000144:	aa 10 20 10 	mov  0x10, %l5
40000148:	10 80 03 ae 	b  40001000 <__entry_interrupt>
4000014c:	a8 10 20 40 	mov  0x40, %l4
40000150:	a1 48 00 00 	rd  %psr, %l0
40000154:	aa 10 20 14 	mov  0x14, %l5
40000158:	10 80 03 aa 	b  40001000 <__entry_interrupt>
4000015c:	a8 10 20 50 	mov  0x50, %l4
40000160:	a1 48 00 00 	rd  %psr, %l0
40000164:	aa 10 20 18 	mov  0x18, %l5
40000168:	10 80 03 a6 	b  40001000 <__entry_interrupt>
4000016c:	a8 10 20 60 	mov  0x60, %l4
40000170:	a1 48 00 00 	rd  %psr, %l0
40000174:	aa 10 20 1c 	mov  0x1c, %l5
40000178:	10 80 03 a2 	b  40001000 <__entry_interrupt>
4000017c:	a8 10 20 70 	mov  0x70, %l4
40000180:	a1 48 00 00 	rd  %psr, %l0
40000184:	aa 10 20 20 	mov  0x20, %l5
40000188:	10 80 03 9e 	b  40001000 <__entry_interrupt>
4000018c:	a8 10 20 80 	mov  0x80, %l4
40000190:	a1 48 00 00 	rd  %psr, %l0
40000194:	aa 10 20 24 	mov  0x24, %l5
40000198:	10 80 03 9a 	b  40001000 <__entry_interrupt>
4000019c:	a8 10 20 90 	mov  0x90, %l4
400001a0:	a1 48 00 00 	rd  %psr, %l0
400001a4:	aa 10 20 28 	mov  0x28, %l5
400001a8:	10 80 03 96 	b  40001000 <__entry_interrupt>
400001ac:	a8 10 20 a0 	mov  0xa0, %l4
400001b0:	a1 48 00 00 	rd  %psr, %l0
400001b4:	aa 10 20 2c 	mov  0x2c, %l5
400001b8:	10 80 03 92 	b  40001000 <__entry_interrupt>
400001bc:	a8 10 20 b0 	mov  0xb0, %l4
400001c0:	a1 48 00 00 	rd  %psr, %l0
400001c4:	aa 10 20 30 	mov  0x30, %l5
400001c8:	10 80 03 8e 	b  40001000 <__entry_interrupt>
400001cc:	a8 10 20 c0 	mov  0xc0, %l4
400001d0:	a1 48 00 00 	rd  %psr, %l0
400001d4:	aa 10 20 34 	mov  0x34, %l5
400001d8:	10 80 03 8a 	b  40001000 <__entry_interrupt>
400001dc:	a8 10 20 d0 	mov  0xd0, %l4
400001e0:	a1 48 00 00 	rd  %psr, %l0
400001e4:	aa 10 20 38 	mov  0x38, %l5
400001e8:	10 80 03 86 	b  40001000 <__entry_interrupt>
400001ec:	a8 10 20 e0 	mov  0xe0, %l4
400001f0:	a1 48 00 00 	rd  %psr, %l0
400001f4:	aa 10 20 3c 	mov  0x3c, %l5
400001f8:	10 80 03 82 	b  40001000 <__entry_interrupt>
400001fc:	a8 10 20 f0 	mov  0xf0, %l4
40000200:	a7 58 00 00 	rd  %tbr, %l3
40000204:	a1 48 00 00 	rd  %psr, %l0
40000208:	10 80 03 ab 	b  400010b4 <__entry_exception>
4000020c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000210:	a7 58 00 00 	rd  %tbr, %l3
40000214:	a1 48 00 00 	rd  %psr, %l0
40000218:	10 80 03 a7 	b  400010b4 <__entry_exception>
4000021c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000220:	a7 58 00 00 	rd  %tbr, %l3
40000224:	a1 48 00 00 	rd  %psr, %l0
40000228:	10 80 03 a3 	b  400010b4 <__entry_exception>
4000022c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000230:	a7 58 00 00 	rd  %tbr, %l3
40000234:	a1 48 00 00 	rd  %psr, %l0
40000238:	10 80 03 9f 	b  400010b4 <__entry_exception>
4000023c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000240:	a7 58 00 00 	rd  %tbr, %l3
40000244:	a1 48 00 00 	rd  %psr, %l0
40000248:	10 80 03 9b 	b  400010b4 <__entry_exception>
4000024c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000250:	a7 58 00 00 	rd  %tbr, %l3
40000254:	a1 48 00 00 	rd  %psr, %l0
40000258:	10 80 03 97 	b  400010b4 <__entry_exception>
4000025c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000260:	a7 58 00 00 	rd  %tbr, %l3
40000264:	a1 48 00 00 	rd  %psr, %l0
40000268:	10 80 03 93 	b  400010b4 <__entry_exception>
4000026c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000270:	a7 58 00 00 	rd  %tbr, %l3
40000274:	a1 48 00 00 	rd  %psr, %l0
40000278:	10 80 03 8f 	b  400010b4 <__entry_exception>
4000027c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000280:	a7 58 00 00 	rd  %tbr, %l3
40000284:	a1 48 00 00 	rd  %psr, %l0
40000288:	10 80 03 8b 	b  400010b4 <__entry_exception>
4000028c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000290:	a7 58 00 00 	rd  %tbr, %l3
40000294:	a1 48 00 00 	rd  %psr, %l0
40000298:	10 80 03 87 	b  400010b4 <__entry_exception>
4000029c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400002a0:	a7 58 00 00 	rd  %tbr, %l3
400002a4:	a1 48 00 00 	rd  %psr, %l0
400002a8:	10 80 03 83 	b  400010b4 <__entry_exception>
400002ac:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400002b0:	a7 58 00 00 	rd  %tbr, %l3
400002b4:	a1 48 00 00 	rd  %psr, %l0
400002b8:	10 80 03 7f 	b  400010b4 <__entry_exception>
400002bc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400002c0:	a7 58 00 00 	rd  %tbr, %l3
400002c4:	a1 48 00 00 	rd  %psr, %l0
400002c8:	10 80 03 7b 	b  400010b4 <__entry_exception>
400002cc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400002d0:	a7 58 00 00 	rd  %tbr, %l3
400002d4:	a1 48 00 00 	rd  %psr, %l0
400002d8:	10 80 03 77 	b  400010b4 <__entry_exception>
400002dc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400002e0:	a7 58 00 00 	rd  %tbr, %l3
400002e4:	a1 48 00 00 	rd  %psr, %l0
400002e8:	10 80 03 73 	b  400010b4 <__entry_exception>
400002ec:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400002f0:	a7 58 00 00 	rd  %tbr, %l3
400002f4:	a1 48 00 00 	rd  %psr, %l0
400002f8:	10 80 03 6f 	b  400010b4 <__entry_exception>
400002fc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000300:	a7 58 00 00 	rd  %tbr, %l3
40000304:	a1 48 00 00 	rd  %psr, %l0
40000308:	10 80 03 6b 	b  400010b4 <__entry_exception>
4000030c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000310:	a7 58 00 00 	rd  %tbr, %l3
40000314:	a1 48 00 00 	rd  %psr, %l0
40000318:	10 80 03 67 	b  400010b4 <__entry_exception>
4000031c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000320:	a7 58 00 00 	rd  %tbr, %l3
40000324:	a1 48 00 00 	rd  %psr, %l0
40000328:	10 80 03 63 	b  400010b4 <__entry_exception>
4000032c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000330:	a7 58 00 00 	rd  %tbr, %l3
40000334:	a1 48 00 00 	rd  %psr, %l0
40000338:	10 80 03 5f 	b  400010b4 <__entry_exception>
4000033c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000340:	a7 58 00 00 	rd  %tbr, %l3
40000344:	a1 48 00 00 	rd  %psr, %l0
40000348:	10 80 03 5b 	b  400010b4 <__entry_exception>
4000034c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000350:	a7 58 00 00 	rd  %tbr, %l3
40000354:	a1 48 00 00 	rd  %psr, %l0
40000358:	10 80 03 57 	b  400010b4 <__entry_exception>
4000035c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000360:	a7 58 00 00 	rd  %tbr, %l3
40000364:	a1 48 00 00 	rd  %psr, %l0
40000368:	10 80 03 53 	b  400010b4 <__entry_exception>
4000036c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000370:	a7 58 00 00 	rd  %tbr, %l3
40000374:	a1 48 00 00 	rd  %psr, %l0
40000378:	10 80 03 4f 	b  400010b4 <__entry_exception>
4000037c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000380:	a7 58 00 00 	rd  %tbr, %l3
40000384:	a1 48 00 00 	rd  %psr, %l0
40000388:	10 80 03 4b 	b  400010b4 <__entry_exception>
4000038c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000390:	a7 58 00 00 	rd  %tbr, %l3
40000394:	a1 48 00 00 	rd  %psr, %l0
40000398:	10 80 03 47 	b  400010b4 <__entry_exception>
4000039c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400003a0:	a7 58 00 00 	rd  %tbr, %l3
400003a4:	a1 48 00 00 	rd  %psr, %l0
400003a8:	10 80 03 43 	b  400010b4 <__entry_exception>
400003ac:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400003b0:	a7 58 00 00 	rd  %tbr, %l3
400003b4:	a1 48 00 00 	rd  %psr, %l0
400003b8:	10 80 03 3f 	b  400010b4 <__entry_exception>
400003bc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400003c0:	a7 58 00 00 	rd  %tbr, %l3
400003c4:	a1 48 00 00 	rd  %psr, %l0
400003c8:	10 80 03 3b 	b  400010b4 <__entry_exception>
400003cc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400003d0:	a7 58 00 00 	rd  %tbr, %l3
400003d4:	a1 48 00 00 	rd  %psr, %l0
400003d8:	10 80 03 37 	b  400010b4 <__entry_exception>
400003dc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400003e0:	a7 58 00 00 	rd  %tbr, %l3
400003e4:	a1 48 00 00 	rd  %psr, %l0
400003e8:	10 80 03 33 	b  400010b4 <__entry_exception>
400003ec:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400003f0:	a7 58 00 00 	rd  %tbr, %l3
400003f4:	a1 48 00 00 	rd  %psr, %l0
400003f8:	10 80 03 2f 	b  400010b4 <__entry_exception>
400003fc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000400:	a7 58 00 00 	rd  %tbr, %l3
40000404:	a1 48 00 00 	rd  %psr, %l0
40000408:	10 80 03 2b 	b  400010b4 <__entry_exception>
4000040c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000410:	a7 58 00 00 	rd  %tbr, %l3
40000414:	a1 48 00 00 	rd  %psr, %l0
40000418:	10 80 03 27 	b  400010b4 <__entry_exception>
4000041c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000420:	a7 58 00 00 	rd  %tbr, %l3
40000424:	a1 48 00 00 	rd  %psr, %l0
40000428:	10 80 03 23 	b  400010b4 <__entry_exception>
4000042c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000430:	a7 58 00 00 	rd  %tbr, %l3
40000434:	a1 48 00 00 	rd  %psr, %l0
40000438:	10 80 03 1f 	b  400010b4 <__entry_exception>
4000043c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000440:	a7 58 00 00 	rd  %tbr, %l3
40000444:	a1 48 00 00 	rd  %psr, %l0
40000448:	10 80 03 1b 	b  400010b4 <__entry_exception>
4000044c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000450:	a7 58 00 00 	rd  %tbr, %l3
40000454:	a1 48 00 00 	rd  %psr, %l0
40000458:	10 80 03 17 	b  400010b4 <__entry_exception>
4000045c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000460:	a7 58 00 00 	rd  %tbr, %l3
40000464:	a1 48 00 00 	rd  %psr, %l0
40000468:	10 80 03 13 	b  400010b4 <__entry_exception>
4000046c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000470:	a7 58 00 00 	rd  %tbr, %l3
40000474:	a1 48 00 00 	rd  %psr, %l0
40000478:	10 80 03 0f 	b  400010b4 <__entry_exception>
4000047c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000480:	a7 58 00 00 	rd  %tbr, %l3
40000484:	a1 48 00 00 	rd  %psr, %l0
40000488:	10 80 03 0b 	b  400010b4 <__entry_exception>
4000048c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000490:	a7 58 00 00 	rd  %tbr, %l3
40000494:	a1 48 00 00 	rd  %psr, %l0
40000498:	10 80 03 07 	b  400010b4 <__entry_exception>
4000049c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400004a0:	a7 58 00 00 	rd  %tbr, %l3
400004a4:	a1 48 00 00 	rd  %psr, %l0
400004a8:	10 80 03 03 	b  400010b4 <__entry_exception>
400004ac:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400004b0:	a7 58 00 00 	rd  %tbr, %l3
400004b4:	a1 48 00 00 	rd  %psr, %l0
400004b8:	10 80 02 ff 	b  400010b4 <__entry_exception>
400004bc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400004c0:	a7 58 00 00 	rd  %tbr, %l3
400004c4:	a1 48 00 00 	rd  %psr, %l0
400004c8:	10 80 02 fb 	b  400010b4 <__entry_exception>
400004cc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400004d0:	a7 58 00 00 	rd  %tbr, %l3
400004d4:	a1 48 00 00 	rd  %psr, %l0
400004d8:	10 80 02 f7 	b  400010b4 <__entry_exception>
400004dc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400004e0:	a7 58 00 00 	rd  %tbr, %l3
400004e4:	a1 48 00 00 	rd  %psr, %l0
400004e8:	10 80 02 f3 	b  400010b4 <__entry_exception>
400004ec:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400004f0:	a7 58 00 00 	rd  %tbr, %l3
400004f4:	a1 48 00 00 	rd  %psr, %l0
400004f8:	10 80 02 ef 	b  400010b4 <__entry_exception>
400004fc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000500:	a7 58 00 00 	rd  %tbr, %l3
40000504:	a1 48 00 00 	rd  %psr, %l0
40000508:	10 80 02 eb 	b  400010b4 <__entry_exception>
4000050c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000510:	a7 58 00 00 	rd  %tbr, %l3
40000514:	a1 48 00 00 	rd  %psr, %l0
40000518:	10 80 02 e7 	b  400010b4 <__entry_exception>
4000051c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000520:	a7 58 00 00 	rd  %tbr, %l3
40000524:	a1 48 00 00 	rd  %psr, %l0
40000528:	10 80 02 e3 	b  400010b4 <__entry_exception>
4000052c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000530:	a7 58 00 00 	rd  %tbr, %l3
40000534:	a1 48 00 00 	rd  %psr, %l0
40000538:	10 80 02 df 	b  400010b4 <__entry_exception>
4000053c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000540:	a7 58 00 00 	rd  %tbr, %l3
40000544:	a1 48 00 00 	rd  %psr, %l0
40000548:	10 80 02 db 	b  400010b4 <__entry_exception>
4000054c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000550:	a7 58 00 00 	rd  %tbr, %l3
40000554:	a1 48 00 00 	rd  %psr, %l0
40000558:	10 80 02 d7 	b  400010b4 <__entry_exception>
4000055c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000560:	a7 58 00 00 	rd  %tbr, %l3
40000564:	a1 48 00 00 	rd  %psr, %l0
40000568:	10 80 02 d3 	b  400010b4 <__entry_exception>
4000056c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000570:	a7 58 00 00 	rd  %tbr, %l3
40000574:	a1 48 00 00 	rd  %psr, %l0
40000578:	10 80 02 cf 	b  400010b4 <__entry_exception>
4000057c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000580:	a7 58 00 00 	rd  %tbr, %l3
40000584:	a1 48 00 00 	rd  %psr, %l0
40000588:	10 80 02 cb 	b  400010b4 <__entry_exception>
4000058c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000590:	a7 58 00 00 	rd  %tbr, %l3
40000594:	a1 48 00 00 	rd  %psr, %l0
40000598:	10 80 02 c7 	b  400010b4 <__entry_exception>
4000059c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400005a0:	a7 58 00 00 	rd  %tbr, %l3
400005a4:	a1 48 00 00 	rd  %psr, %l0
400005a8:	10 80 02 c3 	b  400010b4 <__entry_exception>
400005ac:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400005b0:	a7 58 00 00 	rd  %tbr, %l3
400005b4:	a1 48 00 00 	rd  %psr, %l0
400005b8:	10 80 02 bf 	b  400010b4 <__entry_exception>
400005bc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400005c0:	a7 58 00 00 	rd  %tbr, %l3
400005c4:	a1 48 00 00 	rd  %psr, %l0
400005c8:	10 80 02 bb 	b  400010b4 <__entry_exception>
400005cc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400005d0:	a7 58 00 00 	rd  %tbr, %l3
400005d4:	a1 48 00 00 	rd  %psr, %l0
400005d8:	10 80 02 b7 	b  400010b4 <__entry_exception>
400005dc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400005e0:	a7 58 00 00 	rd  %tbr, %l3
400005e4:	a1 48 00 00 	rd  %psr, %l0
400005e8:	10 80 02 b3 	b  400010b4 <__entry_exception>
400005ec:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400005f0:	a7 58 00 00 	rd  %tbr, %l3
400005f4:	a1 48 00 00 	rd  %psr, %l0
400005f8:	10 80 02 af 	b  400010b4 <__entry_exception>
400005fc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000600:	a7 58 00 00 	rd  %tbr, %l3
40000604:	a1 48 00 00 	rd  %psr, %l0
40000608:	10 80 02 ab 	b  400010b4 <__entry_exception>
4000060c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000610:	a7 58 00 00 	rd  %tbr, %l3
40000614:	a1 48 00 00 	rd  %psr, %l0
40000618:	10 80 02 a7 	b  400010b4 <__entry_exception>
4000061c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000620:	a7 58 00 00 	rd  %tbr, %l3
40000624:	a1 48 00 00 	rd  %psr, %l0
40000628:	10 80 02 a3 	b  400010b4 <__entry_exception>
4000062c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000630:	a7 58 00 00 	rd  %tbr, %l3
40000634:	a1 48 00 00 	rd  %psr, %l0
40000638:	10 80 02 9f 	b  400010b4 <__entry_exception>
4000063c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000640:	a7 58 00 00 	rd  %tbr, %l3
40000644:	a1 48 00 00 	rd  %psr, %l0
40000648:	10 80 02 9b 	b  400010b4 <__entry_exception>
4000064c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000650:	a7 58 00 00 	rd  %tbr, %l3
40000654:	a1 48 00 00 	rd  %psr, %l0
40000658:	10 80 02 97 	b  400010b4 <__entry_exception>
4000065c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000660:	a7 58 00 00 	rd  %tbr, %l3
40000664:	a1 48 00 00 	rd  %psr, %l0
40000668:	10 80 02 93 	b  400010b4 <__entry_exception>
4000066c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000670:	a7 58 00 00 	rd  %tbr, %l3
40000674:	a1 48 00 00 	rd  %psr, %l0
40000678:	10 80 02 8f 	b  400010b4 <__entry_exception>
4000067c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000680:	a7 58 00 00 	rd  %tbr, %l3
40000684:	a1 48 00 00 	rd  %psr, %l0
40000688:	10 80 02 8b 	b  400010b4 <__entry_exception>
4000068c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000690:	a7 58 00 00 	rd  %tbr, %l3
40000694:	a1 48 00 00 	rd  %psr, %l0
40000698:	10 80 02 87 	b  400010b4 <__entry_exception>
4000069c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400006a0:	a7 58 00 00 	rd  %tbr, %l3
400006a4:	a1 48 00 00 	rd  %psr, %l0
400006a8:	10 80 02 83 	b  400010b4 <__entry_exception>
400006ac:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400006b0:	a7 58 00 00 	rd  %tbr, %l3
400006b4:	a1 48 00 00 	rd  %psr, %l0
400006b8:	10 80 02 7f 	b  400010b4 <__entry_exception>
400006bc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400006c0:	a7 58 00 00 	rd  %tbr, %l3
400006c4:	a1 48 00 00 	rd  %psr, %l0
400006c8:	10 80 02 7b 	b  400010b4 <__entry_exception>
400006cc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400006d0:	a7 58 00 00 	rd  %tbr, %l3
400006d4:	a1 48 00 00 	rd  %psr, %l0
400006d8:	10 80 02 77 	b  400010b4 <__entry_exception>
400006dc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400006e0:	a7 58 00 00 	rd  %tbr, %l3
400006e4:	a1 48 00 00 	rd  %psr, %l0
400006e8:	10 80 02 73 	b  400010b4 <__entry_exception>
400006ec:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400006f0:	a7 58 00 00 	rd  %tbr, %l3
400006f4:	a1 48 00 00 	rd  %psr, %l0
400006f8:	10 80 02 6f 	b  400010b4 <__entry_exception>
400006fc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000700:	a7 58 00 00 	rd  %tbr, %l3
40000704:	a1 48 00 00 	rd  %psr, %l0
40000708:	10 80 02 6b 	b  400010b4 <__entry_exception>
4000070c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000710:	a7 58 00 00 	rd  %tbr, %l3
40000714:	a1 48 00 00 	rd  %psr, %l0
40000718:	10 80 02 67 	b  400010b4 <__entry_exception>
4000071c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000720:	a7 58 00 00 	rd  %tbr, %l3
40000724:	a1 48 00 00 	rd  %psr, %l0
40000728:	10 80 02 63 	b  400010b4 <__entry_exception>
4000072c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000730:	a7 58 00 00 	rd  %tbr, %l3
40000734:	a1 48 00 00 	rd  %psr, %l0
40000738:	10 80 02 5f 	b  400010b4 <__entry_exception>
4000073c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000740:	a7 58 00 00 	rd  %tbr, %l3
40000744:	a1 48 00 00 	rd  %psr, %l0
40000748:	10 80 02 5b 	b  400010b4 <__entry_exception>
4000074c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000750:	a7 58 00 00 	rd  %tbr, %l3
40000754:	a1 48 00 00 	rd  %psr, %l0
40000758:	10 80 02 57 	b  400010b4 <__entry_exception>
4000075c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000760:	a7 58 00 00 	rd  %tbr, %l3
40000764:	a1 48 00 00 	rd  %psr, %l0
40000768:	10 80 02 53 	b  400010b4 <__entry_exception>
4000076c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000770:	a7 58 00 00 	rd  %tbr, %l3
40000774:	a1 48 00 00 	rd  %psr, %l0
40000778:	10 80 02 4f 	b  400010b4 <__entry_exception>
4000077c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000780:	a7 58 00 00 	rd  %tbr, %l3
40000784:	a1 48 00 00 	rd  %psr, %l0
40000788:	10 80 02 4b 	b  400010b4 <__entry_exception>
4000078c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000790:	a7 58 00 00 	rd  %tbr, %l3
40000794:	a1 48 00 00 	rd  %psr, %l0
40000798:	10 80 02 47 	b  400010b4 <__entry_exception>
4000079c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400007a0:	a7 58 00 00 	rd  %tbr, %l3
400007a4:	a1 48 00 00 	rd  %psr, %l0
400007a8:	10 80 02 43 	b  400010b4 <__entry_exception>
400007ac:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400007b0:	a7 58 00 00 	rd  %tbr, %l3
400007b4:	a1 48 00 00 	rd  %psr, %l0
400007b8:	10 80 02 3f 	b  400010b4 <__entry_exception>
400007bc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400007c0:	a7 58 00 00 	rd  %tbr, %l3
400007c4:	a1 48 00 00 	rd  %psr, %l0
400007c8:	10 80 02 3b 	b  400010b4 <__entry_exception>
400007cc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400007d0:	a7 58 00 00 	rd  %tbr, %l3
400007d4:	a1 48 00 00 	rd  %psr, %l0
400007d8:	10 80 02 37 	b  400010b4 <__entry_exception>
400007dc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400007e0:	a7 58 00 00 	rd  %tbr, %l3
400007e4:	a1 48 00 00 	rd  %psr, %l0
400007e8:	10 80 02 33 	b  400010b4 <__entry_exception>
400007ec:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400007f0:	a7 58 00 00 	rd  %tbr, %l3
400007f4:	a1 48 00 00 	rd  %psr, %l0
400007f8:	10 80 02 2f 	b  400010b4 <__entry_exception>
400007fc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000800:	a1 48 00 00 	rd  %psr, %l0
40000804:	29 10 00 04 	sethi  %hi(0x40001000), %l4
40000808:	81 c5 22 58 	jmp  %l4 + 0x258	! 40001258 <syscall>
4000080c:	a6 10 20 80 	mov  0x80, %l3
40000810:	a7 58 00 00 	rd  %tbr, %l3
40000814:	a1 48 00 00 	rd  %psr, %l0
40000818:	10 80 02 27 	b  400010b4 <__entry_exception>
4000081c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000820:	a7 58 00 00 	rd  %tbr, %l3
40000824:	a1 48 00 00 	rd  %psr, %l0
40000828:	10 80 02 23 	b  400010b4 <__entry_exception>
4000082c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000830:	a7 58 00 00 	rd  %tbr, %l3
40000834:	a1 48 00 00 	rd  %psr, %l0
40000838:	10 80 02 1f 	b  400010b4 <__entry_exception>
4000083c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000840:	a7 58 00 00 	rd  %tbr, %l3
40000844:	a1 48 00 00 	rd  %psr, %l0
40000848:	10 80 02 1b 	b  400010b4 <__entry_exception>
4000084c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000850:	a7 58 00 00 	rd  %tbr, %l3
40000854:	a1 48 00 00 	rd  %psr, %l0
40000858:	10 80 02 17 	b  400010b4 <__entry_exception>
4000085c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000860:	a7 58 00 00 	rd  %tbr, %l3
40000864:	a1 48 00 00 	rd  %psr, %l0
40000868:	10 80 02 13 	b  400010b4 <__entry_exception>
4000086c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000870:	a7 58 00 00 	rd  %tbr, %l3
40000874:	a1 48 00 00 	rd  %psr, %l0
40000878:	10 80 02 0f 	b  400010b4 <__entry_exception>
4000087c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000880:	a7 58 00 00 	rd  %tbr, %l3
40000884:	a1 48 00 00 	rd  %psr, %l0
40000888:	10 80 02 0b 	b  400010b4 <__entry_exception>
4000088c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000890:	a7 58 00 00 	rd  %tbr, %l3
40000894:	a1 48 00 00 	rd  %psr, %l0
40000898:	10 80 02 07 	b  400010b4 <__entry_exception>
4000089c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400008a0:	a7 58 00 00 	rd  %tbr, %l3
400008a4:	a1 48 00 00 	rd  %psr, %l0
400008a8:	10 80 02 03 	b  400010b4 <__entry_exception>
400008ac:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400008b0:	a7 58 00 00 	rd  %tbr, %l3
400008b4:	a1 48 00 00 	rd  %psr, %l0
400008b8:	10 80 01 ff 	b  400010b4 <__entry_exception>
400008bc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400008c0:	a7 58 00 00 	rd  %tbr, %l3
400008c4:	a1 48 00 00 	rd  %psr, %l0
400008c8:	10 80 01 fb 	b  400010b4 <__entry_exception>
400008cc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400008d0:	a7 58 00 00 	rd  %tbr, %l3
400008d4:	a1 48 00 00 	rd  %psr, %l0
400008d8:	10 80 01 f7 	b  400010b4 <__entry_exception>
400008dc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400008e0:	a7 58 00 00 	rd  %tbr, %l3
400008e4:	a1 48 00 00 	rd  %psr, %l0
400008e8:	10 80 01 f3 	b  400010b4 <__entry_exception>
400008ec:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400008f0:	a7 58 00 00 	rd  %tbr, %l3
400008f4:	a1 48 00 00 	rd  %psr, %l0
400008f8:	10 80 01 ef 	b  400010b4 <__entry_exception>
400008fc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000900:	a7 58 00 00 	rd  %tbr, %l3
40000904:	a1 48 00 00 	rd  %psr, %l0
40000908:	10 80 01 eb 	b  400010b4 <__entry_exception>
4000090c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000910:	a7 58 00 00 	rd  %tbr, %l3
40000914:	a1 48 00 00 	rd  %psr, %l0
40000918:	10 80 01 e7 	b  400010b4 <__entry_exception>
4000091c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000920:	a7 58 00 00 	rd  %tbr, %l3
40000924:	a1 48 00 00 	rd  %psr, %l0
40000928:	10 80 01 e3 	b  400010b4 <__entry_exception>
4000092c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000930:	a7 58 00 00 	rd  %tbr, %l3
40000934:	a1 48 00 00 	rd  %psr, %l0
40000938:	10 80 01 df 	b  400010b4 <__entry_exception>
4000093c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000940:	a7 58 00 00 	rd  %tbr, %l3
40000944:	a1 48 00 00 	rd  %psr, %l0
40000948:	10 80 01 db 	b  400010b4 <__entry_exception>
4000094c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000950:	a7 58 00 00 	rd  %tbr, %l3
40000954:	a1 48 00 00 	rd  %psr, %l0
40000958:	10 80 01 d7 	b  400010b4 <__entry_exception>
4000095c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000960:	a7 58 00 00 	rd  %tbr, %l3
40000964:	a1 48 00 00 	rd  %psr, %l0
40000968:	10 80 01 d3 	b  400010b4 <__entry_exception>
4000096c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000970:	a7 58 00 00 	rd  %tbr, %l3
40000974:	a1 48 00 00 	rd  %psr, %l0
40000978:	10 80 01 cf 	b  400010b4 <__entry_exception>
4000097c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000980:	a7 58 00 00 	rd  %tbr, %l3
40000984:	a1 48 00 00 	rd  %psr, %l0
40000988:	10 80 01 cb 	b  400010b4 <__entry_exception>
4000098c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000990:	a7 58 00 00 	rd  %tbr, %l3
40000994:	a1 48 00 00 	rd  %psr, %l0
40000998:	10 80 01 c7 	b  400010b4 <__entry_exception>
4000099c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400009a0:	a7 58 00 00 	rd  %tbr, %l3
400009a4:	a1 48 00 00 	rd  %psr, %l0
400009a8:	10 80 01 c3 	b  400010b4 <__entry_exception>
400009ac:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400009b0:	a7 58 00 00 	rd  %tbr, %l3
400009b4:	a1 48 00 00 	rd  %psr, %l0
400009b8:	10 80 01 bf 	b  400010b4 <__entry_exception>
400009bc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400009c0:	a7 58 00 00 	rd  %tbr, %l3
400009c4:	a1 48 00 00 	rd  %psr, %l0
400009c8:	10 80 01 bb 	b  400010b4 <__entry_exception>
400009cc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400009d0:	a7 58 00 00 	rd  %tbr, %l3
400009d4:	a1 48 00 00 	rd  %psr, %l0
400009d8:	10 80 01 b7 	b  400010b4 <__entry_exception>
400009dc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400009e0:	a7 58 00 00 	rd  %tbr, %l3
400009e4:	a1 48 00 00 	rd  %psr, %l0
400009e8:	10 80 01 b3 	b  400010b4 <__entry_exception>
400009ec:	a8 0c ef f0 	and  %l3, 0xff0, %l4
400009f0:	a7 58 00 00 	rd  %tbr, %l3
400009f4:	a1 48 00 00 	rd  %psr, %l0
400009f8:	10 80 01 af 	b  400010b4 <__entry_exception>
400009fc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000a00:	a7 58 00 00 	rd  %tbr, %l3
40000a04:	a1 48 00 00 	rd  %psr, %l0
40000a08:	10 80 01 ab 	b  400010b4 <__entry_exception>
40000a0c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000a10:	a7 58 00 00 	rd  %tbr, %l3
40000a14:	a1 48 00 00 	rd  %psr, %l0
40000a18:	10 80 01 a7 	b  400010b4 <__entry_exception>
40000a1c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000a20:	a7 58 00 00 	rd  %tbr, %l3
40000a24:	a1 48 00 00 	rd  %psr, %l0
40000a28:	10 80 01 a3 	b  400010b4 <__entry_exception>
40000a2c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000a30:	a7 58 00 00 	rd  %tbr, %l3
40000a34:	a1 48 00 00 	rd  %psr, %l0
40000a38:	10 80 01 9f 	b  400010b4 <__entry_exception>
40000a3c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000a40:	a7 58 00 00 	rd  %tbr, %l3
40000a44:	a1 48 00 00 	rd  %psr, %l0
40000a48:	10 80 01 9b 	b  400010b4 <__entry_exception>
40000a4c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000a50:	a7 58 00 00 	rd  %tbr, %l3
40000a54:	a1 48 00 00 	rd  %psr, %l0
40000a58:	10 80 01 97 	b  400010b4 <__entry_exception>
40000a5c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000a60:	a7 58 00 00 	rd  %tbr, %l3
40000a64:	a1 48 00 00 	rd  %psr, %l0
40000a68:	10 80 01 93 	b  400010b4 <__entry_exception>
40000a6c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000a70:	a7 58 00 00 	rd  %tbr, %l3
40000a74:	a1 48 00 00 	rd  %psr, %l0
40000a78:	10 80 01 8f 	b  400010b4 <__entry_exception>
40000a7c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000a80:	a7 58 00 00 	rd  %tbr, %l3
40000a84:	a1 48 00 00 	rd  %psr, %l0
40000a88:	10 80 01 8b 	b  400010b4 <__entry_exception>
40000a8c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000a90:	a7 58 00 00 	rd  %tbr, %l3
40000a94:	a1 48 00 00 	rd  %psr, %l0
40000a98:	10 80 01 87 	b  400010b4 <__entry_exception>
40000a9c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000aa0:	a7 58 00 00 	rd  %tbr, %l3
40000aa4:	a1 48 00 00 	rd  %psr, %l0
40000aa8:	10 80 01 83 	b  400010b4 <__entry_exception>
40000aac:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000ab0:	a7 58 00 00 	rd  %tbr, %l3
40000ab4:	a1 48 00 00 	rd  %psr, %l0
40000ab8:	10 80 01 7f 	b  400010b4 <__entry_exception>
40000abc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000ac0:	a7 58 00 00 	rd  %tbr, %l3
40000ac4:	a1 48 00 00 	rd  %psr, %l0
40000ac8:	10 80 01 7b 	b  400010b4 <__entry_exception>
40000acc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000ad0:	a7 58 00 00 	rd  %tbr, %l3
40000ad4:	a1 48 00 00 	rd  %psr, %l0
40000ad8:	10 80 01 77 	b  400010b4 <__entry_exception>
40000adc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000ae0:	a7 58 00 00 	rd  %tbr, %l3
40000ae4:	a1 48 00 00 	rd  %psr, %l0
40000ae8:	10 80 01 73 	b  400010b4 <__entry_exception>
40000aec:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000af0:	a7 58 00 00 	rd  %tbr, %l3
40000af4:	a1 48 00 00 	rd  %psr, %l0
40000af8:	10 80 01 6f 	b  400010b4 <__entry_exception>
40000afc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000b00:	a7 58 00 00 	rd  %tbr, %l3
40000b04:	a1 48 00 00 	rd  %psr, %l0
40000b08:	10 80 01 6b 	b  400010b4 <__entry_exception>
40000b0c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000b10:	a7 58 00 00 	rd  %tbr, %l3
40000b14:	a1 48 00 00 	rd  %psr, %l0
40000b18:	10 80 01 67 	b  400010b4 <__entry_exception>
40000b1c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000b20:	a7 58 00 00 	rd  %tbr, %l3
40000b24:	a1 48 00 00 	rd  %psr, %l0
40000b28:	10 80 01 63 	b  400010b4 <__entry_exception>
40000b2c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000b30:	a7 58 00 00 	rd  %tbr, %l3
40000b34:	a1 48 00 00 	rd  %psr, %l0
40000b38:	10 80 01 5f 	b  400010b4 <__entry_exception>
40000b3c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000b40:	a7 58 00 00 	rd  %tbr, %l3
40000b44:	a1 48 00 00 	rd  %psr, %l0
40000b48:	10 80 01 5b 	b  400010b4 <__entry_exception>
40000b4c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000b50:	a7 58 00 00 	rd  %tbr, %l3
40000b54:	a1 48 00 00 	rd  %psr, %l0
40000b58:	10 80 01 57 	b  400010b4 <__entry_exception>
40000b5c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000b60:	a7 58 00 00 	rd  %tbr, %l3
40000b64:	a1 48 00 00 	rd  %psr, %l0
40000b68:	10 80 01 53 	b  400010b4 <__entry_exception>
40000b6c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000b70:	a7 58 00 00 	rd  %tbr, %l3
40000b74:	a1 48 00 00 	rd  %psr, %l0
40000b78:	10 80 01 4f 	b  400010b4 <__entry_exception>
40000b7c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000b80:	a7 58 00 00 	rd  %tbr, %l3
40000b84:	a1 48 00 00 	rd  %psr, %l0
40000b88:	10 80 01 4b 	b  400010b4 <__entry_exception>
40000b8c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000b90:	a7 58 00 00 	rd  %tbr, %l3
40000b94:	a1 48 00 00 	rd  %psr, %l0
40000b98:	10 80 01 47 	b  400010b4 <__entry_exception>
40000b9c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000ba0:	a7 58 00 00 	rd  %tbr, %l3
40000ba4:	a1 48 00 00 	rd  %psr, %l0
40000ba8:	10 80 01 43 	b  400010b4 <__entry_exception>
40000bac:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000bb0:	a7 58 00 00 	rd  %tbr, %l3
40000bb4:	a1 48 00 00 	rd  %psr, %l0
40000bb8:	10 80 01 3f 	b  400010b4 <__entry_exception>
40000bbc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000bc0:	a7 58 00 00 	rd  %tbr, %l3
40000bc4:	a1 48 00 00 	rd  %psr, %l0
40000bc8:	10 80 01 3b 	b  400010b4 <__entry_exception>
40000bcc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000bd0:	a7 58 00 00 	rd  %tbr, %l3
40000bd4:	a1 48 00 00 	rd  %psr, %l0
40000bd8:	10 80 01 37 	b  400010b4 <__entry_exception>
40000bdc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000be0:	a7 58 00 00 	rd  %tbr, %l3
40000be4:	a1 48 00 00 	rd  %psr, %l0
40000be8:	10 80 01 33 	b  400010b4 <__entry_exception>
40000bec:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000bf0:	a7 58 00 00 	rd  %tbr, %l3
40000bf4:	a1 48 00 00 	rd  %psr, %l0
40000bf8:	10 80 01 2f 	b  400010b4 <__entry_exception>
40000bfc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000c00:	a7 58 00 00 	rd  %tbr, %l3
40000c04:	a1 48 00 00 	rd  %psr, %l0
40000c08:	10 80 01 2b 	b  400010b4 <__entry_exception>
40000c0c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000c10:	a7 58 00 00 	rd  %tbr, %l3
40000c14:	a1 48 00 00 	rd  %psr, %l0
40000c18:	10 80 01 27 	b  400010b4 <__entry_exception>
40000c1c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000c20:	a7 58 00 00 	rd  %tbr, %l3
40000c24:	a1 48 00 00 	rd  %psr, %l0
40000c28:	10 80 01 23 	b  400010b4 <__entry_exception>
40000c2c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000c30:	a7 58 00 00 	rd  %tbr, %l3
40000c34:	a1 48 00 00 	rd  %psr, %l0
40000c38:	10 80 01 1f 	b  400010b4 <__entry_exception>
40000c3c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000c40:	a7 58 00 00 	rd  %tbr, %l3
40000c44:	a1 48 00 00 	rd  %psr, %l0
40000c48:	10 80 01 1b 	b  400010b4 <__entry_exception>
40000c4c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000c50:	a7 58 00 00 	rd  %tbr, %l3
40000c54:	a1 48 00 00 	rd  %psr, %l0
40000c58:	10 80 01 17 	b  400010b4 <__entry_exception>
40000c5c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000c60:	a7 58 00 00 	rd  %tbr, %l3
40000c64:	a1 48 00 00 	rd  %psr, %l0
40000c68:	10 80 01 13 	b  400010b4 <__entry_exception>
40000c6c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000c70:	a7 58 00 00 	rd  %tbr, %l3
40000c74:	a1 48 00 00 	rd  %psr, %l0
40000c78:	10 80 01 0f 	b  400010b4 <__entry_exception>
40000c7c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000c80:	a7 58 00 00 	rd  %tbr, %l3
40000c84:	a1 48 00 00 	rd  %psr, %l0
40000c88:	10 80 01 0b 	b  400010b4 <__entry_exception>
40000c8c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000c90:	a7 58 00 00 	rd  %tbr, %l3
40000c94:	a1 48 00 00 	rd  %psr, %l0
40000c98:	10 80 01 07 	b  400010b4 <__entry_exception>
40000c9c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000ca0:	a7 58 00 00 	rd  %tbr, %l3
40000ca4:	a1 48 00 00 	rd  %psr, %l0
40000ca8:	10 80 01 03 	b  400010b4 <__entry_exception>
40000cac:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000cb0:	a7 58 00 00 	rd  %tbr, %l3
40000cb4:	a1 48 00 00 	rd  %psr, %l0
40000cb8:	10 80 00 ff 	b  400010b4 <__entry_exception>
40000cbc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000cc0:	a7 58 00 00 	rd  %tbr, %l3
40000cc4:	a1 48 00 00 	rd  %psr, %l0
40000cc8:	10 80 00 fb 	b  400010b4 <__entry_exception>
40000ccc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000cd0:	a7 58 00 00 	rd  %tbr, %l3
40000cd4:	a1 48 00 00 	rd  %psr, %l0
40000cd8:	10 80 00 f7 	b  400010b4 <__entry_exception>
40000cdc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000ce0:	a7 58 00 00 	rd  %tbr, %l3
40000ce4:	a1 48 00 00 	rd  %psr, %l0
40000ce8:	10 80 00 f3 	b  400010b4 <__entry_exception>
40000cec:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000cf0:	a7 58 00 00 	rd  %tbr, %l3
40000cf4:	a1 48 00 00 	rd  %psr, %l0
40000cf8:	10 80 00 ef 	b  400010b4 <__entry_exception>
40000cfc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000d00:	a7 58 00 00 	rd  %tbr, %l3
40000d04:	a1 48 00 00 	rd  %psr, %l0
40000d08:	10 80 00 eb 	b  400010b4 <__entry_exception>
40000d0c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000d10:	a7 58 00 00 	rd  %tbr, %l3
40000d14:	a1 48 00 00 	rd  %psr, %l0
40000d18:	10 80 00 e7 	b  400010b4 <__entry_exception>
40000d1c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000d20:	a7 58 00 00 	rd  %tbr, %l3
40000d24:	a1 48 00 00 	rd  %psr, %l0
40000d28:	10 80 00 e3 	b  400010b4 <__entry_exception>
40000d2c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000d30:	a7 58 00 00 	rd  %tbr, %l3
40000d34:	a1 48 00 00 	rd  %psr, %l0
40000d38:	10 80 00 df 	b  400010b4 <__entry_exception>
40000d3c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000d40:	a7 58 00 00 	rd  %tbr, %l3
40000d44:	a1 48 00 00 	rd  %psr, %l0
40000d48:	10 80 00 db 	b  400010b4 <__entry_exception>
40000d4c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000d50:	a7 58 00 00 	rd  %tbr, %l3
40000d54:	a1 48 00 00 	rd  %psr, %l0
40000d58:	10 80 00 d7 	b  400010b4 <__entry_exception>
40000d5c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000d60:	a7 58 00 00 	rd  %tbr, %l3
40000d64:	a1 48 00 00 	rd  %psr, %l0
40000d68:	10 80 00 d3 	b  400010b4 <__entry_exception>
40000d6c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000d70:	a7 58 00 00 	rd  %tbr, %l3
40000d74:	a1 48 00 00 	rd  %psr, %l0
40000d78:	10 80 00 cf 	b  400010b4 <__entry_exception>
40000d7c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000d80:	a7 58 00 00 	rd  %tbr, %l3
40000d84:	a1 48 00 00 	rd  %psr, %l0
40000d88:	10 80 00 cb 	b  400010b4 <__entry_exception>
40000d8c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000d90:	a7 58 00 00 	rd  %tbr, %l3
40000d94:	a1 48 00 00 	rd  %psr, %l0
40000d98:	10 80 00 c7 	b  400010b4 <__entry_exception>
40000d9c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000da0:	a7 58 00 00 	rd  %tbr, %l3
40000da4:	a1 48 00 00 	rd  %psr, %l0
40000da8:	10 80 00 c3 	b  400010b4 <__entry_exception>
40000dac:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000db0:	a7 58 00 00 	rd  %tbr, %l3
40000db4:	a1 48 00 00 	rd  %psr, %l0
40000db8:	10 80 00 bf 	b  400010b4 <__entry_exception>
40000dbc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000dc0:	a7 58 00 00 	rd  %tbr, %l3
40000dc4:	a1 48 00 00 	rd  %psr, %l0
40000dc8:	10 80 00 bb 	b  400010b4 <__entry_exception>
40000dcc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000dd0:	a7 58 00 00 	rd  %tbr, %l3
40000dd4:	a1 48 00 00 	rd  %psr, %l0
40000dd8:	10 80 00 b7 	b  400010b4 <__entry_exception>
40000ddc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000de0:	a7 58 00 00 	rd  %tbr, %l3
40000de4:	a1 48 00 00 	rd  %psr, %l0
40000de8:	10 80 00 b3 	b  400010b4 <__entry_exception>
40000dec:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000df0:	a7 58 00 00 	rd  %tbr, %l3
40000df4:	a1 48 00 00 	rd  %psr, %l0
40000df8:	10 80 00 af 	b  400010b4 <__entry_exception>
40000dfc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000e00:	a7 58 00 00 	rd  %tbr, %l3
40000e04:	a1 48 00 00 	rd  %psr, %l0
40000e08:	10 80 00 ab 	b  400010b4 <__entry_exception>
40000e0c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000e10:	a7 58 00 00 	rd  %tbr, %l3
40000e14:	a1 48 00 00 	rd  %psr, %l0
40000e18:	10 80 00 a7 	b  400010b4 <__entry_exception>
40000e1c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000e20:	a7 58 00 00 	rd  %tbr, %l3
40000e24:	a1 48 00 00 	rd  %psr, %l0
40000e28:	10 80 00 a3 	b  400010b4 <__entry_exception>
40000e2c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000e30:	a7 58 00 00 	rd  %tbr, %l3
40000e34:	a1 48 00 00 	rd  %psr, %l0
40000e38:	10 80 00 9f 	b  400010b4 <__entry_exception>
40000e3c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000e40:	a7 58 00 00 	rd  %tbr, %l3
40000e44:	a1 48 00 00 	rd  %psr, %l0
40000e48:	10 80 00 9b 	b  400010b4 <__entry_exception>
40000e4c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000e50:	a7 58 00 00 	rd  %tbr, %l3
40000e54:	a1 48 00 00 	rd  %psr, %l0
40000e58:	10 80 00 97 	b  400010b4 <__entry_exception>
40000e5c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000e60:	a7 58 00 00 	rd  %tbr, %l3
40000e64:	a1 48 00 00 	rd  %psr, %l0
40000e68:	10 80 00 93 	b  400010b4 <__entry_exception>
40000e6c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000e70:	a7 58 00 00 	rd  %tbr, %l3
40000e74:	a1 48 00 00 	rd  %psr, %l0
40000e78:	10 80 00 8f 	b  400010b4 <__entry_exception>
40000e7c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000e80:	a7 58 00 00 	rd  %tbr, %l3
40000e84:	a1 48 00 00 	rd  %psr, %l0
40000e88:	10 80 00 8b 	b  400010b4 <__entry_exception>
40000e8c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000e90:	a7 58 00 00 	rd  %tbr, %l3
40000e94:	a1 48 00 00 	rd  %psr, %l0
40000e98:	10 80 00 87 	b  400010b4 <__entry_exception>
40000e9c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000ea0:	a7 58 00 00 	rd  %tbr, %l3
40000ea4:	a1 48 00 00 	rd  %psr, %l0
40000ea8:	10 80 00 83 	b  400010b4 <__entry_exception>
40000eac:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000eb0:	a7 58 00 00 	rd  %tbr, %l3
40000eb4:	a1 48 00 00 	rd  %psr, %l0
40000eb8:	10 80 00 7f 	b  400010b4 <__entry_exception>
40000ebc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000ec0:	a7 58 00 00 	rd  %tbr, %l3
40000ec4:	a1 48 00 00 	rd  %psr, %l0
40000ec8:	10 80 00 7b 	b  400010b4 <__entry_exception>
40000ecc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000ed0:	a7 58 00 00 	rd  %tbr, %l3
40000ed4:	a1 48 00 00 	rd  %psr, %l0
40000ed8:	10 80 00 77 	b  400010b4 <__entry_exception>
40000edc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000ee0:	a7 58 00 00 	rd  %tbr, %l3
40000ee4:	a1 48 00 00 	rd  %psr, %l0
40000ee8:	10 80 00 73 	b  400010b4 <__entry_exception>
40000eec:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000ef0:	a7 58 00 00 	rd  %tbr, %l3
40000ef4:	a1 48 00 00 	rd  %psr, %l0
40000ef8:	10 80 00 6f 	b  400010b4 <__entry_exception>
40000efc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000f00:	a7 58 00 00 	rd  %tbr, %l3
40000f04:	a1 48 00 00 	rd  %psr, %l0
40000f08:	10 80 00 6b 	b  400010b4 <__entry_exception>
40000f0c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000f10:	a7 58 00 00 	rd  %tbr, %l3
40000f14:	a1 48 00 00 	rd  %psr, %l0
40000f18:	10 80 00 67 	b  400010b4 <__entry_exception>
40000f1c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000f20:	a7 58 00 00 	rd  %tbr, %l3
40000f24:	a1 48 00 00 	rd  %psr, %l0
40000f28:	10 80 00 63 	b  400010b4 <__entry_exception>
40000f2c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000f30:	a7 58 00 00 	rd  %tbr, %l3
40000f34:	a1 48 00 00 	rd  %psr, %l0
40000f38:	10 80 00 5f 	b  400010b4 <__entry_exception>
40000f3c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000f40:	a7 58 00 00 	rd  %tbr, %l3
40000f44:	a1 48 00 00 	rd  %psr, %l0
40000f48:	10 80 00 5b 	b  400010b4 <__entry_exception>
40000f4c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000f50:	a7 58 00 00 	rd  %tbr, %l3
40000f54:	a1 48 00 00 	rd  %psr, %l0
40000f58:	10 80 00 57 	b  400010b4 <__entry_exception>
40000f5c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000f60:	a7 58 00 00 	rd  %tbr, %l3
40000f64:	a1 48 00 00 	rd  %psr, %l0
40000f68:	10 80 00 53 	b  400010b4 <__entry_exception>
40000f6c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000f70:	a7 58 00 00 	rd  %tbr, %l3
40000f74:	a1 48 00 00 	rd  %psr, %l0
40000f78:	10 80 00 4f 	b  400010b4 <__entry_exception>
40000f7c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000f80:	a7 58 00 00 	rd  %tbr, %l3
40000f84:	a1 48 00 00 	rd  %psr, %l0
40000f88:	10 80 00 4b 	b  400010b4 <__entry_exception>
40000f8c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000f90:	a7 58 00 00 	rd  %tbr, %l3
40000f94:	a1 48 00 00 	rd  %psr, %l0
40000f98:	10 80 00 47 	b  400010b4 <__entry_exception>
40000f9c:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000fa0:	a7 58 00 00 	rd  %tbr, %l3
40000fa4:	a1 48 00 00 	rd  %psr, %l0
40000fa8:	10 80 00 43 	b  400010b4 <__entry_exception>
40000fac:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000fb0:	a7 58 00 00 	rd  %tbr, %l3
40000fb4:	a1 48 00 00 	rd  %psr, %l0
40000fb8:	10 80 00 3f 	b  400010b4 <__entry_exception>
40000fbc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000fc0:	a7 58 00 00 	rd  %tbr, %l3
40000fc4:	a1 48 00 00 	rd  %psr, %l0
40000fc8:	10 80 00 3b 	b  400010b4 <__entry_exception>
40000fcc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000fd0:	a7 58 00 00 	rd  %tbr, %l3
40000fd4:	a1 48 00 00 	rd  %psr, %l0
40000fd8:	10 80 00 37 	b  400010b4 <__entry_exception>
40000fdc:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000fe0:	a7 58 00 00 	rd  %tbr, %l3
40000fe4:	a1 48 00 00 	rd  %psr, %l0
40000fe8:	10 80 00 33 	b  400010b4 <__entry_exception>
40000fec:	a8 0c ef f0 	and  %l3, 0xff0, %l4
40000ff0:	a7 58 00 00 	rd  %tbr, %l3
40000ff4:	a1 48 00 00 	rd  %psr, %l0
40000ff8:	10 80 00 2f 	b  400010b4 <__entry_exception>
40000ffc:	a8 0c ef f0 	and  %l3, 0xff0, %l4

40001000 <__entry_interrupt>:
40001000:	2d 10 00 36 	sethi  %hi(0x4000d800), %l6
40001004:	ac 15 a1 04 	or  %l6, 0x104, %l6	! 4000d904 <hal_vsr_table>
40001008:	ec 05 80 15 	ld  [ %l6 + %l5 ], %l6
4000100c:	81 c5 80 00 	jmp  %l6
40001010:	a7 35 20 04 	srl  %l4, 4, %l3

40001014 <__entry_wunder>:
40001014:	a7 2c 20 01 	sll  %l0, 1, %l3
40001018:	a1 34 20 07 	srl  %l0, 7, %l0
4000101c:	81 94 00 13 	wr  %l0, %l3, %wim
40001020:	01 00 00 00 	nop 
40001024:	01 00 00 00 	nop 
40001028:	01 00 00 00 	nop 
4000102c:	81 e8 00 00 	restore 
40001030:	81 e8 00 00 	restore 
40001034:	e0 1b a0 00 	ldd  [ %sp ], %l0
40001038:	e4 1b a0 08 	ldd  [ %sp + 8 ], %l2
4000103c:	e8 1b a0 10 	ldd  [ %sp + 0x10 ], %l4
40001040:	ec 1b a0 18 	ldd  [ %sp + 0x18 ], %l6
40001044:	f0 1b a0 20 	ldd  [ %sp + 0x20 ], %i0
40001048:	f4 1b a0 28 	ldd  [ %sp + 0x28 ], %i2
4000104c:	f8 1b a0 30 	ldd  [ %sp + 0x30 ], %i4
40001050:	fc 1b a0 38 	ldd  [ %sp + 0x38 ], %fp
40001054:	81 e0 00 00 	save 
40001058:	81 e0 00 00 	save 
4000105c:	81 c4 40 00 	jmp  %l1
40001060:	81 cc 80 00 	rett  %l2

40001064 <__entry_wover>:
40001064:	a6 10 00 01 	mov  %g1, %l3
40001068:	83 34 20 01 	srl  %l0, 1, %g1
4000106c:	a1 2c 20 07 	sll  %l0, 7, %l0
40001070:	82 14 00 01 	or  %l0, %g1, %g1
40001074:	81 e0 00 00 	save 
40001078:	81 90 40 00 	mov  %g1, %wim
4000107c:	e0 3b a0 00 	std  %l0, [ %sp ]
40001080:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40001084:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40001088:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
4000108c:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40001090:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40001094:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40001098:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
4000109c:	81 e8 00 00 	restore 
400010a0:	82 10 00 13 	mov  %l3, %g1
400010a4:	81 c4 40 00 	jmp  %l1
400010a8:	81 cc 80 00 	rett  %l2

400010ac <__entry_fpdis>:
400010ac:	91 d0 20 00 	ta  0
400010b0:	01 00 00 00 	nop 

400010b4 <__entry_exception>:
400010b4:	a9 35 20 04 	srl  %l4, 4, %l4

400010b8 <not_exception>:
400010b8:	80 a5 20 80 	cmp  %l4, 0x80
400010bc:	16 80 00 09 	bge  400010e0 <not_exception+0x28>
400010c0:	aa 10 20 00 	clr  %l5
400010c4:	80 a5 20 24 	cmp  %l4, 0x24
400010c8:	02 80 00 06 	be  400010e0 <not_exception+0x28>
400010cc:	aa 10 20 04 	mov  4, %l5
400010d0:	80 a5 20 0a 	cmp  %l4, 0xa
400010d4:	16 80 00 03 	bge  400010e0 <not_exception+0x28>
400010d8:	aa 10 20 0a 	mov  0xa, %l5
400010dc:	aa 10 00 14 	mov  %l4, %l5
400010e0:	aa 15 60 10 	or  %l5, 0x10, %l5
400010e4:	ab 2d 60 02 	sll  %l5, 2, %l5
400010e8:	2d 10 00 36 	sethi  %hi(0x4000d800), %l6
400010ec:	ac 15 a1 04 	or  %l6, 0x104, %l6	! 4000d904 <hal_vsr_table>
400010f0:	ec 05 80 15 	ld  [ %l6 + %l5 ], %l6
400010f4:	81 c5 80 00 	jmp  %l6
400010f8:	a7 35 60 02 	srl  %l5, 2, %l3

400010fc <real_vector_instructions>:
400010fc:	a7 58 00 00 	rd  %tbr, %l3
40001100:	a1 48 00 00 	rd  %psr, %l0

40001104 <reset_vector>:
40001104:	10 bf fb bf 	b  40000000 <rom_vectors>
40001108:	01 00 00 00 	nop 

4000110c <genuine_reset>:
4000110c:	bc 23 a0 60 	sub  %sp, 0x60, %fp
40001110:	8a 10 00 1e 	mov  %fp, %g5
40001114:	8c 10 00 0e 	mov  %sp, %g6
40001118:	03 10 00 00 	sethi  %hi(0x40000000), %g1
4000111c:	82 28 6f ff 	andn  %g1, 0xfff, %g1
40001120:	81 98 40 00 	mov  %g1, %tbr
40001124:	82 10 2f c7 	mov  0xfc7, %g1
40001128:	81 88 00 01 	wr  %g0, %g1, %psr
4000112c:	81 90 20 00 	mov  %g0, %wim
40001130:	01 00 00 00 	nop 
40001134:	01 00 00 00 	nop 
40001138:	01 00 00 00 	nop 
4000113c:	bc 10 00 05 	mov  %g5, %fp
40001140:	9c 10 00 06 	mov  %g6, %sp
40001144:	c0 a0 02 20 	sta  %g0, [ %g0 ] #ASI_AIUS
40001148:	c0 a0 02 20 	sta  %g0, [ %g0 ] #ASI_AIUS
4000114c:	40 00 08 c8 	call  4000346c <hal_sparc_leon_init>
40001150:	01 00 00 00 	nop 
40001154:	31 10 00 36 	sethi  %hi(0x4000d800), %i0
40001158:	b0 16 21 00 	or  %i0, 0x100, %i0	! 4000d900 <cyg_hal_stack_top>
4000115c:	fc 26 00 00 	st  %fp, [ %i0 ]
40001160:	3d 10 00 3b 	sethi  %hi(0x4000ec00), %fp
40001164:	bc 17 a1 c0 	or  %fp, 0x1c0, %fp	! 4000edc0 <cyg_interrupt_stack>
40001168:	bc 2f a0 07 	andn  %fp, 7, %fp
4000116c:	be 10 20 00 	clr  %i7
40001170:	31 2d 46 b0 	sethi  %hi(0xb51ac000), %i0
40001174:	b0 16 20 18 	or  %i0, 0x18, %i0	! b51ac018 <_GLOBAL_OFFSET_TABLE_+0x35188964>
40001178:	b2 16 20 01 	or  %i0, 1, %i1
4000117c:	b4 16 20 02 	or  %i0, 2, %i2
40001180:	b6 16 20 03 	or  %i0, 3, %i3
40001184:	b8 16 20 04 	or  %i0, 4, %i4
40001188:	ba 16 20 05 	or  %i0, 5, %i5
4000118c:	21 2d 46 b0 	sethi  %hi(0xb51ac000), %l0
40001190:	a0 14 20 10 	or  %l0, 0x10, %l0	! b51ac010 <_GLOBAL_OFFSET_TABLE_+0x3518895c>
40001194:	a2 14 20 01 	or  %l0, 1, %l1
40001198:	a4 14 20 02 	or  %l0, 2, %l2
4000119c:	a6 14 20 03 	or  %l0, 3, %l3
400011a0:	a8 14 20 04 	or  %l0, 4, %l4
400011a4:	aa 14 20 05 	or  %l0, 5, %l5
400011a8:	ac 14 20 06 	or  %l0, 6, %l6
400011ac:	ae 14 20 07 	or  %l0, 7, %l7
400011b0:	9c 27 a0 40 	sub  %fp, 0x40, %sp
400011b4:	e0 3b a0 00 	std  %l0, [ %sp ]
400011b8:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
400011bc:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
400011c0:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
400011c4:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
400011c8:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
400011cc:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
400011d0:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
400011d4:	11 2c 00 40 	sethi  %hi(0xb0010000), %o0
400011d8:	90 12 20 08 	or  %o0, 8, %o0	! b0010008 <_GLOBAL_OFFSET_TABLE_+0x2ffec954>
400011dc:	92 12 20 01 	or  %o0, 1, %o1
400011e0:	94 12 20 02 	or  %o0, 2, %o2
400011e4:	96 12 20 03 	or  %o0, 3, %o3
400011e8:	98 12 20 04 	or  %o0, 4, %o4
400011ec:	9a 12 20 05 	or  %o0, 5, %o5
400011f0:	81 90 20 80 	wr  %g0, 0x80, %wim
400011f4:	01 00 00 00 	nop 
400011f8:	01 00 00 00 	nop 
400011fc:	01 00 00 00 	nop 
40001200:	03 2c 00 40 	sethi  %hi(0xb0010000), %g1
40001204:	84 10 60 02 	or  %g1, 2, %g2	! b0010002 <_GLOBAL_OFFSET_TABLE_+0x2ffec94e>
40001208:	86 10 60 03 	or  %g1, 3, %g3
4000120c:	88 10 60 04 	or  %g1, 4, %g4
40001210:	8a 10 60 05 	or  %g1, 5, %g5
40001214:	8c 10 60 06 	or  %g1, 6, %g6
40001218:	8e 10 60 07 	or  %g1, 7, %g7
4000121c:	82 10 60 01 	or  %g1, 1, %g1
40001220:	05 00 00 07 	sethi  %hi(0x1c00), %g2
40001224:	84 10 a3 e7 	or  %g2, 0x3e7, %g2	! 1fe7 <rom_vectors-0x3fffe019>
40001228:	81 88 00 02 	wr  %g0, %g2, %psr
4000122c:	84 10 60 02 	or  %g1, 2, %g2
40001230:	01 00 00 00 	nop 
40001234:	01 00 00 00 	nop 
40001238:	01 00 00 00 	nop 
4000123c:	40 00 08 21 	call  400032c0 <cyg_hal_start>
40001240:	82 10 60 01 	or  %g1, 1, %g1
40001244:	40 00 0b d0 	call  40004184 <cyg_start>
40001248:	01 00 00 00 	nop 

4000124c <loop_forever>:
4000124c:	91 d0 20 01 	ta  1
40001250:	10 bf ff ff 	b  4000124c <loop_forever>
40001254:	01 00 00 00 	nop 

40001258 <syscall>:
40001258:	80 a6 20 02 	cmp  %i0, 2
4000125c:	12 80 00 05 	bne  40001270 <syscall+0x18>
40001260:	a8 14 2f 00 	or  %l0, 0xf00, %l4
40001264:	81 8d 00 00 	mov  %l4, %psr
40001268:	b0 14 20 20 	or  %l0, 0x20, %i0
4000126c:	30 80 00 09 	b,a   40001290 <syscall+0x38>
40001270:	80 a6 20 03 	cmp  %i0, 3
40001274:	12 80 00 06 	bne  4000128c <syscall+0x34>
40001278:	a8 0e 6f 00 	and  %i1, 0xf00, %l4
4000127c:	aa 2c 2f 00 	andn  %l0, 0xf00, %l5
40001280:	a8 15 40 14 	or  %l5, %l4, %l4
40001284:	81 8d 00 00 	mov  %l4, %psr
40001288:	30 80 00 02 	b,a   40001290 <syscall+0x38>
4000128c:	91 d0 20 00 	ta  0
40001290:	81 c4 80 00 	jmp  %l2
40001294:	81 cc a0 04 	rett  %l2 + 4
40001298:	01 00 00 00 	nop 
4000129c:	01 00 00 00 	nop 
Disassembly of section .text:

400012a0 <spi_init>:
400012a0:	1b 20 00 01 	sethi  %hi(0x80000400), %o5
400012a4:	03 00 40 60 	sethi  %hi(0x1018000), %g1
400012a8:	96 13 62 00 	or  %o5, 0x200, %o3
400012ac:	82 10 60 02 	or  %g1, 2, %g1
400012b0:	c2 22 c0 00 	st  %g1, [ %o3 ]
400012b4:	98 13 62 20 	or  %o5, 0x220, %o4
400012b8:	03 01 9d 08 	sethi  %hi(0x6742000), %g1
400012bc:	c2 23 00 00 	st  %g1, [ %o4 ]
400012c0:	9a 13 62 28 	or  %o5, 0x228, %o5
400012c4:	c0 23 40 00 	clr  [ %o5 ]
400012c8:	c2 03 00 00 	ld  [ %o4 ], %g1
400012cc:	1b 00 40 00 	sethi  %hi(0x1000000), %o5
400012d0:	82 10 40 0d 	or  %g1, %o5, %g1
400012d4:	c2 23 00 00 	st  %g1, [ %o4 ]
400012d8:	81 c3 e0 08 	retl 
400012dc:	01 00 00 00 	nop 

400012e0 <spi_xmit8>:
400012e0:	1b 20 00 01 	sethi  %hi(0x80000400), %o5
400012e4:	98 13 62 24 	or  %o5, 0x224, %o4	! 80000624 <__heap1+0x3ffecd1c>
400012e8:	c2 03 00 00 	ld  [ %o4 ], %g1
400012ec:	80 88 61 00 	btst  0x100, %g1
400012f0:	02 bf ff fe 	be  400012e8 <spi_xmit8+0x8>
400012f4:	83 2a 20 18 	sll  %o0, 0x18, %g1
400012f8:	9a 13 62 30 	or  %o5, 0x230, %o5
400012fc:	19 20 00 01 	sethi  %hi(0x80000400), %o4
40001300:	c2 23 40 00 	st  %g1, [ %o5 ]
40001304:	9a 13 22 24 	or  %o4, 0x224, %o5
40001308:	c2 03 40 00 	ld  [ %o5 ], %g1
4000130c:	80 a0 60 00 	cmp  %g1, 0
40001310:	06 bf ff fe 	bl  40001308 <spi_xmit8+0x28>
40001314:	82 13 22 34 	or  %o4, 0x234, %g1
40001318:	d0 00 40 00 	ld  [ %g1 ], %o0
4000131c:	91 32 20 10 	srl  %o0, 0x10, %o0
40001320:	81 c3 e0 08 	retl 
40001324:	90 0a 20 ff 	and  %o0, 0xff, %o0

40001328 <ain_init>:
40001328:	9d e3 bf 90 	save  %sp, -112, %sp
4000132c:	11 10 00 34 	sethi  %hi(0x4000d000), %o0
40001330:	40 00 17 25 	call  40006fc4 <puts>
40001334:	90 12 23 98 	or  %o0, 0x398, %o0	! 4000d398 <_etext>
40001338:	21 20 00 02 	sethi  %hi(0x80000800), %l0
4000133c:	19 00 00 06 	sethi  %hi(0x1800), %o4
40001340:	98 13 20 6a 	or  %o4, 0x6a, %o4	! 186a <rom_vectors-0x3fffe796>
40001344:	82 14 23 10 	or  %l0, 0x310, %g1
40001348:	d8 20 40 00 	st  %o4, [ %g1 ]
4000134c:	96 14 23 1c 	or  %l0, 0x31c, %o3
40001350:	82 10 20 82 	mov  0x82, %g1
40001354:	c2 22 c0 00 	st  %g1, [ %o3 ]
40001358:	9a 14 23 14 	or  %l0, 0x314, %o5
4000135c:	d8 23 40 00 	st  %o4, [ %o5 ]
40001360:	96 14 23 0c 	or  %l0, 0x30c, %o3
40001364:	82 10 20 03 	mov  3, %g1
40001368:	11 10 00 34 	sethi  %hi(0x4000d000), %o0
4000136c:	c2 22 c0 00 	st  %g1, [ %o3 ]
40001370:	40 00 17 15 	call  40006fc4 <puts>
40001374:	90 12 23 c0 	or  %o0, 0x3c0, %o0
40001378:	40 00 01 11 	call  400017bc <ck_disable>
4000137c:	90 10 20 08 	mov  8, %o0
40001380:	40 00 01 18 	call  400017e0 <i2c_init>
40001384:	a2 14 20 20 	or  %l0, 0x20, %l1
40001388:	03 00 00 07 	sethi  %hi(0x1c00), %g1
4000138c:	82 10 62 00 	or  %g1, 0x200, %g1	! 1e00 <rom_vectors-0x3fffe200>
40001390:	92 07 bf f6 	add  %fp, -10, %o1
40001394:	c2 37 bf f6 	sth  %g1, [ %fp + -10 ]
40001398:	90 10 20 1a 	mov  0x1a, %o0
4000139c:	40 00 01 2f 	call  40001858 <i2c_write>
400013a0:	94 10 20 02 	mov  2, %o2
400013a4:	80 a2 20 02 	cmp  %o0, 2
400013a8:	02 80 00 05 	be  400013bc <ain_init+0x94>
400013ac:	92 10 00 08 	mov  %o0, %o1
400013b0:	11 10 00 34 	sethi  %hi(0x4000d000), %o0
400013b4:	40 00 19 2d 	call  40007868 <printf>
400013b8:	90 12 23 d8 	or  %o0, 0x3d8, %o0	! 4000d3d8 <_etext+0x40>
400013bc:	82 10 2c 61 	mov  0xc61, %g1
400013c0:	92 07 bf f6 	add  %fp, -10, %o1
400013c4:	c2 37 bf f6 	sth  %g1, [ %fp + -10 ]
400013c8:	90 10 20 1a 	mov  0x1a, %o0
400013cc:	40 00 01 23 	call  40001858 <i2c_write>
400013d0:	94 10 20 02 	mov  2, %o2
400013d4:	80 a2 20 02 	cmp  %o0, 2
400013d8:	02 80 00 05 	be  400013ec <ain_init+0xc4>
400013dc:	92 10 00 08 	mov  %o0, %o1
400013e0:	11 10 00 34 	sethi  %hi(0x4000d000), %o0
400013e4:	40 00 19 21 	call  40007868 <printf>
400013e8:	90 12 23 d8 	or  %o0, 0x3d8, %o0	! 4000d3d8 <_etext+0x40>
400013ec:	82 10 21 80 	mov  0x180, %g1
400013f0:	92 07 bf f6 	add  %fp, -10, %o1
400013f4:	c2 37 bf f6 	sth  %g1, [ %fp + -10 ]
400013f8:	90 10 20 1a 	mov  0x1a, %o0
400013fc:	40 00 01 17 	call  40001858 <i2c_write>
40001400:	94 10 20 02 	mov  2, %o2
40001404:	80 a2 20 02 	cmp  %o0, 2
40001408:	02 80 00 05 	be  4000141c <ain_init+0xf4>
4000140c:	92 10 00 08 	mov  %o0, %o1
40001410:	11 10 00 34 	sethi  %hi(0x4000d000), %o0
40001414:	40 00 19 15 	call  40007868 <printf>
40001418:	90 12 23 d8 	or  %o0, 0x3d8, %o0	! 4000d3d8 <_etext+0x40>
4000141c:	82 10 25 5b 	mov  0x55b, %g1
40001420:	92 07 bf f6 	add  %fp, -10, %o1
40001424:	c2 37 bf f6 	sth  %g1, [ %fp + -10 ]
40001428:	90 10 20 1a 	mov  0x1a, %o0
4000142c:	40 00 01 0b 	call  40001858 <i2c_write>
40001430:	94 10 20 02 	mov  2, %o2
40001434:	80 a2 20 02 	cmp  %o0, 2
40001438:	02 80 00 05 	be  4000144c <ain_init+0x124>
4000143c:	92 10 00 08 	mov  %o0, %o1
40001440:	11 10 00 34 	sethi  %hi(0x4000d000), %o0
40001444:	40 00 19 09 	call  40007868 <printf>
40001448:	90 12 23 d8 	or  %o0, 0x3d8, %o0	! 4000d3d8 <_etext+0x40>
4000144c:	82 10 28 15 	mov  0x815, %g1
40001450:	92 07 bf f6 	add  %fp, -10, %o1
40001454:	c2 37 bf f6 	sth  %g1, [ %fp + -10 ]
40001458:	90 10 20 1a 	mov  0x1a, %o0
4000145c:	40 00 00 ff 	call  40001858 <i2c_write>
40001460:	94 10 20 02 	mov  2, %o2
40001464:	80 a2 20 02 	cmp  %o0, 2
40001468:	02 80 00 05 	be  4000147c <ain_init+0x154>
4000146c:	92 10 00 08 	mov  %o0, %o1
40001470:	11 10 00 34 	sethi  %hi(0x4000d000), %o0
40001474:	40 00 18 fd 	call  40007868 <printf>
40001478:	90 12 23 d8 	or  %o0, 0x3d8, %o0	! 4000d3d8 <_etext+0x40>
4000147c:	82 10 2a 00 	mov  0xa00, %g1
40001480:	92 07 bf f6 	add  %fp, -10, %o1
40001484:	c2 37 bf f6 	sth  %g1, [ %fp + -10 ]
40001488:	90 10 20 1a 	mov  0x1a, %o0
4000148c:	40 00 00 f3 	call  40001858 <i2c_write>
40001490:	94 10 20 02 	mov  2, %o2
40001494:	80 a2 20 02 	cmp  %o0, 2
40001498:	02 80 00 05 	be  400014ac <ain_init+0x184>
4000149c:	92 10 00 08 	mov  %o0, %o1
400014a0:	11 10 00 34 	sethi  %hi(0x4000d000), %o0
400014a4:	40 00 18 f1 	call  40007868 <printf>
400014a8:	90 12 23 d8 	or  %o0, 0x3d8, %o0	! 4000d3d8 <_etext+0x40>
400014ac:	82 10 2e 52 	mov  0xe52, %g1
400014b0:	92 07 bf f6 	add  %fp, -10, %o1
400014b4:	c2 37 bf f6 	sth  %g1, [ %fp + -10 ]
400014b8:	90 10 20 1a 	mov  0x1a, %o0
400014bc:	40 00 00 e7 	call  40001858 <i2c_write>
400014c0:	94 10 20 02 	mov  2, %o2
400014c4:	80 a2 20 02 	cmp  %o0, 2
400014c8:	02 80 00 05 	be  400014dc <ain_init+0x1b4>
400014cc:	92 10 00 08 	mov  %o0, %o1
400014d0:	11 10 00 34 	sethi  %hi(0x4000d000), %o0
400014d4:	40 00 18 e5 	call  40007868 <printf>
400014d8:	90 12 23 d8 	or  %o0, 0x3d8, %o0	! 4000d3d8 <_etext+0x40>
400014dc:	21 00 00 04 	sethi  %hi(0x1000), %l0
400014e0:	82 14 20 2e 	or  %l0, 0x2e, %g1	! 102e <rom_vectors-0x3fffefd2>
400014e4:	92 07 bf f6 	add  %fp, -10, %o1
400014e8:	c2 37 bf f6 	sth  %g1, [ %fp + -10 ]
400014ec:	90 10 20 1a 	mov  0x1a, %o0
400014f0:	40 00 00 da 	call  40001858 <i2c_write>
400014f4:	94 10 20 02 	mov  2, %o2
400014f8:	80 a2 20 02 	cmp  %o0, 2
400014fc:	02 80 00 05 	be  40001510 <ain_init+0x1e8>
40001500:	92 10 00 08 	mov  %o0, %o1
40001504:	11 10 00 34 	sethi  %hi(0x4000d000), %o0
40001508:	40 00 18 d8 	call  40007868 <printf>
4000150c:	90 12 23 d8 	or  %o0, 0x3d8, %o0	! 4000d3d8 <_etext+0x40>
40001510:	82 14 22 01 	or  %l0, 0x201, %g1
40001514:	92 07 bf f6 	add  %fp, -10, %o1
40001518:	c2 37 bf f6 	sth  %g1, [ %fp + -10 ]
4000151c:	90 10 20 1a 	mov  0x1a, %o0
40001520:	40 00 00 ce 	call  40001858 <i2c_write>
40001524:	94 10 20 02 	mov  2, %o2
40001528:	80 a2 20 02 	cmp  %o0, 2
4000152c:	02 80 00 05 	be  40001540 <ain_init+0x218>
40001530:	92 10 00 08 	mov  %o0, %o1
40001534:	11 10 00 34 	sethi  %hi(0x4000d000), %o0
40001538:	40 00 18 cc 	call  40007868 <printf>
4000153c:	90 12 23 d8 	or  %o0, 0x3d8, %o0	! 4000d3d8 <_etext+0x40>
40001540:	40 00 00 96 	call  40001798 <ck_enable>
40001544:	90 10 20 08 	mov  8, %o0
40001548:	c2 04 60 18 	ld  [ %l1 + 0x18 ], %g1
4000154c:	82 08 7b fb 	and  %g1, -1029, %g1
40001550:	c2 24 60 18 	st  %g1, [ %l1 + 0x18 ]
40001554:	da 04 60 18 	ld  [ %l1 + 0x18 ], %o5
40001558:	9a 13 60 04 	or  %o5, 4, %o5
4000155c:	11 10 00 34 	sethi  %hi(0x4000d000), %o0
40001560:	da 24 60 18 	st  %o5, [ %l1 + 0x18 ]
40001564:	40 00 16 98 	call  40006fc4 <puts>
40001568:	90 12 23 f8 	or  %o0, 0x3f8, %o0
4000156c:	01 00 00 00 	nop 
40001570:	81 c7 e0 08 	ret 
40001574:	81 e8 00 00 	restore 

40001578 <adc_fifo_read32>:
40001578:	19 20 00 01 	sethi  %hi(0x80000400), %o4
4000157c:	9a 13 20 0c 	or  %o4, 0xc, %o5	! 8000040c <__heap1+0x3ffecb04>
40001580:	c2 03 40 00 	ld  [ %o5 ], %g1
40001584:	80 88 60 02 	btst  2, %g1
40001588:	12 bf ff fe 	bne  40001580 <adc_fifo_read32+0x8>
4000158c:	82 13 20 04 	or  %o4, 4, %g1
40001590:	d0 00 40 00 	ld  [ %g1 ], %o0
40001594:	81 c3 e0 08 	retl 
40001598:	01 00 00 00 	nop 

4000159c <dac_fifo_write32>:
4000159c:	03 20 00 01 	sethi  %hi(0x80000400), %g1
400015a0:	d0 20 40 00 	st  %o0, [ %g1 ]
400015a4:	81 c3 e0 08 	retl 
400015a8:	01 00 00 00 	nop 

400015ac <uz2400d_sw>:
400015ac:	9d e3 bf 98 	save  %sp, -104, %sp
400015b0:	21 20 00 01 	sethi  %hi(0x80000400), %l0
400015b4:	a0 14 22 38 	or  %l0, 0x238, %l0	! 80000638 <__heap1+0x3ffecd30>
400015b8:	c2 04 00 00 	ld  [ %l0 ], %g1
400015bc:	90 06 00 18 	add  %i0, %i0, %o0
400015c0:	82 08 7f fc 	and  %g1, -4, %g1
400015c4:	90 0a 20 7e 	and  %o0, 0x7e, %o0
400015c8:	c2 24 00 00 	st  %g1, [ %l0 ]
400015cc:	7f ff ff 45 	call  400012e0 <spi_xmit8>
400015d0:	90 12 20 01 	or  %o0, 1, %o0
400015d4:	7f ff ff 43 	call  400012e0 <spi_xmit8>
400015d8:	90 0e 60 ff 	and  %i1, 0xff, %o0
400015dc:	c2 04 00 00 	ld  [ %l0 ], %g1
400015e0:	82 10 60 01 	or  %g1, 1, %g1
400015e4:	c2 24 00 00 	st  %g1, [ %l0 ]
400015e8:	81 c7 e0 08 	ret 
400015ec:	81 e8 00 00 	restore 

400015f0 <uz2400d_sr>:
400015f0:	9d e3 bf 98 	save  %sp, -104, %sp
400015f4:	21 20 00 01 	sethi  %hi(0x80000400), %l0
400015f8:	a0 14 22 38 	or  %l0, 0x238, %l0	! 80000638 <__heap1+0x3ffecd30>
400015fc:	c2 04 00 00 	ld  [ %l0 ], %g1
40001600:	82 08 7f fc 	and  %g1, -4, %g1
40001604:	90 06 00 18 	add  %i0, %i0, %o0
40001608:	c2 24 00 00 	st  %g1, [ %l0 ]
4000160c:	7f ff ff 35 	call  400012e0 <spi_xmit8>
40001610:	90 0a 20 7e 	and  %o0, 0x7e, %o0
40001614:	7f ff ff 33 	call  400012e0 <spi_xmit8>
40001618:	90 10 20 00 	clr  %o0
4000161c:	c2 04 00 00 	ld  [ %l0 ], %g1
40001620:	82 10 60 01 	or  %g1, 1, %g1
40001624:	c2 24 00 00 	st  %g1, [ %l0 ]
40001628:	b0 0a 20 ff 	and  %o0, 0xff, %i0
4000162c:	81 c7 e0 08 	ret 
40001630:	81 e8 00 00 	restore 

40001634 <uz2400d_lw>:
40001634:	9d e3 bf 98 	save  %sp, -104, %sp
40001638:	21 20 00 01 	sethi  %hi(0x80000400), %l0
4000163c:	a0 14 22 38 	or  %l0, 0x238, %l0	! 80000638 <__heap1+0x3ffecd30>
40001640:	b1 2e 20 10 	sll  %i0, 0x10, %i0
40001644:	c2 04 00 00 	ld  [ %l0 ], %g1
40001648:	91 36 20 13 	srl  %i0, 0x13, %o0
4000164c:	82 08 7f fc 	and  %g1, -4, %g1
40001650:	90 12 3f 80 	or  %o0, -128, %o0
40001654:	b1 36 20 10 	srl  %i0, 0x10, %i0
40001658:	c2 24 00 00 	st  %g1, [ %l0 ]
4000165c:	90 0a 20 ff 	and  %o0, 0xff, %o0
40001660:	7f ff ff 20 	call  400012e0 <spi_xmit8>
40001664:	b1 2e 20 05 	sll  %i0, 5, %i0
40001668:	b0 16 20 10 	or  %i0, 0x10, %i0
4000166c:	7f ff ff 1d 	call  400012e0 <spi_xmit8>
40001670:	90 0e 20 f0 	and  %i0, 0xf0, %o0
40001674:	7f ff ff 1b 	call  400012e0 <spi_xmit8>
40001678:	90 0e 60 ff 	and  %i1, 0xff, %o0
4000167c:	c2 04 00 00 	ld  [ %l0 ], %g1
40001680:	82 10 60 01 	or  %g1, 1, %g1
40001684:	c2 24 00 00 	st  %g1, [ %l0 ]
40001688:	81 c7 e0 08 	ret 
4000168c:	81 e8 00 00 	restore 

40001690 <uz2400d_lr>:
40001690:	9d e3 bf 98 	save  %sp, -104, %sp
40001694:	21 20 00 01 	sethi  %hi(0x80000400), %l0
40001698:	a0 14 22 38 	or  %l0, 0x238, %l0	! 80000638 <__heap1+0x3ffecd30>
4000169c:	b1 2e 20 10 	sll  %i0, 0x10, %i0
400016a0:	c2 04 00 00 	ld  [ %l0 ], %g1
400016a4:	91 36 20 13 	srl  %i0, 0x13, %o0
400016a8:	82 08 7f fc 	and  %g1, -4, %g1
400016ac:	90 12 3f 80 	or  %o0, -128, %o0
400016b0:	c2 24 00 00 	st  %g1, [ %l0 ]
400016b4:	90 0a 20 ff 	and  %o0, 0xff, %o0
400016b8:	7f ff ff 0a 	call  400012e0 <spi_xmit8>
400016bc:	b1 36 20 10 	srl  %i0, 0x10, %i0
400016c0:	b1 2e 20 05 	sll  %i0, 5, %i0
400016c4:	7f ff ff 07 	call  400012e0 <spi_xmit8>
400016c8:	90 0e 20 e0 	and  %i0, 0xe0, %o0
400016cc:	7f ff ff 05 	call  400012e0 <spi_xmit8>
400016d0:	90 10 20 00 	clr  %o0
400016d4:	c2 04 00 00 	ld  [ %l0 ], %g1
400016d8:	82 10 60 01 	or  %g1, 1, %g1
400016dc:	c2 24 00 00 	st  %g1, [ %l0 ]
400016e0:	b0 0a 20 ff 	and  %o0, 0xff, %i0
400016e4:	81 c7 e0 08 	ret 
400016e8:	81 e8 00 00 	restore 

400016ec <uz2400d_lw_block>:
400016ec:	9d e3 bf 98 	save  %sp, -104, %sp
400016f0:	03 00 00 1f 	sethi  %hi(0x7c00), %g1
400016f4:	82 10 63 ef 	or  %g1, 0x3ef, %g1	! 7fef <rom_vectors-0x3fff8011>
400016f8:	b1 2e 20 05 	sll  %i0, 5, %i0
400016fc:	b0 0e 00 01 	and  %i0, %g1, %i0
40001700:	19 20 00 01 	sethi  %hi(0x80000400), %o4
40001704:	98 13 22 38 	or  %o4, 0x238, %o4	! 80000638 <__heap1+0x3ffecd30>
40001708:	03 3f ff e0 	sethi  %hi(0xffff8000), %g1
4000170c:	da 03 00 00 	ld  [ %o4 ], %o5
40001710:	82 10 60 10 	or  %g1, 0x10, %g1
40001714:	b0 16 00 01 	or  %i0, %g1, %i0
40001718:	9a 0b 7f fc 	and  %o5, -4, %o5
4000171c:	da 23 00 00 	st  %o5, [ %o4 ]
40001720:	f0 37 a0 44 	sth  %i0, [ %fp + 0x44 ]
40001724:	7f ff fe ef 	call  400012e0 <spi_xmit8>
40001728:	d0 0f a0 44 	ldub  [ %fp + 0x44 ], %o0
4000172c:	7f ff fe ed 	call  400012e0 <spi_xmit8>
40001730:	d0 0f a0 45 	ldub  [ %fp + 0x45 ], %o0
40001734:	b4 06 bf ff 	add  %i2, -1, %i2
40001738:	83 2e a0 10 	sll  %i2, 0x10, %g1
4000173c:	1b 00 00 3f 	sethi  %hi(0xfc00), %o5
40001740:	83 30 60 10 	srl  %g1, 0x10, %g1
40001744:	9a 13 63 ff 	or  %o5, 0x3ff, %o5
40001748:	80 a0 40 0d 	cmp  %g1, %o5
4000174c:	22 80 00 0d 	be,a   40001780 <uz2400d_lw_block+0x94>
40001750:	1b 20 00 01 	sethi  %hi(0x80000400), %o5
40001754:	b0 10 00 0d 	mov  %o5, %i0
40001758:	7f ff fe e2 	call  400012e0 <spi_xmit8>
4000175c:	d0 0e 40 00 	ldub  [ %i1 ], %o0
40001760:	9a 06 bf ff 	add  %i2, -1, %o5
40001764:	83 2b 60 10 	sll  %o5, 0x10, %g1
40001768:	83 30 60 10 	srl  %g1, 0x10, %g1
4000176c:	80 a0 40 18 	cmp  %g1, %i0
40001770:	b2 06 60 01 	inc  %i1
40001774:	12 bf ff f9 	bne  40001758 <uz2400d_lw_block+0x6c>
40001778:	b4 10 00 0d 	mov  %o5, %i2
4000177c:	1b 20 00 01 	sethi  %hi(0x80000400), %o5
40001780:	9a 13 62 38 	or  %o5, 0x238, %o5	! 80000638 <__heap1+0x3ffecd30>
40001784:	c2 03 40 00 	ld  [ %o5 ], %g1
40001788:	82 10 60 01 	or  %g1, 1, %g1
4000178c:	c2 23 40 00 	st  %g1, [ %o5 ]
40001790:	81 c7 e0 08 	ret 
40001794:	81 e8 00 00 	restore 

40001798 <ck_enable>:
40001798:	1b 20 00 02 	sethi  %hi(0x80000800), %o5
4000179c:	9a 13 63 00 	or  %o5, 0x300, %o5	! 80000b00 <__heap1+0x3ffed1f8>
400017a0:	91 2a 20 10 	sll  %o0, 0x10, %o0
400017a4:	c2 03 40 00 	ld  [ %o5 ], %g1
400017a8:	91 32 20 10 	srl  %o0, 0x10, %o0
400017ac:	82 10 40 08 	or  %g1, %o0, %g1
400017b0:	c2 23 40 00 	st  %g1, [ %o5 ]
400017b4:	81 c3 e0 08 	retl 
400017b8:	01 00 00 00 	nop 

400017bc <ck_disable>:
400017bc:	03 20 00 02 	sethi  %hi(0x80000800), %g1
400017c0:	82 10 63 00 	or  %g1, 0x300, %g1	! 80000b00 <__heap1+0x3ffed1f8>
400017c4:	91 2a 20 10 	sll  %o0, 0x10, %o0
400017c8:	da 00 40 00 	ld  [ %g1 ], %o5
400017cc:	91 32 20 10 	srl  %o0, 0x10, %o0
400017d0:	90 2b 40 08 	andn  %o5, %o0, %o0
400017d4:	d0 20 40 00 	st  %o0, [ %g1 ]
400017d8:	81 c3 e0 08 	retl 
400017dc:	01 00 00 00 	nop 

400017e0 <i2c_init>:
400017e0:	9d e3 bf 98 	save  %sp, -104, %sp
400017e4:	03 20 00 01 	sethi  %hi(0x80000400), %g1
400017e8:	a0 10 63 00 	or  %g1, 0x300, %l0	! 80000700 <__heap1+0x3ffecdf8>
400017ec:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
400017f0:	90 12 20 18 	or  %o0, 0x18, %o0	! 4000d418 <_etext+0x80>
400017f4:	40 00 18 1d 	call  40007868 <printf>
400017f8:	92 10 00 10 	mov  %l0, %o1
400017fc:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
40001800:	da 04 00 00 	ld  [ %l0 ], %o5
40001804:	82 10 63 ff 	or  %g1, 0x3ff, %g1
40001808:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
4000180c:	80 a3 40 01 	cmp  %o5, %g1
40001810:	02 80 00 05 	be  40001824 <i2c_init+0x44>
40001814:	90 12 20 20 	or  %o0, 0x20, %o0
40001818:	d2 04 00 00 	ld  [ %l0 ], %o1
4000181c:	40 00 18 13 	call  40007868 <printf>
40001820:	01 00 00 00 	nop 
40001824:	82 10 20 31 	mov  0x31, %g1	! 31 <rom_vectors-0x3fffffcf>
40001828:	c2 24 00 00 	st  %g1, [ %l0 ]
4000182c:	da 04 00 00 	ld  [ %l0 ], %o5
40001830:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
40001834:	80 a3 60 31 	cmp  %o5, 0x31
40001838:	02 80 00 04 	be  40001848 <i2c_init+0x68>
4000183c:	90 12 20 58 	or  %o0, 0x58, %o0
40001840:	40 00 15 e1 	call  40006fc4 <puts>
40001844:	01 00 00 00 	nop 
40001848:	82 10 20 80 	mov  0x80, %g1	! 80 <rom_vectors-0x3fffff80>
4000184c:	c2 24 20 04 	st  %g1, [ %l0 + 4 ]
40001850:	81 c7 e0 08 	ret 
40001854:	81 e8 00 00 	restore 

40001858 <i2c_write>:
40001858:	03 20 00 01 	sethi  %hi(0x80000400), %g1
4000185c:	90 02 00 08 	add  %o0, %o0, %o0
40001860:	98 10 63 00 	or  %g1, 0x300, %o4
40001864:	90 0a 20 ff 	and  %o0, 0xff, %o0
40001868:	d0 23 20 08 	st  %o0, [ %o4 + 8 ]
4000186c:	82 10 20 90 	mov  0x90, %g1
40001870:	c2 23 20 0c 	st  %g1, [ %o4 + 0xc ]
40001874:	c2 03 20 0c 	ld  [ %o4 + 0xc ], %g1
40001878:	80 88 60 02 	btst  2, %g1
4000187c:	12 bf ff fe 	bne  40001874 <i2c_write+0x1c>
40001880:	01 00 00 00 	nop 
40001884:	c2 03 20 0c 	ld  [ %o4 + 0xc ], %g1
40001888:	80 88 60 80 	btst  0x80, %g1
4000188c:	12 80 00 1c 	bne  400018fc <i2c_write+0xa4>
40001890:	90 10 3f ff 	mov  -1, %o0
40001894:	c2 0a 40 00 	ldub  [ %o1 ], %g1
40001898:	c2 23 20 08 	st  %g1, [ %o4 + 8 ]
4000189c:	9a 10 20 10 	mov  0x10, %o5
400018a0:	da 23 20 0c 	st  %o5, [ %o4 + 0xc ]
400018a4:	92 02 60 01 	inc  %o1
400018a8:	c2 03 20 0c 	ld  [ %o4 + 0xc ], %g1
400018ac:	80 88 60 02 	btst  2, %g1
400018b0:	12 bf ff fe 	bne  400018a8 <i2c_write+0x50>
400018b4:	01 00 00 00 	nop 
400018b8:	c2 03 20 0c 	ld  [ %o4 + 0xc ], %g1
400018bc:	80 88 60 80 	btst  0x80, %g1
400018c0:	12 80 00 0f 	bne  400018fc <i2c_write+0xa4>
400018c4:	90 10 20 00 	clr  %o0
400018c8:	c2 0a 40 00 	ldub  [ %o1 ], %g1
400018cc:	c2 23 20 08 	st  %g1, [ %o4 + 8 ]
400018d0:	9a 10 20 50 	mov  0x50, %o5
400018d4:	da 23 20 0c 	st  %o5, [ %o4 + 0xc ]
400018d8:	c2 03 20 0c 	ld  [ %o4 + 0xc ], %g1
400018dc:	80 88 60 02 	btst  2, %g1
400018e0:	12 bf ff fe 	bne  400018d8 <i2c_write+0x80>
400018e4:	01 00 00 00 	nop 
400018e8:	c2 03 20 0c 	ld  [ %o4 + 0xc ], %g1
400018ec:	82 08 60 80 	and  %g1, 0x80, %g1
400018f0:	80 a0 00 01 	cmp  %g0, %g1
400018f4:	9a 60 3f ff 	subx  %g0, -1, %o5
400018f8:	90 03 60 01 	add  %o5, 1, %o0
400018fc:	81 c3 e0 08 	retl 
40001900:	01 00 00 00 	nop 

40001904 <delay>:
40001904:	90 02 3f ff 	add  %o0, -1, %o0
40001908:	80 a2 3f ff 	cmp  %o0, -1
4000190c:	02 80 00 0c 	be  4000193c <delay+0x38>
40001910:	03 00 00 09 	sethi  %hi(0x2400), %g1
40001914:	82 10 63 0f 	or  %g1, 0x30f, %g1	! 270f <rom_vectors-0x3fffd8f1>
40001918:	9a 10 20 00 	clr  %o5
4000191c:	9a 03 60 01 	inc  %o5
40001920:	80 a3 40 01 	cmp  %o5, %g1
40001924:	28 bf ff ff 	bleu,a   40001920 <delay+0x1c>
40001928:	9a 03 60 01 	inc  %o5
4000192c:	90 02 3f ff 	add  %o0, -1, %o0
40001930:	80 a2 3f ff 	cmp  %o0, -1
40001934:	12 bf ff fa 	bne  4000191c <delay+0x18>
40001938:	9a 10 20 00 	clr  %o5
4000193c:	81 c3 e0 08 	retl 
40001940:	01 00 00 00 	nop 

40001944 <ain_record>:
40001944:	9d e3 bf 90 	save  %sp, -112, %sp
40001948:	7f ff ff 94 	call  40001798 <ck_enable>
4000194c:	90 10 20 98 	mov  0x98, %o0
40001950:	40 00 00 4b 	call  40001a7c <RF_CHIP_INITIALIZE>
40001954:	21 10 08 00 	sethi  %hi(0x40200000), %l0
40001958:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
4000195c:	90 12 20 a0 	or  %o0, 0xa0, %o0	! 4000d4a0 <_etext+0x108>
40001960:	40 00 15 99 	call  40006fc4 <puts>
40001964:	31 10 04 00 	sethi  %hi(0x40100000), %i0
40001968:	7f ff ff 04 	call  40001578 <adc_fifo_read32>
4000196c:	01 00 00 00 	nop 
40001970:	7f ff ff 0b 	call  4000159c <dac_fifo_write32>
40001974:	d0 26 00 00 	st  %o0, [ %i0 ]
40001978:	b0 06 20 04 	add  %i0, 4, %i0
4000197c:	80 a6 00 10 	cmp  %i0, %l0
40001980:	0a bf ff fa 	bcs  40001968 <ain_record+0x24>
40001984:	03 00 00 08 	sethi  %hi(0x2000), %g1
40001988:	82 10 62 22 	or  %g1, 0x222, %g1	! 2222 <rom_vectors-0x3fffddde>
4000198c:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
40001990:	c2 37 bf f6 	sth  %g1, [ %fp + -10 ]
40001994:	40 00 15 8c 	call  40006fc4 <puts>
40001998:	90 12 20 b0 	or  %o0, 0xb0, %o0
4000199c:	03 00 00 6b 	sethi  %hi(0x1ac00), %g1
400019a0:	a2 10 60 92 	or  %g1, 0x92, %l1	! 1ac92 <rom_vectors-0x3ffe536e>
400019a4:	31 10 04 00 	sethi  %hi(0x40100000), %i0
400019a8:	a0 10 20 00 	clr  %l0
400019ac:	90 10 00 18 	mov  %i0, %o0
400019b0:	92 10 20 64 	mov  0x64, %o1
400019b4:	94 07 bf f6 	add  %fp, -10, %o2
400019b8:	40 00 00 e9 	call  40001d5c <mac_send>
400019bc:	96 10 20 01 	mov  1, %o3
400019c0:	7f ff ff d1 	call  40001904 <delay>
400019c4:	90 10 20 01 	mov  1, %o0
400019c8:	a0 04 20 19 	add  %l0, 0x19, %l0
400019cc:	80 a4 00 11 	cmp  %l0, %l1
400019d0:	08 bf ff f7 	bleu  400019ac <ain_record+0x68>
400019d4:	b0 06 20 64 	add  %i0, 0x64, %i0
400019d8:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
400019dc:	40 00 15 7a 	call  40006fc4 <puts>
400019e0:	90 12 20 d8 	or  %o0, 0xd8, %o0	! 4000d4d8 <_etext+0x140>
400019e4:	81 c7 e0 08 	ret 
400019e8:	91 e8 20 00 	restore  %g0, 0, %o0

400019ec <delayus>:
400019ec:	83 2a 20 10 	sll  %o0, 0x10, %g1
400019f0:	80 a0 60 00 	cmp  %g1, 0
400019f4:	02 80 00 0f 	be  40001a30 <delayus+0x44>
400019f8:	03 00 00 09 	sethi  %hi(0x2400), %g1
400019fc:	98 10 63 0f 	or  %g1, 0x30f, %o4	! 270f <rom_vectors-0x3fffd8f1>
40001a00:	9a 10 20 00 	clr  %o5
40001a04:	9a 03 60 01 	inc  %o5
40001a08:	83 2b 60 10 	sll  %o5, 0x10, %g1
40001a0c:	83 30 60 10 	srl  %g1, 0x10, %g1
40001a10:	80 a0 40 0c 	cmp  %g1, %o4
40001a14:	08 bf ff fd 	bleu  40001a08 <delayus+0x1c>
40001a18:	9a 03 60 01 	inc  %o5
40001a1c:	9a 02 3f ff 	add  %o0, -1, %o5
40001a20:	83 2b 60 10 	sll  %o5, 0x10, %g1
40001a24:	80 a0 60 00 	cmp  %g1, 0
40001a28:	12 bf ff f6 	bne  40001a00 <delayus+0x14>
40001a2c:	90 10 00 0d 	mov  %o5, %o0
40001a30:	81 c3 e0 08 	retl 
40001a34:	01 00 00 00 	nop 

40001a38 <RF_TURBO_SPEED_1M>:
40001a38:	9d e3 bf 98 	save  %sp, -104, %sp
40001a3c:	92 10 20 70 	mov  0x70, %o1
40001a40:	7f ff fe fd 	call  40001634 <uz2400d_lw>
40001a44:	90 10 22 06 	mov  0x206, %o0
40001a48:	7f ff ff 12 	call  40001690 <uz2400d_lr>
40001a4c:	90 10 22 07 	mov  0x207, %o0
40001a50:	92 12 20 10 	or  %o0, 0x10, %o1
40001a54:	92 0a 60 ff 	and  %o1, 0xff, %o1
40001a58:	7f ff fe f7 	call  40001634 <uz2400d_lw>
40001a5c:	90 10 22 07 	mov  0x207, %o0
40001a60:	90 10 20 38 	mov  0x38, %o0
40001a64:	7f ff fe d2 	call  400015ac <uz2400d_sw>
40001a68:	92 10 20 81 	mov  0x81, %o1
40001a6c:	b0 10 20 2a 	mov  0x2a, %i0
40001a70:	7f ff fe cf 	call  400015ac <uz2400d_sw>
40001a74:	93 e8 20 02 	restore  %g0, 2, %o1
40001a78:	01 00 00 00 	nop 

40001a7c <RF_CHIP_INITIALIZE>:
40001a7c:	9d e3 bf 98 	save  %sp, -104, %sp
40001a80:	7f ff fe 08 	call  400012a0 <_stext>
40001a84:	01 00 00 00 	nop 
40001a88:	90 10 20 2a 	mov  0x2a, %o0	! 2a <rom_vectors-0x3fffffd6>
40001a8c:	7f ff fe c8 	call  400015ac <uz2400d_sw>
40001a90:	92 10 20 07 	mov  7, %o1
40001a94:	90 10 20 26 	mov  0x26, %o0
40001a98:	7f ff fe c5 	call  400015ac <uz2400d_sw>
40001a9c:	92 10 20 20 	mov  0x20, %o1
40001aa0:	7f ff fe d4 	call  400015f0 <uz2400d_sr>
40001aa4:	90 10 20 26 	mov  0x26, %o0
40001aa8:	80 8a 20 20 	btst  0x20, %o0
40001aac:	22 bf ff fb 	be,a   40001a98 <RF_CHIP_INITIALIZE+0x1c>
40001ab0:	90 10 20 26 	mov  0x26, %o0
40001ab4:	90 10 20 17 	mov  0x17, %o0
40001ab8:	7f ff fe bd 	call  400015ac <uz2400d_sw>
40001abc:	92 10 20 08 	mov  8, %o1
40001ac0:	90 10 20 18 	mov  0x18, %o0
40001ac4:	7f ff fe ba 	call  400015ac <uz2400d_sw>
40001ac8:	92 10 20 94 	mov  0x94, %o1
40001acc:	90 10 20 2e 	mov  0x2e, %o0
40001ad0:	7f ff fe b7 	call  400015ac <uz2400d_sw>
40001ad4:	92 10 20 95 	mov  0x95, %o1
40001ad8:	90 10 20 3e 	mov  0x3e, %o0
40001adc:	7f ff fe b4 	call  400015ac <uz2400d_sw>
40001ae0:	92 10 20 40 	mov  0x40, %o1
40001ae4:	90 10 22 00 	mov  0x200, %o0
40001ae8:	7f ff fe d3 	call  40001634 <uz2400d_lw>
40001aec:	92 10 20 03 	mov  3, %o1
40001af0:	90 10 22 01 	mov  0x201, %o0
40001af4:	7f ff fe d0 	call  40001634 <uz2400d_lw>
40001af8:	92 10 20 02 	mov  2, %o1
40001afc:	90 10 22 02 	mov  0x202, %o0
40001b00:	7f ff fe cd 	call  40001634 <uz2400d_lw>
40001b04:	92 10 20 e6 	mov  0xe6, %o1
40001b08:	90 10 22 04 	mov  0x204, %o0
40001b0c:	7f ff fe ca 	call  40001634 <uz2400d_lw>
40001b10:	92 10 20 06 	mov  6, %o1
40001b14:	90 10 22 06 	mov  0x206, %o0
40001b18:	7f ff fe c7 	call  40001634 <uz2400d_lw>
40001b1c:	92 10 20 30 	mov  0x30, %o1
40001b20:	90 10 22 07 	mov  0x207, %o0
40001b24:	7f ff fe c4 	call  40001634 <uz2400d_lw>
40001b28:	92 10 20 e0 	mov  0xe0, %o1
40001b2c:	90 10 22 08 	mov  0x208, %o0
40001b30:	7f ff fe c1 	call  40001634 <uz2400d_lw>
40001b34:	92 10 20 8c 	mov  0x8c, %o1
40001b38:	90 10 22 3d 	mov  0x23d, %o0
40001b3c:	7f ff fe be 	call  40001634 <uz2400d_lw>
40001b40:	92 10 20 00 	clr  %o1
40001b44:	90 10 22 4d 	mov  0x24d, %o0
40001b48:	7f ff fe bb 	call  40001634 <uz2400d_lw>
40001b4c:	92 10 20 20 	mov  0x20, %o1
40001b50:	90 10 22 50 	mov  0x250, %o0
40001b54:	7f ff fe b8 	call  40001634 <uz2400d_lw>
40001b58:	92 10 20 07 	mov  7, %o1
40001b5c:	90 10 22 51 	mov  0x251, %o0
40001b60:	7f ff fe b5 	call  40001634 <uz2400d_lw>
40001b64:	92 10 20 c0 	mov  0xc0, %o1
40001b68:	90 10 22 52 	mov  0x252, %o0
40001b6c:	7f ff fe b2 	call  40001634 <uz2400d_lw>
40001b70:	92 10 20 01 	mov  1, %o1
40001b74:	90 10 22 59 	mov  0x259, %o0
40001b78:	7f ff fe af 	call  40001634 <uz2400d_lw>
40001b7c:	92 10 20 00 	clr  %o1
40001b80:	90 10 22 73 	mov  0x273, %o0
40001b84:	7f ff fe ac 	call  40001634 <uz2400d_lw>
40001b88:	92 10 20 40 	mov  0x40, %o1
40001b8c:	90 10 22 74 	mov  0x274, %o0
40001b90:	7f ff fe a9 	call  40001634 <uz2400d_lw>
40001b94:	92 10 20 c6 	mov  0xc6, %o1
40001b98:	90 10 22 75 	mov  0x275, %o0
40001b9c:	7f ff fe a6 	call  40001634 <uz2400d_lw>
40001ba0:	92 10 20 13 	mov  0x13, %o1
40001ba4:	90 10 22 76 	mov  0x276, %o0
40001ba8:	7f ff fe a3 	call  40001634 <uz2400d_lw>
40001bac:	92 10 20 07 	mov  7, %o1
40001bb0:	90 10 20 32 	mov  0x32, %o0
40001bb4:	7f ff fe 7e 	call  400015ac <uz2400d_sw>
40001bb8:	92 10 20 00 	clr  %o1
40001bbc:	90 10 22 2f 	mov  0x22f, %o0
40001bc0:	7f ff fe 9d 	call  40001634 <uz2400d_lw>
40001bc4:	92 10 20 29 	mov  0x29, %o1
40001bc8:	90 10 22 53 	mov  0x253, %o0
40001bcc:	7f ff fe 9a 	call  40001634 <uz2400d_lw>
40001bd0:	92 10 20 09 	mov  9, %o1
40001bd4:	90 10 22 74 	mov  0x274, %o0
40001bd8:	7f ff fe 97 	call  40001634 <uz2400d_lw>
40001bdc:	92 10 20 96 	mov  0x96, %o1
40001be0:	90 10 22 03 	mov  0x203, %o0
40001be4:	7f ff fe 94 	call  40001634 <uz2400d_lw>
40001be8:	92 10 20 f8 	mov  0xf8, %o1
40001bec:	7f ff ff 93 	call  40001a38 <RF_TURBO_SPEED_1M>
40001bf0:	b0 10 20 04 	mov  4, %i0
40001bf4:	90 10 20 2a 	mov  0x2a, %o0
40001bf8:	7f ff fe 6d 	call  400015ac <uz2400d_sw>
40001bfc:	92 10 20 02 	mov  2, %o1
40001c00:	92 10 20 04 	mov  4, %o1
40001c04:	7f ff fe 6a 	call  400015ac <uz2400d_sw>
40001c08:	90 10 20 36 	mov  0x36, %o0
40001c0c:	7f ff ff 78 	call  400019ec <delayus>
40001c10:	90 10 20 64 	mov  0x64, %o0
40001c14:	90 10 20 36 	mov  0x36, %o0
40001c18:	7f ff fe 65 	call  400015ac <uz2400d_sw>
40001c1c:	92 10 20 00 	clr  %o1
40001c20:	90 10 20 05 	mov  5, %o0
40001c24:	7f ff fe 62 	call  400015ac <uz2400d_sw>
40001c28:	92 10 20 11 	mov  0x11, %o1
40001c2c:	90 10 20 06 	mov  6, %o0
40001c30:	7f ff fe 5f 	call  400015ac <uz2400d_sw>
40001c34:	92 10 20 12 	mov  0x12, %o1
40001c38:	90 10 20 07 	mov  7, %o0
40001c3c:	7f ff fe 5c 	call  400015ac <uz2400d_sw>
40001c40:	92 10 20 13 	mov  0x13, %o1
40001c44:	90 10 20 08 	mov  8, %o0
40001c48:	7f ff fe 59 	call  400015ac <uz2400d_sw>
40001c4c:	92 10 20 14 	mov  0x14, %o1
40001c50:	90 10 20 09 	mov  9, %o0
40001c54:	7f ff fe 56 	call  400015ac <uz2400d_sw>
40001c58:	92 10 20 15 	mov  0x15, %o1
40001c5c:	90 10 20 0a 	mov  0xa, %o0
40001c60:	7f ff fe 53 	call  400015ac <uz2400d_sw>
40001c64:	92 10 20 16 	mov  0x16, %o1
40001c68:	90 10 20 0b 	mov  0xb, %o0
40001c6c:	7f ff fe 50 	call  400015ac <uz2400d_sw>
40001c70:	92 10 20 17 	mov  0x17, %o1
40001c74:	90 10 20 0c 	mov  0xc, %o0
40001c78:	7f ff fe 4d 	call  400015ac <uz2400d_sw>
40001c7c:	92 10 20 18 	mov  0x18, %o1
40001c80:	90 10 20 01 	mov  1, %o0
40001c84:	7f ff fe 4a 	call  400015ac <uz2400d_sw>
40001c88:	92 10 20 aa 	mov  0xaa, %o1
40001c8c:	90 10 20 02 	mov  2, %o0
40001c90:	7f ff fe 47 	call  400015ac <uz2400d_sw>
40001c94:	92 10 20 aa 	mov  0xaa, %o1
40001c98:	90 10 20 03 	mov  3, %o0
40001c9c:	7f ff fe 44 	call  400015ac <uz2400d_sw>
40001ca0:	92 10 20 11 	mov  0x11, %o1
40001ca4:	7f ff fe 42 	call  400015ac <uz2400d_sw>
40001ca8:	93 e8 20 11 	restore  %g0, 0x11, %o1
40001cac:	01 00 00 00 	nop 

40001cb0 <RF_TxN>:
40001cb0:	9d e3 bf 98 	save  %sp, -104, %sp
40001cb4:	b2 0e 60 ff 	and  %i1, 0xff, %i1
40001cb8:	a0 10 00 18 	mov  %i0, %l0
40001cbc:	80 a6 60 7d 	cmp  %i1, 0x7d
40001cc0:	18 80 00 25 	bgu  40001d54 <RF_TxN+0xa4>
40001cc4:	b0 10 3f ff 	mov  -1, %i0
40001cc8:	90 10 20 00 	clr  %o0
40001ccc:	7f ff fe 5a 	call  40001634 <uz2400d_lw>
40001cd0:	92 10 20 00 	clr  %o1
40001cd4:	90 10 20 01 	mov  1, %o0
40001cd8:	7f ff fe 57 	call  40001634 <uz2400d_lw>
40001cdc:	92 10 00 19 	mov  %i1, %o1
40001ce0:	94 10 00 19 	mov  %i1, %o2
40001ce4:	92 10 00 10 	mov  %l0, %o1
40001ce8:	7f ff fe 81 	call  400016ec <uz2400d_lw_block>
40001cec:	90 10 20 02 	mov  2, %o0
40001cf0:	90 10 20 2a 	mov  0x2a, %o0
40001cf4:	7f ff fe 2e 	call  400015ac <uz2400d_sw>
40001cf8:	92 10 20 02 	mov  2, %o1
40001cfc:	7f ff fe 3d 	call  400015f0 <uz2400d_sr>
40001d00:	90 10 20 1b 	mov  0x1b, %o0
40001d04:	80 a6 a0 00 	cmp  %i2, 0
40001d08:	12 80 00 11 	bne  40001d4c <RF_TxN+0x9c>
40001d0c:	82 0a 3f fd 	and  %o0, -3, %g1
40001d10:	82 0a 3f f9 	and  %o0, -7, %g1
40001d14:	90 10 60 01 	or  %g1, 1, %o0
40001d18:	92 0a 20 ff 	and  %o0, 0xff, %o1
40001d1c:	7f ff fe 24 	call  400015ac <uz2400d_sw>
40001d20:	90 10 20 1b 	mov  0x1b, %o0
40001d24:	7f ff fe 33 	call  400015f0 <uz2400d_sr>
40001d28:	90 10 20 31 	mov  0x31, %o0
40001d2c:	80 8a 20 01 	btst  1, %o0
40001d30:	02 bf ff fd 	be  40001d24 <RF_TxN+0x74>
40001d34:	01 00 00 00 	nop 
40001d38:	7f ff fe 2e 	call  400015f0 <uz2400d_sr>
40001d3c:	90 10 20 24 	mov  0x24, %o0	! 24 <rom_vectors-0x3fffffdc>
40001d40:	90 0a 20 01 	and  %o0, 1, %o0
40001d44:	10 80 00 04 	b  40001d54 <RF_TxN+0xa4>
40001d48:	b0 20 00 08 	neg  %o0, %i0
40001d4c:	10 bf ff f3 	b  40001d18 <RF_TxN+0x68>
40001d50:	90 10 60 05 	or  %g1, 5, %o0
40001d54:	81 c7 e0 08 	ret 
40001d58:	81 e8 00 00 	restore 

40001d5c <mac_send>:
40001d5c:	9d e3 bf 98 	save  %sp, -104, %sp
40001d60:	17 10 00 36 	sethi  %hi(0x4000d800), %o3
40001d64:	d8 12 e1 70 	lduh  [ %o3 + 0x170 ], %o4	! 4000d970 <txbuf>
40001d68:	98 13 21 00 	or  %o4, 0x100, %o4
40001d6c:	03 3f ff fb 	sethi  %hi(0xffffec00), %g1
40001d70:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffffefff <_GLOBAL_OFFSET_TABLE_+0x7ffdb94b>
40001d74:	98 0b 31 ff 	and  %o4, -3585, %o4
40001d78:	98 0b 00 01 	and  %o4, %g1, %o4
40001d7c:	03 3f ff f7 	sethi  %hi(0xffffdc00), %g1
40001d80:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffffdfff <_GLOBAL_OFFSET_TABLE_+0x7ffda94b>
40001d84:	9a 0e e0 01 	and  %i3, 1, %o5
40001d88:	98 0b 00 01 	and  %o4, %g1, %o4
40001d8c:	9b 2b 60 0d 	sll  %o5, 0xd, %o5
40001d90:	98 13 00 0d 	or  %o4, %o5, %o4
40001d94:	03 3f ff ef 	sethi  %hi(0xffffbc00), %g1
40001d98:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffffbfff <_GLOBAL_OFFSET_TABLE_+0x7ffd894b>
40001d9c:	1b 00 00 1f 	sethi  %hi(0x7c00), %o5
40001da0:	98 0b 00 01 	and  %o4, %g1, %o4
40001da4:	9a 13 61 f0 	or  %o5, 0x1f0, %o5
40001da8:	9a 0b 40 0c 	and  %o5, %o4, %o5
40001dac:	9a 13 60 08 	or  %o5, 8, %o5
40001db0:	9a 0b 7f 0f 	and  %o5, -241, %o5
40001db4:	9a 13 60 80 	or  %o5, 0x80, %o5
40001db8:	23 10 00 36 	sethi  %hi(0x4000d800), %l1
40001dbc:	da 32 e1 70 	sth  %o5, [ %o3 + 0x170 ]
40001dc0:	a0 12 e1 70 	or  %o3, 0x170, %l0
40001dc4:	98 10 3f aa 	mov  -86, %o4
40001dc8:	c2 0c 61 f0 	ldub  [ %l1 + 0x1f0 ], %g1
40001dcc:	d8 2c 20 03 	stb  %o4, [ %l0 + 3 ]
40001dd0:	d8 2c 20 04 	stb  %o4, [ %l0 + 4 ]
40001dd4:	c2 2c 20 02 	stb  %g1, [ %l0 + 2 ]
40001dd8:	c2 0e 80 00 	ldub  [ %i2 ], %g1
40001ddc:	c2 2c 20 05 	stb  %g1, [ %l0 + 5 ]
40001de0:	c2 0e a0 01 	ldub  [ %i2 + 1 ], %g1
40001de4:	9a 10 20 11 	mov  0x11, %o5
40001de8:	95 2e 60 10 	sll  %i1, 0x10, %o2
40001dec:	92 10 00 18 	mov  %i0, %o1
40001df0:	c2 2c 20 06 	stb  %g1, [ %l0 + 6 ]
40001df4:	d8 2c 20 08 	stb  %o4, [ %l0 + 8 ]
40001df8:	da 2c 20 0a 	stb  %o5, [ %l0 + 0xa ]
40001dfc:	95 32 a0 10 	srl  %o2, 0x10, %o2
40001e00:	d8 2c 20 07 	stb  %o4, [ %l0 + 7 ]
40001e04:	da 2c 20 09 	stb  %o5, [ %l0 + 9 ]
40001e08:	40 00 0c 32 	call  40004ed0 <_memcpy>
40001e0c:	90 04 20 0b 	add  %l0, 0xb, %o0
40001e10:	b2 06 60 0b 	add  %i1, 0xb, %i1
40001e14:	90 10 00 10 	mov  %l0, %o0
40001e18:	92 0e 60 ff 	and  %i1, 0xff, %o1
40001e1c:	7f ff ff a5 	call  40001cb0 <RF_TxN>
40001e20:	94 0e e0 ff 	and  %i3, 0xff, %o2
40001e24:	91 2a 20 18 	sll  %o0, 0x18, %o0
40001e28:	80 a2 20 00 	cmp  %o0, 0
40001e2c:	12 80 00 06 	bne  40001e44 <mac_send+0xe8>
40001e30:	b0 10 3f ff 	mov  -1, %i0
40001e34:	c2 0c 61 f0 	ldub  [ %l1 + 0x1f0 ], %g1
40001e38:	82 00 60 01 	inc  %g1
40001e3c:	c2 2c 61 f0 	stb  %g1, [ %l1 + 0x1f0 ]
40001e40:	b0 10 20 00 	clr  %i0
40001e44:	81 c7 e0 08 	ret 
40001e48:	81 e8 00 00 	restore 

40001e4c <main>:
40001e4c:	9d e3 bf 98 	save  %sp, -104, %sp
40001e50:	7f ff fd 36 	call  40001328 <ain_init>
40001e54:	b0 10 20 00 	clr  %i0
40001e58:	7f ff fe bb 	call  40001944 <ain_record>
40001e5c:	01 00 00 00 	nop 
40001e60:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
40001e64:	40 00 14 58 	call  40006fc4 <puts>
40001e68:	90 12 21 e0 	or  %o0, 0x1e0, %o0	! 4000d5e0 <_etext+0x248>
40001e6c:	01 00 00 00 	nop 
40001e70:	81 c7 e0 08 	ret 
40001e74:	81 e8 00 00 	restore 

40001e78 <_GLOBAL__I.32000__home_water_workspace_WSN_Audio_Software_fpga_ecos_ecos_3.0_packages_devs_spi_sparc_leon3_v3_0_src_spi_leon3_init.cxx_2CF43B15_68210DEE>:
40001e78:	11 10 00 3b 	sethi  %hi(0x4000ec00), %o0
40001e7c:	13 20 00 01 	sethi  %hi(0x80000400), %o1
40001e80:	90 12 22 cc 	or  %o0, 0x2cc, %o0
40001e84:	92 12 62 00 	or  %o1, 0x200, %o1
40001e88:	94 10 20 06 	mov  6, %o2
40001e8c:	96 10 20 0d 	mov  0xd, %o3
40001e90:	82 13 c0 00 	mov  %o7, %g1
40001e94:	40 00 07 a4 	call  40003d24 <spi_leon3_init_bus>
40001e98:	9e 10 40 00 	mov  %g1, %o7
40001e9c:	01 00 00 00 	nop 

40001ea0 <uz2400d_cs>:
40001ea0:	80 a2 20 00 	cmp  %o0, 0
40001ea4:	02 80 00 06 	be  40001ebc <uz2400d_cs+0x1c>
40001ea8:	03 10 00 3b 	sethi  %hi(0x4000ec00), %g1
40001eac:	d8 00 63 3c 	ld  [ %g1 + 0x33c ], %o4	! 4000ef3c <cyg_spi_leon3_bus0+0x70>
40001eb0:	da 03 20 38 	ld  [ %o4 + 0x38 ], %o5
40001eb4:	10 80 00 05 	b  40001ec8 <uz2400d_cs+0x28>
40001eb8:	9a 0b 7f fe 	and  %o5, -2, %o5
40001ebc:	d8 00 63 3c 	ld  [ %g1 + 0x33c ], %o4
40001ec0:	da 03 20 38 	ld  [ %o4 + 0x38 ], %o5
40001ec4:	9a 13 60 01 	or  %o5, 1, %o5
40001ec8:	da 23 20 38 	st  %o5, [ %o4 + 0x38 ]
40001ecc:	81 c3 e0 08 	retl 
40001ed0:	01 00 00 00 	nop 

40001ed4 <opdk_spi_init>:
40001ed4:	9d e3 bf 90 	save  %sp, -112, %sp
40001ed8:	d0 06 20 14 	ld  [ %i0 + 0x14 ], %o0
40001edc:	82 10 20 04 	mov  4, %g1
40001ee0:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
40001ee4:	92 10 2a 81 	mov  0xa81, %o1
40001ee8:	94 02 20 04 	add  %o0, 4, %o2
40001eec:	40 00 06 b1 	call  400039b0 <cyg_spi_set_config>
40001ef0:	96 07 bf f4 	add  %fp, -12, %o3
40001ef4:	81 c7 e0 08 	ret 
40001ef8:	91 e8 20 01 	restore  %g0, 1, %o0

40001efc <opdk_spi_lookup>:
40001efc:	9d e3 bf 98 	save  %sp, -104, %sp
40001f00:	f0 06 00 00 	ld  [ %i0 ], %i0
40001f04:	a0 10 00 18 	mov  %i0, %l0
40001f08:	10 80 00 07 	b  40001f24 <opdk_spi_lookup+0x28>
40001f0c:	b0 06 20 20 	add  %i0, 0x20, %i0
40001f10:	40 00 1d 1e 	call  40009388 <__strcmp>
40001f14:	92 10 00 1a 	mov  %i2, %o1
40001f18:	80 a2 20 00 	cmp  %o0, 0
40001f1c:	02 80 00 06 	be  40001f34 <opdk_spi_lookup+0x38>
40001f20:	b0 06 20 20 	add  %i0, 0x20, %i0
40001f24:	80 a6 20 20 	cmp  %i0, 0x20
40001f28:	32 bf ff fa 	bne,a   40001f10 <opdk_spi_lookup+0x14>
40001f2c:	d0 06 00 00 	ld  [ %i0 ], %o0
40001f30:	30 80 00 05 	b,a   40001f44 <opdk_spi_lookup+0x48>
40001f34:	03 10 00 36 	sethi  %hi(0x4000d800), %g1
40001f38:	da 04 20 14 	ld  [ %l0 + 0x14 ], %o5
40001f3c:	82 10 62 10 	or  %g1, 0x210, %g1
40001f40:	c2 23 60 08 	st  %g1, [ %o5 + 8 ]
40001f44:	81 c7 e0 08 	ret 
40001f48:	91 e8 20 00 	restore  %g0, 0, %o0

40001f4c <opdk_spi_write>:
40001f4c:	9d e3 bf 90 	save  %sp, -112, %sp
40001f50:	e0 06 20 14 	ld  [ %i0 + 0x14 ], %l0
40001f54:	f0 04 20 08 	ld  [ %l0 + 8 ], %i0
40001f58:	c2 0e 20 05 	ldub  [ %i0 + 5 ], %g1
40001f5c:	82 00 40 01 	add  %g1, %g1, %g1
40001f60:	82 08 60 7e 	and  %g1, 0x7e, %g1
40001f64:	82 10 60 01 	or  %g1, 1, %g1
40001f68:	c2 2f bf f7 	stb  %g1, [ %fp + -9 ]
40001f6c:	d8 16 20 06 	lduh  [ %i0 + 6 ], %o4
40001f70:	03 00 00 1f 	sethi  %hi(0x7c00), %g1
40001f74:	82 10 63 e0 	or  %g1, 0x3e0, %g1	! 7fe0 <rom_vectors-0x3fff8020>
40001f78:	99 2b 20 05 	sll  %o4, 5, %o4
40001f7c:	1b 3f ff e0 	sethi  %hi(0xffff8000), %o5
40001f80:	98 0b 00 01 	and  %o4, %g1, %o4
40001f84:	9a 13 60 10 	or  %o5, 0x10, %o5
40001f88:	98 13 00 0d 	or  %o4, %o5, %o4
40001f8c:	d8 37 bf f4 	sth  %o4, [ %fp + -12 ]
40001f90:	40 00 06 72 	call  40003958 <cyg_spi_transaction_begin>
40001f94:	90 10 00 10 	mov  %l0, %o0
40001f98:	c2 0e 20 04 	ldub  [ %i0 + 4 ], %g1
40001f9c:	80 a0 60 01 	cmp  %g1, 1
40001fa0:	22 80 00 08 	be,a   40001fc0 <opdk_spi_write+0x74>
40001fa4:	90 10 00 10 	mov  %l0, %o0
40001fa8:	04 80 00 17 	ble  40002004 <opdk_spi_write+0xb8>
40001fac:	80 a0 60 02 	cmp  %g1, 2
40001fb0:	22 80 00 04 	be,a   40001fc0 <opdk_spi_write+0x74>
40001fb4:	90 10 00 10 	mov  %l0, %o0
40001fb8:	10 80 00 1b 	b  40002024 <opdk_spi_write+0xd8>
40001fbc:	b0 10 3f ea 	mov  -22, %i0
40001fc0:	d2 06 00 00 	ld  [ %i0 ], %o1
40001fc4:	94 10 20 02 	mov  2, %o2
40001fc8:	96 07 bf f4 	add  %fp, -12, %o3
40001fcc:	98 10 20 00 	clr  %o4
40001fd0:	40 00 06 55 	call  40003924 <cyg_spi_transaction_transfer>
40001fd4:	9a 10 20 00 	clr  %o5
40001fd8:	d2 06 00 00 	ld  [ %i0 ], %o1
40001fdc:	d4 06 80 00 	ld  [ %i2 ], %o2
40001fe0:	96 10 00 19 	mov  %i1, %o3
40001fe4:	90 10 00 10 	mov  %l0, %o0
40001fe8:	98 10 20 00 	clr  %o4
40001fec:	40 00 06 4e 	call  40003924 <cyg_spi_transaction_transfer>
40001ff0:	9a 10 20 01 	mov  1, %o5
40001ff4:	40 00 06 66 	call  4000398c <cyg_spi_transaction_end>
40001ff8:	90 10 00 10 	mov  %l0, %o0
40001ffc:	10 80 00 0a 	b  40002024 <opdk_spi_write+0xd8>
40002000:	b0 10 20 00 	clr  %i0
40002004:	80 a0 60 00 	cmp  %g1, 0
40002008:	32 80 00 07 	bne,a   40002024 <opdk_spi_write+0xd8>
4000200c:	b0 10 3f ea 	mov  -22, %i0
40002010:	90 10 00 10 	mov  %l0, %o0
40002014:	d2 06 00 00 	ld  [ %i0 ], %o1
40002018:	94 10 20 01 	mov  1, %o2
4000201c:	10 bf ff ec 	b  40001fcc <opdk_spi_write+0x80>
40002020:	96 07 bf f7 	add  %fp, -9, %o3
40002024:	81 c7 e0 08 	ret 
40002028:	81 e8 00 00 	restore 

4000202c <opdk_spi_read>:
4000202c:	9d e3 bf 90 	save  %sp, -112, %sp
40002030:	e0 06 20 14 	ld  [ %i0 + 0x14 ], %l0
40002034:	f0 04 20 08 	ld  [ %l0 + 8 ], %i0
40002038:	c2 0e 20 05 	ldub  [ %i0 + 5 ], %g1
4000203c:	82 00 40 01 	add  %g1, %g1, %g1
40002040:	82 08 60 7e 	and  %g1, 0x7e, %g1
40002044:	c2 2f bf f7 	stb  %g1, [ %fp + -9 ]
40002048:	da 16 20 06 	lduh  [ %i0 + 6 ], %o5
4000204c:	03 00 00 1f 	sethi  %hi(0x7c00), %g1
40002050:	82 10 63 e0 	or  %g1, 0x3e0, %g1	! 7fe0 <rom_vectors-0x3fff8020>
40002054:	9b 2b 60 05 	sll  %o5, 5, %o5
40002058:	9a 0b 40 01 	and  %o5, %g1, %o5
4000205c:	19 3f ff e0 	sethi  %hi(0xffff8000), %o4
40002060:	9a 13 40 0c 	or  %o5, %o4, %o5
40002064:	da 37 bf f4 	sth  %o5, [ %fp + -12 ]
40002068:	40 00 06 3c 	call  40003958 <cyg_spi_transaction_begin>
4000206c:	90 10 00 10 	mov  %l0, %o0
40002070:	c2 0e 20 04 	ldub  [ %i0 + 4 ], %g1
40002074:	80 a0 60 01 	cmp  %g1, 1
40002078:	22 80 00 08 	be,a   40002098 <opdk_spi_read+0x6c>
4000207c:	90 10 00 10 	mov  %l0, %o0
40002080:	04 80 00 1a 	ble  400020e8 <opdk_spi_read+0xbc>
40002084:	80 a0 60 02 	cmp  %g1, 2
40002088:	22 80 00 04 	be,a   40002098 <opdk_spi_read+0x6c>
4000208c:	90 10 00 10 	mov  %l0, %o0
40002090:	10 80 00 23 	b  4000211c <opdk_spi_read+0xf0>
40002094:	b0 10 3f ea 	mov  -22, %i0
40002098:	d2 06 00 00 	ld  [ %i0 ], %o1
4000209c:	94 10 20 02 	mov  2, %o2
400020a0:	96 07 bf f4 	add  %fp, -12, %o3
400020a4:	98 10 20 00 	clr  %o4
400020a8:	40 00 06 1f 	call  40003924 <cyg_spi_transaction_transfer>
400020ac:	9a 10 20 00 	clr  %o5
400020b0:	c2 0e 20 04 	ldub  [ %i0 + 4 ], %g1
400020b4:	80 a0 60 02 	cmp  %g1, 2
400020b8:	02 80 00 14 	be  40002108 <opdk_spi_read+0xdc>
400020bc:	d2 06 00 00 	ld  [ %i0 ], %o1
400020c0:	d4 06 80 00 	ld  [ %i2 ], %o2
400020c4:	98 10 00 19 	mov  %i1, %o4
400020c8:	90 10 00 10 	mov  %l0, %o0
400020cc:	96 10 20 00 	clr  %o3
400020d0:	40 00 06 15 	call  40003924 <cyg_spi_transaction_transfer>
400020d4:	9a 10 20 01 	mov  1, %o5
400020d8:	40 00 06 2d 	call  4000398c <cyg_spi_transaction_end>
400020dc:	90 10 00 10 	mov  %l0, %o0
400020e0:	10 80 00 0f 	b  4000211c <opdk_spi_read+0xf0>
400020e4:	b0 10 20 00 	clr  %i0
400020e8:	80 a0 60 00 	cmp  %g1, 0
400020ec:	32 80 00 0c 	bne,a   4000211c <opdk_spi_read+0xf0>
400020f0:	b0 10 3f ea 	mov  -22, %i0
400020f4:	90 10 00 10 	mov  %l0, %o0
400020f8:	d2 06 00 00 	ld  [ %i0 ], %o1
400020fc:	94 10 20 01 	mov  1, %o2
40002100:	10 bf ff e9 	b  400020a4 <opdk_spi_read+0x78>
40002104:	96 07 bf f7 	add  %fp, -9, %o3
40002108:	d4 06 80 00 	ld  [ %i2 ], %o2
4000210c:	96 10 00 19 	mov  %i1, %o3
40002110:	90 10 00 10 	mov  %l0, %o0
40002114:	10 bf ff ef 	b  400020d0 <opdk_spi_read+0xa4>
40002118:	98 10 20 00 	clr  %o4
4000211c:	81 c7 e0 08 	ret 
40002120:	81 e8 00 00 	restore 

40002124 <opdk_spi_get_config>:
40002124:	81 c3 e0 08 	retl 
40002128:	90 10 20 00 	clr  %o0

4000212c <opdk_spi_set_config>:
4000212c:	c2 02 20 14 	ld  [ %o0 + 0x14 ], %g1
40002130:	80 a2 6a 83 	cmp  %o1, 0xa83
40002134:	02 80 00 16 	be  4000218c <opdk_spi_set_config+0x60>
40002138:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
4000213c:	80 a2 6a 83 	cmp  %o1, 0xa83
40002140:	08 80 00 09 	bleu  40002164 <opdk_spi_set_config+0x38>
40002144:	80 a2 6a 82 	cmp  %o1, 0xa82
40002148:	80 a2 6a 84 	cmp  %o1, 0xa84
4000214c:	02 80 00 1d 	be  400021c0 <opdk_spi_set_config+0x94>
40002150:	80 a2 6a 85 	cmp  %o1, 0xa85
40002154:	22 80 00 15 	be,a   400021a8 <opdk_spi_set_config+0x7c>
40002158:	c2 02 c0 00 	ld  [ %o3 ], %g1
4000215c:	10 80 00 20 	b  400021dc <opdk_spi_set_config+0xb0>
40002160:	90 10 3f ea 	mov  -22, %o0
40002164:	12 80 00 1e 	bne  400021dc <opdk_spi_set_config+0xb0>
40002168:	90 10 3f ea 	mov  -22, %o0
4000216c:	c2 02 c0 00 	ld  [ %o3 ], %g1
40002170:	80 a0 60 04 	cmp  %g1, 4
40002174:	12 80 00 1a 	bne  400021dc <opdk_spi_set_config+0xb0>
40002178:	01 00 00 00 	nop 
4000217c:	c2 02 80 00 	ld  [ %o2 ], %g1
40002180:	c2 23 40 00 	st  %g1, [ %o5 ]
40002184:	10 80 00 16 	b  400021dc <opdk_spi_set_config+0xb0>
40002188:	90 10 20 00 	clr  %o0
4000218c:	c2 02 c0 00 	ld  [ %o3 ], %g1
40002190:	80 a0 60 01 	cmp  %g1, 1
40002194:	12 80 00 12 	bne  400021dc <opdk_spi_set_config+0xb0>
40002198:	90 10 3f ea 	mov  -22, %o0
4000219c:	c2 0a 80 00 	ldub  [ %o2 ], %g1
400021a0:	10 bf ff f9 	b  40002184 <opdk_spi_set_config+0x58>
400021a4:	c2 2b 60 04 	stb  %g1, [ %o5 + 4 ]
400021a8:	80 a0 60 02 	cmp  %g1, 2
400021ac:	12 80 00 0c 	bne  400021dc <opdk_spi_set_config+0xb0>
400021b0:	90 10 3f ea 	mov  -22, %o0
400021b4:	c2 12 80 00 	lduh  [ %o2 ], %g1
400021b8:	10 bf ff f3 	b  40002184 <opdk_spi_set_config+0x58>
400021bc:	c2 33 60 06 	sth  %g1, [ %o5 + 6 ]
400021c0:	c2 02 c0 00 	ld  [ %o3 ], %g1
400021c4:	80 a0 60 01 	cmp  %g1, 1
400021c8:	12 80 00 05 	bne  400021dc <opdk_spi_set_config+0xb0>
400021cc:	90 10 3f ea 	mov  -22, %o0
400021d0:	c2 0a 80 00 	ldub  [ %o2 ], %g1
400021d4:	10 bf ff ec 	b  40002184 <opdk_spi_set_config+0x58>
400021d8:	c2 2b 60 05 	stb  %g1, [ %o5 + 5 ]
400021dc:	81 c3 e0 08 	retl 
400021e0:	01 00 00 00 	nop 

400021e4 <_GLOBAL__I.49000__home_water_workspace_WSN_Audio_Software_fpga_ecos_ecos_3.0_packages_io_common_v3_0_src_ioinit.cxx_2CF43B15_93F36522>:
400021e4:	82 13 c0 00 	mov  %o7, %g1
400021e8:	40 00 06 fc 	call  40003dd8 <cyg_io_init>
400021ec:	9e 10 40 00 	mov  %g1, %o7
400021f0:	01 00 00 00 	nop 

400021f4 <serial_init>:
400021f4:	9d e3 bf 98 	save  %sp, -104, %sp
400021f8:	c2 06 20 20 	ld  [ %i0 + 0x20 ], %g1
400021fc:	80 a0 60 00 	cmp  %g1, 0
40002200:	12 80 00 2c 	bne  400022b0 <serial_init+0xbc>
40002204:	a0 06 20 44 	add  %i0, 0x44, %l0
40002208:	c2 06 20 30 	ld  [ %i0 + 0x30 ], %g1
4000220c:	90 10 00 10 	mov  %l0, %o0
40002210:	80 a0 60 00 	cmp  %g1, 0
40002214:	12 80 00 13 	bne  40002260 <serial_init+0x6c>
40002218:	a2 06 20 84 	add  %i0, 0x84, %l1
4000221c:	c2 06 20 70 	ld  [ %i0 + 0x70 ], %g1
40002220:	9a 06 20 64 	add  %i0, 0x64, %o5
40002224:	80 a0 60 00 	cmp  %g1, 0
40002228:	12 80 00 05 	bne  4000223c <serial_init+0x48>
4000222c:	90 10 00 11 	mov  %l1, %o0
40002230:	82 10 20 01 	mov  1, %g1
40002234:	10 80 00 1f 	b  400022b0 <serial_init+0xbc>
40002238:	c2 26 20 20 	st  %g1, [ %i0 + 0x20 ]
4000223c:	c0 23 60 38 	clr  [ %o5 + 0x38 ]
40002240:	40 00 0b c5 	call  40005154 <cyg_mutex_init>
40002244:	c0 23 60 34 	clr  [ %o5 + 0x34 ]
40002248:	92 10 00 11 	mov  %l1, %o1
4000224c:	40 00 0b d0 	call  4000518c <cyg_cond_init>
40002250:	90 06 20 7c 	add  %i0, 0x7c, %o0
40002254:	82 10 20 01 	mov  1, %g1
40002258:	10 80 00 16 	b  400022b0 <serial_init+0xbc>
4000225c:	c2 26 20 20 	st  %g1, [ %i0 + 0x20 ]
40002260:	c0 26 20 5c 	clr  [ %i0 + 0x5c ]
40002264:	c0 26 20 58 	clr  [ %i0 + 0x58 ]
40002268:	c0 26 20 60 	clr  [ %i0 + 0x60 ]
4000226c:	40 00 0b ba 	call  40005154 <cyg_mutex_init>
40002270:	01 00 00 00 	nop 
40002274:	90 06 20 3c 	add  %i0, 0x3c, %o0
40002278:	40 00 0b c5 	call  4000518c <cyg_cond_init>
4000227c:	92 10 00 10 	mov  %l0, %o1
40002280:	da 06 20 30 	ld  [ %i0 + 0x30 ], %o5
40002284:	83 3b 60 1f 	sra  %o5, 0x1f, %g1
40002288:	83 30 60 1e 	srl  %g1, 0x1e, %g1
4000228c:	9a 03 40 01 	add  %o5, %g1, %o5
40002290:	9b 3b 60 02 	sra  %o5, 2, %o5
40002294:	da 26 20 38 	st  %o5, [ %i0 + 0x38 ]
40002298:	c2 06 20 70 	ld  [ %i0 + 0x70 ], %g1
4000229c:	9a 06 20 64 	add  %i0, 0x64, %o5
400022a0:	80 a0 60 00 	cmp  %g1, 0
400022a4:	02 bf ff e3 	be  40002230 <serial_init+0x3c>
400022a8:	90 10 00 11 	mov  %l1, %o0
400022ac:	30 bf ff e4 	b,a   4000223c <serial_init+0x48>
400022b0:	81 c7 e0 08 	ret 
400022b4:	81 e8 00 00 	restore 

400022b8 <serial_write>:
400022b8:	9d e3 bf 98 	save  %sp, -104, %sp
400022bc:	e4 06 20 14 	ld  [ %i0 + 0x14 ], %l2
400022c0:	e6 04 80 00 	ld  [ %l2 ], %l3
400022c4:	e0 06 80 00 	ld  [ %i2 ], %l0
400022c8:	40 00 0b a9 	call  4000516c <cyg_mutex_lock>
400022cc:	90 04 a0 44 	add  %l2, 0x44, %o0
400022d0:	a2 04 a0 24 	add  %l2, 0x24, %l1
400022d4:	c2 04 60 0c 	ld  [ %l1 + 0xc ], %g1
400022d8:	80 a0 60 00 	cmp  %g1, 0
400022dc:	c0 24 60 38 	clr  [ %l1 + 0x38 ]
400022e0:	12 80 00 10 	bne  40002320 <serial_write+0x68>
400022e4:	b0 10 20 00 	clr  %i0
400022e8:	10 80 00 0b 	b  40002314 <serial_write+0x5c>
400022ec:	82 94 20 00 	orcc  %l0, 0, %g1
400022f0:	d2 0e 40 00 	ldub  [ %i1 ], %o1
400022f4:	c2 04 c0 00 	ld  [ %l3 ], %g1
400022f8:	9f c0 40 00 	call  %g1
400022fc:	90 10 00 12 	mov  %l2, %o0
40002300:	80 a2 20 00 	cmp  %o0, 0
40002304:	22 bf ff fc 	be,a   400022f4 <serial_write+0x3c>
40002308:	d2 0e 40 00 	ldub  [ %i1 ], %o1
4000230c:	80 a4 20 00 	cmp  %l0, 0
40002310:	b2 06 60 01 	inc  %i1
40002314:	14 bf ff f7 	bg  400022f0 <serial_write+0x38>
40002318:	a0 04 3f ff 	add  %l0, -1, %l0
4000231c:	30 80 00 45 	b,a   40002430 <serial_write+0x178>
40002320:	40 00 0b 5b 	call  4000508c <cyg_scheduler_lock>
40002324:	01 00 00 00 	nop 
40002328:	80 a4 20 00 	cmp  %l0, 0
4000232c:	24 80 00 1e 	ble,a   400023a4 <serial_write+0xec>
40002330:	c2 04 e0 0c 	ld  [ %l3 + 0xc ], %g1
40002334:	c2 04 60 04 	ld  [ %l1 + 4 ], %g1
40002338:	96 00 60 01 	add  %g1, 1, %o3
4000233c:	d8 04 60 0c 	ld  [ %l1 + 0xc ], %o4
40002340:	82 1b 00 0b 	xor  %o4, %o3, %g1
40002344:	80 a0 00 01 	cmp  %g0, %g1
40002348:	9a 60 20 00 	subx  %g0, 0, %o5
4000234c:	c2 04 60 10 	ld  [ %l1 + 0x10 ], %g1
40002350:	a8 10 20 01 	mov  1, %l4
40002354:	90 10 00 12 	mov  %l2, %o0
40002358:	80 a0 40 0c 	cmp  %g1, %o4
4000235c:	02 80 00 17 	be  400023b8 <serial_write+0x100>
40002360:	96 0a c0 0d 	and  %o3, %o5, %o3
40002364:	c2 04 60 04 	ld  [ %l1 + 4 ], %g1
40002368:	d8 0e 40 00 	ldub  [ %i1 ], %o4
4000236c:	da 04 40 00 	ld  [ %l1 ], %o5
40002370:	d8 28 40 0d 	stb  %o4, [ %g1 + %o5 ]
40002374:	82 00 60 01 	inc  %g1
40002378:	c2 24 60 04 	st  %g1, [ %l1 + 4 ]
4000237c:	d6 24 60 04 	st  %o3, [ %l1 + 4 ]
40002380:	c2 04 60 10 	ld  [ %l1 + 0x10 ], %g1
40002384:	82 00 60 01 	inc  %g1
40002388:	b2 06 60 01 	inc  %i1
4000238c:	c2 24 60 10 	st  %g1, [ %l1 + 0x10 ]
40002390:	a0 04 3f ff 	add  %l0, -1, %l0
40002394:	80 a4 20 00 	cmp  %l0, 0
40002398:	14 bf ff e7 	bg  40002334 <serial_write+0x7c>
4000239c:	01 00 00 00 	nop 
400023a0:	c2 04 e0 0c 	ld  [ %l3 + 0xc ], %g1
400023a4:	9f c0 40 00 	call  %g1
400023a8:	90 10 00 12 	mov  %l2, %o0
400023ac:	40 00 0b 3e 	call  400050a4 <cyg_scheduler_unlock>
400023b0:	01 00 00 00 	nop 
400023b4:	30 80 00 1f 	b,a   40002430 <serial_write+0x178>
400023b8:	c2 04 e0 0c 	ld  [ %l3 + 0xc ], %g1
400023bc:	9f c0 40 00 	call  %g1
400023c0:	e8 24 60 34 	st  %l4, [ %l1 + 0x34 ]
400023c4:	c2 04 60 34 	ld  [ %l1 + 0x34 ], %g1
400023c8:	80 a0 60 00 	cmp  %g1, 0
400023cc:	12 80 00 0d 	bne  40002400 <serial_write+0x148>
400023d0:	90 04 60 18 	add  %l1, 0x18, %o0
400023d4:	c2 04 60 38 	ld  [ %l1 + 0x38 ], %g1
400023d8:	80 a0 60 00 	cmp  %g1, 0
400023dc:	02 bf ff d4 	be  4000232c <serial_write+0x74>
400023e0:	80 a4 20 00 	cmp  %l0, 0
400023e4:	c2 06 80 00 	ld  [ %i2 ], %g1
400023e8:	82 20 40 10 	sub  %g1, %l0, %g1
400023ec:	c2 26 80 00 	st  %g1, [ %i2 ]
400023f0:	c0 24 60 38 	clr  [ %l1 + 0x38 ]
400023f4:	c0 24 60 34 	clr  [ %l1 + 0x34 ]
400023f8:	10 bf ff ea 	b  400023a0 <serial_write+0xe8>
400023fc:	b0 10 3f fc 	mov  -4, %i0
40002400:	c2 04 60 3c 	ld  [ %l1 + 0x3c ], %g1
40002404:	82 00 40 10 	add  %g1, %l0, %g1
40002408:	c2 24 60 3c 	st  %g1, [ %l1 + 0x3c ]
4000240c:	40 00 0b 67 	call  400051a8 <cyg_cond_wait>
40002410:	01 00 00 00 	nop 
40002414:	80 a2 20 00 	cmp  %o0, 0
40002418:	22 80 00 02 	be,a   40002420 <serial_write+0x168>
4000241c:	e8 24 60 38 	st  %l4, [ %l1 + 0x38 ]
40002420:	c2 04 60 3c 	ld  [ %l1 + 0x3c ], %g1
40002424:	82 20 40 10 	sub  %g1, %l0, %g1
40002428:	c2 24 60 3c 	st  %g1, [ %l1 + 0x3c ]
4000242c:	30 bf ff ea 	b,a   400023d4 <serial_write+0x11c>
40002430:	40 00 0b 53 	call  4000517c <cyg_mutex_unlock>
40002434:	90 04 60 20 	add  %l1, 0x20, %o0
40002438:	01 00 00 00 	nop 
4000243c:	81 c7 e0 08 	ret 
40002440:	81 e8 00 00 	restore 

40002444 <serial_read>:
40002444:	9d e3 bf 98 	save  %sp, -104, %sp
40002448:	e2 06 20 14 	ld  [ %i0 + 0x14 ], %l1
4000244c:	e6 04 40 00 	ld  [ %l1 ], %l3
40002450:	40 00 0b 47 	call  4000516c <cyg_mutex_lock>
40002454:	90 04 60 84 	add  %l1, 0x84, %o0
40002458:	a0 04 60 64 	add  %l1, 0x64, %l0
4000245c:	c2 04 20 0c 	ld  [ %l0 + 0xc ], %g1
40002460:	80 a0 60 00 	cmp  %g1, 0
40002464:	c0 24 20 38 	clr  [ %l0 + 0x38 ]
40002468:	a4 10 20 00 	clr  %l2
4000246c:	12 80 00 10 	bne  400024ac <serial_read+0x68>
40002470:	b0 10 20 00 	clr  %i0
40002474:	c2 06 80 00 	ld  [ %i2 ], %g1
40002478:	80 a6 00 01 	cmp  %i0, %g1
4000247c:	1a 80 00 3e 	bcc  40002574 <serial_read+0x130>
40002480:	a4 10 20 01 	mov  1, %l2
40002484:	c2 04 e0 04 	ld  [ %l3 + 4 ], %g1
40002488:	9f c0 40 00 	call  %g1
4000248c:	90 10 00 11 	mov  %l1, %o0
40002490:	d0 2e 40 00 	stb  %o0, [ %i1 ]
40002494:	c2 06 80 00 	ld  [ %i2 ], %g1
40002498:	80 a4 80 01 	cmp  %l2, %g1
4000249c:	b2 06 60 01 	inc  %i1
400024a0:	0a bf ff f9 	bcs  40002484 <serial_read+0x40>
400024a4:	a4 04 a0 01 	inc  %l2
400024a8:	30 80 00 33 	b,a   40002574 <serial_read+0x130>
400024ac:	40 00 0a f8 	call  4000508c <cyg_scheduler_lock>
400024b0:	01 00 00 00 	nop 
400024b4:	c2 06 80 00 	ld  [ %i2 ], %g1
400024b8:	80 a6 00 01 	cmp  %i0, %g1
400024bc:	1a 80 00 1b 	bcc  40002528 <serial_read+0xe4>
400024c0:	01 00 00 00 	nop 
400024c4:	c2 04 20 10 	ld  [ %l0 + 0x10 ], %g1
400024c8:	a2 10 20 01 	mov  1, %l1
400024cc:	80 a0 60 00 	cmp  %g1, 0
400024d0:	04 80 00 1b 	ble  4000253c <serial_read+0xf8>
400024d4:	90 04 20 18 	add  %l0, 0x18, %o0
400024d8:	d8 04 20 08 	ld  [ %l0 + 8 ], %o4
400024dc:	c2 04 00 00 	ld  [ %l0 ], %g1
400024e0:	da 08 40 0c 	ldub  [ %g1 + %o4 ], %o5
400024e4:	da 2e 40 00 	stb  %o5, [ %i1 ]
400024e8:	c2 04 20 08 	ld  [ %l0 + 8 ], %g1
400024ec:	82 00 60 01 	inc  %g1
400024f0:	c2 24 20 08 	st  %g1, [ %l0 + 8 ]
400024f4:	da 04 20 08 	ld  [ %l0 + 8 ], %o5
400024f8:	c2 04 20 0c 	ld  [ %l0 + 0xc ], %g1
400024fc:	80 a3 40 01 	cmp  %o5, %g1
40002500:	b2 06 60 01 	inc  %i1
40002504:	02 80 00 0c 	be  40002534 <serial_read+0xf0>
40002508:	a4 04 a0 01 	inc  %l2
4000250c:	c2 04 20 10 	ld  [ %l0 + 0x10 ], %g1
40002510:	82 00 7f ff 	add  %g1, -1, %g1
40002514:	c2 24 20 10 	st  %g1, [ %l0 + 0x10 ]
40002518:	c2 06 80 00 	ld  [ %i2 ], %g1
4000251c:	80 a4 80 01 	cmp  %l2, %g1
40002520:	0a bf ff e9 	bcs  400024c4 <serial_read+0x80>
40002524:	01 00 00 00 	nop 
40002528:	40 00 0a df 	call  400050a4 <cyg_scheduler_unlock>
4000252c:	01 00 00 00 	nop 
40002530:	30 80 00 11 	b,a   40002574 <serial_read+0x130>
40002534:	c0 24 20 08 	clr  [ %l0 + 8 ]
40002538:	30 bf ff f5 	b,a   4000250c <serial_read+0xc8>
4000253c:	40 00 0b 1b 	call  400051a8 <cyg_cond_wait>
40002540:	e2 24 20 34 	st  %l1, [ %l0 + 0x34 ]
40002544:	80 a2 20 00 	cmp  %o0, 0
40002548:	22 80 00 02 	be,a   40002550 <serial_read+0x10c>
4000254c:	e2 24 20 38 	st  %l1, [ %l0 + 0x38 ]
40002550:	c2 04 20 38 	ld  [ %l0 + 0x38 ], %g1
40002554:	80 a0 60 00 	cmp  %g1, 0
40002558:	22 bf ff f1 	be,a   4000251c <serial_read+0xd8>
4000255c:	c2 06 80 00 	ld  [ %i2 ], %g1
40002560:	e4 26 80 00 	st  %l2, [ %i2 ]
40002564:	c0 24 20 38 	clr  [ %l0 + 0x38 ]
40002568:	c0 24 20 34 	clr  [ %l0 + 0x34 ]
4000256c:	40 00 0a ce 	call  400050a4 <cyg_scheduler_unlock>
40002570:	b0 10 3f fc 	mov  -4, %i0
40002574:	40 00 0b 02 	call  4000517c <cyg_mutex_unlock>
40002578:	90 04 20 20 	add  %l0, 0x20, %o0
4000257c:	01 00 00 00 	nop 
40002580:	81 c7 e0 08 	ret 
40002584:	81 e8 00 00 	restore 

40002588 <serial_select>:
40002588:	81 c3 e0 08 	retl 
4000258c:	90 10 20 01 	mov  1, %o0
40002590:	40 00 26 64 	call  4000bf20 <_fpadd_parts+0x128>
40002594:	40 00 26 a8 	call  4000c034 <_fpadd_parts+0x23c>
40002598:	40 00 27 2c 	call  4000c248 <__muldf3+0xd8>
4000259c:	40 00 27 bc 	call  4000c48c <__muldf3+0x31c>
400025a0:	40 00 28 30 	call  4000c660 <__divdf3+0x198>
400025a4:	40 00 26 10 	call  4000bde4 <__umoddi3+0x38c>
400025a8:	40 00 26 10 	call  4000bde8 <__umoddi3+0x390>
400025ac:	40 00 26 10 	call  4000bdec <__umoddi3+0x394>
400025b0:	40 00 26 10 	call  4000bdf0 <__umoddi3+0x398>
400025b4:	40 00 26 10 	call  4000bdf4 <__umoddi3+0x39c>
400025b8:	40 00 26 10 	call  4000bdf8 <_fpadd_parts>
400025bc:	40 00 26 10 	call  4000bdfc <_fpadd_parts+0x4>
400025c0:	40 00 26 10 	call  4000be00 <_fpadd_parts+0x8>
400025c4:	40 00 26 10 	call  4000be04 <_fpadd_parts+0xc>
400025c8:	40 00 26 10 	call  4000be08 <_fpadd_parts+0x10>
400025cc:	40 00 26 10 	call  4000be0c <_fpadd_parts+0x14>
400025d0:	40 00 26 1c 	call  4000be40 <_fpadd_parts+0x48>

400025d4 <serial_get_config>:
400025d4:	9d e3 bf 98 	save  %sp, -104, %sp
400025d8:	e0 06 20 14 	ld  [ %i0 + 0x14 ], %l0
400025dc:	82 06 7e ff 	add  %i1, -257, %g1
400025e0:	80 a0 60 10 	cmp  %g1, 0x10
400025e4:	a4 10 20 00 	clr  %l2
400025e8:	a2 04 20 24 	add  %l0, 0x24, %l1
400025ec:	b2 04 20 64 	add  %l0, 0x64, %i1
400025f0:	18 80 00 08 	bgu  40002610 <serial_get_config+0x3c>
400025f4:	f0 04 00 00 	ld  [ %l0 ], %i0
400025f8:	1b 10 00 09 	sethi  %hi(0x40002400), %o5
400025fc:	83 28 60 02 	sll  %g1, 2, %g1
40002600:	9a 13 61 90 	or  %o5, 0x190, %o5
40002604:	d8 03 40 01 	ld  [ %o5 + %g1 ], %o4
40002608:	81 c3 00 00 	jmp  %o4
4000260c:	01 00 00 00 	nop 
40002610:	a4 10 3f ea 	mov  -22, %l2	! ffffffea <_GLOBAL_OFFSET_TABLE_+0x7ffdc936>
40002614:	10 80 00 ae 	b  400028cc <serial_get_config+0x2f8>
40002618:	b0 10 00 12 	mov  %l2, %i0
4000261c:	c2 06 c0 00 	ld  [ %i3 ], %g1
40002620:	80 a0 60 0f 	cmp  %g1, 0xf
40002624:	08 80 00 aa 	bleu  400028cc <serial_get_config+0x2f8>
40002628:	b0 10 3f ea 	mov  -22, %i0
4000262c:	82 10 20 10 	mov  0x10, %g1
40002630:	c2 26 c0 00 	st  %g1, [ %i3 ]
40002634:	da 06 60 0c 	ld  [ %i1 + 0xc ], %o5
40002638:	80 a3 60 00 	cmp  %o5, 0
4000263c:	12 80 00 8b 	bne  40002868 <serial_get_config+0x294>
40002640:	da 26 80 00 	st  %o5, [ %i2 ]
40002644:	c0 26 a0 04 	clr  [ %i2 + 4 ]
40002648:	c2 04 60 0c 	ld  [ %l1 + 0xc ], %g1
4000264c:	80 a0 60 00 	cmp  %g1, 0
40002650:	02 80 00 8e 	be  40002888 <serial_get_config+0x2b4>
40002654:	c2 26 a0 08 	st  %g1, [ %i2 + 8 ]
40002658:	c2 04 60 10 	ld  [ %l1 + 0x10 ], %g1
4000265c:	10 bf ff ee 	b  40002614 <serial_get_config+0x40>
40002660:	c2 26 a0 0c 	st  %g1, [ %i2 + 0xc ]
40002664:	c2 06 c0 00 	ld  [ %i3 ], %g1
40002668:	80 a0 60 13 	cmp  %g1, 0x13
4000266c:	08 80 00 98 	bleu  400028cc <serial_get_config+0x2f8>
40002670:	b0 10 3f ea 	mov  -22, %i0
40002674:	c2 04 20 0c 	ld  [ %l0 + 0xc ], %g1
40002678:	c2 26 80 00 	st  %g1, [ %i2 ]
4000267c:	da 04 20 10 	ld  [ %l0 + 0x10 ], %o5
40002680:	da 26 a0 04 	st  %o5, [ %i2 + 4 ]
40002684:	c2 04 20 14 	ld  [ %l0 + 0x14 ], %g1
40002688:	c2 26 a0 08 	st  %g1, [ %i2 + 8 ]
4000268c:	da 04 20 18 	ld  [ %l0 + 0x18 ], %o5
40002690:	da 26 a0 0c 	st  %o5, [ %i2 + 0xc ]
40002694:	c2 04 20 1c 	ld  [ %l0 + 0x1c ], %g1
40002698:	c2 26 a0 10 	st  %g1, [ %i2 + 0x10 ]
4000269c:	9a 10 20 14 	mov  0x14, %o5
400026a0:	10 bf ff dd 	b  40002614 <serial_get_config+0x40>
400026a4:	da 26 c0 00 	st  %o5, [ %i3 ]
400026a8:	c2 04 60 0c 	ld  [ %l1 + 0xc ], %g1
400026ac:	80 a0 60 00 	cmp  %g1, 0
400026b0:	02 80 00 87 	be  400028cc <serial_get_config+0x2f8>
400026b4:	b0 10 00 12 	mov  %l2, %i0
400026b8:	b4 04 60 20 	add  %l1, 0x20, %i2
400026bc:	40 00 0a ac 	call  4000516c <cyg_mutex_lock>
400026c0:	90 10 00 1a 	mov  %i2, %o0
400026c4:	40 00 0a 72 	call  4000508c <cyg_scheduler_lock>
400026c8:	01 00 00 00 	nop 
400026cc:	c2 04 60 3c 	ld  [ %l1 + 0x3c ], %g1
400026d0:	80 a0 60 00 	cmp  %g1, 0
400026d4:	02 80 00 68 	be  40002874 <serial_get_config+0x2a0>
400026d8:	a0 04 60 18 	add  %l1, 0x18, %l0
400026dc:	b6 10 20 01 	mov  1, %i3
400026e0:	f6 24 60 34 	st  %i3, [ %l1 + 0x34 ]
400026e4:	40 00 0a b1 	call  400051a8 <cyg_cond_wait>
400026e8:	90 10 00 10 	mov  %l0, %o0
400026ec:	80 a2 20 00 	cmp  %o0, 0
400026f0:	22 80 00 02 	be,a   400026f8 <serial_get_config+0x124>
400026f4:	a4 10 3f fc 	mov  -4, %l2
400026f8:	c2 04 60 3c 	ld  [ %l1 + 0x3c ], %g1
400026fc:	80 a0 60 00 	cmp  %g1, 0
40002700:	32 bf ff f9 	bne,a   400026e4 <serial_get_config+0x110>
40002704:	f6 24 60 34 	st  %i3, [ %l1 + 0x34 ]
40002708:	c2 04 60 10 	ld  [ %l1 + 0x10 ], %g1
4000270c:	80 a0 60 00 	cmp  %g1, 0
40002710:	34 bf ff f5 	bg,a   400026e4 <serial_get_config+0x110>
40002714:	f6 24 60 34 	st  %i3, [ %l1 + 0x34 ]
40002718:	40 00 0a 63 	call  400050a4 <cyg_scheduler_unlock>
4000271c:	b0 10 00 12 	mov  %l2, %i0
40002720:	40 00 0a 97 	call  4000517c <cyg_mutex_unlock>
40002724:	90 10 00 1a 	mov  %i2, %o0
40002728:	30 80 00 69 	b,a   400028cc <serial_get_config+0x2f8>
4000272c:	c2 04 60 0c 	ld  [ %l1 + 0xc ], %g1
40002730:	80 a0 60 00 	cmp  %g1, 0
40002734:	22 80 00 66 	be,a   400028cc <serial_get_config+0x2f8>
40002738:	b0 10 00 12 	mov  %l2, %i0
4000273c:	b6 04 60 20 	add  %l1, 0x20, %i3
40002740:	40 00 0a 8b 	call  4000516c <cyg_mutex_lock>
40002744:	90 10 00 1b 	mov  %i3, %o0
40002748:	40 00 0a 51 	call  4000508c <cyg_scheduler_lock>
4000274c:	01 00 00 00 	nop 
40002750:	c2 04 60 10 	ld  [ %l1 + 0x10 ], %g1
40002754:	80 a0 60 00 	cmp  %g1, 0
40002758:	24 80 00 0b 	ble,a   40002784 <serial_get_config+0x1b0>
4000275c:	da 06 20 08 	ld  [ %i0 + 8 ], %o5
40002760:	c0 24 60 10 	clr  [ %l1 + 0x10 ]
40002764:	c2 04 60 10 	ld  [ %l1 + 0x10 ], %g1
40002768:	c2 24 60 04 	st  %g1, [ %l1 + 4 ]
4000276c:	da 04 60 04 	ld  [ %l1 + 4 ], %o5
40002770:	da 24 60 08 	st  %o5, [ %l1 + 8 ]
40002774:	c2 06 20 10 	ld  [ %i0 + 0x10 ], %g1
40002778:	9f c0 40 00 	call  %g1
4000277c:	90 10 00 10 	mov  %l0, %o0
40002780:	da 06 20 08 	ld  [ %i0 + 8 ], %o5
40002784:	90 10 00 10 	mov  %l0, %o0
40002788:	92 10 21 03 	mov  0x103, %o1
4000278c:	94 10 20 00 	clr  %o2
40002790:	9f c3 40 00 	call  %o5
40002794:	96 10 20 00 	clr  %o3
40002798:	c2 04 60 34 	ld  [ %l1 + 0x34 ], %g1
4000279c:	80 a0 60 00 	cmp  %g1, 0
400027a0:	12 80 00 46 	bne  400028b8 <serial_get_config+0x2e4>
400027a4:	82 10 20 01 	mov  1, %g1
400027a8:	40 00 0a 3f 	call  400050a4 <cyg_scheduler_unlock>
400027ac:	b0 10 00 12 	mov  %l2, %i0
400027b0:	40 00 0a 73 	call  4000517c <cyg_mutex_unlock>
400027b4:	90 10 00 1b 	mov  %i3, %o0
400027b8:	30 80 00 45 	b,a   400028cc <serial_get_config+0x2f8>
400027bc:	c2 06 60 0c 	ld  [ %i1 + 0xc ], %g1
400027c0:	80 a0 60 00 	cmp  %g1, 0
400027c4:	22 80 00 42 	be,a   400028cc <serial_get_config+0x2f8>
400027c8:	b0 10 00 12 	mov  %l2, %i0
400027cc:	a2 06 60 20 	add  %i1, 0x20, %l1
400027d0:	40 00 0a 67 	call  4000516c <cyg_mutex_lock>
400027d4:	90 10 00 11 	mov  %l1, %o0
400027d8:	40 00 0a 2d 	call  4000508c <cyg_scheduler_lock>
400027dc:	01 00 00 00 	nop 
400027e0:	c2 06 60 34 	ld  [ %i1 + 0x34 ], %g1
400027e4:	80 a0 60 00 	cmp  %g1, 0
400027e8:	12 80 00 2f 	bne  400028a4 <serial_get_config+0x2d0>
400027ec:	82 10 20 01 	mov  1, %g1
400027f0:	c0 26 60 10 	clr  [ %i1 + 0x10 ]
400027f4:	c2 06 60 10 	ld  [ %i1 + 0x10 ], %g1
400027f8:	c2 26 60 04 	st  %g1, [ %i1 + 4 ]
400027fc:	da 06 60 04 	ld  [ %i1 + 4 ], %o5
40002800:	da 26 60 08 	st  %o5, [ %i1 + 8 ]
40002804:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
40002808:	92 10 21 04 	mov  0x104, %o1
4000280c:	94 10 20 00 	clr  %o2
40002810:	96 10 20 00 	clr  %o3
40002814:	9f c0 40 00 	call  %g1
40002818:	90 10 00 10 	mov  %l0, %o0
4000281c:	40 00 0a 22 	call  400050a4 <cyg_scheduler_unlock>
40002820:	b0 10 00 12 	mov  %l2, %i0
40002824:	40 00 0a 56 	call  4000517c <cyg_mutex_unlock>
40002828:	90 10 00 11 	mov  %l1, %o0
4000282c:	30 80 00 28 	b,a   400028cc <serial_get_config+0x2f8>
40002830:	c2 06 60 0c 	ld  [ %i1 + 0xc ], %g1
40002834:	80 a0 60 00 	cmp  %g1, 0
40002838:	12 80 00 16 	bne  40002890 <serial_get_config+0x2bc>
4000283c:	82 10 20 01 	mov  1, %g1
40002840:	c2 04 60 0c 	ld  [ %l1 + 0xc ], %g1
40002844:	80 a0 60 00 	cmp  %g1, 0
40002848:	22 80 00 21 	be,a   400028cc <serial_get_config+0x2f8>
4000284c:	b0 10 00 12 	mov  %l2, %i0
40002850:	82 10 20 01 	mov  1, %g1
40002854:	c2 24 60 38 	st  %g1, [ %l1 + 0x38 ]
40002858:	40 00 0a 5d 	call  400051cc <cyg_cond_broadcast>
4000285c:	90 04 60 18 	add  %l1, 0x18, %o0
40002860:	10 80 00 1b 	b  400028cc <serial_get_config+0x2f8>
40002864:	b0 10 00 12 	mov  %l2, %i0
40002868:	c2 06 60 10 	ld  [ %i1 + 0x10 ], %g1
4000286c:	10 bf ff 77 	b  40002648 <serial_get_config+0x74>
40002870:	c2 26 a0 04 	st  %g1, [ %i2 + 4 ]
40002874:	c2 04 60 10 	ld  [ %l1 + 0x10 ], %g1
40002878:	80 a0 60 00 	cmp  %g1, 0
4000287c:	34 bf ff 98 	bg,a   400026dc <serial_get_config+0x108>
40002880:	a0 04 60 18 	add  %l1, 0x18, %l0
40002884:	30 bf ff a5 	b,a   40002718 <serial_get_config+0x144>
40002888:	10 bf ff 63 	b  40002614 <serial_get_config+0x40>
4000288c:	c0 26 a0 0c 	clr  [ %i2 + 0xc ]
40002890:	c2 26 60 38 	st  %g1, [ %i1 + 0x38 ]
40002894:	40 00 0a 4e 	call  400051cc <cyg_cond_broadcast>
40002898:	90 06 60 18 	add  %i1, 0x18, %o0
4000289c:	10 bf ff ea 	b  40002844 <serial_get_config+0x270>
400028a0:	c2 04 60 0c 	ld  [ %l1 + 0xc ], %g1
400028a4:	c2 26 60 38 	st  %g1, [ %i1 + 0x38 ]
400028a8:	40 00 0a 49 	call  400051cc <cyg_cond_broadcast>
400028ac:	90 06 60 18 	add  %i1, 0x18, %o0
400028b0:	10 bf ff d0 	b  400027f0 <serial_get_config+0x21c>
400028b4:	c0 26 60 34 	clr  [ %i1 + 0x34 ]
400028b8:	c2 24 60 38 	st  %g1, [ %l1 + 0x38 ]
400028bc:	40 00 0a 44 	call  400051cc <cyg_cond_broadcast>
400028c0:	90 04 60 18 	add  %l1, 0x18, %o0
400028c4:	10 bf ff b9 	b  400027a8 <serial_get_config+0x1d4>
400028c8:	c0 24 60 34 	clr  [ %l1 + 0x34 ]
400028cc:	81 c7 e0 08 	ret 
400028d0:	81 e8 00 00 	restore 

400028d4 <serial_set_config>:
400028d4:	9d e3 bf 98 	save  %sp, -104, %sp
400028d8:	d0 06 20 14 	ld  [ %i0 + 0x14 ], %o0
400028dc:	c2 02 00 00 	ld  [ %o0 ], %g1
400028e0:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
400028e4:	92 10 00 19 	mov  %i1, %o1
400028e8:	94 10 00 1a 	mov  %i2, %o2
400028ec:	9f c3 40 00 	call  %o5
400028f0:	96 10 00 1b 	mov  %i3, %o3
400028f4:	81 c7 e0 08 	ret 
400028f8:	91 e8 00 08 	restore  %g0, %o0, %o0

400028fc <serial_xmt_char>:
400028fc:	9d e3 bf 98 	save  %sp, -104, %sp
40002900:	a0 10 00 18 	mov  %i0, %l0
40002904:	b0 06 20 24 	add  %i0, 0x24, %i0
40002908:	c2 06 20 10 	ld  [ %i0 + 0x10 ], %g1
4000290c:	80 a0 60 00 	cmp  %g1, 0
40002910:	04 80 00 1a 	ble  40002978 <serial_xmt_char+0x7c>
40002914:	e2 04 00 00 	ld  [ %l0 ], %l1
40002918:	c2 06 00 00 	ld  [ %i0 ], %g1
4000291c:	da 06 20 08 	ld  [ %i0 + 8 ], %o5
40002920:	d2 08 40 0d 	ldub  [ %g1 + %o5 ], %o1
40002924:	d8 04 40 00 	ld  [ %l1 ], %o4
40002928:	9f c3 00 00 	call  %o4
4000292c:	90 10 00 10 	mov  %l0, %o0
40002930:	80 a2 20 00 	cmp  %o0, 0
40002934:	22 80 00 1c 	be,a   400029a4 <serial_xmt_char+0xa8>
40002938:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
4000293c:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
40002940:	82 00 60 01 	inc  %g1
40002944:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
40002948:	da 06 20 08 	ld  [ %i0 + 8 ], %o5
4000294c:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40002950:	80 a3 40 01 	cmp  %o5, %g1
40002954:	02 80 00 12 	be  4000299c <serial_xmt_char+0xa0>
40002958:	01 00 00 00 	nop 
4000295c:	c2 06 20 10 	ld  [ %i0 + 0x10 ], %g1
40002960:	82 00 7f ff 	add  %g1, -1, %g1
40002964:	c2 26 20 10 	st  %g1, [ %i0 + 0x10 ]
40002968:	da 06 20 10 	ld  [ %i0 + 0x10 ], %o5
4000296c:	80 a3 60 00 	cmp  %o5, 0
40002970:	34 bf ff eb 	bg,a   4000291c <serial_xmt_char+0x20>
40002974:	c2 06 00 00 	ld  [ %i0 ], %g1
40002978:	da 04 60 10 	ld  [ %l1 + 0x10 ], %o5
4000297c:	9f c3 40 00 	call  %o5
40002980:	90 10 00 10 	mov  %l0, %o0
40002984:	c2 06 20 34 	ld  [ %i0 + 0x34 ], %g1
40002988:	80 a0 60 00 	cmp  %g1, 0
4000298c:	02 80 00 13 	be  400029d8 <serial_xmt_char+0xdc>
40002990:	01 00 00 00 	nop 
40002994:	10 80 00 0f 	b  400029d0 <serial_xmt_char+0xd4>
40002998:	c0 26 20 34 	clr  [ %i0 + 0x34 ]
4000299c:	c0 26 20 08 	clr  [ %i0 + 8 ]
400029a0:	30 bf ff ef 	b,a   4000295c <serial_xmt_char+0x60>
400029a4:	da 06 20 10 	ld  [ %i0 + 0x10 ], %o5
400029a8:	82 20 40 0d 	sub  %g1, %o5, %g1
400029ac:	d8 06 20 14 	ld  [ %i0 + 0x14 ], %o4
400029b0:	80 a3 00 01 	cmp  %o4, %g1
400029b4:	14 80 00 09 	bg  400029d8 <serial_xmt_char+0xdc>
400029b8:	01 00 00 00 	nop 
400029bc:	c2 06 20 34 	ld  [ %i0 + 0x34 ], %g1
400029c0:	80 a0 60 00 	cmp  %g1, 0
400029c4:	02 80 00 05 	be  400029d8 <serial_xmt_char+0xdc>
400029c8:	01 00 00 00 	nop 
400029cc:	c0 26 20 34 	clr  [ %i0 + 0x34 ]
400029d0:	40 00 09 ff 	call  400051cc <cyg_cond_broadcast>
400029d4:	91 ee 20 18 	restore  %i0, 0x18, %o0
400029d8:	01 00 00 00 	nop 
400029dc:	81 c7 e0 08 	ret 
400029e0:	81 e8 00 00 	restore 

400029e4 <serial_rcv_char>:
400029e4:	98 02 20 64 	add  %o0, 0x64, %o4
400029e8:	96 10 00 08 	mov  %o0, %o3
400029ec:	da 03 20 10 	ld  [ %o4 + 0x10 ], %o5
400029f0:	c2 03 20 0c 	ld  [ %o4 + 0xc ], %g1
400029f4:	80 a3 40 01 	cmp  %o5, %g1
400029f8:	16 80 00 0f 	bge  40002a34 <serial_rcv_char+0x50>
400029fc:	90 03 20 18 	add  %o4, 0x18, %o0
40002a00:	c2 02 e0 68 	ld  [ %o3 + 0x68 ], %g1
40002a04:	da 02 e0 64 	ld  [ %o3 + 0x64 ], %o5
40002a08:	d2 28 40 0d 	stb  %o1, [ %g1 + %o5 ]
40002a0c:	82 00 60 01 	inc  %g1
40002a10:	c2 22 e0 68 	st  %g1, [ %o3 + 0x68 ]
40002a14:	da 03 20 04 	ld  [ %o4 + 4 ], %o5
40002a18:	c2 03 20 0c 	ld  [ %o4 + 0xc ], %g1
40002a1c:	80 a3 40 01 	cmp  %o5, %g1
40002a20:	02 80 00 0d 	be  40002a54 <serial_rcv_char+0x70>
40002a24:	01 00 00 00 	nop 
40002a28:	c2 03 20 10 	ld  [ %o4 + 0x10 ], %g1
40002a2c:	82 00 60 01 	inc  %g1
40002a30:	c2 23 20 10 	st  %g1, [ %o4 + 0x10 ]
40002a34:	c2 03 20 34 	ld  [ %o4 + 0x34 ], %g1
40002a38:	80 a0 60 00 	cmp  %g1, 0
40002a3c:	02 80 00 0c 	be  40002a6c <serial_rcv_char+0x88>
40002a40:	01 00 00 00 	nop 
40002a44:	c0 23 20 34 	clr  [ %o4 + 0x34 ]
40002a48:	82 13 c0 00 	mov  %o7, %g1
40002a4c:	40 00 09 e0 	call  400051cc <cyg_cond_broadcast>
40002a50:	9e 10 40 00 	mov  %g1, %o7
40002a54:	c0 23 20 04 	clr  [ %o4 + 4 ]
40002a58:	c2 03 20 10 	ld  [ %o4 + 0x10 ], %g1
40002a5c:	82 00 60 01 	inc  %g1
40002a60:	c2 23 20 10 	st  %g1, [ %o4 + 0x10 ]
40002a64:	10 bf ff f5 	b  40002a38 <serial_rcv_char+0x54>
40002a68:	c2 03 20 34 	ld  [ %o4 + 0x34 ], %g1
40002a6c:	81 c3 e0 08 	retl 
40002a70:	01 00 00 00 	nop 

40002a74 <tty_init>:
40002a74:	c2 02 20 14 	ld  [ %o0 + 0x14 ], %g1
40002a78:	9a 10 20 05 	mov  5, %o5
40002a7c:	98 10 20 01 	mov  1, %o4
40002a80:	da 20 60 04 	st  %o5, [ %g1 + 4 ]
40002a84:	d8 20 40 00 	st  %o4, [ %g1 ]
40002a88:	81 c3 e0 08 	retl 
40002a8c:	90 10 20 01 	mov  1, %o0

40002a90 <tty_lookup>:
40002a90:	c2 02 00 00 	ld  [ %o0 ], %g1
40002a94:	da 00 60 14 	ld  [ %g1 + 0x14 ], %o5
40002a98:	d2 23 60 08 	st  %o1, [ %o5 + 8 ]
40002a9c:	81 c3 e0 08 	retl 
40002aa0:	90 10 20 00 	clr  %o0

40002aa4 <tty_write>:
40002aa4:	9d e3 bf 50 	save  %sp, -176, %sp
40002aa8:	ea 06 20 14 	ld  [ %i0 + 0x14 ], %l5
40002aac:	de 06 80 00 	ld  [ %i2 ], %o7
40002ab0:	c0 27 bf b4 	clr  [ %fp + -76 ]
40002ab4:	80 a3 e0 00 	cmp  %o7, 0
40002ab8:	e2 05 60 08 	ld  [ %l5 + 8 ], %l1
40002abc:	b0 10 3f f7 	mov  -9, %i0
40002ac0:	a4 10 20 00 	clr  %l2
40002ac4:	02 80 00 2f 	be  40002b80 <tty_write+0xdc>
40002ac8:	a0 10 20 01 	mov  1, %l0
40002acc:	a6 07 bf f8 	add  %fp, -8, %l3
40002ad0:	10 80 00 07 	b  40002aec <tty_write+0x48>
40002ad4:	a8 07 bf b4 	add  %fp, -76, %l4
40002ad8:	80 a4 00 0f 	cmp  %l0, %o7
40002adc:	02 80 00 12 	be  40002b24 <tty_write+0x80>
40002ae0:	01 00 00 00 	nop 
40002ae4:	1a 80 00 27 	bcc  40002b80 <tty_write+0xdc>
40002ae8:	a0 04 20 01 	inc  %l0
40002aec:	d6 0e 40 00 	ldub  [ %i1 ], %o3
40002af0:	90 10 00 11 	mov  %l1, %o0
40002af4:	92 07 bf b8 	add  %fp, -72, %o1
40002af8:	94 10 00 14 	mov  %l4, %o2
40002afc:	80 a2 e0 0a 	cmp  %o3, 0xa
40002b00:	02 80 00 15 	be  40002b54 <tty_write+0xb0>
40002b04:	b2 06 60 01 	inc  %i1
40002b08:	c2 07 bf b4 	ld  [ %fp + -76 ], %g1
40002b0c:	9a 00 40 13 	add  %g1, %l3, %o5
40002b10:	82 00 60 01 	inc  %g1
40002b14:	d6 2b 7f c0 	stb  %o3, [ %o5 + -64 ]
40002b18:	80 a0 60 3e 	cmp  %g1, 0x3e
40002b1c:	08 bf ff ef 	bleu  40002ad8 <tty_write+0x34>
40002b20:	c2 27 bf b4 	st  %g1, [ %fp + -76 ]
40002b24:	40 00 05 28 	call  40003fc4 <cyg_io_write>
40002b28:	01 00 00 00 	nop 
40002b2c:	b0 92 20 00 	orcc  %o0, 0, %i0
40002b30:	12 80 00 13 	bne  40002b7c <tty_write+0xd8>
40002b34:	c2 07 bf b4 	ld  [ %fp + -76 ], %g1
40002b38:	de 06 80 00 	ld  [ %i2 ], %o7
40002b3c:	80 a4 00 0f 	cmp  %l0, %o7
40002b40:	a4 04 80 01 	add  %l2, %g1, %l2
40002b44:	c0 27 bf b4 	clr  [ %fp + -76 ]
40002b48:	0a bf ff e9 	bcs  40002aec <tty_write+0x48>
40002b4c:	a0 04 20 01 	inc  %l0
40002b50:	30 80 00 0c 	b,a   40002b80 <tty_write+0xdc>
40002b54:	c2 05 40 00 	ld  [ %l5 ], %g1
40002b58:	80 88 60 01 	btst  1, %g1
40002b5c:	02 bf ff ec 	be  40002b0c <tty_write+0x68>
40002b60:	c2 07 bf b4 	ld  [ %fp + -76 ], %g1
40002b64:	98 00 40 13 	add  %g1, %l3, %o4
40002b68:	9a 10 20 0d 	mov  0xd, %o5
40002b6c:	da 2b 3f c0 	stb  %o5, [ %o4 + -64 ]
40002b70:	82 00 60 01 	inc  %g1
40002b74:	10 bf ff e5 	b  40002b08 <tty_write+0x64>
40002b78:	c2 27 bf b4 	st  %g1, [ %fp + -76 ]
40002b7c:	e4 26 80 00 	st  %l2, [ %i2 ]
40002b80:	81 c7 e0 08 	ret 
40002b84:	81 e8 00 00 	restore 

40002b88 <tty_read>:
40002b88:	9d e3 bf 90 	save  %sp, -112, %sp
40002b8c:	e0 06 20 14 	ld  [ %i0 + 0x14 ], %l0
40002b90:	b0 10 20 00 	clr  %i0
40002b94:	c2 06 80 00 	ld  [ %i2 ], %g1
40002b98:	80 a6 00 01 	cmp  %i0, %g1
40002b9c:	1a 80 00 20 	bcc  40002c1c <tty_read+0x94>
40002ba0:	e2 04 20 08 	ld  [ %l0 + 8 ], %l1
40002ba4:	a4 10 20 01 	mov  1, %l2
40002ba8:	e4 27 bf f0 	st  %l2, [ %fp + -16 ]
40002bac:	90 10 00 11 	mov  %l1, %o0
40002bb0:	92 07 bf f7 	add  %fp, -9, %o1
40002bb4:	40 00 05 1b 	call  40004020 <cyg_io_read>
40002bb8:	94 07 bf f0 	add  %fp, -16, %o2
40002bbc:	80 a2 20 00 	cmp  %o0, 0
40002bc0:	12 80 00 4a 	bne  40002ce8 <tty_read+0x160>
40002bc4:	d8 0f bf f7 	ldub  [ %fp + -9 ], %o4
40002bc8:	d8 2e 00 19 	stb  %o4, [ %i0 + %i1 ]
40002bcc:	da 04 20 04 	ld  [ %l0 + 4 ], %o5
40002bd0:	80 8b 60 08 	btst  8, %o5
40002bd4:	12 80 00 0e 	bne  40002c0c <tty_read+0x84>
40002bd8:	b0 06 20 01 	inc  %i0
40002bdc:	82 0b 20 ff 	and  %o4, 0xff, %g1
40002be0:	80 a0 60 0a 	cmp  %g1, 0xa
40002be4:	22 80 00 30 	be,a   40002ca4 <tty_read+0x11c>
40002be8:	80 8b 60 04 	btst  4, %o5
40002bec:	14 80 00 0f 	bg  40002c28 <tty_read+0xa0>
40002bf0:	80 a0 60 0d 	cmp  %g1, 0xd
40002bf4:	80 a0 60 08 	cmp  %g1, 8
40002bf8:	22 80 00 11 	be,a   40002c3c <tty_read+0xb4>
40002bfc:	b0 86 3f fe 	addcc  %i0, -2, %i0
40002c00:	80 8b 60 04 	btst  4, %o5
40002c04:	32 80 00 18 	bne,a   40002c64 <tty_read+0xdc>
40002c08:	e4 27 bf f0 	st  %l2, [ %fp + -16 ]
40002c0c:	c2 06 80 00 	ld  [ %i2 ], %g1
40002c10:	80 a6 00 01 	cmp  %i0, %g1
40002c14:	2a bf ff e6 	bcs,a   40002bac <tty_read+0x24>
40002c18:	e4 27 bf f0 	st  %l2, [ %fp + -16 ]
40002c1c:	f0 26 80 00 	st  %i0, [ %i2 ]
40002c20:	10 80 00 39 	b  40002d04 <tty_read+0x17c>
40002c24:	90 10 20 00 	clr  %o0
40002c28:	02 80 00 15 	be  40002c7c <tty_read+0xf4>
40002c2c:	80 a0 60 7f 	cmp  %g1, 0x7f
40002c30:	12 bf ff f5 	bne  40002c04 <tty_read+0x7c>
40002c34:	80 8b 60 04 	btst  4, %o5
40002c38:	b0 86 3f fe 	addcc  %i0, -2, %i0
40002c3c:	0c 80 00 2d 	bneg  40002cf0 <tty_read+0x168>
40002c40:	80 8b 60 04 	btst  4, %o5
40002c44:	22 bf ff f3 	be,a   40002c10 <tty_read+0x88>
40002c48:	c2 06 80 00 	ld  [ %i2 ], %g1
40002c4c:	82 10 20 03 	mov  3, %g1
40002c50:	13 10 00 35 	sethi  %hi(0x4000d400), %o1
40002c54:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
40002c58:	92 12 62 20 	or  %o1, 0x220, %o1
40002c5c:	10 80 00 04 	b  40002c6c <tty_read+0xe4>
40002c60:	90 10 00 11 	mov  %l1, %o0
40002c64:	90 10 00 11 	mov  %l1, %o0
40002c68:	92 07 bf f7 	add  %fp, -9, %o1
40002c6c:	40 00 04 d6 	call  40003fc4 <cyg_io_write>
40002c70:	94 07 bf f0 	add  %fp, -16, %o2
40002c74:	10 bf ff e7 	b  40002c10 <tty_read+0x88>
40002c78:	c2 06 80 00 	ld  [ %i2 ], %g1
40002c7c:	80 8b 60 02 	btst  2, %o5
40002c80:	32 bf ff e4 	bne,a   40002c10 <tty_read+0x88>
40002c84:	c2 06 80 00 	ld  [ %i2 ], %g1
40002c88:	80 8b 60 01 	btst  1, %o5
40002c8c:	02 80 00 06 	be  40002ca4 <tty_read+0x11c>
40002c90:	80 8b 60 04 	btst  4, %o5
40002c94:	98 10 20 0a 	mov  0xa, %o4
40002c98:	d8 2f bf f7 	stb  %o4, [ %fp + -9 ]
40002c9c:	da 04 20 04 	ld  [ %l0 + 4 ], %o5
40002ca0:	80 8b 60 04 	btst  4, %o5
40002ca4:	02 80 00 0f 	be  40002ce0 <tty_read+0x158>
40002ca8:	82 06 40 18 	add  %i1, %i0, %g1
40002cac:	c2 04 00 00 	ld  [ %l0 ], %g1
40002cb0:	80 88 60 01 	btst  1, %g1
40002cb4:	22 80 00 11 	be,a   40002cf8 <tty_read+0x170>
40002cb8:	e4 27 bf f0 	st  %l2, [ %fp + -16 ]
40002cbc:	82 10 20 02 	mov  2, %g1
40002cc0:	13 10 00 35 	sethi  %hi(0x4000d400), %o1
40002cc4:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
40002cc8:	90 10 00 11 	mov  %l1, %o0
40002ccc:	92 12 62 28 	or  %o1, 0x228, %o1
40002cd0:	40 00 04 bd 	call  40003fc4 <cyg_io_write>
40002cd4:	94 07 bf f0 	add  %fp, -16, %o2
40002cd8:	d8 0f bf f7 	ldub  [ %fp + -9 ], %o4
40002cdc:	82 06 40 18 	add  %i1, %i0, %g1
40002ce0:	10 bf ff cf 	b  40002c1c <tty_read+0x94>
40002ce4:	d8 28 7f ff 	stb  %o4, [ %g1 + -1 ]
40002ce8:	10 80 00 07 	b  40002d04 <tty_read+0x17c>
40002cec:	f0 26 80 00 	st  %i0, [ %i2 ]
40002cf0:	10 bf ff c7 	b  40002c0c <tty_read+0x84>
40002cf4:	b0 10 20 00 	clr  %i0
40002cf8:	90 10 00 11 	mov  %l1, %o0
40002cfc:	10 bf ff f5 	b  40002cd0 <tty_read+0x148>
40002d00:	92 07 bf f7 	add  %fp, -9, %o1
40002d04:	81 c7 e0 08 	ret 
40002d08:	91 e8 00 08 	restore  %g0, %o0, %o0

40002d0c <tty_select>:
40002d0c:	c2 02 20 14 	ld  [ %o0 + 0x14 ], %g1
40002d10:	d0 00 60 08 	ld  [ %g1 + 8 ], %o0
40002d14:	82 13 c0 00 	mov  %o7, %g1
40002d18:	40 00 04 d9 	call  4000407c <cyg_io_select>
40002d1c:	9e 10 40 00 	mov  %g1, %o7
40002d20:	01 00 00 00 	nop 

40002d24 <tty_get_config>:
40002d24:	9d e3 bf 98 	save  %sp, -104, %sp
40002d28:	da 06 20 14 	ld  [ %i0 + 0x14 ], %o5
40002d2c:	92 10 00 19 	mov  %i1, %o1
40002d30:	94 10 00 1a 	mov  %i2, %o2
40002d34:	96 10 00 1b 	mov  %i3, %o3
40002d38:	80 a6 62 01 	cmp  %i1, 0x201
40002d3c:	d0 03 60 08 	ld  [ %o5 + 8 ], %o0
40002d40:	98 10 20 00 	clr  %o4
40002d44:	02 80 00 07 	be  40002d60 <tty_get_config+0x3c>
40002d48:	b0 10 3f ea 	mov  -22, %i0
40002d4c:	40 00 04 da 	call  400040b4 <cyg_io_get_config>
40002d50:	01 00 00 00 	nop 
40002d54:	98 10 00 08 	mov  %o0, %o4
40002d58:	10 80 00 0d 	b  40002d8c <tty_get_config+0x68>
40002d5c:	b0 10 00 0c 	mov  %o4, %i0
40002d60:	c2 06 c0 00 	ld  [ %i3 ], %g1
40002d64:	80 a0 60 07 	cmp  %g1, 7
40002d68:	08 80 00 09 	bleu  40002d8c <tty_get_config+0x68>
40002d6c:	01 00 00 00 	nop 
40002d70:	c2 03 40 00 	ld  [ %o5 ], %g1
40002d74:	c2 26 80 00 	st  %g1, [ %i2 ]
40002d78:	da 03 60 04 	ld  [ %o5 + 4 ], %o5
40002d7c:	da 26 a0 04 	st  %o5, [ %i2 + 4 ]
40002d80:	82 10 20 08 	mov  8, %g1
40002d84:	10 bf ff f5 	b  40002d58 <tty_get_config+0x34>
40002d88:	c2 26 c0 00 	st  %g1, [ %i3 ]
40002d8c:	81 c7 e0 08 	ret 
40002d90:	81 e8 00 00 	restore 

40002d94 <tty_set_config>:
40002d94:	9d e3 bf 98 	save  %sp, -104, %sp
40002d98:	d8 06 20 14 	ld  [ %i0 + 0x14 ], %o4
40002d9c:	92 10 00 19 	mov  %i1, %o1
40002da0:	94 10 00 1a 	mov  %i2, %o2
40002da4:	96 10 00 1b 	mov  %i3, %o3
40002da8:	80 a6 62 81 	cmp  %i1, 0x281
40002dac:	d0 03 20 08 	ld  [ %o4 + 8 ], %o0
40002db0:	9e 10 20 00 	clr  %o7
40002db4:	02 80 00 07 	be  40002dd0 <tty_set_config+0x3c>
40002db8:	b0 10 3f ea 	mov  -22, %i0
40002dbc:	40 00 04 d6 	call  40004114 <cyg_io_set_config>
40002dc0:	01 00 00 00 	nop 
40002dc4:	9e 10 00 08 	mov  %o0, %o7
40002dc8:	10 80 00 0b 	b  40002df4 <tty_set_config+0x60>
40002dcc:	b0 10 00 0f 	mov  %o7, %i0
40002dd0:	c2 06 c0 00 	ld  [ %i3 ], %g1
40002dd4:	80 a0 60 08 	cmp  %g1, 8
40002dd8:	12 80 00 07 	bne  40002df4 <tty_set_config+0x60>
40002ddc:	01 00 00 00 	nop 
40002de0:	c2 06 80 00 	ld  [ %i2 ], %g1
40002de4:	c2 23 00 00 	st  %g1, [ %o4 ]
40002de8:	da 06 a0 04 	ld  [ %i2 + 4 ], %o5
40002dec:	10 bf ff f7 	b  40002dc8 <tty_set_config+0x34>
40002df0:	da 23 20 04 	st  %o5, [ %o4 + 4 ]
40002df4:	81 c7 e0 08 	ret 
40002df8:	81 e8 00 00 	restore 

40002dfc <haldiag_init>:
40002dfc:	81 c3 e0 08 	retl 
40002e00:	90 10 20 01 	mov  1, %o0

40002e04 <haldiag_putc>:
40002e04:	9d e3 bf 98 	save  %sp, -104, %sp
40002e08:	91 2e 60 18 	sll  %i1, 0x18, %o0
40002e0c:	91 3a 20 18 	sra  %o0, 0x18, %o0
40002e10:	40 00 02 83 	call  4000381c <hal_sparc_leon3_write_char>
40002e14:	92 10 20 01 	mov  1, %o1
40002e18:	81 c7 e0 08 	ret 
40002e1c:	91 e8 20 01 	restore  %g0, 1, %o0

40002e20 <haldiag_getc>:
40002e20:	9d e3 bf 98 	save  %sp, -104, %sp
40002e24:	40 00 02 90 	call  40003864 <hal_sparc_leon3_read_char>
40002e28:	90 10 20 01 	mov  1, %o0
40002e2c:	b0 0a 20 ff 	and  %o0, 0xff, %i0
40002e30:	81 c7 e0 08 	ret 
40002e34:	81 e8 00 00 	restore 

40002e38 <haldiag_set_config>:
40002e38:	9d e3 bf 98 	save  %sp, -104, %sp
40002e3c:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
40002e40:	13 10 00 35 	sethi  %hi(0x4000d400), %o1
40002e44:	90 12 22 30 	or  %o0, 0x230, %o0
40002e48:	92 12 62 38 	or  %o1, 0x238, %o1
40002e4c:	80 a6 61 81 	cmp  %i1, 0x181
40002e50:	12 80 00 04 	bne  40002e60 <haldiag_set_config+0x28>
40002e54:	b0 10 3f ea 	mov  -22, %i0
40002e58:	40 00 08 0e 	call  40004e90 <diag_printf>
40002e5c:	b0 10 20 00 	clr  %i0
40002e60:	01 00 00 00 	nop 
40002e64:	81 c7 e0 08 	ret 
40002e68:	81 e8 00 00 	restore 

40002e6c <cyg_iso_c_start>:
40002e6c:	03 10 00 36 	sethi  %hi(0x4000d800), %g1
40002e70:	da 00 63 14 	ld  [ %g1 + 0x314 ], %o5	! 4000db14 <_ZZ15cyg_iso_c_startE11initialized>
40002e74:	9a 03 60 01 	inc  %o5
40002e78:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40002e7c:	90 12 22 a8 	or  %o0, 0x2a8, %o0	! 400102a8 <cyg_libc_main_thread>
40002e80:	80 a3 60 01 	cmp  %o5, 1
40002e84:	12 80 00 05 	bne  40002e98 <cyg_iso_c_start+0x2c>
40002e88:	da 20 63 14 	st  %o5, [ %g1 + 0x314 ]
40002e8c:	82 13 c0 00 	mov  %o7, %g1
40002e90:	40 00 0a 63 	call  4000581c <_ZN10Cyg_Thread6resumeEv>
40002e94:	9e 10 40 00 	mov  %g1, %o7
40002e98:	01 00 00 00 	nop 
40002e9c:	81 c3 e0 08 	retl 
40002ea0:	01 00 00 00 	nop 

40002ea4 <_GLOBAL__I.56100_cyg_iso_c_start>:
40002ea4:	82 13 c0 00 	mov  %o7, %g1
40002ea8:	7f ff ff f1 	call  40002e6c <cyg_iso_c_start>
40002eac:	9e 10 40 00 	mov  %g1, %o7
40002eb0:	01 00 00 00 	nop 

40002eb4 <hal_default_interrupt_vsr>:
40002eb4:	2f 00 00 04 	sethi  %hi(0x1000), %l7
40002eb8:	ae 0c 20 07 	and  %l0, 7, %l7
40002ebc:	ac 10 20 01 	mov  1, %l6
40002ec0:	ad 2d 80 17 	sll  %l6, %l7, %l6
40002ec4:	ab 50 00 00 	rd  %wim, %l5
40002ec8:	80 a5 40 16 	cmp  %l5, %l6
40002ecc:	12 80 00 14 	bne  40002f1c <hal_default_interrupt_vsr+0x68>
40002ed0:	ae 10 00 01 	mov  %g1, %l7
40002ed4:	ab 35 60 01 	srl  %l5, 1, %l5
40002ed8:	ad 2d a0 07 	sll  %l6, 7, %l6
40002edc:	82 15 80 15 	or  %l6, %l5, %g1
40002ee0:	81 e0 00 00 	save 
40002ee4:	81 90 40 00 	mov  %g1, %wim
40002ee8:	01 00 00 00 	nop 
40002eec:	01 00 00 00 	nop 
40002ef0:	01 00 00 00 	nop 
40002ef4:	e0 3b a0 00 	std  %l0, [ %sp ]
40002ef8:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40002efc:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40002f00:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40002f04:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40002f08:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40002f0c:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40002f10:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40002f14:	81 e8 00 00 	restore 
40002f18:	82 10 00 17 	mov  %l7, %g1
40002f1c:	9c 27 a0 80 	sub  %fp, 0x80, %sp
40002f20:	c0 3b a0 40 	std  %g0, [ %sp + 0x40 ]
40002f24:	c4 3b a0 48 	std  %g2, [ %sp + 0x48 ]
40002f28:	c8 3b a0 50 	std  %g4, [ %sp + 0x50 ]
40002f2c:	cc 3b a0 58 	std  %g6, [ %sp + 0x58 ]
40002f30:	9c 23 a0 60 	sub  %sp, 0x60, %sp
40002f34:	03 10 00 3b 	sethi  %hi(0x4000ec00), %g1
40002f38:	82 10 61 c0 	or  %g1, 0x1c0, %g1	! 4000edc0 <cyg_interrupt_stack>
40002f3c:	05 10 00 37 	sethi  %hi(0x4000dc00), %g2
40002f40:	84 10 a1 c0 	or  %g2, 0x1c0, %g2	! 4000ddc0 <__bss_start>
40002f44:	80 a3 80 02 	cmp  %sp, %g2
40002f48:	0a 80 00 04 	bcs  40002f58 <hal_default_interrupt_vsr+0xa4>
40002f4c:	80 a3 80 01 	cmp  %sp, %g1
40002f50:	0a 80 00 04 	bcs  40002f60 <hal_default_interrupt_vsr+0xac>
40002f54:	01 00 00 00 	nop 
40002f58:	dc 20 40 00 	st  %sp, [ %g1 ]
40002f5c:	9c 20 60 60 	sub  %g1, 0x60, %sp
40002f60:	2f 10 00 37 	sethi  %hi(0x4000dc00), %l7
40002f64:	ec 05 e0 88 	ld  [ %l7 + 0x88 ], %l6	! 4000dc88 <cyg_scheduler_sched_lock>
40002f68:	ac 05 a0 01 	inc  %l6
40002f6c:	ec 25 e0 88 	st  %l6, [ %l7 + 0x88 ]
40002f70:	aa 10 00 1f 	mov  %i7, %l5
40002f74:	be 10 00 11 	mov  %l1, %i7
40002f78:	a9 40 00 00 	rd  %y, %l4
40002f7c:	ae 2c 2f 00 	andn  %l0, 0xf00, %l7
40002f80:	ae 15 e0 e0 	or  %l7, 0xe0, %l7
40002f84:	ad 2c e0 08 	sll  %l3, 8, %l6
40002f88:	81 8d c0 16 	wr  %l7, %l6, %psr
40002f8c:	01 00 00 00 	nop 
40002f90:	01 00 00 00 	nop 
40002f94:	01 00 00 00 	nop 
40002f98:	90 10 00 13 	mov  %l3, %o0
40002f9c:	a7 2c e0 02 	sll  %l3, 2, %l3
40002fa0:	2f 10 00 36 	sethi  %hi(0x4000d800), %l7
40002fa4:	ae 15 e3 84 	or  %l7, 0x384, %l7	! 4000db84 <hal_interrupt_data>
40002fa8:	d2 05 c0 13 	ld  [ %l7 + %l3 ], %o1
40002fac:	2f 10 00 36 	sethi  %hi(0x4000d800), %l7
40002fb0:	ae 15 e3 f0 	or  %l7, 0x3f0, %l7	! 4000dbf0 <hal_interrupt_handlers>
40002fb4:	ec 05 c0 13 	ld  [ %l7 + %l3 ], %l6
40002fb8:	9f c5 80 00 	call  %l6
40002fbc:	01 00 00 00 	nop 
40002fc0:	ae 14 2f e0 	or  %l0, 0xfe0, %l7
40002fc4:	81 8d c0 00 	mov  %l7, %psr
40002fc8:	01 00 00 00 	nop 
40002fcc:	01 00 00 00 	nop 
40002fd0:	01 00 00 00 	nop 
40002fd4:	03 10 00 3b 	sethi  %hi(0x4000ec00), %g1
40002fd8:	82 10 61 60 	or  %g1, 0x160, %g1	! 4000ed60 <__bss_start+0xfa0>
40002fdc:	80 a3 80 01 	cmp  %sp, %g1
40002fe0:	0a 80 00 03 	bcs  40002fec <hal_default_interrupt_vsr+0x138>
40002fe4:	01 00 00 00 	nop 
40002fe8:	dc 00 60 60 	ld  [ %g1 + 0x60 ], %sp
40002fec:	2f 10 00 36 	sethi  %hi(0x4000d800), %l7
40002ff0:	ae 15 e3 18 	or  %l7, 0x318, %l7	! 4000db18 <hal_interrupt_objects>
40002ff4:	d2 05 c0 13 	ld  [ %l7 + %l3 ], %o1
40002ff8:	94 03 a0 60 	add  %sp, 0x60, %o2
40002ffc:	40 00 0b bb 	call  40005ee8 <interrupt_end>
40003000:	01 00 00 00 	nop 
40003004:	81 85 00 00 	mov  %l4, %y
40003008:	81 8c 00 00 	mov  %l0, %psr
4000300c:	01 00 00 00 	nop 
40003010:	01 00 00 00 	nop 
40003014:	01 00 00 00 	nop 
40003018:	be 10 00 15 	mov  %l5, %i7
4000301c:	9c 03 a0 60 	add  %sp, 0x60, %sp
40003020:	c2 03 a0 44 	ld  [ %sp + 0x44 ], %g1
40003024:	c4 1b a0 48 	ldd  [ %sp + 0x48 ], %g2
40003028:	c8 1b a0 50 	ldd  [ %sp + 0x50 ], %g4
4000302c:	cc 1b a0 58 	ldd  [ %sp + 0x58 ], %g6
40003030:	ae 04 20 01 	add  %l0, 1, %l7
40003034:	ae 0d e0 07 	and  %l7, 7, %l7
40003038:	ac 10 20 01 	mov  1, %l6
4000303c:	ad 2d 80 17 	sll  %l6, %l7, %l6
40003040:	ab 50 00 00 	rd  %wim, %l5
40003044:	80 a5 40 16 	cmp  %l5, %l6
40003048:	12 80 00 11 	bne  4000308c <hal_default_interrupt_vsr+0x1d8>
4000304c:	ab 2d 60 01 	sll  %l5, 1, %l5
40003050:	ad 35 a0 07 	srl  %l6, 7, %l6
40003054:	81 95 40 16 	wr  %l5, %l6, %wim
40003058:	01 00 00 00 	nop 
4000305c:	01 00 00 00 	nop 
40003060:	01 00 00 00 	nop 
40003064:	81 e8 00 00 	restore 
40003068:	e0 1b a0 00 	ldd  [ %sp ], %l0
4000306c:	e4 1b a0 08 	ldd  [ %sp + 8 ], %l2
40003070:	e8 1b a0 10 	ldd  [ %sp + 0x10 ], %l4
40003074:	ec 1b a0 18 	ldd  [ %sp + 0x18 ], %l6
40003078:	f0 1b a0 20 	ldd  [ %sp + 0x20 ], %i0
4000307c:	f4 1b a0 28 	ldd  [ %sp + 0x28 ], %i2
40003080:	f8 1b a0 30 	ldd  [ %sp + 0x30 ], %i4
40003084:	fc 1b a0 38 	ldd  [ %sp + 0x38 ], %fp
40003088:	81 e0 00 00 	save 
4000308c:	81 8c 00 00 	mov  %l0, %psr
40003090:	01 00 00 00 	nop 
40003094:	01 00 00 00 	nop 
40003098:	01 00 00 00 	nop 
4000309c:	81 c4 40 00 	jmp  %l1
400030a0:	81 cc 80 00 	rett  %l2

400030a4 <hal_interrupt_stack_call_pending_DSRs>:
400030a4:	9d e3 bf a0 	save  %sp, -96, %sp
400030a8:	a1 48 00 00 	rd  %psr, %l0
400030ac:	90 10 20 02 	mov  2, %o0
400030b0:	91 d0 20 00 	ta  0
400030b4:	ae 10 00 0e 	mov  %sp, %l7
400030b8:	1d 10 00 3b 	sethi  %hi(0x4000ec00), %sp
400030bc:	9c 13 a1 60 	or  %sp, 0x160, %sp	! 4000ed60 <__bss_start+0xfa0>
400030c0:	90 10 20 03 	mov  3, %o0
400030c4:	92 10 00 00 	mov  %g0, %o1
400030c8:	91 d0 20 00 	ta  0
400030cc:	40 00 0b 66 	call  40005e64 <cyg_interrupt_call_pending_DSRs>
400030d0:	01 00 00 00 	nop 
400030d4:	9c 10 00 17 	mov  %l7, %sp
400030d8:	81 8c 00 00 	mov  %l0, %psr
400030dc:	01 00 00 00 	nop 
400030e0:	01 00 00 00 	nop 
400030e4:	01 00 00 00 	nop 
400030e8:	81 c7 e0 08 	ret 
400030ec:	81 e8 00 00 	restore 

400030f0 <hal_default_exception_vsr>:
400030f0:	2f 00 00 04 	sethi  %hi(0x1000), %l7
400030f4:	a0 2c 00 17 	andn  %l0, %l7, %l0
400030f8:	ae 0c 20 07 	and  %l0, 7, %l7
400030fc:	ac 10 20 01 	mov  1, %l6
40003100:	ad 2d 80 17 	sll  %l6, %l7, %l6
40003104:	ab 50 00 00 	rd  %wim, %l5
40003108:	80 a5 40 16 	cmp  %l5, %l6
4000310c:	12 80 00 14 	bne  4000315c <hal_default_exception_vsr+0x6c>
40003110:	ae 10 00 01 	mov  %g1, %l7
40003114:	ab 35 60 01 	srl  %l5, 1, %l5
40003118:	ad 2d a0 07 	sll  %l6, 7, %l6
4000311c:	82 15 80 15 	or  %l6, %l5, %g1
40003120:	81 e0 00 00 	save 
40003124:	81 90 40 00 	mov  %g1, %wim
40003128:	01 00 00 00 	nop 
4000312c:	01 00 00 00 	nop 
40003130:	01 00 00 00 	nop 
40003134:	e0 3b a0 00 	std  %l0, [ %sp ]
40003138:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
4000313c:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
40003140:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40003144:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40003148:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
4000314c:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
40003150:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40003154:	81 e8 00 00 	restore 
40003158:	82 10 00 17 	mov  %l7, %g1
4000315c:	9c 27 a0 80 	sub  %fp, 0x80, %sp
40003160:	e0 3b a0 00 	std  %l0, [ %sp ]
40003164:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
40003168:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
4000316c:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
40003170:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
40003174:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
40003178:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
4000317c:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
40003180:	c2 23 a0 44 	st  %g1, [ %sp + 0x44 ]
40003184:	c4 3b a0 48 	std  %g2, [ %sp + 0x48 ]
40003188:	c8 3b a0 50 	std  %g4, [ %sp + 0x50 ]
4000318c:	cc 3b a0 58 	std  %g6, [ %sp + 0x58 ]
40003190:	e0 23 a0 40 	st  %l0, [ %sp + 0x40 ]
40003194:	9c 23 a0 60 	sub  %sp, 0x60, %sp
40003198:	aa 10 00 1f 	mov  %i7, %l5
4000319c:	be 10 00 11 	mov  %l1, %i7
400031a0:	a9 40 00 00 	rd  %y, %l4
400031a4:	ae 14 20 e0 	or  %l0, 0xe0, %l7
400031a8:	81 8d c0 00 	mov  %l7, %psr
400031ac:	01 00 00 00 	nop 
400031b0:	01 00 00 00 	nop 
400031b4:	01 00 00 00 	nop 
400031b8:	90 10 00 13 	mov  %l3, %o0
400031bc:	a7 2c e0 02 	sll  %l3, 2, %l3
400031c0:	2f 10 00 36 	sethi  %hi(0x4000d800), %l7
400031c4:	ae 15 e3 84 	or  %l7, 0x384, %l7	! 4000db84 <hal_interrupt_data>
400031c8:	d2 05 c0 13 	ld  [ %l7 + %l3 ], %o1
400031cc:	94 03 a0 60 	add  %sp, 0x60, %o2
400031d0:	2f 10 00 36 	sethi  %hi(0x4000d800), %l7
400031d4:	ae 15 e3 f0 	or  %l7, 0x3f0, %l7	! 4000dbf0 <hal_interrupt_handlers>
400031d8:	ec 05 c0 13 	ld  [ %l7 + %l3 ], %l6
400031dc:	9f c5 80 00 	call  %l6
400031e0:	01 00 00 00 	nop 
400031e4:	81 85 00 00 	mov  %l4, %y
400031e8:	81 8c 00 00 	mov  %l0, %psr
400031ec:	01 00 00 00 	nop 
400031f0:	01 00 00 00 	nop 
400031f4:	01 00 00 00 	nop 
400031f8:	be 10 00 15 	mov  %l5, %i7
400031fc:	9c 03 a0 60 	add  %sp, 0x60, %sp
40003200:	e0 1b a0 00 	ldd  [ %sp ], %l0
40003204:	e4 1b a0 08 	ldd  [ %sp + 8 ], %l2
40003208:	e8 1b a0 10 	ldd  [ %sp + 0x10 ], %l4
4000320c:	ec 1b a0 18 	ldd  [ %sp + 0x18 ], %l6
40003210:	f0 1b a0 20 	ldd  [ %sp + 0x20 ], %i0
40003214:	f4 1b a0 28 	ldd  [ %sp + 0x28 ], %i2
40003218:	f8 1b a0 30 	ldd  [ %sp + 0x30 ], %i4
4000321c:	fc 1b a0 38 	ldd  [ %sp + 0x38 ], %fp
40003220:	c2 03 a0 44 	ld  [ %sp + 0x44 ], %g1
40003224:	c4 1b a0 48 	ldd  [ %sp + 0x48 ], %g2
40003228:	c8 1b a0 50 	ldd  [ %sp + 0x50 ], %g4
4000322c:	cc 1b a0 58 	ldd  [ %sp + 0x58 ], %g6
40003230:	ae 04 20 01 	add  %l0, 1, %l7
40003234:	ae 0d e0 07 	and  %l7, 7, %l7
40003238:	ac 10 20 01 	mov  1, %l6
4000323c:	ad 2d 80 17 	sll  %l6, %l7, %l6
40003240:	ab 50 00 00 	rd  %wim, %l5
40003244:	80 a5 40 16 	cmp  %l5, %l6
40003248:	12 80 00 11 	bne  4000328c <hal_default_exception_vsr+0x19c>
4000324c:	ab 2d 60 01 	sll  %l5, 1, %l5
40003250:	ad 35 a0 07 	srl  %l6, 7, %l6
40003254:	81 95 40 16 	wr  %l5, %l6, %wim
40003258:	01 00 00 00 	nop 
4000325c:	01 00 00 00 	nop 
40003260:	01 00 00 00 	nop 
40003264:	81 e8 00 00 	restore 
40003268:	e0 1b a0 00 	ldd  [ %sp ], %l0
4000326c:	e4 1b a0 08 	ldd  [ %sp + 8 ], %l2
40003270:	e8 1b a0 10 	ldd  [ %sp + 0x10 ], %l4
40003274:	ec 1b a0 18 	ldd  [ %sp + 0x18 ], %l6
40003278:	f0 1b a0 20 	ldd  [ %sp + 0x20 ], %i0
4000327c:	f4 1b a0 28 	ldd  [ %sp + 0x28 ], %i2
40003280:	f8 1b a0 30 	ldd  [ %sp + 0x30 ], %i4
40003284:	fc 1b a0 38 	ldd  [ %sp + 0x38 ], %fp
40003288:	81 e0 00 00 	save 
4000328c:	81 8c 00 00 	mov  %l0, %psr
40003290:	01 00 00 00 	nop 
40003294:	01 00 00 00 	nop 
40003298:	01 00 00 00 	nop 
4000329c:	81 c4 40 00 	jmp  %l1
400032a0:	81 cc 80 00 	rett  %l2

400032a4 <hal_default_isr>:
400032a4:	81 c3 e0 08 	retl 
400032a8:	90 10 20 00 	clr  %o0

400032ac <cyg_hal_exception_handler>:
400032ac:	92 10 00 0a 	mov  %o2, %o1
400032b0:	82 13 c0 00 	mov  %o7, %g1
400032b4:	40 00 0a 96 	call  40005d0c <cyg_hal_deliver_exception>
400032b8:	9e 10 40 00 	mov  %g1, %o7
400032bc:	01 00 00 00 	nop 

400032c0 <cyg_hal_start>:
400032c0:	9c 03 bf 90 	add  %sp, -112, %sp
400032c4:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
400032c8:	82 10 60 5c 	or  %g1, 0x5c, %g1	! 4000dc5c <save_i7>
400032cc:	fe 20 40 00 	st  %i7, [ %g1 ]
400032d0:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
400032d4:	82 10 60 60 	or  %g1, 0x60, %g1	! 4000dc60 <save_o7>
400032d8:	de 20 40 00 	st  %o7, [ %g1 ]
400032dc:	40 00 00 10 	call  4000331c <hal_board_prestart>
400032e0:	01 00 00 00 	nop 
400032e4:	40 00 19 9c 	call  40009954 <hal_zero_bss>
400032e8:	01 00 00 00 	nop 
400032ec:	40 00 19 a9 	call  40009990 <cyg_hal_invoke_constructors>
400032f0:	01 00 00 00 	nop 
400032f4:	40 00 00 0c 	call  40003324 <hal_board_poststart>
400032f8:	01 00 00 00 	nop 
400032fc:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40003300:	82 10 60 5c 	or  %g1, 0x5c, %g1	! 4000dc5c <save_i7>
40003304:	fe 00 40 00 	ld  [ %g1 ], %i7
40003308:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
4000330c:	82 10 60 60 	or  %g1, 0x60, %g1	! 4000dc60 <save_o7>
40003310:	de 00 40 00 	ld  [ %g1 ], %o7
40003314:	81 c3 e0 08 	retl 
40003318:	9c 03 a0 70 	add  %sp, 0x70, %sp

4000331c <hal_board_prestart>:
4000331c:	81 c3 e0 08 	retl 
40003320:	01 00 00 00 	nop 

40003324 <hal_board_poststart>:
40003324:	9d e3 bf 98 	save  %sp, -104, %sp
40003328:	40 00 00 d4 	call  40003678 <amba_init>
4000332c:	01 00 00 00 	nop 
40003330:	82 10 20 00 	clr  %g1	! 0 <rom_vectors-0x40000000>
40003334:	90 10 20 03 	mov  3, %o0
40003338:	92 10 00 01 	mov  %g1, %o1
4000333c:	91 d0 20 00 	ta  0
40003340:	81 c7 e0 08 	ret 
40003344:	81 e8 00 00 	restore 

40003348 <hal_lsbit_index>:
40003348:	98 10 00 08 	mov  %o0, %o4
4000334c:	90 10 20 00 	clr  %o0
40003350:	10 80 00 05 	b  40003364 <hal_lsbit_index+0x1c>
40003354:	9a 10 20 01 	mov  1, %o5
40003358:	80 a2 20 1f 	cmp  %o0, 0x1f
4000335c:	34 80 00 06 	bg,a   40003374 <hal_lsbit_index+0x2c>
40003360:	90 10 3f ff 	mov  -1, %o0
40003364:	83 2b 40 08 	sll  %o5, %o0, %g1
40003368:	80 88 40 0c 	btst  %g1, %o4
4000336c:	22 bf ff fb 	be,a   40003358 <hal_lsbit_index+0x10>
40003370:	90 02 20 01 	inc  %o0
40003374:	81 c3 e0 08 	retl 
40003378:	01 00 00 00 	nop 

4000337c <hal_idle_thread_action>:
4000337c:	a7 80 00 00 	mov  %g0, %asr19
40003380:	81 c3 e0 08 	retl 
40003384:	01 00 00 00 	nop 

40003388 <ahbslv_scan>:
40003388:	82 10 00 08 	mov  %o0, %g1
4000338c:	9a 10 38 00 	mov  -2048, %o5
40003390:	96 10 20 00 	clr  %o3
40003394:	91 2a e0 05 	sll  %o3, 5, %o0
40003398:	98 03 40 08 	add  %o5, %o0, %o4
4000339c:	d4 03 40 08 	ld  [ %o5 + %o0 ], %o2
400033a0:	91 32 a0 18 	srl  %o2, 0x18, %o0
400033a4:	80 a2 00 01 	cmp  %o0, %g1
400033a8:	32 80 00 08 	bne,a   400033c8 <ahbslv_scan+0x40>
400033ac:	96 02 e0 01 	inc  %o3
400033b0:	91 32 a0 0c 	srl  %o2, 0xc, %o0
400033b4:	90 0a 2f ff 	and  %o0, 0xfff, %o0
400033b8:	80 a2 00 09 	cmp  %o0, %o1
400033bc:	02 80 00 07 	be  400033d8 <ahbslv_scan+0x50>
400033c0:	94 10 00 0c 	mov  %o4, %o2
400033c4:	96 02 e0 01 	inc  %o3
400033c8:	80 a2 e0 3f 	cmp  %o3, 0x3f
400033cc:	28 bf ff f3 	bleu,a   40003398 <ahbslv_scan+0x10>
400033d0:	91 2a e0 05 	sll  %o3, 5, %o0
400033d4:	94 10 20 00 	clr  %o2
400033d8:	81 c3 e0 08 	retl 
400033dc:	90 10 00 0a 	mov  %o2, %o0

400033e0 <apbslv_scan>:
400033e0:	82 10 00 08 	mov  %o0, %g1
400033e4:	98 10 20 00 	clr  %o4
400033e8:	91 2b 20 03 	sll  %o4, 3, %o0
400033ec:	9a 00 40 08 	add  %g1, %o0, %o5
400033f0:	d6 00 40 08 	ld  [ %g1 + %o0 ], %o3
400033f4:	91 32 e0 18 	srl  %o3, 0x18, %o0
400033f8:	80 a2 00 09 	cmp  %o0, %o1
400033fc:	32 80 00 08 	bne,a   4000341c <apbslv_scan+0x3c>
40003400:	98 03 20 01 	inc  %o4
40003404:	91 32 e0 0c 	srl  %o3, 0xc, %o0
40003408:	90 0a 2f ff 	and  %o0, 0xfff, %o0
4000340c:	80 a2 00 0a 	cmp  %o0, %o2
40003410:	02 80 00 07 	be  4000342c <apbslv_scan+0x4c>
40003414:	96 10 00 0d 	mov  %o5, %o3
40003418:	98 03 20 01 	inc  %o4
4000341c:	80 a3 20 0f 	cmp  %o4, 0xf
40003420:	28 bf ff f3 	bleu,a   400033ec <apbslv_scan+0xc>
40003424:	91 2b 20 03 	sll  %o4, 3, %o0
40003428:	96 10 20 00 	clr  %o3
4000342c:	81 c3 e0 08 	retl 
40003430:	90 10 00 0b 	mov  %o3, %o0

40003434 <getbase>:
40003434:	d4 02 20 04 	ld  [ %o0 + 4 ], %o2
40003438:	17 3f fc 00 	sethi  %hi(0xfff00000), %o3
4000343c:	92 0a 40 0b 	and  %o1, %o3, %o1
40003440:	90 0a 80 0b 	and  %o2, %o3, %o0
40003444:	91 32 20 0c 	srl  %o0, 0xc, %o0
40003448:	92 12 40 08 	or  %o1, %o0, %o1
4000344c:	11 00 00 3f 	sethi  %hi(0xfc00), %o0
40003450:	90 12 23 f0 	or  %o0, 0x3f0, %o0	! fff0 <rom_vectors-0x3fff0010>
40003454:	94 0a 80 08 	and  %o2, %o0, %o2
40003458:	95 2a a0 04 	sll  %o2, 4, %o2
4000345c:	94 12 80 0b 	or  %o2, %o3, %o2
40003460:	92 0a 40 0a 	and  %o1, %o2, %o1
40003464:	81 c3 e0 08 	retl 
40003468:	90 10 00 09 	mov  %o1, %o0

4000346c <hal_sparc_leon_init>:
4000346c:	81 d8 20 00 	flush  %g0
40003470:	82 10 00 00 	mov  %g0, %g1
40003474:	84 10 00 00 	mov  %g0, %g2
40003478:	86 10 00 00 	mov  %g0, %g3
4000347c:	88 10 00 00 	mov  %g0, %g4
40003480:	8a 10 00 00 	mov  %g0, %g5
40003484:	8c 10 00 00 	mov  %g0, %g6
40003488:	8e 10 00 0f 	mov  %o7, %g7
4000348c:	90 10 20 01 	mov  1, %o0
40003490:	92 10 20 06 	mov  6, %o1
40003494:	7f ff ff bd 	call  40003388 <ahbslv_scan>
40003498:	01 00 00 00 	nop 
4000349c:	80 a0 00 08 	cmp  %g0, %o0
400034a0:	02 80 00 43 	be  400035ac <.goonhardreset>
400034a4:	01 00 00 00 	nop 
400034a8:	c2 02 20 10 	ld  [ %o0 + 0x10 ], %g1
400034ac:	11 3f fc 00 	sethi  %hi(0xfff00000), %o0
400034b0:	82 08 40 08 	and  %g1, %o0, %g1
400034b4:	11 00 03 fc 	sethi  %hi(0xff000), %o0
400034b8:	84 10 40 08 	or  %g1, %o0, %g2
400034bc:	90 10 00 02 	mov  %g2, %o0
400034c0:	92 10 20 01 	mov  1, %o1
400034c4:	94 10 20 0d 	mov  0xd, %o2
400034c8:	7f ff ff c6 	call  400033e0 <apbslv_scan>
400034cc:	01 00 00 00 	nop 
400034d0:	80 a0 00 08 	cmp  %g0, %o0
400034d4:	02 80 00 36 	be  400035ac <.goonhardreset>
400034d8:	01 00 00 00 	nop 
400034dc:	7f ff ff d6 	call  40003434 <getbase>
400034e0:	92 10 00 01 	mov  %g1, %o1
400034e4:	c0 22 60 00 	clr  [ %o1 ]
400034e8:	c0 22 60 04 	clr  [ %o1 + 4 ]
400034ec:	c0 22 60 08 	clr  [ %o1 + 8 ]
400034f0:	c0 22 60 0c 	clr  [ %o1 + 0xc ]
400034f4:	c0 22 60 40 	clr  [ %o1 + 0x40 ]
400034f8:	11 10 00 37 	sethi  %hi(0x4000dc00), %o0
400034fc:	90 12 20 74 	or  %o0, 0x74, %o0	! 4000dc74 <LEON3_IrqCtrl_Regs>
40003500:	d2 22 00 00 	st  %o1, [ %o0 ]
40003504:	90 10 00 02 	mov  %g2, %o0
40003508:	92 10 20 01 	mov  1, %o1
4000350c:	94 10 20 11 	mov  0x11, %o2
40003510:	7f ff ff b4 	call  400033e0 <apbslv_scan>
40003514:	01 00 00 00 	nop 
40003518:	80 a0 00 08 	cmp  %g0, %o0
4000351c:	02 80 00 24 	be  400035ac <.goonhardreset>
40003520:	01 00 00 00 	nop 
40003524:	7f ff ff c4 	call  40003434 <getbase>
40003528:	92 10 00 01 	mov  %g1, %o1
4000352c:	90 10 20 28 	mov  0x28, %o0
40003530:	90 22 20 01 	dec  %o0
40003534:	d0 22 60 00 	st  %o0, [ %o1 ]
40003538:	d0 22 60 04 	st  %o0, [ %o1 + 4 ]
4000353c:	11 10 00 37 	sethi  %hi(0x4000dc00), %o0
40003540:	90 12 20 70 	or  %o0, 0x70, %o0	! 4000dc70 <LEON3_GpTimer_Regs>
40003544:	d2 22 00 00 	st  %o1, [ %o0 ]
40003548:	90 10 00 02 	mov  %g2, %o0
4000354c:	92 10 20 01 	mov  1, %o1
40003550:	94 10 20 0c 	mov  0xc, %o2
40003554:	7f ff ff a3 	call  400033e0 <apbslv_scan>
40003558:	01 00 00 00 	nop 
4000355c:	80 a0 00 08 	cmp  %g0, %o0
40003560:	02 80 00 13 	be  400035ac <.goonhardreset>
40003564:	01 00 00 00 	nop 
40003568:	7f ff ff b3 	call  40003434 <getbase>
4000356c:	92 10 00 01 	mov  %g1, %o1
40003570:	8a 10 00 09 	mov  %o1, %g5
40003574:	d0 01 60 08 	ld  [ %g5 + 8 ], %o0
40003578:	90 12 20 03 	or  %o0, 3, %o0
4000357c:	d0 21 60 08 	st  %o0, [ %g5 + 8 ]
40003580:	11 10 00 37 	sethi  %hi(0x4000dc00), %o0
40003584:	90 12 20 6c 	or  %o0, 0x6c, %o0	! 4000dc6c <LEON3_APBUART_Regs>
40003588:	ca 22 00 00 	st  %g5, [ %o0 ]
4000358c:	83 58 00 00 	rd  %tbr, %g1
40003590:	82 28 6f ff 	andn  %g1, 0xfff, %g1
40003594:	21 10 00 04 	sethi  %hi(0x40001000), %l0
40003598:	a0 14 20 fc 	or  %l0, 0xfc, %l0	! 400010fc <real_vector_instructions>
4000359c:	e2 04 00 00 	ld  [ %l0 ], %l1
400035a0:	e2 20 40 00 	st  %l1, [ %g1 ]
400035a4:	e2 04 20 04 	ld  [ %l0 + 4 ], %l1
400035a8:	e2 20 60 04 	st  %l1, [ %g1 + 4 ]

400035ac <.goonhardreset>:
400035ac:	9e 10 00 07 	mov  %g7, %o7
400035b0:	81 c3 e0 08 	retl 
400035b4:	01 00 00 00 	nop 

400035b8 <amba_find_apbslv_addr>:
400035b8:	9d e3 bf 98 	save  %sp, -104, %sp
400035bc:	03 10 00 3b 	sethi  %hi(0x4000ec00), %g1
400035c0:	82 10 61 f0 	or  %g1, 0x1f0, %g1	! 4000edf0 <amba_conf>
400035c4:	fa 00 60 90 	ld  [ %g1 + 0x90 ], %i5
400035c8:	96 10 00 1a 	mov  %i2, %o3
400035cc:	9e 10 00 18 	mov  %i0, %o7
400035d0:	9a 10 00 19 	mov  %i1, %o5
400035d4:	80 a7 60 00 	cmp  %i5, 0
400035d8:	08 80 00 25 	bleu  4000366c <amba_find_apbslv_addr+0xb4>
400035dc:	b4 10 20 00 	clr  %i2
400035e0:	98 10 00 01 	mov  %g1, %o4
400035e4:	b0 10 00 1d 	mov  %i5, %i0
400035e8:	10 80 00 05 	b  400035fc <amba_find_apbslv_addr+0x44>
400035ec:	b6 00 60 94 	add  %g1, 0x94, %i3
400035f0:	80 a6 00 1a 	cmp  %i0, %i2
400035f4:	28 80 00 1f 	bleu,a   40003670 <amba_find_apbslv_addr+0xb8>
400035f8:	b0 10 20 00 	clr  %i0
400035fc:	f2 06 c0 00 	ld  [ %i3 ], %i1
40003600:	f8 06 40 00 	ld  [ %i1 ], %i4
40003604:	bb 37 20 0c 	srl  %i4, 0xc, %i5
40003608:	83 37 20 18 	srl  %i4, 0x18, %g1
4000360c:	b4 06 a0 01 	inc  %i2
40003610:	b6 06 e0 04 	add  %i3, 4, %i3
40003614:	80 a0 40 0f 	cmp  %g1, %o7
40003618:	12 bf ff f6 	bne  400035f0 <amba_find_apbslv_addr+0x38>
4000361c:	ba 0f 6f ff 	and  %i5, 0xfff, %i5
40003620:	80 a7 40 0d 	cmp  %i5, %o5
40003624:	12 bf ff f4 	bne  400035f4 <amba_find_apbslv_addr+0x3c>
40003628:	80 a6 00 1a 	cmp  %i0, %i2
4000362c:	80 a2 e0 00 	cmp  %o3, 0
40003630:	02 80 00 03 	be  4000363c <amba_find_apbslv_addr+0x84>
40003634:	82 0f 20 0f 	and  %i4, 0xf, %g1
40003638:	c2 22 c0 00 	st  %g1, [ %o3 ]
4000363c:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
40003640:	f8 06 60 04 	ld  [ %i1 + 4 ], %i4
40003644:	82 10 63 f0 	or  %g1, 0x3f0, %g1
40003648:	82 0f 00 01 	and  %i4, %g1, %g1
4000364c:	3b 3f fc 00 	sethi  %hi(0xfff00000), %i5
40003650:	b8 0f 00 1d 	and  %i4, %i5, %i4
40003654:	b9 37 20 0c 	srl  %i4, 0xc, %i4
40003658:	83 28 60 04 	sll  %g1, 4, %g1
4000365c:	b8 0f 00 01 	and  %i4, %g1, %i4
40003660:	fa 03 20 d8 	ld  [ %o4 + 0xd8 ], %i5
40003664:	10 80 00 03 	b  40003670 <amba_find_apbslv_addr+0xb8>
40003668:	b0 17 40 1c 	or  %i5, %i4, %i0
4000366c:	b0 10 20 00 	clr  %i0
40003670:	81 c7 e0 08 	ret 
40003674:	81 e8 00 00 	restore 

40003678 <amba_init>:
40003678:	9d e3 bf 98 	save  %sp, -104, %sp
4000367c:	23 10 00 3b 	sethi  %hi(0x4000ec00), %l1
40003680:	a0 14 61 f0 	or  %l1, 0x1f0, %l0	! 4000edf0 <amba_conf>
40003684:	94 10 20 dc 	mov  0xdc, %o2
40003688:	90 10 00 10 	mov  %l0, %o0
4000368c:	40 00 06 4d 	call  40004fc0 <_memset>
40003690:	92 10 20 00 	clr  %o1
40003694:	96 10 30 00 	mov  -4096, %o3
40003698:	d8 04 61 f0 	ld  [ %l1 + 0x1f0 ], %o4
4000369c:	94 10 20 3f 	mov  0x3f, %o2
400036a0:	c2 02 c0 00 	ld  [ %o3 ], %g1
400036a4:	9b 2b 20 02 	sll  %o4, 2, %o5
400036a8:	80 a0 60 00 	cmp  %g1, 0
400036ac:	02 80 00 04 	be  400036bc <amba_init+0x44>
400036b0:	9a 03 40 10 	add  %o5, %l0, %o5
400036b4:	98 03 20 01 	inc  %o4
400036b8:	d6 23 60 04 	st  %o3, [ %o5 + 4 ]
400036bc:	94 82 bf ff 	addcc  %o2, -1, %o2
400036c0:	1c bf ff f8 	bpos  400036a0 <amba_init+0x28>
400036c4:	96 02 e0 20 	add  %o3, 0x20, %o3
400036c8:	11 10 00 3b 	sethi  %hi(0x4000ec00), %o0
400036cc:	d8 24 61 f0 	st  %o4, [ %l1 + 0x1f0 ]
400036d0:	96 10 38 00 	mov  -2048, %o3
400036d4:	92 12 22 38 	or  %o0, 0x238, %o1
400036d8:	d8 02 22 38 	ld  [ %o0 + 0x238 ], %o4
400036dc:	94 10 20 3f 	mov  0x3f, %o2
400036e0:	c2 02 c0 00 	ld  [ %o3 ], %g1
400036e4:	9b 2b 20 02 	sll  %o4, 2, %o5
400036e8:	80 a0 60 00 	cmp  %g1, 0
400036ec:	02 80 00 04 	be  400036fc <amba_init+0x84>
400036f0:	9a 03 40 09 	add  %o5, %o1, %o5
400036f4:	98 03 20 01 	inc  %o4
400036f8:	d6 23 60 04 	st  %o3, [ %o5 + 4 ]
400036fc:	94 82 bf ff 	addcc  %o2, -1, %o2
40003700:	1c bf ff f8 	bpos  400036e0 <amba_init+0x68>
40003704:	96 02 e0 20 	add  %o3, 0x20, %o3
40003708:	23 10 00 3b 	sethi  %hi(0x4000ec00), %l1
4000370c:	d8 22 22 38 	st  %o4, [ %o0 + 0x238 ]
40003710:	a0 14 61 f0 	or  %l1, 0x1f0, %l0
40003714:	c2 04 20 48 	ld  [ %l0 + 0x48 ], %g1
40003718:	80 a0 60 00 	cmp  %g1, 0
4000371c:	04 80 00 31 	ble  400037e0 <amba_init+0x168>
40003720:	94 10 20 00 	clr  %o2
40003724:	92 10 00 10 	mov  %l0, %o1
40003728:	90 04 20 90 	add  %l0, 0x90, %o0
4000372c:	10 80 00 05 	b  40003740 <amba_init+0xc8>
40003730:	96 04 20 4c 	add  %l0, 0x4c, %o3
40003734:	80 a0 40 0a 	cmp  %g1, %o2
40003738:	04 80 00 2a 	ble  400037e0 <amba_init+0x168>
4000373c:	a0 10 00 09 	mov  %o1, %l0
40003740:	c2 02 c0 00 	ld  [ %o3 ], %g1
40003744:	da 00 40 00 	ld  [ %g1 ], %o5
40003748:	99 33 60 0c 	srl  %o5, 0xc, %o4
4000374c:	9b 33 60 18 	srl  %o5, 0x18, %o5
40003750:	80 a3 60 01 	cmp  %o5, 1
40003754:	94 02 a0 01 	inc  %o2
40003758:	96 02 e0 04 	add  %o3, 4, %o3
4000375c:	98 0b 2f ff 	and  %o4, 0xfff, %o4
40003760:	da 00 60 10 	ld  [ %g1 + 0x10 ], %o5
40003764:	32 bf ff f4 	bne,a   40003734 <amba_init+0xbc>
40003768:	c2 02 60 48 	ld  [ %o1 + 0x48 ], %g1
4000376c:	80 a3 20 06 	cmp  %o4, 6
40003770:	32 bf ff f1 	bne,a   40003734 <amba_init+0xbc>
40003774:	c2 02 60 48 	ld  [ %o1 + 0x48 ], %g1
40003778:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
4000377c:	82 10 63 f0 	or  %g1, 0x3f0, %g1	! fff0 <rom_vectors-0x3fff0010>
40003780:	82 0b 40 01 	and  %o5, %g1, %g1
40003784:	83 28 60 10 	sll  %g1, 0x10, %g1
40003788:	82 08 40 0d 	and  %g1, %o5, %g1
4000378c:	d8 04 20 90 	ld  [ %l0 + 0x90 ], %o4
40003790:	1b 00 03 fc 	sethi  %hi(0xff000), %o5
40003794:	96 10 40 0d 	or  %g1, %o5, %o3
40003798:	80 a3 20 0f 	cmp  %o4, 0xf
4000379c:	14 80 00 11 	bg  400037e0 <amba_init+0x168>
400037a0:	c2 24 20 d8 	st  %g1, [ %l0 + 0xd8 ]
400037a4:	92 10 00 08 	mov  %o0, %o1
400037a8:	94 10 00 0c 	mov  %o4, %o2
400037ac:	c2 02 c0 00 	ld  [ %o3 ], %g1
400037b0:	9b 2a a0 02 	sll  %o2, 2, %o5
400037b4:	98 03 20 01 	inc  %o4
400037b8:	80 a0 60 00 	cmp  %g1, 0
400037bc:	02 80 00 04 	be  400037cc <amba_init+0x154>
400037c0:	9a 03 40 09 	add  %o5, %o1, %o5
400037c4:	94 02 a0 01 	inc  %o2
400037c8:	d6 23 60 04 	st  %o3, [ %o5 + 4 ]
400037cc:	80 a3 20 0f 	cmp  %o4, 0xf
400037d0:	04 bf ff f7 	ble  400037ac <amba_init+0x134>
400037d4:	96 02 e0 08 	add  %o3, 8, %o3
400037d8:	03 10 00 3b 	sethi  %hi(0x4000ec00), %g1
400037dc:	d4 20 62 80 	st  %o2, [ %g1 + 0x280 ]	! 4000ee80 <amba_conf+0x90>
400037e0:	92 10 20 0d 	mov  0xd, %o1
400037e4:	94 10 20 00 	clr  %o2
400037e8:	7f ff ff 74 	call  400035b8 <amba_find_apbslv_addr>
400037ec:	90 10 20 01 	mov  1, %o0
400037f0:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
400037f4:	d0 20 60 74 	st  %o0, [ %g1 + 0x74 ]	! 4000dc74 <LEON3_IrqCtrl_Regs>
400037f8:	15 10 00 37 	sethi  %hi(0x4000dc00), %o2
400037fc:	94 12 a0 68 	or  %o2, 0x68, %o2	! 4000dc68 <LEON3_GpTimer_Irq>
40003800:	90 10 20 01 	mov  1, %o0
40003804:	7f ff ff 6d 	call  400035b8 <amba_find_apbslv_addr>
40003808:	92 10 20 11 	mov  0x11, %o1
4000380c:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40003810:	d0 20 60 70 	st  %o0, [ %g1 + 0x70 ]	! 4000dc70 <LEON3_GpTimer_Regs>
40003814:	81 c7 e0 08 	ret 
40003818:	81 e8 00 00 	restore 

4000381c <hal_sparc_leon3_write_char>:
4000381c:	19 10 00 37 	sethi  %hi(0x4000dc00), %o4
40003820:	c2 03 20 6c 	ld  [ %o4 + 0x6c ], %g1	! 4000dc6c <LEON3_APBUART_Regs>
40003824:	80 a0 60 00 	cmp  %g1, 0
40003828:	02 80 00 0d 	be  4000385c <hal_sparc_leon3_write_char+0x40>
4000382c:	80 a2 60 00 	cmp  %o1, 0
40003830:	02 80 00 08 	be  40003850 <hal_sparc_leon3_write_char+0x34>
40003834:	83 2a 20 18 	sll  %o0, 0x18, %g1
40003838:	c2 03 20 6c 	ld  [ %o4 + 0x6c ], %g1
4000383c:	da 00 60 04 	ld  [ %g1 + 4 ], %o5
40003840:	80 8b 60 04 	btst  4, %o5
40003844:	02 bf ff fe 	be  4000383c <hal_sparc_leon3_write_char+0x20>
40003848:	c2 03 20 6c 	ld  [ %o4 + 0x6c ], %g1
4000384c:	83 2a 20 18 	sll  %o0, 0x18, %g1
40003850:	da 03 20 6c 	ld  [ %o4 + 0x6c ], %o5
40003854:	83 38 60 18 	sra  %g1, 0x18, %g1
40003858:	c2 23 40 00 	st  %g1, [ %o5 ]
4000385c:	81 c3 e0 08 	retl 
40003860:	01 00 00 00 	nop 

40003864 <hal_sparc_leon3_read_char>:
40003864:	19 10 00 37 	sethi  %hi(0x4000dc00), %o4
40003868:	c2 03 20 6c 	ld  [ %o4 + 0x6c ], %g1	! 4000dc6c <LEON3_APBUART_Regs>
4000386c:	80 a0 60 00 	cmp  %g1, 0
40003870:	82 10 00 08 	mov  %o0, %g1
40003874:	02 80 00 0b 	be  400038a0 <hal_sparc_leon3_read_char+0x3c>
40003878:	90 10 20 00 	clr  %o0
4000387c:	80 a0 60 00 	cmp  %g1, 0
40003880:	02 80 00 06 	be  40003898 <hal_sparc_leon3_read_char+0x34>
40003884:	c2 03 20 6c 	ld  [ %o4 + 0x6c ], %g1
40003888:	da 00 60 04 	ld  [ %g1 + 4 ], %o5
4000388c:	80 8b 60 01 	btst  1, %o5
40003890:	02 bf ff fe 	be  40003888 <hal_sparc_leon3_read_char+0x24>
40003894:	c2 03 20 6c 	ld  [ %o4 + 0x6c ], %g1
40003898:	da 00 40 00 	ld  [ %g1 ], %o5
4000389c:	90 10 00 0d 	mov  %o5, %o0
400038a0:	91 2a 20 18 	sll  %o0, 0x18, %o0
400038a4:	81 c3 e0 08 	retl 
400038a8:	91 3a 20 18 	sra  %o0, 0x18, %o0

400038ac <hal_sparc_leon3_clock_init>:
400038ac:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
400038b0:	d8 00 60 70 	ld  [ %g1 + 0x70 ], %o4	! 4000dc70 <LEON3_GpTimer_Regs>
400038b4:	9a 10 00 08 	mov  %o0, %o5
400038b8:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
400038bc:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
400038c0:	90 12 22 50 	or  %o0, 0x250, %o0
400038c4:	80 a3 20 00 	cmp  %o4, 0
400038c8:	12 80 00 05 	bne  400038dc <hal_sparc_leon3_clock_init+0x30>
400038cc:	da 20 60 64 	st  %o5, [ %g1 + 0x64 ]
400038d0:	82 13 c0 00 	mov  %o7, %g1
400038d4:	40 00 05 6f 	call  40004e90 <diag_printf>
400038d8:	9e 10 40 00 	mov  %g1, %o7
400038dc:	da 23 20 10 	st  %o5, [ %o4 + 0x10 ]
400038e0:	da 23 20 14 	st  %o5, [ %o4 + 0x14 ]
400038e4:	c0 23 20 18 	clr  [ %o4 + 0x18 ]
400038e8:	82 10 20 0f 	mov  0xf, %g1
400038ec:	c2 23 20 18 	st  %g1, [ %o4 + 0x18 ]
400038f0:	81 c3 e0 08 	retl 
400038f4:	01 00 00 00 	nop 

400038f8 <hal_sparc_leon3_clock_irqnr>:
400038f8:	9d e3 bf 98 	save  %sp, -104, %sp
400038fc:	21 10 00 37 	sethi  %hi(0x4000dc00), %l0
40003900:	f0 04 20 68 	ld  [ %l0 + 0x68 ], %i0	! 4000dc68 <LEON3_GpTimer_Irq>
40003904:	80 a6 20 00 	cmp  %i0, 0
40003908:	12 80 00 05 	bne  4000391c <hal_sparc_leon3_clock_irqnr+0x24>
4000390c:	01 00 00 00 	nop 
40003910:	7f ff ff 5a 	call  40003678 <amba_init>
40003914:	01 00 00 00 	nop 
40003918:	f0 04 20 68 	ld  [ %l0 + 0x68 ], %i0
4000391c:	81 c7 e0 08 	ret 
40003920:	81 e8 00 00 	restore 

40003924 <cyg_spi_transaction_transfer>:
40003924:	9d e3 bf 98 	save  %sp, -104, %sp
40003928:	c2 06 00 00 	ld  [ %i0 ], %g1
4000392c:	90 10 00 18 	mov  %i0, %o0
40003930:	e0 00 60 18 	ld  [ %g1 + 0x18 ], %l0
40003934:	92 10 00 19 	mov  %i1, %o1
40003938:	94 10 00 1a 	mov  %i2, %o2
4000393c:	96 10 00 1b 	mov  %i3, %o3
40003940:	98 10 00 1c 	mov  %i4, %o4
40003944:	9f c4 00 00 	call  %l0
40003948:	9a 10 00 1d 	mov  %i5, %o5
4000394c:	01 00 00 00 	nop 
40003950:	81 c7 e0 08 	ret 
40003954:	81 e8 00 00 	restore 

40003958 <cyg_spi_transaction_begin>:
40003958:	9d e3 bf 98 	save  %sp, -104, %sp
4000395c:	e0 06 00 00 	ld  [ %i0 ], %l0
40003960:	40 00 06 03 	call  4000516c <cyg_mutex_lock>
40003964:	90 10 00 10 	mov  %l0, %o0
40003968:	80 a2 20 00 	cmp  %o0, 0
4000396c:	02 bf ff fd 	be  40003960 <cyg_spi_transaction_begin+0x8>
40003970:	01 00 00 00 	nop 
40003974:	c2 04 20 14 	ld  [ %l0 + 0x14 ], %g1
40003978:	9f c0 40 00 	call  %g1
4000397c:	90 10 00 18 	mov  %i0, %o0
40003980:	01 00 00 00 	nop 
40003984:	81 c7 e0 08 	ret 
40003988:	81 e8 00 00 	restore 

4000398c <cyg_spi_transaction_end>:
4000398c:	9d e3 bf 98 	save  %sp, -104, %sp
40003990:	90 10 00 18 	mov  %i0, %o0
40003994:	f0 06 00 00 	ld  [ %i0 ], %i0
40003998:	c2 06 20 20 	ld  [ %i0 + 0x20 ], %g1
4000399c:	9f c0 40 00 	call  %g1
400039a0:	01 00 00 00 	nop 
400039a4:	40 00 05 f6 	call  4000517c <cyg_mutex_unlock>
400039a8:	81 e8 00 00 	restore 
400039ac:	01 00 00 00 	nop 

400039b0 <cyg_spi_set_config>:
400039b0:	9d e3 bf 98 	save  %sp, -104, %sp
400039b4:	e0 06 00 00 	ld  [ %i0 ], %l0
400039b8:	40 00 05 ed 	call  4000516c <cyg_mutex_lock>
400039bc:	90 10 00 10 	mov  %l0, %o0
400039c0:	80 a2 20 00 	cmp  %o0, 0
400039c4:	02 bf ff fd 	be  400039b8 <cyg_spi_set_config+0x8>
400039c8:	90 10 00 18 	mov  %i0, %o0
400039cc:	92 10 00 19 	mov  %i1, %o1
400039d0:	94 10 00 1a 	mov  %i2, %o2
400039d4:	c2 04 20 28 	ld  [ %l0 + 0x28 ], %g1
400039d8:	9f c0 40 00 	call  %g1
400039dc:	96 10 00 1b 	mov  %i3, %o3
400039e0:	b0 10 00 08 	mov  %o0, %i0
400039e4:	40 00 05 e6 	call  4000517c <cyg_mutex_unlock>
400039e8:	90 10 00 10 	mov  %l0, %o0
400039ec:	01 00 00 00 	nop 
400039f0:	81 c7 e0 08 	ret 
400039f4:	81 e8 00 00 	restore 

400039f8 <spi_leon3_isr>:
400039f8:	9d e3 bf 98 	save  %sp, -104, %sp
400039fc:	da 06 60 70 	ld  [ %i1 + 0x70 ], %o5
40003a00:	c2 03 60 24 	ld  [ %o5 + 0x24 ], %g1
40003a04:	80 88 62 00 	btst  0x200, %g1
40003a08:	02 80 00 2e 	be  40003ac0 <spi_leon3_isr+0xc8>
40003a0c:	01 00 00 00 	nop 
40003a10:	c2 06 60 74 	ld  [ %i1 + 0x74 ], %g1
40003a14:	80 a0 60 00 	cmp  %g1, 0
40003a18:	02 80 00 21 	be  40003a9c <spi_leon3_isr+0xa4>
40003a1c:	01 00 00 00 	nop 
40003a20:	d8 06 60 7c 	ld  [ %i1 + 0x7c ], %o4
40003a24:	80 a3 20 00 	cmp  %o4, 0
40003a28:	02 80 00 24 	be  40003ab8 <spi_leon3_isr+0xc0>
40003a2c:	01 00 00 00 	nop 
40003a30:	c2 03 60 34 	ld  [ %o5 + 0x34 ], %g1
40003a34:	da 03 60 34 	ld  [ %o5 + 0x34 ], %o5
40003a38:	9b 33 60 10 	srl  %o5, 0x10, %o5
40003a3c:	da 2b 00 00 	stb  %o5, [ %o4 ]
40003a40:	82 03 20 01 	add  %o4, 1, %g1
40003a44:	c2 26 60 7c 	st  %g1, [ %i1 + 0x7c ]
40003a48:	c2 06 60 74 	ld  [ %i1 + 0x74 ], %g1
40003a4c:	82 00 7f ff 	add  %g1, -1, %g1
40003a50:	c2 26 60 74 	st  %g1, [ %i1 + 0x74 ]
40003a54:	da 06 60 74 	ld  [ %i1 + 0x74 ], %o5
40003a58:	80 a3 60 00 	cmp  %o5, 0
40003a5c:	02 80 00 10 	be  40003a9c <spi_leon3_isr+0xa4>
40003a60:	01 00 00 00 	nop 
40003a64:	da 06 60 78 	ld  [ %i1 + 0x78 ], %o5
40003a68:	80 a3 60 00 	cmp  %o5, 0
40003a6c:	02 80 00 04 	be  40003a7c <spi_leon3_isr+0x84>
40003a70:	98 10 20 00 	clr  %o4
40003a74:	c2 0b 40 00 	ldub  [ %o5 ], %g1
40003a78:	99 28 60 18 	sll  %g1, 0x18, %o4
40003a7c:	c2 06 60 70 	ld  [ %i1 + 0x70 ], %g1
40003a80:	d8 20 60 30 	st  %o4, [ %g1 + 0x30 ]
40003a84:	9a 03 60 01 	inc  %o5
40003a88:	da 26 60 78 	st  %o5, [ %i1 + 0x78 ]
40003a8c:	40 00 05 ae 	call  40005144 <cyg_interrupt_acknowledge>
40003a90:	d0 06 60 4c 	ld  [ %i1 + 0x4c ], %o0
40003a94:	10 80 00 0b 	b  40003ac0 <spi_leon3_isr+0xc8>
40003a98:	b0 10 20 01 	mov  1, %i0
40003a9c:	c0 26 60 74 	clr  [ %i1 + 0x74 ]
40003aa0:	c0 26 60 78 	clr  [ %i1 + 0x78 ]
40003aa4:	c0 26 60 7c 	clr  [ %i1 + 0x7c ]
40003aa8:	40 00 05 a7 	call  40005144 <cyg_interrupt_acknowledge>
40003aac:	d0 06 60 4c 	ld  [ %i1 + 0x4c ], %o0
40003ab0:	10 80 00 04 	b  40003ac0 <spi_leon3_isr+0xc8>
40003ab4:	b0 10 20 03 	mov  3, %i0
40003ab8:	c2 03 60 34 	ld  [ %o5 + 0x34 ], %g1
40003abc:	30 bf ff e3 	b,a   40003a48 <spi_leon3_isr+0x50>
40003ac0:	81 c7 e0 08 	ret 
40003ac4:	81 e8 00 00 	restore 

40003ac8 <spi_leon3_dsr>:
40003ac8:	90 02 a0 68 	add  %o2, 0x68, %o0
40003acc:	82 13 c0 00 	mov  %o7, %g1
40003ad0:	40 00 05 bb 	call  400051bc <cyg_cond_signal>
40003ad4:	9e 10 40 00 	mov  %g1, %o7
40003ad8:	01 00 00 00 	nop 

40003adc <spi_leon3_get_config>:
40003adc:	9a 10 00 08 	mov  %o0, %o5
40003ae0:	80 a2 6a 81 	cmp  %o1, 0xa81
40003ae4:	12 80 00 07 	bne  40003b00 <spi_leon3_get_config+0x24>
40003ae8:	90 10 3f ea 	mov  -22, %o0
40003aec:	82 10 20 04 	mov  4, %g1
40003af0:	c2 22 c0 00 	st  %g1, [ %o3 ]
40003af4:	da 03 60 04 	ld  [ %o5 + 4 ], %o5
40003af8:	da 22 80 00 	st  %o5, [ %o2 ]
40003afc:	90 10 20 00 	clr  %o0
40003b00:	81 c3 e0 08 	retl 
40003b04:	01 00 00 00 	nop 

40003b08 <spi_leon3_set_config>:
40003b08:	98 10 00 08 	mov  %o0, %o4
40003b0c:	80 a2 6a 81 	cmp  %o1, 0xa81
40003b10:	12 80 00 15 	bne  40003b64 <spi_leon3_set_config+0x5c>
40003b14:	90 10 3f ea 	mov  -22, %o0
40003b18:	c2 02 c0 00 	ld  [ %o3 ], %g1
40003b1c:	80 a0 60 04 	cmp  %g1, 4
40003b20:	12 80 00 11 	bne  40003b64 <spi_leon3_set_config+0x5c>
40003b24:	01 00 00 00 	nop 
40003b28:	c2 02 80 00 	ld  [ %o2 ], %g1
40003b2c:	c2 23 20 04 	st  %g1, [ %o4 + 4 ]
40003b30:	da 03 00 00 	ld  [ %o4 ], %o5
40003b34:	03 00 40 60 	sethi  %hi(0x1018000), %g1
40003b38:	d8 03 60 70 	ld  [ %o5 + 0x70 ], %o4
40003b3c:	82 10 60 02 	or  %g1, 2, %g1
40003b40:	c2 23 00 00 	st  %g1, [ %o4 ]
40003b44:	1b 01 9d 00 	sethi  %hi(0x6740000), %o5
40003b48:	da 23 20 20 	st  %o5, [ %o4 + 0x20 ]
40003b4c:	c0 23 20 28 	clr  [ %o4 + 0x28 ]
40003b50:	c2 03 20 20 	ld  [ %o4 + 0x20 ], %g1
40003b54:	1b 00 40 00 	sethi  %hi(0x1000000), %o5
40003b58:	82 10 40 0d 	or  %g1, %o5, %g1
40003b5c:	c2 23 20 20 	st  %g1, [ %o4 + 0x20 ]
40003b60:	90 10 20 00 	clr  %o0
40003b64:	81 c3 e0 08 	retl 
40003b68:	01 00 00 00 	nop 

40003b6c <spi_leon3_transaction_begin>:
40003b6c:	9d e3 bf 98 	save  %sp, -104, %sp
40003b70:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40003b74:	9f c0 40 00 	call  %g1
40003b78:	90 10 20 01 	mov  1, %o0
40003b7c:	01 00 00 00 	nop 
40003b80:	81 c7 e0 08 	ret 
40003b84:	81 e8 00 00 	restore 

40003b88 <spi_leon3_transaction_transfer>:
40003b88:	9d e3 bf 98 	save  %sp, -104, %sp
40003b8c:	80 a6 a0 00 	cmp  %i2, 0
40003b90:	02 80 00 52 	be  40003cd8 <spi_leon3_transaction_transfer+0x150>
40003b94:	e0 06 00 00 	ld  [ %i0 ], %l0
40003b98:	80 a6 60 00 	cmp  %i1, 0
40003b9c:	02 80 00 1f 	be  40003c18 <spi_leon3_transaction_transfer+0x90>
40003ba0:	17 3f c0 00 	sethi  %hi(0xff000000), %o3
40003ba4:	80 a6 e0 00 	cmp  %i3, 0
40003ba8:	02 80 00 05 	be  40003bbc <spi_leon3_transaction_transfer+0x34>
40003bac:	98 10 20 00 	clr  %o4
40003bb0:	c2 0e c0 00 	ldub  [ %i3 ], %g1
40003bb4:	83 28 60 18 	sll  %g1, 0x18, %g1
40003bb8:	98 08 40 0b 	and  %g1, %o3, %o4
40003bbc:	da 04 20 70 	ld  [ %l0 + 0x70 ], %o5
40003bc0:	d8 23 60 30 	st  %o4, [ %o5 + 0x30 ]
40003bc4:	b6 06 e0 01 	inc  %i3
40003bc8:	c2 03 60 24 	ld  [ %o5 + 0x24 ], %g1
40003bcc:	80 88 62 00 	btst  0x200, %g1
40003bd0:	02 bf ff fe 	be  40003bc8 <spi_leon3_transaction_transfer+0x40>
40003bd4:	80 a7 20 00 	cmp  %i4, 0
40003bd8:	02 80 00 3d 	be  40003ccc <spi_leon3_transaction_transfer+0x144>
40003bdc:	01 00 00 00 	nop 
40003be0:	c2 03 60 34 	ld  [ %o5 + 0x34 ], %g1
40003be4:	83 30 60 10 	srl  %g1, 0x10, %g1
40003be8:	c2 2f 00 00 	stb  %g1, [ %i4 ]
40003bec:	b8 07 20 01 	inc  %i4
40003bf0:	b4 86 bf ff 	addcc  %i2, -1, %i2
40003bf4:	12 bf ff ed 	bne  40003ba8 <spi_leon3_transaction_transfer+0x20>
40003bf8:	80 a6 e0 00 	cmp  %i3, 0
40003bfc:	80 a7 60 00 	cmp  %i5, 0
40003c00:	02 80 00 36 	be  40003cd8 <spi_leon3_transaction_transfer+0x150>
40003c04:	01 00 00 00 	nop 
40003c08:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40003c0c:	9f c0 40 00 	call  %g1
40003c10:	90 10 20 00 	clr  %o0
40003c14:	30 80 00 31 	b,a   40003cd8 <spi_leon3_transaction_transfer+0x150>
40003c18:	f4 24 20 74 	st  %i2, [ %l0 + 0x74 ]
40003c1c:	da 04 20 70 	ld  [ %l0 + 0x70 ], %o5
40003c20:	c2 03 60 28 	ld  [ %o5 + 0x28 ], %g1
40003c24:	82 10 62 00 	or  %g1, 0x200, %g1
40003c28:	f8 24 20 7c 	st  %i4, [ %l0 + 0x7c ]
40003c2c:	c2 23 60 28 	st  %g1, [ %o5 + 0x28 ]
40003c30:	80 a6 e0 00 	cmp  %i3, 0
40003c34:	02 80 00 05 	be  40003c48 <spi_leon3_transaction_transfer+0xc0>
40003c38:	98 10 20 00 	clr  %o4
40003c3c:	f6 24 20 78 	st  %i3, [ %l0 + 0x78 ]
40003c40:	c2 0e c0 00 	ldub  [ %i3 ], %g1
40003c44:	99 28 60 18 	sll  %g1, 0x18, %o4
40003c48:	82 06 e0 01 	add  %i3, 1, %g1
40003c4c:	b6 04 20 54 	add  %l0, 0x54, %i3
40003c50:	c2 24 20 78 	st  %g1, [ %l0 + 0x78 ]
40003c54:	d8 23 60 30 	st  %o4, [ %o5 + 0x30 ]
40003c58:	40 00 05 45 	call  4000516c <cyg_mutex_lock>
40003c5c:	90 10 00 1b 	mov  %i3, %o0
40003c60:	40 00 05 0b 	call  4000508c <cyg_scheduler_lock>
40003c64:	01 00 00 00 	nop 
40003c68:	40 00 05 33 	call  40005134 <cyg_interrupt_unmask>
40003c6c:	d0 04 20 4c 	ld  [ %l0 + 0x4c ], %o0
40003c70:	c2 04 20 74 	ld  [ %l0 + 0x74 ], %g1
40003c74:	80 a0 60 00 	cmp  %g1, 0
40003c78:	02 80 00 09 	be  40003c9c <spi_leon3_transaction_transfer+0x114>
40003c7c:	01 00 00 00 	nop 
40003c80:	b8 04 20 68 	add  %l0, 0x68, %i4
40003c84:	40 00 05 49 	call  400051a8 <cyg_cond_wait>
40003c88:	90 10 00 1c 	mov  %i4, %o0
40003c8c:	c2 04 20 74 	ld  [ %l0 + 0x74 ], %g1
40003c90:	80 a0 60 00 	cmp  %g1, 0
40003c94:	12 bf ff fc 	bne  40003c84 <spi_leon3_transaction_transfer+0xfc>
40003c98:	01 00 00 00 	nop 
40003c9c:	40 00 05 22 	call  40005124 <cyg_interrupt_mask>
40003ca0:	d0 04 20 4c 	ld  [ %l0 + 0x4c ], %o0
40003ca4:	40 00 05 00 	call  400050a4 <cyg_scheduler_unlock>
40003ca8:	01 00 00 00 	nop 
40003cac:	40 00 05 34 	call  4000517c <cyg_mutex_unlock>
40003cb0:	90 10 00 1b 	mov  %i3, %o0
40003cb4:	da 04 20 70 	ld  [ %l0 + 0x70 ], %o5
40003cb8:	c2 03 60 28 	ld  [ %o5 + 0x28 ], %g1
40003cbc:	82 08 7d ff 	and  %g1, -513, %g1
40003cc0:	c2 23 60 28 	st  %g1, [ %o5 + 0x28 ]
40003cc4:	10 bf ff cf 	b  40003c00 <spi_leon3_transaction_transfer+0x78>
40003cc8:	80 a7 60 00 	cmp  %i5, 0
40003ccc:	d8 03 60 34 	ld  [ %o5 + 0x34 ], %o4
40003cd0:	10 bf ff c9 	b  40003bf4 <spi_leon3_transaction_transfer+0x6c>
40003cd4:	b4 86 bf ff 	addcc  %i2, -1, %i2
40003cd8:	81 c7 e0 08 	ret 
40003cdc:	81 e8 00 00 	restore 

40003ce0 <spi_leon3_transaction_end>:
40003ce0:	9d e3 bf 98 	save  %sp, -104, %sp
40003ce4:	e0 06 00 00 	ld  [ %i0 ], %l0
40003ce8:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40003cec:	9f c0 40 00 	call  %g1
40003cf0:	90 10 20 00 	clr  %o0
40003cf4:	c0 24 20 7c 	clr  [ %l0 + 0x7c ]
40003cf8:	c0 24 20 74 	clr  [ %l0 + 0x74 ]
40003cfc:	c0 24 20 78 	clr  [ %l0 + 0x78 ]
40003d00:	81 c7 e0 08 	ret 
40003d04:	81 e8 00 00 	restore 

40003d08 <spi_leon3_transaction_tick>:
40003d08:	96 10 20 00 	clr  %o3
40003d0c:	98 10 20 00 	clr  %o4
40003d10:	9a 10 20 00 	clr  %o5
40003d14:	82 13 c0 00 	mov  %o7, %g1
40003d18:	7f ff ff 9c 	call  40003b88 <spi_leon3_transaction_transfer>
40003d1c:	9e 10 40 00 	mov  %g1, %o7
40003d20:	01 00 00 00 	nop 

40003d24 <spi_leon3_init_bus>:
40003d24:	9d e3 bf 90 	save  %sp, -112, %sp
40003d28:	03 10 00 0e 	sethi  %hi(0x40003800), %g1
40003d2c:	1b 10 00 0e 	sethi  %hi(0x40003800), %o5
40003d30:	82 10 63 6c 	or  %g1, 0x36c, %g1
40003d34:	9a 13 63 88 	or  %o5, 0x388, %o5
40003d38:	c2 26 20 14 	st  %g1, [ %i0 + 0x14 ]
40003d3c:	da 26 20 18 	st  %o5, [ %i0 + 0x18 ]
40003d40:	03 10 00 0f 	sethi  %hi(0x40003c00), %g1
40003d44:	1b 10 00 0f 	sethi  %hi(0x40003c00), %o5
40003d48:	82 10 61 08 	or  %g1, 0x108, %g1
40003d4c:	9a 13 60 e0 	or  %o5, 0xe0, %o5
40003d50:	c2 26 20 1c 	st  %g1, [ %i0 + 0x1c ]
40003d54:	da 26 20 20 	st  %o5, [ %i0 + 0x20 ]
40003d58:	03 10 00 0e 	sethi  %hi(0x40003800), %g1
40003d5c:	1b 10 00 0e 	sethi  %hi(0x40003800), %o5
40003d60:	82 10 62 dc 	or  %g1, 0x2dc, %g1
40003d64:	9a 13 63 08 	or  %o5, 0x308, %o5
40003d68:	c2 26 20 24 	st  %g1, [ %i0 + 0x24 ]
40003d6c:	da 26 20 28 	st  %o5, [ %i0 + 0x28 ]
40003d70:	40 00 04 f9 	call  40005154 <cyg_mutex_init>
40003d74:	90 10 00 18 	mov  %i0, %o0
40003d78:	a0 06 20 54 	add  %i0, 0x54, %l0
40003d7c:	40 00 04 f6 	call  40005154 <cyg_mutex_init>
40003d80:	90 10 00 10 	mov  %l0, %o0
40003d84:	90 06 20 68 	add  %i0, 0x68, %o0
40003d88:	40 00 05 01 	call  4000518c <cyg_cond_init>
40003d8c:	92 10 00 10 	mov  %l0, %o1
40003d90:	82 06 20 2c 	add  %i0, 0x2c, %g1
40003d94:	f2 26 20 70 	st  %i1, [ %i0 + 0x70 ]
40003d98:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40003d9c:	17 10 00 0e 	sethi  %hi(0x40003800), %o3
40003da0:	19 10 00 0e 	sethi  %hi(0x40003800), %o4
40003da4:	f4 26 20 4c 	st  %i2, [ %i0 + 0x4c ]
40003da8:	f6 26 20 50 	st  %i3, [ %i0 + 0x50 ]
40003dac:	94 10 00 18 	mov  %i0, %o2
40003db0:	9a 06 20 48 	add  %i0, 0x48, %o5
40003db4:	90 10 00 1a 	mov  %i2, %o0
40003db8:	92 10 00 1b 	mov  %i3, %o1
40003dbc:	96 12 e1 f8 	or  %o3, 0x1f8, %o3
40003dc0:	40 00 04 c9 	call  400050e4 <cyg_interrupt_create>
40003dc4:	98 13 22 c8 	or  %o4, 0x2c8, %o4
40003dc8:	f0 06 20 48 	ld  [ %i0 + 0x48 ], %i0
40003dcc:	40 00 04 d2 	call  40005114 <cyg_interrupt_attach>
40003dd0:	81 e8 00 00 	restore 
40003dd4:	01 00 00 00 	nop 

40003dd8 <cyg_io_init>:
40003dd8:	9d e3 bf 98 	save  %sp, -104, %sp
40003ddc:	25 10 00 37 	sethi  %hi(0x4000dc00), %l2
40003de0:	c2 04 a0 78 	ld  [ %l2 + 0x78 ], %g1	! 4000dc78 <_init.0>
40003de4:	80 a0 60 00 	cmp  %g1, 0
40003de8:	12 80 00 1e 	bne  40003e60 <cyg_io_init+0x88>
40003dec:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40003df0:	1b 10 00 37 	sethi  %hi(0x4000dc00), %o5
40003df4:	a0 10 60 e8 	or  %g1, 0xe8, %l0
40003df8:	9a 13 61 48 	or  %o5, 0x148, %o5
40003dfc:	80 a4 00 0d 	cmp  %l0, %o5
40003e00:	02 80 00 17 	be  40003e5c <cyg_io_init+0x84>
40003e04:	82 10 20 01 	mov  1, %g1
40003e08:	10 80 00 08 	b  40003e28 <cyg_io_init+0x50>
40003e0c:	a2 10 00 0d 	mov  %o5, %l1
40003e10:	82 10 60 01 	or  %g1, 1, %g1
40003e14:	c2 24 20 18 	st  %g1, [ %l0 + 0x18 ]
40003e18:	a0 04 20 20 	add  %l0, 0x20, %l0
40003e1c:	80 a4 00 11 	cmp  %l0, %l1
40003e20:	02 80 00 0f 	be  40003e5c <cyg_io_init+0x84>
40003e24:	82 10 20 01 	mov  1, %g1
40003e28:	c2 04 20 0c 	ld  [ %l0 + 0xc ], %g1
40003e2c:	9f c0 40 00 	call  %g1
40003e30:	90 10 00 10 	mov  %l0, %o0
40003e34:	80 a2 20 00 	cmp  %o0, 0
40003e38:	12 bf ff f6 	bne  40003e10 <cyg_io_init+0x38>
40003e3c:	c2 04 20 18 	ld  [ %l0 + 0x18 ], %g1
40003e40:	82 08 7f fe 	and  %g1, -2, %g1
40003e44:	c2 24 20 18 	st  %g1, [ %l0 + 0x18 ]
40003e48:	a0 04 20 20 	add  %l0, 0x20, %l0
40003e4c:	80 a4 00 11 	cmp  %l0, %l1
40003e50:	32 bf ff f7 	bne,a   40003e2c <cyg_io_init+0x54>
40003e54:	c2 04 20 0c 	ld  [ %l0 + 0xc ], %g1
40003e58:	82 10 20 01 	mov  1, %g1
40003e5c:	c2 24 a0 78 	st  %g1, [ %l2 + 0x78 ]
40003e60:	81 c7 e0 08 	ret 
40003e64:	81 e8 00 00 	restore 

40003e68 <cyg_io_lookup>:
40003e68:	9d e3 bf 88 	save  %sp, -120, %sp
40003e6c:	1f 10 00 37 	sethi  %hi(0x4000dc00), %o7
40003e70:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40003e74:	92 10 60 e8 	or  %g1, 0xe8, %o1	! 4000dce8 <__DEVTAB__>
40003e78:	9a 13 e1 48 	or  %o7, 0x148, %o5
40003e7c:	80 a2 40 0d 	cmp  %o1, %o5
40003e80:	02 80 00 2d 	be  40003f34 <cyg_io_lookup+0xcc>
40003e84:	d2 27 bf ec 	st  %o1, [ %fp + -20 ]
40003e88:	a0 07 bf f4 	add  %fp, -12, %l0
40003e8c:	d0 0e 00 00 	ldub  [ %i0 ], %o0
40003e90:	9b 2a 20 18 	sll  %o0, 0x18, %o5
40003e94:	80 a3 60 00 	cmp  %o5, 0
40003e98:	94 10 00 18 	mov  %i0, %o2
40003e9c:	02 80 00 37 	be  40003f78 <cyg_io_lookup+0x110>
40003ea0:	d6 02 40 00 	ld  [ %o1 ], %o3
40003ea4:	c2 0a c0 00 	ldub  [ %o3 ], %g1
40003ea8:	83 28 60 18 	sll  %g1, 0x18, %g1
40003eac:	80 a0 60 00 	cmp  %g1, 0
40003eb0:	22 80 00 10 	be,a   40003ef0 <cyg_io_lookup+0x88>
40003eb4:	d8 0e 00 00 	ldub  [ %i0 ], %o4
40003eb8:	80 a0 40 0d 	cmp  %g1, %o5
40003ebc:	96 02 e0 01 	inc  %o3
40003ec0:	12 80 00 17 	bne  40003f1c <cyg_io_lookup+0xb4>
40003ec4:	94 02 a0 01 	inc  %o2
40003ec8:	d8 0a 80 00 	ldub  [ %o2 ], %o4
40003ecc:	9b 2b 20 18 	sll  %o4, 0x18, %o5
40003ed0:	80 a3 60 00 	cmp  %o5, 0
40003ed4:	22 80 00 1a 	be,a   40003f3c <cyg_io_lookup+0xd4>
40003ed8:	c2 4a c0 00 	ldsb  [ %o3 ], %g1
40003edc:	c2 0a c0 00 	ldub  [ %o3 ], %g1
40003ee0:	83 28 60 18 	sll  %g1, 0x18, %g1
40003ee4:	80 a0 60 00 	cmp  %g1, 0
40003ee8:	12 bf ff f5 	bne  40003ebc <cyg_io_lookup+0x54>
40003eec:	80 a0 40 0d 	cmp  %g1, %o5
40003ef0:	83 2b 20 18 	sll  %o4, 0x18, %g1
40003ef4:	80 a0 60 00 	cmp  %g1, 0
40003ef8:	22 80 00 11 	be,a   40003f3c <cyg_io_lookup+0xd4>
40003efc:	c2 4a c0 00 	ldsb  [ %o3 ], %g1
40003f00:	c2 4a ff ff 	ldsb  [ %o3 + -1 ], %g1
40003f04:	80 a0 60 2f 	cmp  %g1, 0x2f
40003f08:	02 80 00 10 	be  40003f48 <cyg_io_lookup+0xe0>
40003f0c:	83 2b 20 18 	sll  %o4, 0x18, %g1
40003f10:	80 a0 60 00 	cmp  %g1, 0
40003f14:	22 80 00 0a 	be,a   40003f3c <cyg_io_lookup+0xd4>
40003f18:	c2 4a c0 00 	ldsb  [ %o3 ], %g1
40003f1c:	9a 02 60 20 	add  %o1, 0x20, %o5
40003f20:	82 13 e1 48 	or  %o7, 0x148, %g1
40003f24:	92 10 00 0d 	mov  %o5, %o1
40003f28:	80 a3 40 01 	cmp  %o5, %g1
40003f2c:	12 bf ff d9 	bne  40003e90 <cyg_io_lookup+0x28>
40003f30:	da 27 bf ec 	st  %o5, [ %fp + -20 ]
40003f34:	10 80 00 22 	b  40003fbc <cyg_io_lookup+0x154>
40003f38:	90 10 3f fe 	mov  -2, %o0
40003f3c:	80 a0 60 00 	cmp  %g1, 0
40003f40:	12 bf ff f8 	bne  40003f20 <cyg_io_lookup+0xb8>
40003f44:	9a 02 60 20 	add  %o1, 0x20, %o5
40003f48:	d4 24 00 00 	st  %o2, [ %l0 ]
40003f4c:	d0 02 60 04 	ld  [ %o1 + 4 ], %o0
40003f50:	80 a2 20 00 	cmp  %o0, 0
40003f54:	12 80 00 15 	bne  40003fa8 <cyg_io_lookup+0x140>
40003f58:	01 00 00 00 	nop 
40003f5c:	c0 27 bf f0 	clr  [ %fp + -16 ]
40003f60:	c2 02 60 10 	ld  [ %o1 + 0x10 ], %g1
40003f64:	80 a0 60 00 	cmp  %g1, 0
40003f68:	12 80 00 06 	bne  40003f80 <cyg_io_lookup+0x118>
40003f6c:	90 10 20 00 	clr  %o0
40003f70:	10 80 00 13 	b  40003fbc <cyg_io_lookup+0x154>
40003f74:	d2 26 40 00 	st  %o1, [ %i1 ]
40003f78:	10 bf ff de 	b  40003ef0 <cyg_io_lookup+0x88>
40003f7c:	d8 0e 00 00 	ldub  [ %i0 ], %o4
40003f80:	90 07 bf ec 	add  %fp, -20, %o0
40003f84:	d2 07 bf f0 	ld  [ %fp + -16 ], %o1
40003f88:	9f c0 40 00 	call  %g1
40003f8c:	d4 07 bf f4 	ld  [ %fp + -12 ], %o2
40003f90:	80 a2 20 00 	cmp  %o0, 0
40003f94:	12 80 00 0a 	bne  40003fbc <cyg_io_lookup+0x154>
40003f98:	d2 07 bf ec 	ld  [ %fp + -20 ], %o1
40003f9c:	d2 26 40 00 	st  %o1, [ %i1 ]
40003fa0:	10 80 00 07 	b  40003fbc <cyg_io_lookup+0x154>
40003fa4:	90 10 20 00 	clr  %o0
40003fa8:	7f ff ff b0 	call  40003e68 <cyg_io_lookup>
40003fac:	92 07 bf f0 	add  %fp, -16, %o1
40003fb0:	80 a2 20 00 	cmp  %o0, 0
40003fb4:	02 bf ff eb 	be  40003f60 <cyg_io_lookup+0xf8>
40003fb8:	d2 07 bf ec 	ld  [ %fp + -20 ], %o1
40003fbc:	81 c7 e0 08 	ret 
40003fc0:	91 e8 00 08 	restore  %g0, %o0, %o0

40003fc4 <cyg_io_write>:
40003fc4:	9d e3 bf 98 	save  %sp, -104, %sp
40003fc8:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
40003fcc:	98 10 00 18 	mov  %i0, %o4
40003fd0:	da 00 40 00 	ld  [ %g1 ], %o5
40003fd4:	80 a3 60 00 	cmp  %o5, 0
40003fd8:	92 10 00 19 	mov  %i1, %o1
40003fdc:	02 80 00 0f 	be  40004018 <cyg_io_write+0x54>
40003fe0:	b0 10 3f 36 	mov  -202, %i0
40003fe4:	90 10 00 0c 	mov  %o4, %o0
40003fe8:	94 96 a0 00 	orcc  %i2, 0, %o2
40003fec:	02 80 00 06 	be  40004004 <cyg_io_write+0x40>
40003ff0:	b0 10 20 00 	clr  %i0
40003ff4:	c2 06 80 00 	ld  [ %i2 ], %g1
40003ff8:	80 a0 60 00 	cmp  %g1, 0
40003ffc:	02 80 00 07 	be  40004018 <cyg_io_write+0x54>
40004000:	01 00 00 00 	nop 
40004004:	c2 03 20 08 	ld  [ %o4 + 8 ], %g1
40004008:	da 00 40 00 	ld  [ %g1 ], %o5
4000400c:	9f c3 40 00 	call  %o5
40004010:	01 00 00 00 	nop 
40004014:	b0 10 00 08 	mov  %o0, %i0
40004018:	81 c7 e0 08 	ret 
4000401c:	81 e8 00 00 	restore 

40004020 <cyg_io_read>:
40004020:	9d e3 bf 98 	save  %sp, -104, %sp
40004024:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
40004028:	98 10 00 18 	mov  %i0, %o4
4000402c:	da 00 60 04 	ld  [ %g1 + 4 ], %o5
40004030:	80 a3 60 00 	cmp  %o5, 0
40004034:	92 10 00 19 	mov  %i1, %o1
40004038:	02 80 00 0f 	be  40004074 <cyg_io_read+0x54>
4000403c:	b0 10 3f 36 	mov  -202, %i0
40004040:	90 10 00 0c 	mov  %o4, %o0
40004044:	94 96 a0 00 	orcc  %i2, 0, %o2
40004048:	02 80 00 06 	be  40004060 <cyg_io_read+0x40>
4000404c:	b0 10 20 00 	clr  %i0
40004050:	c2 06 80 00 	ld  [ %i2 ], %g1
40004054:	80 a0 60 00 	cmp  %g1, 0
40004058:	02 80 00 07 	be  40004074 <cyg_io_read+0x54>
4000405c:	01 00 00 00 	nop 
40004060:	c2 03 20 08 	ld  [ %o4 + 8 ], %g1
40004064:	da 00 60 04 	ld  [ %g1 + 4 ], %o5
40004068:	9f c3 40 00 	call  %o5
4000406c:	01 00 00 00 	nop 
40004070:	b0 10 00 08 	mov  %o0, %i0
40004074:	81 c7 e0 08 	ret 
40004078:	81 e8 00 00 	restore 

4000407c <cyg_io_select>:
4000407c:	9d e3 bf 98 	save  %sp, -104, %sp
40004080:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
40004084:	90 10 00 18 	mov  %i0, %o0
40004088:	c2 00 60 10 	ld  [ %g1 + 0x10 ], %g1
4000408c:	92 10 00 19 	mov  %i1, %o1
40004090:	94 10 00 1a 	mov  %i2, %o2
40004094:	80 a0 60 00 	cmp  %g1, 0
40004098:	02 80 00 05 	be  400040ac <cyg_io_select+0x30>
4000409c:	b0 10 3f 36 	mov  -202, %i0
400040a0:	9f c0 40 00 	call  %g1
400040a4:	01 00 00 00 	nop 
400040a8:	b0 10 00 08 	mov  %o0, %i0
400040ac:	81 c7 e0 08 	ret 
400040b0:	81 e8 00 00 	restore 

400040b4 <cyg_io_get_config>:
400040b4:	9d e3 bf 98 	save  %sp, -104, %sp
400040b8:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
400040bc:	98 10 00 18 	mov  %i0, %o4
400040c0:	da 00 60 14 	ld  [ %g1 + 0x14 ], %o5
400040c4:	80 a3 60 00 	cmp  %o5, 0
400040c8:	92 10 00 19 	mov  %i1, %o1
400040cc:	94 10 00 1a 	mov  %i2, %o2
400040d0:	02 80 00 0f 	be  4000410c <cyg_io_get_config+0x58>
400040d4:	b0 10 3f 36 	mov  -202, %i0
400040d8:	90 10 00 0c 	mov  %o4, %o0
400040dc:	96 96 e0 00 	orcc  %i3, 0, %o3
400040e0:	02 80 00 06 	be  400040f8 <cyg_io_get_config+0x44>
400040e4:	b0 10 20 00 	clr  %i0
400040e8:	c2 06 c0 00 	ld  [ %i3 ], %g1
400040ec:	80 a0 60 00 	cmp  %g1, 0
400040f0:	02 80 00 07 	be  4000410c <cyg_io_get_config+0x58>
400040f4:	01 00 00 00 	nop 
400040f8:	c2 03 20 08 	ld  [ %o4 + 8 ], %g1
400040fc:	da 00 60 14 	ld  [ %g1 + 0x14 ], %o5
40004100:	9f c3 40 00 	call  %o5
40004104:	01 00 00 00 	nop 
40004108:	b0 10 00 08 	mov  %o0, %i0
4000410c:	81 c7 e0 08 	ret 
40004110:	81 e8 00 00 	restore 

40004114 <cyg_io_set_config>:
40004114:	9d e3 bf 98 	save  %sp, -104, %sp
40004118:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
4000411c:	98 10 00 18 	mov  %i0, %o4
40004120:	da 00 60 18 	ld  [ %g1 + 0x18 ], %o5
40004124:	80 a3 60 00 	cmp  %o5, 0
40004128:	92 10 00 19 	mov  %i1, %o1
4000412c:	94 10 00 1a 	mov  %i2, %o2
40004130:	02 80 00 0f 	be  4000416c <cyg_io_set_config+0x58>
40004134:	b0 10 3f 36 	mov  -202, %i0
40004138:	90 10 00 0c 	mov  %o4, %o0
4000413c:	96 96 e0 00 	orcc  %i3, 0, %o3
40004140:	02 80 00 06 	be  40004158 <cyg_io_set_config+0x44>
40004144:	b0 10 20 00 	clr  %i0
40004148:	c2 06 c0 00 	ld  [ %i3 ], %g1
4000414c:	80 a0 60 00 	cmp  %g1, 0
40004150:	02 80 00 07 	be  4000416c <cyg_io_set_config+0x58>
40004154:	01 00 00 00 	nop 
40004158:	c2 03 20 08 	ld  [ %o4 + 8 ], %g1
4000415c:	da 00 60 18 	ld  [ %g1 + 0x18 ], %o5
40004160:	9f c3 40 00 	call  %o5
40004164:	01 00 00 00 	nop 
40004168:	b0 10 00 08 	mov  %o0, %i0
4000416c:	81 c7 e0 08 	ret 
40004170:	81 e8 00 00 	restore 

40004174 <cyg_devio_bwrite>:
40004174:	81 c3 e0 08 	retl 
40004178:	90 10 3f 36 	mov  -202, %o0

4000417c <cyg_devio_bread>:
4000417c:	81 c3 e0 08 	retl 
40004180:	90 10 3f 36 	mov  -202, %o0

40004184 <cyg_start>:
40004184:	9d e3 bf 98 	save  %sp, -104, %sp
40004188:	40 00 00 09 	call  400041ac <cyg_prestart>
4000418c:	01 00 00 00 	nop 
40004190:	40 00 00 09 	call  400041b4 <cyg_package_start>
40004194:	01 00 00 00 	nop 
40004198:	40 00 00 09 	call  400041bc <cyg_user_start>
4000419c:	01 00 00 00 	nop 
400041a0:	40 00 09 61 	call  40006724 <_ZN13Cyg_Scheduler5startEv>
400041a4:	01 00 00 00 	nop 
400041a8:	01 00 00 00 	nop 

400041ac <cyg_prestart>:
400041ac:	81 c3 e0 08 	retl 
400041b0:	01 00 00 00 	nop 

400041b4 <cyg_package_start>:
400041b4:	81 c3 e0 08 	retl 
400041b8:	01 00 00 00 	nop 

400041bc <cyg_user_start>:
400041bc:	81 c3 e0 08 	retl 
400041c0:	01 00 00 00 	nop 

400041c4 <diag_write_char>:
400041c4:	9d e3 bf 98 	save  %sp, -104, %sp
400041c8:	83 2e 20 18 	sll  %i0, 0x18, %g1
400041cc:	83 38 60 18 	sra  %g1, 0x18, %g1
400041d0:	b0 10 00 01 	mov  %g1, %i0
400041d4:	b2 10 20 01 	mov  1, %i1
400041d8:	80 a0 60 0a 	cmp  %g1, 0xa
400041dc:	90 10 20 0d 	mov  0xd, %o0
400041e0:	02 80 00 04 	be  400041f0 <diag_write_char+0x2c>
400041e4:	92 10 20 01 	mov  1, %o1
400041e8:	7f ff fd 8d 	call  4000381c <hal_sparc_leon3_write_char>
400041ec:	81 e8 00 00 	restore 
400041f0:	7f ff fd 8b 	call  4000381c <hal_sparc_leon3_write_char>
400041f4:	01 00 00 00 	nop 
400041f8:	7f ff fd 89 	call  4000381c <hal_sparc_leon3_write_char>
400041fc:	81 e8 00 00 	restore 
40004200:	01 00 00 00 	nop 

40004204 <_Z16_diag_write_charcPPv>:
40004204:	91 2a 20 18 	sll  %o0, 0x18, %o0
40004208:	91 3a 20 18 	sra  %o0, 0x18, %o0
4000420c:	82 13 c0 00 	mov  %o7, %g1
40004210:	7f ff ff ed 	call  400041c4 <diag_write_char>
40004214:	9e 10 40 00 	mov  %g1, %o7
40004218:	01 00 00 00 	nop 

4000421c <diag_write_string>:
4000421c:	9d e3 bf 98 	save  %sp, -104, %sp
40004220:	d0 0e 00 00 	ldub  [ %i0 ], %o0
40004224:	91 2a 20 18 	sll  %o0, 0x18, %o0
40004228:	80 a2 20 00 	cmp  %o0, 0
4000422c:	02 80 00 0a 	be  40004254 <diag_write_string+0x38>
40004230:	01 00 00 00 	nop 
40004234:	7f ff ff e4 	call  400041c4 <diag_write_char>
40004238:	91 3a 20 18 	sra  %o0, 0x18, %o0
4000423c:	b0 06 20 01 	inc  %i0
40004240:	d0 0e 00 00 	ldub  [ %i0 ], %o0
40004244:	91 2a 20 18 	sll  %o0, 0x18, %o0
40004248:	80 a2 20 00 	cmp  %o0, 0
4000424c:	12 bf ff fa 	bne  40004234 <diag_write_string+0x18>
40004250:	01 00 00 00 	nop 
40004254:	81 c7 e0 08 	ret 
40004258:	81 e8 00 00 	restore 

4000425c <diag_write_long_num>:
4000425c:	9d e3 bf 78 	save  %sp, -136, %sp
40004260:	80 a0 00 1c 	cmp  %g0, %i4
40004264:	9a 40 3f ff 	addx  %g0, -1, %o5
40004268:	9a 0b 7f f0 	and  %o5, -16, %o5
4000426c:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40004270:	a6 10 00 1b 	mov  %i3, %l3
40004274:	a0 03 60 30 	add  %o5, 0x30, %l0
40004278:	a4 10 62 68 	or  %g1, 0x268, %l2
4000427c:	b8 10 20 00 	clr  %i4
40004280:	a2 07 bf f8 	add  %fp, -8, %l1
40004284:	82 04 40 1c 	add  %l1, %i4, %g1
40004288:	b8 07 20 01 	inc  %i4
4000428c:	80 a7 20 1f 	cmp  %i4, 0x1f
40004290:	04 bf ff fd 	ble  40004284 <diag_write_long_num+0x28>
40004294:	e0 28 7f e0 	stb  %l0, [ %g1 + -32 ]
40004298:	b6 10 00 1a 	mov  %i2, %i3
4000429c:	b4 10 20 00 	clr  %i2
400042a0:	80 96 00 19 	orcc  %i0, %i1, %g0
400042a4:	12 80 00 16 	bne  400042fc <diag_write_long_num+0xa0>
400042a8:	b8 10 20 00 	clr  %i4
400042ac:	82 10 20 30 	mov  0x30, %g1
400042b0:	c2 2f bf d8 	stb  %g1, [ %fp + -40 ]
400042b4:	b8 10 20 01 	mov  1, %i4
400042b8:	80 a7 40 1c 	cmp  %i5, %i4
400042bc:	34 80 00 02 	bg,a   400042c4 <diag_write_long_num+0x68>
400042c0:	b8 10 00 1d 	mov  %i5, %i4
400042c4:	80 a4 e0 2d 	cmp  %l3, 0x2d
400042c8:	02 80 00 21 	be  4000434c <diag_write_long_num+0xf0>
400042cc:	83 2c 20 18 	sll  %l0, 0x18, %g1
400042d0:	b8 07 3f ff 	add  %i4, -1, %i4
400042d4:	80 a7 20 00 	cmp  %i4, 0
400042d8:	06 80 00 28 	bl  40004378 <diag_write_long_num+0x11c>
400042dc:	82 07 00 11 	add  %i4, %l1, %g1
400042e0:	7f ff ff b9 	call  400041c4 <diag_write_char>
400042e4:	d0 48 7f e0 	ldsb  [ %g1 + -32 ], %o0
400042e8:	b8 07 3f ff 	add  %i4, -1, %i4
400042ec:	80 a7 20 00 	cmp  %i4, 0
400042f0:	16 bf ff fc 	bge  400042e0 <diag_write_long_num+0x84>
400042f4:	82 07 00 11 	add  %i4, %l1, %g1
400042f8:	30 80 00 20 	b,a   40004378 <diag_write_long_num+0x11c>
400042fc:	90 10 00 18 	mov  %i0, %o0
40004300:	92 10 00 19 	mov  %i1, %o1
40004304:	94 10 00 1a 	mov  %i2, %o2
40004308:	40 00 1d d4 	call  4000ba58 <__umoddi3>
4000430c:	96 10 00 1b 	mov  %i3, %o3
40004310:	da 0c 80 09 	ldub  [ %l2 + %o1 ], %o5
40004314:	82 07 00 11 	add  %i4, %l1, %g1
40004318:	90 10 00 18 	mov  %i0, %o0
4000431c:	92 10 00 19 	mov  %i1, %o1
40004320:	da 28 7f e0 	stb  %o5, [ %g1 + -32 ]
40004324:	94 10 00 1a 	mov  %i2, %o2
40004328:	40 00 1c f7 	call  4000b704 <__udivdi3>
4000432c:	96 10 00 1b 	mov  %i3, %o3
40004330:	b0 10 00 08 	mov  %o0, %i0
40004334:	b2 10 00 09 	mov  %o1, %i1
40004338:	80 96 00 09 	orcc  %i0, %o1, %g0
4000433c:	12 bf ff f0 	bne  400042fc <diag_write_long_num+0xa0>
40004340:	b8 07 20 01 	inc  %i4
40004344:	10 bf ff de 	b  400042bc <diag_write_long_num+0x60>
40004348:	80 a7 40 1c 	cmp  %i5, %i4
4000434c:	98 04 40 1c 	add  %l1, %i4, %o4
40004350:	83 38 60 18 	sra  %g1, 0x18, %g1
40004354:	da 4b 3f df 	ldsb  [ %o4 + -33 ], %o5
40004358:	80 a3 40 01 	cmp  %o5, %g1
4000435c:	22 80 00 04 	be,a   4000436c <diag_write_long_num+0x110>
40004360:	b8 07 3f ff 	add  %i4, -1, %i4
40004364:	10 bf ff dc 	b  400042d4 <diag_write_long_num+0x78>
40004368:	e6 2b 3f e0 	stb  %l3, [ %o4 + -32 ]
4000436c:	98 04 40 1c 	add  %l1, %i4, %o4
40004370:	10 bf ff d9 	b  400042d4 <diag_write_long_num+0x78>
40004374:	e6 2b 3f e0 	stb  %l3, [ %o4 + -32 ]
40004378:	81 c7 e0 08 	ret 
4000437c:	81 e8 00 00 	restore 

40004380 <diag_write_num>:
40004380:	9d e3 bf 98 	save  %sp, -104, %sp
40004384:	82 10 00 19 	mov  %i1, %g1
40004388:	9e 10 00 1a 	mov  %i2, %o7
4000438c:	9a 10 00 1b 	mov  %i3, %o5
40004390:	ba 10 00 1c 	mov  %i4, %i5
40004394:	b2 10 00 18 	mov  %i0, %i1
40004398:	b0 10 20 00 	clr  %i0
4000439c:	b4 10 00 01 	mov  %g1, %i2
400043a0:	b6 10 00 0f 	mov  %o7, %i3
400043a4:	7f ff ff ae 	call  4000425c <diag_write_long_num>
400043a8:	99 e8 00 0d 	restore  %g0, %o5, %o4
400043ac:	01 00 00 00 	nop 

400043b0 <diag_write_hex>:
400043b0:	92 10 20 10 	mov  0x10, %o1	! 10 <rom_vectors-0x3ffffff0>
400043b4:	94 10 20 2b 	mov  0x2b, %o2
400043b8:	96 10 20 00 	clr  %o3
400043bc:	98 10 20 00 	clr  %o4
400043c0:	82 13 c0 00 	mov  %o7, %g1
400043c4:	7f ff ff ef 	call  40004380 <diag_write_num>
400043c8:	9e 10 40 00 	mov  %g1, %o7
400043cc:	01 00 00 00 	nop 

400043d0 <_Z17diag_check_stringPKc>:
400043d0:	9d e3 bf 98 	save  %sp, -104, %sp
400043d4:	9a 96 20 00 	orcc  %i0, 0, %o5
400043d8:	9e 10 20 01 	mov  1, %o7
400043dc:	02 80 00 33 	be  400044a8 <_Z17diag_check_stringPKc+0xd8>
400043e0:	b0 10 20 00 	clr  %i0
400043e4:	b4 10 00 0d 	mov  %o5, %i2
400043e8:	c2 0e 80 00 	ldub  [ %i2 ], %g1
400043ec:	83 28 60 18 	sll  %g1, 0x18, %g1
400043f0:	80 a0 60 00 	cmp  %g1, 0
400043f4:	02 80 00 2d 	be  400044a8 <_Z17diag_check_stringPKc+0xd8>
400043f8:	b0 10 00 0f 	mov  %o7, %i0
400043fc:	b9 38 60 18 	sra  %g1, 0x18, %i4
40004400:	82 26 80 0d 	sub  %i2, %o5, %g1
40004404:	ba 1f 20 0a 	xor  %i4, 0xa, %i5
40004408:	b2 1f 20 08 	xor  %i4, 8, %i1
4000440c:	b6 1f 20 0d 	xor  %i4, 0xd, %i3
40004410:	b0 1f 20 09 	xor  %i4, 9, %i0
40004414:	80 a0 68 00 	cmp  %g1, 0x800
40004418:	04 80 00 03 	ble  40004424 <_Z17diag_check_stringPKc+0x54>
4000441c:	b4 06 a0 01 	inc  %i2
40004420:	9e 10 20 00 	clr  %o7
40004424:	80 a0 00 1d 	cmp  %g0, %i5
40004428:	ba 60 3f ff 	subx  %g0, -1, %i5
4000442c:	80 a0 00 1b 	cmp  %g0, %i3
40004430:	82 60 3f ff 	subx  %g0, -1, %g1
40004434:	80 97 40 01 	orcc  %i5, %g1, %g0
40004438:	02 80 00 07 	be  40004454 <_Z17diag_check_stringPKc+0x84>
4000443c:	80 a0 00 19 	cmp  %g0, %i1
40004440:	80 a3 e0 00 	cmp  %o7, 0
40004444:	32 bf ff ea 	bne,a   400043ec <_Z17diag_check_stringPKc+0x1c>
40004448:	c2 0e 80 00 	ldub  [ %i2 ], %g1
4000444c:	10 80 00 17 	b  400044a8 <_Z17diag_check_stringPKc+0xd8>
40004450:	b0 10 00 0f 	mov  %o7, %i0
40004454:	ba 60 3f ff 	subx  %g0, -1, %i5
40004458:	80 a0 00 18 	cmp  %g0, %i0
4000445c:	82 60 3f ff 	subx  %g0, -1, %g1
40004460:	80 97 40 01 	orcc  %i5, %g1, %g0
40004464:	12 bf ff f8 	bne  40004444 <_Z17diag_check_stringPKc+0x74>
40004468:	80 a3 e0 00 	cmp  %o7, 0
4000446c:	82 1f 20 7f 	xor  %i4, 0x7f, %g1
40004470:	80 a7 20 1b 	cmp  %i4, 0x1b
40004474:	02 bf ff f3 	be  40004440 <_Z17diag_check_stringPKc+0x70>
40004478:	ba 10 20 01 	mov  1, %i5
4000447c:	80 a7 20 1f 	cmp  %i4, 0x1f
40004480:	34 80 00 02 	bg,a   40004488 <_Z17diag_check_stringPKc+0xb8>
40004484:	ba 10 20 00 	clr  %i5
40004488:	80 a0 00 01 	cmp  %g0, %g1
4000448c:	82 60 3f ff 	subx  %g0, -1, %g1
40004490:	82 10 40 1d 	or  %g1, %i5, %g1
40004494:	82 08 60 ff 	and  %g1, 0xff, %g1
40004498:	80 a0 00 01 	cmp  %g0, %g1
4000449c:	ba 40 3f ff 	addx  %g0, -1, %i5
400044a0:	10 bf ff e8 	b  40004440 <_Z17diag_check_stringPKc+0x70>
400044a4:	9e 0b c0 1d 	and  %o7, %i5, %o7
400044a8:	81 c7 e0 08 	ret 
400044ac:	81 e8 00 00 	restore 

400044b0 <_Z4_cvtyPclS_>:
400044b0:	9d e3 bf 48 	save  %sp, -184, %sp
400044b4:	a0 07 bf a8 	add  %fp, -88, %l0
400044b8:	80 96 00 19 	orcc  %i0, %i1, %g0
400044bc:	a6 10 00 10 	mov  %l0, %l3
400044c0:	a2 10 20 00 	clr  %l1
400044c4:	12 80 00 0f 	bne  40004500 <_Z4_cvtyPclS_+0x50>
400044c8:	a5 3e e0 1f 	sra  %i3, 0x1f, %l2
400044cc:	82 10 20 30 	mov  0x30, %g1
400044d0:	c2 2f bf a8 	stb  %g1, [ %fp + -88 ]
400044d4:	10 80 00 06 	b  400044ec <_Z4_cvtyPclS_+0x3c>
400044d8:	a0 07 bf a9 	add  %fp, -87, %l0
400044dc:	c2 0c 00 00 	ldub  [ %l0 ], %g1
400044e0:	c2 2e 80 00 	stb  %g1, [ %i2 ]
400044e4:	b4 06 a0 01 	inc  %i2
400044e8:	a2 04 60 01 	inc  %l1
400044ec:	80 a4 c0 10 	cmp  %l3, %l0
400044f0:	32 bf ff fb 	bne,a   400044dc <_Z4_cvtyPclS_+0x2c>
400044f4:	a0 04 3f ff 	add  %l0, -1, %l0
400044f8:	10 80 00 15 	b  4000454c <_Z4_cvtyPclS_+0x9c>
400044fc:	c0 2e 80 00 	clrb  [ %i2 ]
40004500:	96 10 00 1b 	mov  %i3, %o3
40004504:	94 10 00 12 	mov  %l2, %o2
40004508:	90 10 00 18 	mov  %i0, %o0
4000450c:	40 00 1d 53 	call  4000ba58 <__umoddi3>
40004510:	92 10 00 19 	mov  %i1, %o1
40004514:	c2 0f 00 09 	ldub  [ %i4 + %o1 ], %g1
40004518:	c2 2c 00 00 	stb  %g1, [ %l0 ]
4000451c:	90 10 00 18 	mov  %i0, %o0
40004520:	92 10 00 19 	mov  %i1, %o1
40004524:	96 10 00 1b 	mov  %i3, %o3
40004528:	40 00 1c 77 	call  4000b704 <__udivdi3>
4000452c:	94 10 00 12 	mov  %l2, %o2
40004530:	b0 10 00 08 	mov  %o0, %i0
40004534:	b2 10 00 09 	mov  %o1, %i1
40004538:	80 96 00 09 	orcc  %i0, %o1, %g0
4000453c:	12 bf ff f1 	bne  40004500 <_Z4_cvtyPclS_+0x50>
40004540:	a0 04 20 01 	inc  %l0
40004544:	10 bf ff eb 	b  400044f0 <_Z4_cvtyPclS_+0x40>
40004548:	80 a4 c0 10 	cmp  %l3, %l0
4000454c:	81 c7 e0 08 	ret 
40004550:	91 e8 00 11 	restore  %g0, %l1, %o0
40004554:	40 00 4e 44 	call  40017e64 <__heap1+0x455c>
40004558:	40 00 4d d4 	call  40017ca8 <__heap1+0x43a0>
4000455c:	40 00 4d d4 	call  40017cac <__heap1+0x43a4>
40004560:	40 00 4d d4 	call  40017cb0 <__heap1+0x43a8>
40004564:	40 00 4d d4 	call  40017cb4 <__heap1+0x43ac>
40004568:	40 00 4d d4 	call  40017cb8 <__heap1+0x43b0>
4000456c:	40 00 4d d4 	call  40017cbc <__heap1+0x43b4>
40004570:	40 00 4d d4 	call  40017cc0 <__heap1+0x43b8>
40004574:	40 00 4d d4 	call  40017cc4 <__heap1+0x43bc>
40004578:	40 00 4d d4 	call  40017cc8 <__heap1+0x43c0>
4000457c:	40 00 4d d4 	call  40017ccc <__heap1+0x43c4>
40004580:	40 00 4d d4 	call  40017cd0 <__heap1+0x43c8>
40004584:	40 00 4d d4 	call  40017cd4 <__heap1+0x43cc>
40004588:	40 00 4d d4 	call  40017cd8 <__heap1+0x43d0>
4000458c:	40 00 4d d4 	call  40017cdc <__heap1+0x43d4>
40004590:	40 00 4d d4 	call  40017ce0 <__heap1+0x43d8>
40004594:	40 00 4d d4 	call  40017ce4 <__heap1+0x43dc>
40004598:	40 00 4e 44 	call  40017ea8 <__heap1+0x45a0>
4000459c:	40 00 4d d4 	call  40017cec <__heap1+0x43e4>
400045a0:	40 00 4d d4 	call  40017cf0 <__heap1+0x43e8>
400045a4:	40 00 4e 60 	call  40017f24 <__heap1+0x461c>
400045a8:	40 00 4d d4 	call  40017cf8 <__heap1+0x43f0>
400045ac:	40 00 4d d4 	call  40017cfc <__heap1+0x43f4>
400045b0:	40 00 4d d4 	call  40017d00 <__heap1+0x43f8>
400045b4:	40 00 4d d4 	call  40017d04 <__heap1+0x43fc>
400045b8:	40 00 4d d4 	call  40017d08 <__heap1+0x4400>
400045bc:	40 00 4d d4 	call  40017d0c <__heap1+0x4404>
400045c0:	40 00 4d d4 	call  40017d10 <__heap1+0x4408>
400045c4:	40 00 4d d4 	call  40017d14 <__heap1+0x440c>
400045c8:	40 00 4d d4 	call  40017d18 <__heap1+0x4410>
400045cc:	40 00 4d d4 	call  40017d1c <__heap1+0x4414>
400045d0:	40 00 4d d4 	call  40017d20 <__heap1+0x4418>
400045d4:	40 00 4e 44 	call  40017ee4 <__heap1+0x45dc>
400045d8:	40 00 4d d4 	call  40017d28 <__heap1+0x4420>
400045dc:	40 00 4d d4 	call  40017d2c <__heap1+0x4424>
400045e0:	40 00 4d d4 	call  40017d30 <__heap1+0x4428>
400045e4:	40 00 4d d4 	call  40017d34 <__heap1+0x442c>
400045e8:	40 00 4d d4 	call  40017d38 <__heap1+0x4430>
400045ec:	40 00 4d d4 	call  40017d3c <__heap1+0x4434>
400045f0:	40 00 4d d4 	call  40017d40 <__heap1+0x4438>
400045f4:	40 00 4d d4 	call  40017d44 <__heap1+0x443c>
400045f8:	40 00 4d d4 	call  40017d48 <__heap1+0x4440>
400045fc:	40 00 4d d4 	call  40017d4c <__heap1+0x4444>
40004600:	40 00 4d d4 	call  40017d50 <__heap1+0x4448>
40004604:	40 00 4d b0 	call  40017cc4 <__heap1+0x43bc>
40004608:	40 00 4d d4 	call  40017d58 <__heap1+0x4450>
4000460c:	40 00 4d d4 	call  40017d5c <__heap1+0x4454>
40004610:	40 00 4d d4 	call  40017d60 <__heap1+0x4458>
40004614:	40 00 4d d4 	call  40017d64 <__heap1+0x445c>
40004618:	40 00 4e 44 	call  40017f28 <__heap1+0x4620>
4000461c:	40 00 4d d4 	call  40017d6c <__heap1+0x4464>
40004620:	40 00 4d d4 	call  40017d70 <__heap1+0x4468>
40004624:	40 00 4d b0 	call  40017ce4 <__heap1+0x43dc>
40004628:	40 00 49 ec 	call  40016dd8 <__heap1+0x34d0>
4000462c:	40 00 4a a8 	call  400170cc <__heap1+0x37c4>
40004630:	40 00 4a a8 	call  400170d0 <__heap1+0x37c8>
40004634:	40 00 4a a8 	call  400170d4 <__heap1+0x37cc>
40004638:	40 00 4a a8 	call  400170d8 <__heap1+0x37d0>
4000463c:	40 00 4a a8 	call  400170dc <__heap1+0x37d4>
40004640:	40 00 4a a8 	call  400170e0 <__heap1+0x37d8>
40004644:	40 00 4a a8 	call  400170e4 <__heap1+0x37dc>
40004648:	40 00 4a a8 	call  400170e8 <__heap1+0x37e0>
4000464c:	40 00 4a a8 	call  400170ec <__heap1+0x37e4>
40004650:	40 00 4a a8 	call  400170f0 <__heap1+0x37e8>
40004654:	40 00 4a a8 	call  400170f4 <__heap1+0x37ec>
40004658:	40 00 4a a8 	call  400170f8 <__heap1+0x37f0>
4000465c:	40 00 4a a8 	call  400170fc <__heap1+0x37f4>
40004660:	40 00 4a a8 	call  40017100 <__heap1+0x37f8>
40004664:	40 00 4a a8 	call  40017104 <__heap1+0x37fc>
40004668:	40 00 4a a8 	call  40017108 <__heap1+0x3800>
4000466c:	40 00 4a a8 	call  4001710c <__heap1+0x3804>
40004670:	40 00 4a a8 	call  40017110 <__heap1+0x3808>
40004674:	40 00 4a a8 	call  40017114 <__heap1+0x380c>
40004678:	40 00 4a a8 	call  40017118 <__heap1+0x3810>
4000467c:	40 00 4a a8 	call  4001711c <__heap1+0x3814>
40004680:	40 00 4a a8 	call  40017120 <__heap1+0x3818>
40004684:	40 00 4a a8 	call  40017124 <__heap1+0x381c>
40004688:	40 00 4a a8 	call  40017128 <__heap1+0x3820>
4000468c:	40 00 4a a8 	call  4001712c <__heap1+0x3824>
40004690:	40 00 4a a8 	call  40017130 <__heap1+0x3828>
40004694:	40 00 4a a8 	call  40017134 <__heap1+0x382c>
40004698:	40 00 4a a8 	call  40017138 <__heap1+0x3830>
4000469c:	40 00 4d 24 	call  40017b2c <__heap1+0x4224>
400046a0:	40 00 4d 9c 	call  40017d10 <__heap1+0x4408>
400046a4:	40 00 4b bc 	call  40017594 <__heap1+0x3c8c>
400046a8:	40 00 4a a8 	call  40017148 <__heap1+0x3840>
400046ac:	40 00 4a a8 	call  4001714c <__heap1+0x3844>
400046b0:	40 00 4a a8 	call  40017150 <__heap1+0x3848>
400046b4:	40 00 4a a8 	call  40017154 <__heap1+0x384c>
400046b8:	40 00 4a a8 	call  40017158 <__heap1+0x3850>
400046bc:	40 00 4a a8 	call  4001715c <__heap1+0x3854>
400046c0:	40 00 4a a8 	call  40017160 <__heap1+0x3858>
400046c4:	40 00 4a a8 	call  40017164 <__heap1+0x385c>
400046c8:	40 00 4a a8 	call  40017168 <__heap1+0x3860>
400046cc:	40 00 4a a8 	call  4001716c <__heap1+0x3864>
400046d0:	40 00 4a a8 	call  40017170 <__heap1+0x3868>
400046d4:	40 00 4a a8 	call  40017174 <__heap1+0x386c>
400046d8:	40 00 4a a8 	call  40017178 <__heap1+0x3870>
400046dc:	40 00 4a a8 	call  4001717c <__heap1+0x3874>
400046e0:	40 00 4b e8 	call  40017680 <__heap1+0x3d78>
400046e4:	40 00 4a a8 	call  40017184 <__heap1+0x387c>
400046e8:	40 00 4b bc 	call  400175d8 <__heap1+0x3cd0>
400046ec:	40 00 4a a8 	call  4001718c <__heap1+0x3884>
400046f0:	40 00 4a a8 	call  40017190 <__heap1+0x3888>
400046f4:	40 00 4b bc 	call  400175e4 <__heap1+0x3cdc>
400046f8:	40 00 4a a8 	call  40017198 <__heap1+0x3890>
400046fc:	40 00 4a a8 	call  4001719c <__heap1+0x3894>
40004700:	40 00 4a a8 	call  400171a0 <__heap1+0x3898>
40004704:	40 00 4a a8 	call  400171a4 <__heap1+0x389c>
40004708:	40 00 4a a8 	call  400171a8 <__heap1+0x38a0>
4000470c:	40 00 4a a8 	call  400171ac <__heap1+0x38a4>
40004710:	40 00 4a a8 	call  400171b0 <__heap1+0x38a8>
40004714:	40 00 4a a8 	call  400171b4 <__heap1+0x38ac>
40004718:	40 00 4a a8 	call  400171b8 <__heap1+0x38b0>
4000471c:	40 00 4d 24 	call  40017bac <__heap1+0x42a4>
40004720:	40 00 4d 9c 	call  40017d90 <__heap1+0x4488>
40004724:	40 00 4b bc 	call  40017614 <__heap1+0x3d0c>
40004728:	40 00 4a a8 	call  400171c8 <__heap1+0x38c0>
4000472c:	40 00 4a a8 	call  400171cc <__heap1+0x38c4>
40004730:	40 00 4a a8 	call  400171d0 <__heap1+0x38c8>
40004734:	40 00 4a a8 	call  400171d4 <__heap1+0x38cc>
40004738:	40 00 4a a8 	call  400171d8 <__heap1+0x38d0>
4000473c:	40 00 4a a8 	call  400171dc <__heap1+0x38d4>
40004740:	40 00 4a a8 	call  400171e0 <__heap1+0x38d8>
40004744:	40 00 4a a8 	call  400171e4 <__heap1+0x38dc>
40004748:	40 00 4a a8 	call  400171e8 <__heap1+0x38e0>
4000474c:	40 00 4a a8 	call  400171ec <__heap1+0x38e4>
40004750:	40 00 4a a8 	call  400171f0 <__heap1+0x38e8>
40004754:	40 00 4b 94 	call  400175a4 <__heap1+0x3c9c>
40004758:	40 00 4a a8 	call  400171f8 <__heap1+0x38f0>
4000475c:	40 00 4a a8 	call  400171fc <__heap1+0x38f4>
40004760:	40 00 4b e8 	call  40017700 <__heap1+0x3df8>
40004764:	40 00 4a a8 	call  40017204 <__heap1+0x38fc>
40004768:	40 00 4b bc 	call  40017658 <__heap1+0x3d50>
4000476c:	40 00 4a a8 	call  4001720c <__heap1+0x3904>
40004770:	40 00 4a a8 	call  40017210 <__heap1+0x3908>
40004774:	40 00 4b bc 	call  40017664 <__heap1+0x3d5c>
40004778:	40 00 4a 1c 	call  40016fe8 <__heap1+0x36e0>
4000477c:	40 00 4a 80 	call  4001717c <__heap1+0x3874>
40004780:	40 00 4a 1c 	call  40016ff0 <__heap1+0x36e8>
40004784:	40 00 4a 80 	call  40017184 <__heap1+0x387c>
40004788:	40 00 4a 80 	call  40017188 <__heap1+0x3880>
4000478c:	40 00 4a 80 	call  4001718c <__heap1+0x3884>
40004790:	40 00 4a 80 	call  40017190 <__heap1+0x3888>
40004794:	40 00 4a 80 	call  40017194 <__heap1+0x388c>
40004798:	40 00 4a 80 	call  40017198 <__heap1+0x3890>
4000479c:	40 00 4a 80 	call  4001719c <__heap1+0x3894>
400047a0:	40 00 4a 80 	call  400171a0 <__heap1+0x3898>
400047a4:	40 00 4a 80 	call  400171a4 <__heap1+0x389c>
400047a8:	40 00 4a 80 	call  400171a8 <__heap1+0x38a0>
400047ac:	40 00 4a 80 	call  400171ac <__heap1+0x38a4>
400047b0:	40 00 4a 80 	call  400171b0 <__heap1+0x38a8>
400047b4:	40 00 4a 80 	call  400171b4 <__heap1+0x38ac>
400047b8:	40 00 4a 80 	call  400171b8 <__heap1+0x38b0>
400047bc:	40 00 4a 80 	call  400171bc <__heap1+0x38b4>
400047c0:	40 00 4a 80 	call  400171c0 <__heap1+0x38b8>
400047c4:	40 00 4a 1c 	call  40017034 <__heap1+0x372c>
400047c8:	40 00 4a 80 	call  400171c8 <__heap1+0x38c0>
400047cc:	40 00 4a 80 	call  400171cc <__heap1+0x38c4>
400047d0:	40 00 4a 1c 	call  40017040 <__heap1+0x3738>
400047d4:	40 00 4a 80 	call  400171d4 <__heap1+0x38cc>
400047d8:	40 00 4a 80 	call  400171d8 <__heap1+0x38d0>
400047dc:	40 00 4a 80 	call  400171dc <__heap1+0x38d4>
400047e0:	40 00 4a 80 	call  400171e0 <__heap1+0x38d8>
400047e4:	40 00 4a 80 	call  400171e4 <__heap1+0x38dc>
400047e8:	40 00 4a 80 	call  400171e8 <__heap1+0x38e0>
400047ec:	40 00 4a 80 	call  400171ec <__heap1+0x38e4>
400047f0:	40 00 4a 80 	call  400171f0 <__heap1+0x38e8>
400047f4:	40 00 4a 80 	call  400171f4 <__heap1+0x38ec>
400047f8:	40 00 4a 1c 	call  40017068 <__heap1+0x3760>
400047fc:	40 00 4a 80 	call  400171fc <__heap1+0x38f4>
40004800:	40 00 4a 1c 	call  40017070 <__heap1+0x3768>
40004804:	40 00 4a 80 	call  40017204 <__heap1+0x38fc>
40004808:	40 00 4a 80 	call  40017208 <__heap1+0x3900>
4000480c:	40 00 4a 80 	call  4001720c <__heap1+0x3904>
40004810:	40 00 4a 80 	call  40017210 <__heap1+0x3908>
40004814:	40 00 4a 80 	call  40017214 <__heap1+0x390c>
40004818:	40 00 4a 80 	call  40017218 <__heap1+0x3910>
4000481c:	40 00 4a 80 	call  4001721c <__heap1+0x3914>
40004820:	40 00 4a 80 	call  40017220 <__heap1+0x3918>
40004824:	40 00 4a 80 	call  40017224 <__heap1+0x391c>
40004828:	40 00 4a 80 	call  40017228 <__heap1+0x3920>
4000482c:	40 00 4a 80 	call  4001722c <__heap1+0x3924>
40004830:	40 00 4a 18 	call  40017090 <__heap1+0x3788>
40004834:	40 00 4a 80 	call  40017234 <__heap1+0x392c>
40004838:	40 00 4a 80 	call  40017238 <__heap1+0x3930>
4000483c:	40 00 4a 80 	call  4001723c <__heap1+0x3934>
40004840:	40 00 4a 80 	call  40017240 <__heap1+0x3938>
40004844:	40 00 4a 1c 	call  400170b4 <__heap1+0x37ac>
40004848:	40 00 4a 80 	call  40017248 <__heap1+0x3940>
4000484c:	40 00 4a 80 	call  4001724c <__heap1+0x3944>
40004850:	40 00 4a 1c 	call  400170c0 <__heap1+0x37b8>

40004854 <_Z8_vprintfPFvcPPvES0_PKcS_>:
40004854:	9d e3 bf 48 	save  %sp, -184, %sp
40004858:	7f ff fe de 	call  400043d0 <_Z17diag_check_stringPKc>
4000485c:	90 10 00 1a 	mov  %i2, %o0
40004860:	ae 10 00 18 	mov  %i0, %l7
40004864:	80 a2 20 00 	cmp  %o0, 0
40004868:	b8 10 20 00 	clr  %i4
4000486c:	ba 10 20 00 	clr  %i5
40004870:	b0 10 20 00 	clr  %i0
40004874:	02 80 00 49 	be  40004998 <_Z8_vprintfPFvcPPvES0_PKcS_+0x144>
40004878:	aa 10 20 00 	clr  %l5
4000487c:	c2 0e 80 00 	ldub  [ %i2 ], %g1
40004880:	9b 28 60 18 	sll  %g1, 0x18, %o5
40004884:	a2 10 00 01 	mov  %g1, %l1
40004888:	80 a3 60 00 	cmp  %o5, 0
4000488c:	02 80 01 7f 	be  40004e88 <_Z8_vprintfPFvcPPvES0_PKcS_+0x634>
40004890:	b4 06 a0 01 	inc  %i2
40004894:	83 2c 60 18 	sll  %l1, 0x18, %g1
40004898:	91 38 60 18 	sra  %g1, 0x18, %o0
4000489c:	80 a2 20 25 	cmp  %o0, 0x25
400048a0:	12 80 00 54 	bne  400049f0 <_Z8_vprintfPFvcPPvES0_PKcS_+0x19c>
400048a4:	94 10 20 00 	clr  %o2
400048a8:	da 0e 80 00 	ldub  [ %i2 ], %o5
400048ac:	83 2b 60 18 	sll  %o5, 0x18, %g1
400048b0:	83 38 60 18 	sra  %g1, 0x18, %g1
400048b4:	a2 10 00 0d 	mov  %o5, %l1
400048b8:	80 a0 60 2d 	cmp  %g1, 0x2d
400048bc:	b4 06 a0 01 	inc  %i2
400048c0:	96 10 20 00 	clr  %o3
400048c4:	c0 27 bf a8 	clr  [ %fp + -88 ]
400048c8:	02 80 00 ad 	be  40004b7c <_Z8_vprintfPFvcPPvES0_PKcS_+0x328>
400048cc:	a4 10 20 00 	clr  %l2
400048d0:	a1 2c 60 18 	sll  %l1, 0x18, %l0
400048d4:	83 3c 20 18 	sra  %l0, 0x18, %g1
400048d8:	80 a0 60 30 	cmp  %g1, 0x30
400048dc:	02 80 00 a1 	be  40004b60 <_Z8_vprintfPFvcPPvES0_PKcS_+0x30c>
400048e0:	c0 27 bf ac 	clr  [ %fp + -84 ]
400048e4:	82 04 7f d0 	add  %l1, -48, %g1
400048e8:	82 08 60 ff 	and  %g1, 0xff, %g1
400048ec:	80 a0 60 09 	cmp  %g1, 9
400048f0:	28 80 00 06 	bleu,a   40004908 <_Z8_vprintfPFvcPPvES0_PKcS_+0xb4>
400048f4:	c2 0e 80 00 	ldub  [ %i2 ], %g1
400048f8:	10 80 00 12 	b  40004940 <_Z8_vprintfPFvcPPvES0_PKcS_+0xec>
400048fc:	83 3c 20 18 	sra  %l0, 0x18, %g1
40004900:	a1 2c 60 18 	sll  %l1, 0x18, %l0
40004904:	c2 0e 80 00 	ldub  [ %i2 ], %g1
40004908:	9b 2c a0 02 	sll  %l2, 2, %o5
4000490c:	9a 03 40 12 	add  %o5, %l2, %o5
40004910:	a2 10 00 01 	mov  %g1, %l1
40004914:	9a 03 40 0d 	add  %o5, %o5, %o5
40004918:	99 3c 20 18 	sra  %l0, 0x18, %o4
4000491c:	82 00 7f d0 	add  %g1, -48, %g1
40004920:	9a 03 40 0c 	add  %o5, %o4, %o5
40004924:	82 08 60 ff 	and  %g1, 0xff, %g1
40004928:	80 a0 60 09 	cmp  %g1, 9
4000492c:	a4 03 7f d0 	add  %o5, -48, %l2
40004930:	08 bf ff f4 	bleu  40004900 <_Z8_vprintfPFvcPPvES0_PKcS_+0xac>
40004934:	b4 06 a0 01 	inc  %i2
40004938:	a1 2c 60 18 	sll  %l1, 0x18, %l0
4000493c:	83 3c 20 18 	sra  %l0, 0x18, %g1
40004940:	80 a0 60 2e 	cmp  %g1, 0x2e
40004944:	22 80 00 75 	be,a   40004b18 <_Z8_vprintfPFvcPPvES0_PKcS_+0x2c4>
40004948:	da 0e 80 00 	ldub  [ %i2 ], %o5
4000494c:	83 3c 20 18 	sra  %l0, 0x18, %g1
40004950:	80 a0 60 6c 	cmp  %g1, 0x6c
40004954:	02 80 00 62 	be  40004adc <_Z8_vprintfPFvcPPvES0_PKcS_+0x288>
40004958:	a8 10 20 00 	clr  %l4
4000495c:	83 3c 20 18 	sra  %l0, 0x18, %g1
40004960:	80 a0 60 7a 	cmp  %g1, 0x7a
40004964:	22 80 00 5a 	be,a   40004acc <_Z8_vprintfPFvcPPvES0_PKcS_+0x278>
40004968:	c2 0e 80 00 	ldub  [ %i2 ], %g1
4000496c:	82 04 7f be 	add  %l1, -66, %g1
40004970:	82 08 60 ff 	and  %g1, 0xff, %g1
40004974:	80 a0 60 36 	cmp  %g1, 0x36
40004978:	38 80 00 43 	bgu,a   40004a84 <_Z8_vprintfPFvcPPvES0_PKcS_+0x230>
4000497c:	82 04 7f db 	add  %l1, -37, %g1
40004980:	1b 10 00 11 	sethi  %hi(0x40004400), %o5
40004984:	83 28 60 02 	sll  %g1, 2, %g1
40004988:	9a 13 63 78 	or  %o5, 0x378, %o5
4000498c:	d8 03 40 01 	ld  [ %o5 + %g1 ], %o4
40004990:	81 c3 00 00 	jmp  %o4
40004994:	01 00 00 00 	nop 
40004998:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
4000499c:	7f ff fe 20 	call  4000421c <diag_write_string>
400049a0:	90 12 22 80 	or  %o0, 0x280, %o0	! 4000d680 <__FUNCTION__.0+0x48>
400049a4:	7f ff fe 83 	call  400043b0 <diag_write_hex>
400049a8:	90 10 00 1a 	mov  %i2, %o0
400049ac:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
400049b0:	7f ff fe 1b 	call  4000421c <diag_write_string>
400049b4:	90 12 22 98 	or  %o0, 0x298, %o0	! 4000d698 <__FUNCTION__.0+0x60>
400049b8:	a0 10 20 07 	mov  7, %l0
400049bc:	7f ff fe 02 	call  400041c4 <diag_write_char>
400049c0:	90 10 20 20 	mov  0x20, %o0
400049c4:	7f ff fe 7b 	call  400043b0 <diag_write_hex>
400049c8:	d0 06 c0 00 	ld  [ %i3 ], %o0
400049cc:	a0 84 3f ff 	addcc  %l0, -1, %l0
400049d0:	1c bf ff fb 	bpos  400049bc <_Z8_vprintfPFvcPPvES0_PKcS_+0x168>
400049d4:	b6 06 e0 04 	add  %i3, 4, %i3
400049d8:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
400049dc:	7f ff fe 10 	call  4000421c <diag_write_string>
400049e0:	90 12 22 a0 	or  %o0, 0x2a0, %o0	! 4000d6a0 <__FUNCTION__.0+0x68>
400049e4:	10 80 01 29 	b  40004e88 <_Z8_vprintfPFvcPPvES0_PKcS_+0x634>
400049e8:	b0 10 20 00 	clr  %i0
400049ec:	90 10 20 25 	mov  0x25, %o0
400049f0:	9f c5 c0 00 	call  %l7
400049f4:	92 10 00 19 	mov  %i1, %o1
400049f8:	b0 06 20 01 	inc  %i0
400049fc:	c2 0e 80 00 	ldub  [ %i2 ], %g1
40004a00:	9b 28 60 18 	sll  %g1, 0x18, %o5
40004a04:	a2 10 00 01 	mov  %g1, %l1
40004a08:	80 a3 60 00 	cmp  %o5, 0
40004a0c:	12 bf ff a2 	bne  40004894 <_Z8_vprintfPFvcPPvES0_PKcS_+0x40>
40004a10:	b4 06 a0 01 	inc  %i2
40004a14:	30 80 01 1d 	b,a   40004e88 <_Z8_vprintfPFvcPPvES0_PKcS_+0x634>
40004a18:	96 10 20 01 	mov  1, %o3
40004a1c:	80 a2 a0 00 	cmp  %o2, 0
40004a20:	02 80 00 fd 	be  40004e14 <_Z8_vprintfPFvcPPvES0_PKcS_+0x5c0>
40004a24:	da 06 c0 00 	ld  [ %i3 ], %o5
40004a28:	d8 06 e0 04 	ld  [ %i3 + 4 ], %o4
40004a2c:	da 27 bf b0 	st  %o5, [ %fp + -80 ]
40004a30:	d8 27 bf b4 	st  %o4, [ %fp + -76 ]
40004a34:	b6 06 e0 08 	add  %i3, 8, %i3
40004a38:	f8 1f bf b0 	ldd  [ %fp + -80 ], %i4
40004a3c:	83 2c 60 18 	sll  %l1, 0x18, %g1
40004a40:	83 38 60 18 	sra  %g1, 0x18, %g1
40004a44:	9a 18 60 64 	xor  %g1, 0x64, %o5
40004a48:	80 a0 00 0d 	cmp  %g0, %o5
40004a4c:	98 60 3f ff 	subx  %g0, -1, %o4
40004a50:	82 18 60 44 	xor  %g1, 0x44, %g1
40004a54:	80 a0 00 01 	cmp  %g0, %g1
40004a58:	9a 60 3f ff 	subx  %g0, -1, %o5
40004a5c:	80 93 00 0d 	orcc  %o4, %o5, %g0
40004a60:	02 80 00 e5 	be  40004df4 <_Z8_vprintfPFvcPPvES0_PKcS_+0x5a0>
40004a64:	80 a2 e0 00 	cmp  %o3, 0
40004a68:	80 a7 20 00 	cmp  %i4, 0
40004a6c:	16 80 00 06 	bge  40004a84 <_Z8_vprintfPFvcPPvES0_PKcS_+0x230>
40004a70:	82 04 7f db 	add  %l1, -37, %g1
40004a74:	ba a0 00 1d 	subcc  %g0, %i5, %i5
40004a78:	b8 60 00 1c 	subx  %g0, %i4, %i4
40004a7c:	a8 10 20 2d 	mov  0x2d, %l4
40004a80:	82 04 7f db 	add  %l1, -37, %g1
40004a84:	82 08 60 ff 	and  %g1, 0xff, %g1
40004a88:	80 a0 60 53 	cmp  %g1, 0x53
40004a8c:	18 80 00 07 	bgu  40004aa8 <_Z8_vprintfPFvcPPvES0_PKcS_+0x254>
40004a90:	1b 10 00 11 	sethi  %hi(0x40004400), %o5
40004a94:	83 28 60 02 	sll  %g1, 2, %g1
40004a98:	9a 13 62 28 	or  %o5, 0x228, %o5
40004a9c:	d8 03 40 01 	ld  [ %o5 + %g1 ], %o4
40004aa0:	81 c3 00 00 	jmp  %o4
40004aa4:	01 00 00 00 	nop 
40004aa8:	90 10 20 25 	mov  0x25, %o0	! 25 <rom_vectors-0x3fffffdb>
40004aac:	9f c5 c0 00 	call  %l7
40004ab0:	92 10 00 19 	mov  %i1, %o1
40004ab4:	91 2c 60 18 	sll  %l1, 0x18, %o0
40004ab8:	91 3a 20 18 	sra  %o0, 0x18, %o0
40004abc:	9f c5 c0 00 	call  %l7
40004ac0:	92 10 00 19 	mov  %i1, %o1
40004ac4:	10 bf ff ce 	b  400049fc <_Z8_vprintfPFvcPPvES0_PKcS_+0x1a8>
40004ac8:	b0 06 20 02 	add  %i0, 2, %i0
40004acc:	b4 06 a0 01 	inc  %i2
40004ad0:	a2 10 00 01 	mov  %g1, %l1
40004ad4:	10 bf ff a6 	b  4000496c <_Z8_vprintfPFvcPPvES0_PKcS_+0x118>
40004ad8:	96 10 20 01 	mov  1, %o3
40004adc:	c2 0e 80 00 	ldub  [ %i2 ], %g1
40004ae0:	9b 28 60 18 	sll  %g1, 0x18, %o5
40004ae4:	a2 10 00 01 	mov  %g1, %l1
40004ae8:	83 3b 60 18 	sra  %o5, 0x18, %g1
40004aec:	80 a0 60 6c 	cmp  %g1, 0x6c
40004af0:	b4 06 a0 01 	inc  %i2
40004af4:	a0 10 00 0d 	mov  %o5, %l0
40004af8:	12 bf ff 99 	bne  4000495c <_Z8_vprintfPFvcPPvES0_PKcS_+0x108>
40004afc:	96 10 20 01 	mov  1, %o3
40004b00:	c2 0e 80 00 	ldub  [ %i2 ], %g1
40004b04:	a2 10 00 01 	mov  %g1, %l1
40004b08:	b4 06 a0 01 	inc  %i2
40004b0c:	94 10 20 01 	mov  1, %o2
40004b10:	10 bf ff 93 	b  4000495c <_Z8_vprintfPFvcPPvES0_PKcS_+0x108>
40004b14:	a1 28 60 18 	sll  %g1, 0x18, %l0
40004b18:	82 03 7f d0 	add  %o5, -48, %g1
40004b1c:	82 08 60 ff 	and  %g1, 0xff, %g1
40004b20:	80 a0 60 09 	cmp  %g1, 9
40004b24:	c2 07 bf ac 	ld  [ %fp + -84 ], %g1
40004b28:	82 00 60 01 	inc  %g1
40004b2c:	a2 10 00 0d 	mov  %o5, %l1
40004b30:	b4 06 a0 01 	inc  %i2
40004b34:	18 80 00 09 	bgu  40004b58 <_Z8_vprintfPFvcPPvES0_PKcS_+0x304>
40004b38:	c2 27 bf ac 	st  %g1, [ %fp + -84 ]
40004b3c:	da 0e 80 00 	ldub  [ %i2 ], %o5
40004b40:	82 03 7f d0 	add  %o5, -48, %g1
40004b44:	82 08 60 ff 	and  %g1, 0xff, %g1
40004b48:	a2 10 00 0d 	mov  %o5, %l1
40004b4c:	80 a0 60 09 	cmp  %g1, 9
40004b50:	08 bf ff fb 	bleu  40004b3c <_Z8_vprintfPFvcPPvES0_PKcS_+0x2e8>
40004b54:	b4 06 a0 01 	inc  %i2
40004b58:	10 bf ff 7d 	b  4000494c <_Z8_vprintfPFvcPPvES0_PKcS_+0xf8>
40004b5c:	a1 2c 60 18 	sll  %l1, 0x18, %l0
40004b60:	c2 0e 80 00 	ldub  [ %i2 ], %g1
40004b64:	a2 10 00 01 	mov  %g1, %l1
40004b68:	82 10 20 01 	mov  1, %g1
40004b6c:	b4 06 a0 01 	inc  %i2
40004b70:	c2 27 bf ac 	st  %g1, [ %fp + -84 ]
40004b74:	10 bf ff 5c 	b  400048e4 <_Z8_vprintfPFvcPPvES0_PKcS_+0x90>
40004b78:	a1 2c 60 18 	sll  %l1, 0x18, %l0
40004b7c:	c2 0e 80 00 	ldub  [ %i2 ], %g1
40004b80:	a2 10 00 01 	mov  %g1, %l1
40004b84:	82 10 20 01 	mov  1, %g1
40004b88:	b4 06 a0 01 	inc  %i2
40004b8c:	10 bf ff 51 	b  400048d0 <_Z8_vprintfPFvcPPvES0_PKcS_+0x7c>
40004b90:	c2 27 bf a8 	st  %g1, [ %fp + -88 ]
40004b94:	90 10 20 30 	mov  0x30, %o0
40004b98:	9f c5 c0 00 	call  %l7
40004b9c:	92 10 00 19 	mov  %i1, %o1
40004ba0:	90 10 20 78 	mov  0x78, %o0
40004ba4:	9f c5 c0 00 	call  %l7
40004ba8:	92 10 00 19 	mov  %i1, %o1
40004bac:	82 10 20 01 	mov  1, %g1
40004bb0:	b0 06 20 02 	add  %i0, 2, %i0
40004bb4:	c2 27 bf ac 	st  %g1, [ %fp + -84 ]
40004bb8:	a4 10 20 08 	mov  8, %l2
40004bbc:	82 04 7f bc 	add  %l1, -68, %g1
40004bc0:	82 08 60 ff 	and  %g1, 0xff, %g1
40004bc4:	80 a0 60 34 	cmp  %g1, 0x34
40004bc8:	18 80 00 1a 	bgu  40004c30 <_Z8_vprintfPFvcPPvES0_PKcS_+0x3dc>
40004bcc:	a6 07 bf b8 	add  %fp, -72, %l3
40004bd0:	1b 10 00 11 	sethi  %hi(0x40004400), %o5
40004bd4:	83 28 60 02 	sll  %g1, 2, %g1
40004bd8:	9a 13 61 54 	or  %o5, 0x154, %o5
40004bdc:	d8 03 40 01 	ld  [ %o5 + %g1 ], %o4
40004be0:	81 c3 00 00 	jmp  %o4
40004be4:	01 00 00 00 	nop 
40004be8:	e6 06 c0 00 	ld  [ %i3 ], %l3
40004bec:	80 a4 e0 00 	cmp  %l3, 0
40004bf0:	02 80 00 92 	be  40004e38 <_Z8_vprintfPFvcPPvES0_PKcS_+0x5e4>
40004bf4:	b6 06 e0 04 	add  %i3, 4, %i3
40004bf8:	7f ff fd f6 	call  400043d0 <_Z17diag_check_stringPKc>
40004bfc:	90 10 00 13 	mov  %l3, %o0
40004c00:	80 a2 20 00 	cmp  %o0, 0
40004c04:	02 80 00 9a 	be  40004e6c <_Z8_vprintfPFvcPPvES0_PKcS_+0x618>
40004c08:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
40004c0c:	c2 4c c0 00 	ldsb  [ %l3 ], %g1
40004c10:	80 a0 60 00 	cmp  %g1, 0
40004c14:	02 80 00 07 	be  40004c30 <_Z8_vprintfPFvcPPvES0_PKcS_+0x3dc>
40004c18:	aa 10 20 00 	clr  %l5
40004c1c:	aa 05 60 01 	inc  %l5
40004c20:	c2 4c c0 15 	ldsb  [ %l3 + %l5 ], %g1
40004c24:	80 a0 60 00 	cmp  %g1, 0
40004c28:	32 bf ff fe 	bne,a   40004c20 <_Z8_vprintfPFvcPPvES0_PKcS_+0x3cc>
40004c2c:	aa 05 60 01 	inc  %l5
40004c30:	ac 05 7f ff 	add  %l5, -1, %l6
40004c34:	a9 2d 20 18 	sll  %l4, 0x18, %l4
40004c38:	91 3d 20 18 	sra  %l4, 0x18, %o0
40004c3c:	80 a0 00 08 	cmp  %g0, %o0
40004c40:	a4 24 80 15 	sub  %l2, %l5, %l2
40004c44:	a4 64 a0 00 	subx  %l2, 0, %l2
40004c48:	c2 07 bf ac 	ld  [ %fp + -84 ], %g1
40004c4c:	80 a0 60 00 	cmp  %g1, 0
40004c50:	02 80 00 05 	be  40004c64 <_Z8_vprintfPFvcPPvES0_PKcS_+0x410>
40004c54:	a2 10 20 20 	mov  0x20, %l1
40004c58:	80 a2 20 00 	cmp  %o0, 0
40004c5c:	12 80 00 72 	bne  40004e24 <_Z8_vprintfPFvcPPvES0_PKcS_+0x5d0>
40004c60:	a2 10 20 30 	mov  0x30, %l1
40004c64:	c2 07 bf a8 	ld  [ %fp + -88 ], %g1
40004c68:	80 a0 60 00 	cmp  %g1, 0
40004c6c:	12 80 00 0e 	bne  40004ca4 <_Z8_vprintfPFvcPPvES0_PKcS_+0x450>
40004c70:	91 3d 20 18 	sra  %l4, 0x18, %o0
40004c74:	82 94 a0 00 	orcc  %l2, 0, %g1
40004c78:	04 80 00 0b 	ble  40004ca4 <_Z8_vprintfPFvcPPvES0_PKcS_+0x450>
40004c7c:	a4 04 bf ff 	add  %l2, -1, %l2
40004c80:	a1 2c 60 18 	sll  %l1, 0x18, %l0
40004c84:	91 3c 20 18 	sra  %l0, 0x18, %o0
40004c88:	9f c5 c0 00 	call  %l7
40004c8c:	92 10 00 19 	mov  %i1, %o1
40004c90:	82 94 a0 00 	orcc  %l2, 0, %g1
40004c94:	b0 06 20 01 	inc  %i0
40004c98:	14 bf ff fb 	bg  40004c84 <_Z8_vprintfPFvcPPvES0_PKcS_+0x430>
40004c9c:	a4 04 bf ff 	add  %l2, -1, %l2
40004ca0:	91 3d 20 18 	sra  %l4, 0x18, %o0
40004ca4:	80 a2 20 00 	cmp  %o0, 0
40004ca8:	12 80 00 4d 	bne  40004ddc <_Z8_vprintfPFvcPPvES0_PKcS_+0x588>
40004cac:	01 00 00 00 	nop 
40004cb0:	82 95 60 00 	orcc  %l5, 0, %g1
40004cb4:	aa 10 00 16 	mov  %l6, %l5
40004cb8:	04 80 00 0d 	ble  40004cec <_Z8_vprintfPFvcPPvES0_PKcS_+0x498>
40004cbc:	c2 07 bf a8 	ld  [ %fp + -88 ], %g1
40004cc0:	d0 0c c0 00 	ldub  [ %l3 ], %o0
40004cc4:	91 2a 20 18 	sll  %o0, 0x18, %o0
40004cc8:	91 3a 20 18 	sra  %o0, 0x18, %o0
40004ccc:	9f c5 c0 00 	call  %l7
40004cd0:	92 10 00 19 	mov  %i1, %o1
40004cd4:	82 95 60 00 	orcc  %l5, 0, %g1
40004cd8:	a6 04 e0 01 	inc  %l3
40004cdc:	b0 06 20 01 	inc  %i0
40004ce0:	14 bf ff f8 	bg  40004cc0 <_Z8_vprintfPFvcPPvES0_PKcS_+0x46c>
40004ce4:	aa 05 7f ff 	add  %l5, -1, %l5
40004ce8:	c2 07 bf a8 	ld  [ %fp + -88 ], %g1
40004cec:	80 a0 60 00 	cmp  %g1, 0
40004cf0:	22 bf ff 44 	be,a   40004a00 <_Z8_vprintfPFvcPPvES0_PKcS_+0x1ac>
40004cf4:	c2 0e 80 00 	ldub  [ %i2 ], %g1
40004cf8:	10 80 00 07 	b  40004d14 <_Z8_vprintfPFvcPPvES0_PKcS_+0x4c0>
40004cfc:	82 94 a0 00 	orcc  %l2, 0, %g1
40004d00:	90 10 20 20 	mov  0x20, %o0
40004d04:	9f c5 c0 00 	call  %l7
40004d08:	92 10 00 19 	mov  %i1, %o1
40004d0c:	82 94 a0 00 	orcc  %l2, 0, %g1
40004d10:	b0 06 20 01 	inc  %i0
40004d14:	14 bf ff fb 	bg  40004d00 <_Z8_vprintfPFvcPPvES0_PKcS_+0x4ac>
40004d18:	a4 04 bf ff 	add  %l2, -1, %l2
40004d1c:	10 bf ff 39 	b  40004a00 <_Z8_vprintfPFvcPPvES0_PKcS_+0x1ac>
40004d20:	c2 0e 80 00 	ldub  [ %i2 ], %g1
40004d24:	aa 94 a0 00 	orcc  %l2, 0, %l5
40004d28:	12 80 00 09 	bne  40004d4c <_Z8_vprintfPFvcPPvES0_PKcS_+0x4f8>
40004d2c:	ac 05 7f ff 	add  %l5, -1, %l6
40004d30:	9a 1a a0 00 	xor  %o2, 0, %o5
40004d34:	80 a0 00 0d 	cmp  %g0, %o5
40004d38:	82 60 3f ff 	subx  %g0, -1, %g1
40004d3c:	82 20 00 01 	neg  %g1
40004d40:	aa 08 7f e0 	and  %g1, -32, %l5
40004d44:	aa 05 60 40 	add  %l5, 0x40, %l5
40004d48:	ac 05 7f ff 	add  %l5, -1, %l6
40004d4c:	80 a5 a0 00 	cmp  %l6, 0
40004d50:	04 80 00 11 	ble  40004d94 <_Z8_vprintfPFvcPPvES0_PKcS_+0x540>
40004d54:	a0 10 20 00 	clr  %l0
40004d58:	a2 07 bf f8 	add  %fp, -8, %l1
40004d5c:	94 10 00 10 	mov  %l0, %o2
40004d60:	90 10 00 1c 	mov  %i4, %o0
40004d64:	40 00 1a 51 	call  4000b6a8 <__ashrdi3>
40004d68:	92 10 00 1d 	mov  %i5, %o1
40004d6c:	92 0a 60 01 	and  %o1, 1, %o1
40004d70:	80 a0 00 09 	cmp  %g0, %o1
40004d74:	82 40 3f ff 	addx  %g0, -1, %g1
40004d78:	9a 04 40 10 	add  %l1, %l0, %o5
40004d7c:	82 08 7f fd 	and  %g1, -3, %g1
40004d80:	82 00 60 31 	add  %g1, 0x31, %g1
40004d84:	a0 04 20 01 	inc  %l0
40004d88:	80 a5 80 10 	cmp  %l6, %l0
40004d8c:	14 bf ff f4 	bg  40004d5c <_Z8_vprintfPFvcPPvES0_PKcS_+0x508>
40004d90:	c2 2b 7f c0 	stb  %g1, [ %o5 + -64 ]
40004d94:	10 bf ff a8 	b  40004c34 <_Z8_vprintfPFvcPPvES0_PKcS_+0x3e0>
40004d98:	a6 07 bf b8 	add  %fp, -72, %l3
40004d9c:	d0 4e e0 03 	ldsb  [ %i3 + 3 ], %o0
40004da0:	9f c5 c0 00 	call  %l7
40004da4:	92 10 00 19 	mov  %i1, %o1
40004da8:	10 bf ff 14 	b  400049f8 <_Z8_vprintfPFvcPPvES0_PKcS_+0x1a4>
40004dac:	b6 06 e0 04 	add  %i3, 4, %i3
40004db0:	19 10 00 35 	sethi  %hi(0x4000d400), %o4
40004db4:	98 13 22 c0 	or  %o4, 0x2c0, %o4	! 4000d6c0 <__FUNCTION__.0+0x88>
40004db8:	90 10 00 1c 	mov  %i4, %o0
40004dbc:	92 10 00 1d 	mov  %i5, %o1
40004dc0:	94 07 bf b8 	add  %fp, -72, %o2
40004dc4:	96 10 20 10 	mov  0x10, %o3
40004dc8:	7f ff fd ba 	call  400044b0 <_Z4_cvtyPclS_>
40004dcc:	01 00 00 00 	nop 
40004dd0:	aa 10 00 08 	mov  %o0, %l5
40004dd4:	10 bf ff 97 	b  40004c30 <_Z8_vprintfPFvcPPvES0_PKcS_+0x3dc>
40004dd8:	a6 07 bf b8 	add  %fp, -72, %l3
40004ddc:	9f c5 c0 00 	call  %l7
40004de0:	92 10 00 19 	mov  %i1, %o1
40004de4:	82 95 60 00 	orcc  %l5, 0, %g1
40004de8:	b0 06 20 01 	inc  %i0
40004dec:	10 bf ff b3 	b  40004cb8 <_Z8_vprintfPFvcPPvES0_PKcS_+0x464>
40004df0:	aa 10 00 16 	mov  %l6, %l5
40004df4:	32 80 00 06 	bne,a   40004e0c <_Z8_vprintfPFvcPPvES0_PKcS_+0x5b8>
40004df8:	b8 0f 20 00 	and  %i4, 0, %i4
40004dfc:	80 a2 a0 00 	cmp  %o2, 0
40004e00:	12 bf ff 21 	bne  40004a84 <_Z8_vprintfPFvcPPvES0_PKcS_+0x230>
40004e04:	82 04 7f db 	add  %l1, -37, %g1
40004e08:	b8 0f 20 00 	and  %i4, 0, %i4
40004e0c:	10 bf ff 1d 	b  40004a80 <_Z8_vprintfPFvcPPvES0_PKcS_+0x22c>
40004e10:	ba 0f 7f ff 	and  %i5, -1, %i5
40004e14:	ba 10 00 0d 	mov  %o5, %i5
40004e18:	b9 3b 60 1f 	sra  %o5, 0x1f, %i4
40004e1c:	10 bf ff 08 	b  40004a3c <_Z8_vprintfPFvcPPvES0_PKcS_+0x1e8>
40004e20:	b6 06 e0 04 	add  %i3, 4, %i3
40004e24:	9f c5 c0 00 	call  %l7
40004e28:	92 10 00 19 	mov  %i1, %o1
40004e2c:	b0 06 20 01 	inc  %i0
40004e30:	10 bf ff 8d 	b  40004c64 <_Z8_vprintfPFvcPPvES0_PKcS_+0x410>
40004e34:	a8 10 20 00 	clr  %l4
40004e38:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40004e3c:	10 bf ff 74 	b  40004c0c <_Z8_vprintfPFvcPPvES0_PKcS_+0x3b8>
40004e40:	a6 10 62 d8 	or  %g1, 0x2d8, %l3	! 4000d6d8 <__FUNCTION__.0+0xa0>
40004e44:	19 10 00 35 	sethi  %hi(0x4000d400), %o4
40004e48:	98 13 22 e0 	or  %o4, 0x2e0, %o4	! 4000d6e0 <__FUNCTION__.0+0xa8>
40004e4c:	90 10 00 1c 	mov  %i4, %o0
40004e50:	92 10 00 1d 	mov  %i5, %o1
40004e54:	94 07 bf b8 	add  %fp, -72, %o2
40004e58:	10 bf ff dc 	b  40004dc8 <_Z8_vprintfPFvcPPvES0_PKcS_+0x574>
40004e5c:	96 10 20 0a 	mov  0xa, %o3
40004e60:	19 10 00 35 	sethi  %hi(0x4000d400), %o4
40004e64:	10 bf ff d5 	b  40004db8 <_Z8_vprintfPFvcPPvES0_PKcS_+0x564>
40004e68:	98 13 22 68 	or  %o4, 0x268, %o4	! 4000d668 <__FUNCTION__.0+0x30>
40004e6c:	7f ff fc ec 	call  4000421c <diag_write_string>
40004e70:	90 12 22 a8 	or  %o0, 0x2a8, %o0
40004e74:	7f ff fd 4f 	call  400043b0 <diag_write_hex>
40004e78:	90 10 00 13 	mov  %l3, %o0
40004e7c:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40004e80:	10 bf ff 63 	b  40004c0c <_Z8_vprintfPFvcPPvES0_PKcS_+0x3b8>
40004e84:	a6 10 62 f0 	or  %g1, 0x2f0, %l3	! 4000d6f0 <__FUNCTION__.0+0xb8>
40004e88:	81 c7 e0 08 	ret 
40004e8c:	81 e8 00 00 	restore 

40004e90 <diag_printf>:
40004e90:	9d e3 bf 98 	save  %sp, -104, %sp
40004e94:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40004e98:	94 10 00 18 	mov  %i0, %o2
40004e9c:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40004ea0:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40004ea4:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40004ea8:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40004eac:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
40004eb0:	d0 00 60 7c 	ld  [ %g1 + 0x7c ], %o0
40004eb4:	92 10 20 00 	clr  %o1
40004eb8:	7f ff fe 67 	call  40004854 <_Z8_vprintfPFvcPPvES0_PKcS_>
40004ebc:	96 07 a0 48 	add  %fp, 0x48, %o3
40004ec0:	81 c7 e0 08 	ret 
40004ec4:	91 e8 00 08 	restore  %g0, %o0, %o0

40004ec8 <_GLOBAL__I.10100_diag_write_char>:
40004ec8:	81 c3 e0 08 	retl 
40004ecc:	01 00 00 00 	nop 

40004ed0 <_memcpy>:
40004ed0:	80 a2 a0 03 	cmp  %o2, 3
40004ed4:	08 80 00 06 	bleu  40004eec <_memcpy+0x1c>
40004ed8:	9a 10 00 08 	mov  %o0, %o5
40004edc:	82 12 40 08 	or  %o1, %o0, %g1
40004ee0:	80 88 60 03 	btst  3, %g1
40004ee4:	02 80 00 0e 	be  40004f1c <_memcpy+0x4c>
40004ee8:	80 a2 a0 0f 	cmp  %o2, 0xf
40004eec:	94 02 bf ff 	add  %o2, -1, %o2
40004ef0:	80 a2 bf ff 	cmp  %o2, -1
40004ef4:	02 80 00 31 	be  40004fb8 <_memcpy+0xe8>
40004ef8:	01 00 00 00 	nop 
40004efc:	c2 0a 40 00 	ldub  [ %o1 ], %g1
40004f00:	c2 2b 40 00 	stb  %g1, [ %o5 ]
40004f04:	94 02 bf ff 	add  %o2, -1, %o2
40004f08:	92 02 60 01 	inc  %o1
40004f0c:	80 a2 bf ff 	cmp  %o2, -1
40004f10:	12 bf ff fb 	bne  40004efc <_memcpy+0x2c>
40004f14:	9a 03 60 01 	inc  %o5
40004f18:	30 80 00 28 	b,a   40004fb8 <_memcpy+0xe8>
40004f1c:	28 80 00 1a 	bleu,a   40004f84 <_memcpy+0xb4>
40004f20:	80 a2 a0 03 	cmp  %o2, 3
40004f24:	c2 02 40 00 	ld  [ %o1 ], %g1
40004f28:	c2 23 40 00 	st  %g1, [ %o5 ]
40004f2c:	92 02 60 04 	add  %o1, 4, %o1
40004f30:	c2 02 40 00 	ld  [ %o1 ], %g1
40004f34:	9a 03 60 04 	add  %o5, 4, %o5
40004f38:	c2 23 40 00 	st  %g1, [ %o5 ]
40004f3c:	92 02 60 04 	add  %o1, 4, %o1
40004f40:	c2 02 40 00 	ld  [ %o1 ], %g1
40004f44:	9a 03 60 04 	add  %o5, 4, %o5
40004f48:	c2 23 40 00 	st  %g1, [ %o5 ]
40004f4c:	92 02 60 04 	add  %o1, 4, %o1
40004f50:	9a 03 60 04 	add  %o5, 4, %o5
40004f54:	c2 02 40 00 	ld  [ %o1 ], %g1
40004f58:	c2 23 40 00 	st  %g1, [ %o5 ]
40004f5c:	94 02 bf f0 	add  %o2, -16, %o2
40004f60:	92 02 60 04 	add  %o1, 4, %o1
40004f64:	9a 03 60 04 	add  %o5, 4, %o5
40004f68:	10 bf ff ed 	b  40004f1c <_memcpy+0x4c>
40004f6c:	80 a2 a0 0f 	cmp  %o2, 0xf
40004f70:	c2 23 40 00 	st  %g1, [ %o5 ]
40004f74:	94 02 bf fc 	add  %o2, -4, %o2
40004f78:	92 02 60 04 	add  %o1, 4, %o1
40004f7c:	9a 03 60 04 	add  %o5, 4, %o5
40004f80:	80 a2 a0 03 	cmp  %o2, 3
40004f84:	38 bf ff fb 	bgu,a   40004f70 <_memcpy+0xa0>
40004f88:	c2 02 40 00 	ld  [ %o1 ], %g1
40004f8c:	94 02 bf ff 	add  %o2, -1, %o2
40004f90:	80 a2 bf ff 	cmp  %o2, -1
40004f94:	02 80 00 09 	be  40004fb8 <_memcpy+0xe8>
40004f98:	01 00 00 00 	nop 
40004f9c:	c2 0a 40 00 	ldub  [ %o1 ], %g1
40004fa0:	c2 2b 40 00 	stb  %g1, [ %o5 ]
40004fa4:	94 02 bf ff 	add  %o2, -1, %o2
40004fa8:	92 02 60 01 	inc  %o1
40004fac:	80 a2 bf ff 	cmp  %o2, -1
40004fb0:	12 bf ff fb 	bne  40004f9c <_memcpy+0xcc>
40004fb4:	9a 03 60 01 	inc  %o5
40004fb8:	81 c3 e0 08 	retl 
40004fbc:	01 00 00 00 	nop 

40004fc0 <_memset>:
40004fc0:	80 a2 a0 03 	cmp  %o2, 3
40004fc4:	08 80 00 27 	bleu  40005060 <_memset+0xa0>
40004fc8:	82 10 00 08 	mov  %o0, %g1
40004fcc:	80 8a 20 03 	btst  3, %o0
40004fd0:	32 80 00 25 	bne,a   40005064 <_memset+0xa4>
40004fd4:	94 02 bf ff 	add  %o2, -1, %o2
40004fd8:	92 0a 60 ff 	and  %o1, 0xff, %o1
40004fdc:	83 2a 60 08 	sll  %o1, 8, %g1
40004fe0:	82 10 40 09 	or  %g1, %o1, %g1
40004fe4:	9b 28 60 10 	sll  %g1, 0x10, %o5
40004fe8:	82 10 40 0d 	or  %g1, %o5, %g1
40004fec:	10 80 00 0a 	b  40005014 <_memset+0x54>
40004ff0:	9a 10 00 08 	mov  %o0, %o5
40004ff4:	9a 03 60 04 	add  %o5, 4, %o5
40004ff8:	c2 23 40 00 	st  %g1, [ %o5 ]
40004ffc:	9a 03 60 04 	add  %o5, 4, %o5
40005000:	c2 23 40 00 	st  %g1, [ %o5 ]
40005004:	9a 03 60 04 	add  %o5, 4, %o5
40005008:	c2 23 40 00 	st  %g1, [ %o5 ]
4000500c:	94 02 bf f0 	add  %o2, -16, %o2
40005010:	9a 03 60 04 	add  %o5, 4, %o5
40005014:	80 a2 a0 0f 	cmp  %o2, 0xf
40005018:	38 bf ff f7 	bgu,a   40004ff4 <_memset+0x34>
4000501c:	c2 23 40 00 	st  %g1, [ %o5 ]
40005020:	80 a2 a0 03 	cmp  %o2, 3
40005024:	08 80 00 08 	bleu  40005044 <_memset+0x84>
40005028:	80 a2 a0 00 	cmp  %o2, 0
4000502c:	c2 23 40 00 	st  %g1, [ %o5 ]
40005030:	94 02 bf fc 	add  %o2, -4, %o2
40005034:	80 a2 a0 03 	cmp  %o2, 3
40005038:	18 bf ff fd 	bgu  4000502c <_memset+0x6c>
4000503c:	9a 03 60 04 	add  %o5, 4, %o5
40005040:	80 a2 a0 00 	cmp  %o2, 0
40005044:	02 80 00 10 	be  40005084 <_memset+0xc4>
40005048:	82 10 00 0d 	mov  %o5, %g1
4000504c:	d2 28 40 00 	stb  %o1, [ %g1 ]
40005050:	94 82 bf ff 	addcc  %o2, -1, %o2
40005054:	12 bf ff fe 	bne  4000504c <_memset+0x8c>
40005058:	82 00 60 01 	inc  %g1
4000505c:	30 80 00 0a 	b,a   40005084 <_memset+0xc4>
40005060:	94 02 bf ff 	add  %o2, -1, %o2
40005064:	80 a2 bf ff 	cmp  %o2, -1
40005068:	02 80 00 07 	be  40005084 <_memset+0xc4>
4000506c:	01 00 00 00 	nop 
40005070:	d2 28 40 00 	stb  %o1, [ %g1 ]
40005074:	94 02 bf ff 	add  %o2, -1, %o2
40005078:	80 a2 bf ff 	cmp  %o2, -1
4000507c:	12 bf ff fd 	bne  40005070 <_memset+0xb0>
40005080:	82 00 60 01 	inc  %g1
40005084:	81 c3 e0 08 	retl 
40005088:	01 00 00 00 	nop 

4000508c <cyg_scheduler_lock>:
4000508c:	1b 10 00 37 	sethi  %hi(0x4000dc00), %o5
40005090:	c2 03 60 88 	ld  [ %o5 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
40005094:	82 00 60 01 	inc  %g1
40005098:	c2 23 60 88 	st  %g1, [ %o5 + 0x88 ]
4000509c:	81 c3 e0 08 	retl 
400050a0:	01 00 00 00 	nop 

400050a4 <cyg_scheduler_unlock>:
400050a4:	9d e3 bf 98 	save  %sp, -104, %sp
400050a8:	1b 10 00 37 	sethi  %hi(0x4000dc00), %o5
400050ac:	c2 03 60 88 	ld  [ %o5 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
400050b0:	80 a0 60 00 	cmp  %g1, 0
400050b4:	02 80 00 0a 	be  400050dc <cyg_scheduler_unlock+0x38>
400050b8:	01 00 00 00 	nop 
400050bc:	c2 03 60 88 	ld  [ %o5 + 0x88 ], %g1
400050c0:	82 80 7f ff 	addcc  %g1, -1, %g1
400050c4:	02 80 00 04 	be  400050d4 <cyg_scheduler_unlock+0x30>
400050c8:	90 10 20 00 	clr  %o0
400050cc:	c2 23 60 88 	st  %g1, [ %o5 + 0x88 ]
400050d0:	30 80 00 03 	b,a   400050dc <cyg_scheduler_unlock+0x38>
400050d4:	40 00 05 22 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
400050d8:	01 00 00 00 	nop 
400050dc:	81 c7 e0 08 	ret 
400050e0:	81 e8 00 00 	restore 

400050e4 <cyg_interrupt_create>:
400050e4:	9d e3 bf 98 	save  %sp, -104, %sp
400050e8:	e0 07 a0 5c 	ld  [ %fp + 0x5c ], %l0
400050ec:	92 10 00 18 	mov  %i0, %o1
400050f0:	94 10 00 19 	mov  %i1, %o2
400050f4:	96 10 00 1a 	mov  %i2, %o3
400050f8:	98 10 00 1b 	mov  %i3, %o4
400050fc:	9a 10 00 1c 	mov  %i4, %o5
40005100:	40 00 03 12 	call  40005d48 <_ZN13Cyg_InterruptC1EjijPFjjjEPFvjjjE>
40005104:	90 10 00 10 	mov  %l0, %o0
40005108:	e0 27 40 00 	st  %l0, [ %i5 ]
4000510c:	81 c7 e0 08 	ret 
40005110:	81 e8 00 00 	restore 

40005114 <cyg_interrupt_attach>:
40005114:	82 13 c0 00 	mov  %o7, %g1
40005118:	40 00 03 8d 	call  40005f4c <_ZN13Cyg_Interrupt6attachEv>
4000511c:	9e 10 40 00 	mov  %g1, %o7
40005120:	01 00 00 00 	nop 

40005124 <cyg_interrupt_mask>:
40005124:	82 13 c0 00 	mov  %o7, %g1
40005128:	40 00 03 ab 	call  40005fd4 <_ZN13Cyg_Interrupt14mask_interruptEj>
4000512c:	9e 10 40 00 	mov  %g1, %o7
40005130:	01 00 00 00 	nop 

40005134 <cyg_interrupt_unmask>:
40005134:	82 13 c0 00 	mov  %o7, %g1
40005138:	40 00 03 b8 	call  40006018 <_ZN13Cyg_Interrupt16unmask_interruptEj>
4000513c:	9e 10 40 00 	mov  %g1, %o7
40005140:	01 00 00 00 	nop 

40005144 <cyg_interrupt_acknowledge>:
40005144:	82 13 c0 00 	mov  %o7, %g1
40005148:	40 00 03 c5 	call  4000605c <_ZN13Cyg_Interrupt21acknowledge_interruptEj>
4000514c:	9e 10 40 00 	mov  %g1, %o7
40005150:	01 00 00 00 	nop 

40005154 <cyg_mutex_init>:
40005154:	9d e3 bf 98 	save  %sp, -104, %sp
40005158:	40 00 06 0f 	call  40006994 <_ZN9Cyg_MutexC1Ev>
4000515c:	90 10 00 18 	mov  %i0, %o0
40005160:	01 00 00 00 	nop 
40005164:	81 c7 e0 08 	ret 
40005168:	81 e8 00 00 	restore 

4000516c <cyg_mutex_lock>:
4000516c:	82 13 c0 00 	mov  %o7, %g1
40005170:	40 00 06 25 	call  40006a04 <_ZN9Cyg_Mutex4lockEv>
40005174:	9e 10 40 00 	mov  %g1, %o7
40005178:	01 00 00 00 	nop 

4000517c <cyg_mutex_unlock>:
4000517c:	82 13 c0 00 	mov  %o7, %g1
40005180:	40 00 06 b4 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
40005184:	9e 10 40 00 	mov  %g1, %o7
40005188:	01 00 00 00 	nop 

4000518c <cyg_cond_init>:
4000518c:	9d e3 bf 98 	save  %sp, -104, %sp
40005190:	90 10 00 18 	mov  %i0, %o0
40005194:	40 00 07 1c 	call  40006e04 <_ZN22Cyg_Condition_VariableC1ER9Cyg_Mutex>
40005198:	92 10 00 19 	mov  %i1, %o1
4000519c:	01 00 00 00 	nop 
400051a0:	81 c7 e0 08 	ret 
400051a4:	81 e8 00 00 	restore 

400051a8 <cyg_cond_wait>:
400051a8:	d2 02 00 00 	ld  [ %o0 ], %o1
400051ac:	82 13 c0 00 	mov  %o7, %g1
400051b0:	40 00 06 e7 	call  40006d4c <_ZN22Cyg_Condition_Variable10wait_innerEP9Cyg_Mutex>
400051b4:	9e 10 40 00 	mov  %g1, %o7
400051b8:	01 00 00 00 	nop 

400051bc <cyg_cond_signal>:
400051bc:	82 13 c0 00 	mov  %o7, %g1
400051c0:	40 00 07 14 	call  40006e10 <_ZN22Cyg_Condition_Variable6signalEv>
400051c4:	9e 10 40 00 	mov  %g1, %o7
400051c8:	01 00 00 00 	nop 

400051cc <cyg_cond_broadcast>:
400051cc:	82 13 c0 00 	mov  %o7, %g1
400051d0:	40 00 07 2e 	call  40006e88 <_ZN22Cyg_Condition_Variable9broadcastEv>
400051d4:	9e 10 40 00 	mov  %g1, %o7
400051d8:	01 00 00 00 	nop 

400051dc <_ZN10Cyg_ThreadC2EjPFvjEjPcjj>:
400051dc:	9d e3 bf 98 	save  %sp, -104, %sp
400051e0:	da 07 a0 5c 	ld  [ %fp + 0x5c ], %o5
400051e4:	82 07 40 0d 	add  %i5, %o5, %g1
400051e8:	da 26 20 04 	st  %o5, [ %i0 + 4 ]
400051ec:	c2 26 20 0c 	st  %g1, [ %i0 + 0xc ]
400051f0:	94 10 00 19 	mov  %i1, %o2
400051f4:	90 06 20 1c 	add  %i0, 0x1c, %o0
400051f8:	92 10 00 18 	mov  %i0, %o1
400051fc:	f4 26 20 10 	st  %i2, [ %i0 + 0x10 ]
40005200:	f6 26 20 14 	st  %i3, [ %i0 + 0x14 ]
40005204:	c0 26 20 18 	clr  [ %i0 + 0x18 ]
40005208:	fa 26 00 00 	st  %i5, [ %i0 ]
4000520c:	40 00 05 4a 	call  40006734 <_ZN15Cyg_SchedThreadC2EP10Cyg_Threadj>
40005210:	fa 26 20 08 	st  %i5, [ %i0 + 8 ]
40005214:	a0 06 20 50 	add  %i0, 0x50, %l0
40005218:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
4000521c:	15 10 00 16 	sethi  %hi(0x40005800), %o2
40005220:	d2 00 60 b8 	ld  [ %g1 + 0xb8 ], %o1
40005224:	94 12 a2 5c 	or  %o2, 0x25c, %o2
40005228:	90 10 00 10 	mov  %l0, %o0
4000522c:	40 00 13 30 	call  40009eec <_ZN9Cyg_AlarmC2EP11Cyg_CounterPFvPS_jEj>
40005230:	96 10 00 10 	mov  %l0, %o3
40005234:	1b 10 00 37 	sethi  %hi(0x4000dc00), %o5
40005238:	d8 13 60 84 	lduh  [ %o5 + 0x84 ], %o4	! 4000dc84 <next_unique_id>
4000523c:	82 03 20 01 	add  %o4, 1, %g1
40005240:	c2 33 60 84 	sth  %g1, [ %o5 + 0x84 ]
40005244:	82 10 20 04 	mov  4, %g1
40005248:	9a 10 20 01 	mov  1, %o5
4000524c:	c2 26 20 3c 	st  %g1, [ %i0 + 0x3c ]
40005250:	da 26 20 40 	st  %o5, [ %i0 + 0x40 ]
40005254:	f0 24 20 2c 	st  %i0, [ %l0 + 0x2c ]
40005258:	d8 36 20 4c 	sth  %o4, [ %i0 + 0x4c ]
4000525c:	c0 26 20 44 	clr  [ %i0 + 0x44 ]
40005260:	c0 26 20 80 	clr  [ %i0 + 0x80 ]
40005264:	c0 26 20 84 	clr  [ %i0 + 0x84 ]
40005268:	82 06 20 88 	add  %i0, 0x88, %g1
4000526c:	9a 10 20 05 	mov  5, %o5
40005270:	c0 20 40 00 	clr  [ %g1 ]
40005274:	9a 83 7f ff 	addcc  %o5, -1, %o5
40005278:	1c bf ff fe 	bpos  40005270 <_ZN10Cyg_ThreadC2EjPFvjEjPcjj+0x94>
4000527c:	82 00 60 04 	add  %g1, 4, %g1
40005280:	f8 26 20 a0 	st  %i4, [ %i0 + 0xa0 ]
40005284:	17 10 00 37 	sethi  %hi(0x4000dc00), %o3
40005288:	c2 02 e0 88 	ld  [ %o3 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
4000528c:	82 00 60 01 	inc  %g1
40005290:	c2 22 e0 88 	st  %g1, [ %o3 + 0x88 ]
40005294:	19 10 00 37 	sethi  %hi(0x4000dc00), %o4
40005298:	c2 03 20 80 	ld  [ %o4 + 0x80 ], %g1	! 4000dc80 <_ZN10Cyg_Thread11thread_listE>
4000529c:	80 a0 60 00 	cmp  %g1, 0
400052a0:	12 80 00 0a 	bne  400052c8 <_ZN10Cyg_ThreadC2EjPFvjEjPcjj+0xec>
400052a4:	9a 10 00 01 	mov  %g1, %o5
400052a8:	f0 26 20 a4 	st  %i0, [ %i0 + 0xa4 ]
400052ac:	f0 23 20 80 	st  %i0, [ %o4 + 0x80 ]
400052b0:	c2 02 e0 88 	ld  [ %o3 + 0x88 ], %g1
400052b4:	9a 80 7f ff 	addcc  %g1, -1, %o5
400052b8:	02 80 00 15 	be  4000530c <_ZN10Cyg_ThreadC2EjPFvjEjPcjj+0x130>
400052bc:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
400052c0:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
400052c4:	30 80 00 14 	b,a   40005314 <_ZN10Cyg_ThreadC2EjPFvjEjPcjj+0x138>
400052c8:	80 a6 00 01 	cmp  %i0, %g1
400052cc:	22 bf ff f9 	be,a   400052b0 <_ZN10Cyg_ThreadC2EjPFvjEjPcjj+0xd4>
400052d0:	f0 23 20 80 	st  %i0, [ %o4 + 0x80 ]
400052d4:	c2 00 60 a4 	ld  [ %g1 + 0xa4 ], %g1
400052d8:	80 a0 40 0d 	cmp  %g1, %o5
400052dc:	12 bf ff fc 	bne  400052cc <_ZN10Cyg_ThreadC2EjPFvjEjPcjj+0xf0>
400052e0:	80 a6 00 01 	cmp  %i0, %g1
400052e4:	02 bf ff f2 	be  400052ac <_ZN10Cyg_ThreadC2EjPFvjEjPcjj+0xd0>
400052e8:	da 03 20 80 	ld  [ %o4 + 0x80 ], %o5
400052ec:	c2 03 60 a4 	ld  [ %o5 + 0xa4 ], %g1
400052f0:	c2 26 20 a4 	st  %g1, [ %i0 + 0xa4 ]
400052f4:	f0 23 60 a4 	st  %i0, [ %o5 + 0xa4 ]
400052f8:	f0 23 20 80 	st  %i0, [ %o4 + 0x80 ]
400052fc:	c2 02 e0 88 	ld  [ %o3 + 0x88 ], %g1
40005300:	9a 80 7f ff 	addcc  %g1, -1, %o5
40005304:	12 bf ff ef 	bne  400052c0 <_ZN10Cyg_ThreadC2EjPFvjEjPcjj+0xe4>
40005308:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
4000530c:	40 00 04 94 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
40005310:	90 10 20 00 	clr  %o0
40005314:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40005318:	90 12 22 18 	or  %o0, 0x218, %o0	! 40010218 <_ZN13Cyg_Scheduler9schedulerE>
4000531c:	40 00 04 41 	call  40006420 <_ZN28Cyg_Scheduler_Implementation15register_threadEP10Cyg_Thread>
40005320:	92 10 00 18 	mov  %i0, %o1
40005324:	15 10 00 15 	sethi  %hi(0x40005400), %o2
40005328:	94 12 a2 b0 	or  %o2, 0x2b0, %o2	! 400056b0 <_ZN18Cyg_HardwareThread12thread_entryEP10Cyg_Thread>
4000532c:	d0 06 20 0c 	ld  [ %i0 + 0xc ], %o0
40005330:	92 10 00 18 	mov  %i0, %o1
40005334:	40 00 11 4f 	call  40009870 <hal_thread_init_context>
40005338:	17 04 44 40 	sethi  %hi(0x11110000), %o3
4000533c:	d0 26 20 0c 	st  %o0, [ %i0 + 0xc ]
40005340:	81 c7 e0 08 	ret 
40005344:	81 e8 00 00 	restore 

40005348 <_ZN10Cyg_ThreadC1EjPFvjEjPcjj>:
40005348:	9d e3 bf 98 	save  %sp, -104, %sp
4000534c:	da 07 a0 5c 	ld  [ %fp + 0x5c ], %o5
40005350:	82 07 40 0d 	add  %i5, %o5, %g1
40005354:	da 26 20 04 	st  %o5, [ %i0 + 4 ]
40005358:	c2 26 20 0c 	st  %g1, [ %i0 + 0xc ]
4000535c:	94 10 00 19 	mov  %i1, %o2
40005360:	90 06 20 1c 	add  %i0, 0x1c, %o0
40005364:	92 10 00 18 	mov  %i0, %o1
40005368:	f4 26 20 10 	st  %i2, [ %i0 + 0x10 ]
4000536c:	f6 26 20 14 	st  %i3, [ %i0 + 0x14 ]
40005370:	c0 26 20 18 	clr  [ %i0 + 0x18 ]
40005374:	fa 26 00 00 	st  %i5, [ %i0 ]
40005378:	40 00 04 ef 	call  40006734 <_ZN15Cyg_SchedThreadC2EP10Cyg_Threadj>
4000537c:	fa 26 20 08 	st  %i5, [ %i0 + 8 ]
40005380:	a0 06 20 50 	add  %i0, 0x50, %l0
40005384:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40005388:	15 10 00 16 	sethi  %hi(0x40005800), %o2
4000538c:	d2 00 60 b8 	ld  [ %g1 + 0xb8 ], %o1
40005390:	94 12 a2 5c 	or  %o2, 0x25c, %o2
40005394:	90 10 00 10 	mov  %l0, %o0
40005398:	40 00 12 d5 	call  40009eec <_ZN9Cyg_AlarmC2EP11Cyg_CounterPFvPS_jEj>
4000539c:	96 10 00 10 	mov  %l0, %o3
400053a0:	1b 10 00 37 	sethi  %hi(0x4000dc00), %o5
400053a4:	d8 13 60 84 	lduh  [ %o5 + 0x84 ], %o4	! 4000dc84 <next_unique_id>
400053a8:	82 03 20 01 	add  %o4, 1, %g1
400053ac:	c2 33 60 84 	sth  %g1, [ %o5 + 0x84 ]
400053b0:	82 10 20 04 	mov  4, %g1
400053b4:	9a 10 20 01 	mov  1, %o5
400053b8:	c2 26 20 3c 	st  %g1, [ %i0 + 0x3c ]
400053bc:	da 26 20 40 	st  %o5, [ %i0 + 0x40 ]
400053c0:	f0 24 20 2c 	st  %i0, [ %l0 + 0x2c ]
400053c4:	d8 36 20 4c 	sth  %o4, [ %i0 + 0x4c ]
400053c8:	c0 26 20 44 	clr  [ %i0 + 0x44 ]
400053cc:	c0 26 20 80 	clr  [ %i0 + 0x80 ]
400053d0:	c0 26 20 84 	clr  [ %i0 + 0x84 ]
400053d4:	82 06 20 88 	add  %i0, 0x88, %g1
400053d8:	9a 10 20 05 	mov  5, %o5
400053dc:	c0 20 40 00 	clr  [ %g1 ]
400053e0:	9a 83 7f ff 	addcc  %o5, -1, %o5
400053e4:	1c bf ff fe 	bpos  400053dc <_ZN10Cyg_ThreadC1EjPFvjEjPcjj+0x94>
400053e8:	82 00 60 04 	add  %g1, 4, %g1
400053ec:	f8 26 20 a0 	st  %i4, [ %i0 + 0xa0 ]
400053f0:	17 10 00 37 	sethi  %hi(0x4000dc00), %o3
400053f4:	c2 02 e0 88 	ld  [ %o3 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
400053f8:	82 00 60 01 	inc  %g1
400053fc:	c2 22 e0 88 	st  %g1, [ %o3 + 0x88 ]
40005400:	19 10 00 37 	sethi  %hi(0x4000dc00), %o4
40005404:	c2 03 20 80 	ld  [ %o4 + 0x80 ], %g1	! 4000dc80 <_ZN10Cyg_Thread11thread_listE>
40005408:	80 a0 60 00 	cmp  %g1, 0
4000540c:	12 80 00 0a 	bne  40005434 <_ZN10Cyg_ThreadC1EjPFvjEjPcjj+0xec>
40005410:	9a 10 00 01 	mov  %g1, %o5
40005414:	f0 26 20 a4 	st  %i0, [ %i0 + 0xa4 ]
40005418:	f0 23 20 80 	st  %i0, [ %o4 + 0x80 ]
4000541c:	c2 02 e0 88 	ld  [ %o3 + 0x88 ], %g1
40005420:	9a 80 7f ff 	addcc  %g1, -1, %o5
40005424:	02 80 00 15 	be  40005478 <_ZN10Cyg_ThreadC1EjPFvjEjPcjj+0x130>
40005428:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
4000542c:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
40005430:	30 80 00 14 	b,a   40005480 <_ZN10Cyg_ThreadC1EjPFvjEjPcjj+0x138>
40005434:	80 a6 00 01 	cmp  %i0, %g1
40005438:	22 bf ff f9 	be,a   4000541c <_ZN10Cyg_ThreadC1EjPFvjEjPcjj+0xd4>
4000543c:	f0 23 20 80 	st  %i0, [ %o4 + 0x80 ]
40005440:	c2 00 60 a4 	ld  [ %g1 + 0xa4 ], %g1
40005444:	80 a0 40 0d 	cmp  %g1, %o5
40005448:	12 bf ff fc 	bne  40005438 <_ZN10Cyg_ThreadC1EjPFvjEjPcjj+0xf0>
4000544c:	80 a6 00 01 	cmp  %i0, %g1
40005450:	02 bf ff f2 	be  40005418 <_ZN10Cyg_ThreadC1EjPFvjEjPcjj+0xd0>
40005454:	da 03 20 80 	ld  [ %o4 + 0x80 ], %o5
40005458:	c2 03 60 a4 	ld  [ %o5 + 0xa4 ], %g1
4000545c:	c2 26 20 a4 	st  %g1, [ %i0 + 0xa4 ]
40005460:	f0 23 60 a4 	st  %i0, [ %o5 + 0xa4 ]
40005464:	f0 23 20 80 	st  %i0, [ %o4 + 0x80 ]
40005468:	c2 02 e0 88 	ld  [ %o3 + 0x88 ], %g1
4000546c:	9a 80 7f ff 	addcc  %g1, -1, %o5
40005470:	12 bf ff ef 	bne  4000542c <_ZN10Cyg_ThreadC1EjPFvjEjPcjj+0xe4>
40005474:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40005478:	40 00 04 39 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
4000547c:	90 10 20 00 	clr  %o0
40005480:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40005484:	90 12 22 18 	or  %o0, 0x218, %o0	! 40010218 <_ZN13Cyg_Scheduler9schedulerE>
40005488:	40 00 03 e6 	call  40006420 <_ZN28Cyg_Scheduler_Implementation15register_threadEP10Cyg_Thread>
4000548c:	92 10 00 18 	mov  %i0, %o1
40005490:	15 10 00 15 	sethi  %hi(0x40005400), %o2
40005494:	94 12 a2 b0 	or  %o2, 0x2b0, %o2	! 400056b0 <_ZN18Cyg_HardwareThread12thread_entryEP10Cyg_Thread>
40005498:	d0 06 20 0c 	ld  [ %i0 + 0xc ], %o0
4000549c:	92 10 00 18 	mov  %i0, %o1
400054a0:	40 00 10 f4 	call  40009870 <hal_thread_init_context>
400054a4:	17 04 44 40 	sethi  %hi(0x11110000), %o3
400054a8:	d0 26 20 0c 	st  %o0, [ %i0 + 0xc ]
400054ac:	81 c7 e0 08 	ret 
400054b0:	81 e8 00 00 	restore 

400054b4 <_ZN10Cyg_ThreadD2Ev>:
400054b4:	9d e3 bf 98 	save  %sp, -104, %sp
400054b8:	11 10 00 40 	sethi  %hi(0x40010000), %o0
400054bc:	90 12 22 18 	or  %o0, 0x218, %o0	! 40010218 <_ZN13Cyg_Scheduler9schedulerE>
400054c0:	40 00 03 da 	call  40006428 <_ZN28Cyg_Scheduler_Implementation17deregister_threadEP10Cyg_Thread>
400054c4:	92 10 00 18 	mov  %i0, %o1
400054c8:	15 10 00 37 	sethi  %hi(0x4000dc00), %o2
400054cc:	c2 02 a0 88 	ld  [ %o2 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
400054d0:	82 00 60 01 	inc  %g1
400054d4:	c2 22 a0 88 	st  %g1, [ %o2 + 0x88 ]
400054d8:	17 10 00 37 	sethi  %hi(0x4000dc00), %o3
400054dc:	d8 02 e0 80 	ld  [ %o3 + 0x80 ], %o4	! 4000dc80 <_ZN10Cyg_Thread11thread_listE>
400054e0:	c2 03 20 a4 	ld  [ %o4 + 0xa4 ], %g1
400054e4:	80 a0 40 18 	cmp  %g1, %i0
400054e8:	02 80 00 1b 	be  40005554 <_ZN10Cyg_ThreadD2Ev+0xa0>
400054ec:	da 02 e0 80 	ld  [ %o3 + 0x80 ], %o5
400054f0:	98 10 00 01 	mov  %g1, %o4
400054f4:	c2 02 e0 80 	ld  [ %o3 + 0x80 ], %g1
400054f8:	80 a3 00 01 	cmp  %o4, %g1
400054fc:	32 bf ff fa 	bne,a   400054e4 <_ZN10Cyg_ThreadD2Ev+0x30>
40005500:	c2 03 20 a4 	ld  [ %o4 + 0xa4 ], %g1
40005504:	c2 02 a0 88 	ld  [ %o2 + 0x88 ], %g1
40005508:	9a 80 7f ff 	addcc  %g1, -1, %o5
4000550c:	02 80 00 19 	be  40005570 <_ZN10Cyg_ThreadD2Ev+0xbc>
40005510:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40005514:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
40005518:	c0 36 20 4c 	clrh  [ %i0 + 0x4c ]
4000551c:	40 00 12 65 	call  40009eb0 <_ZN9Cyg_AlarmD2Ev>
40005520:	90 06 20 50 	add  %i0, 0x50, %o0
40005524:	98 06 20 1c 	add  %i0, 0x1c, %o4
40005528:	d6 06 20 1c 	ld  [ %i0 + 0x1c ], %o3
4000552c:	80 a2 c0 0c 	cmp  %o3, %o4
40005530:	02 80 00 13 	be  4000557c <_ZN10Cyg_ThreadD2Ev+0xc8>
40005534:	01 00 00 00 	nop 
40005538:	c2 03 20 04 	ld  [ %o4 + 4 ], %g1
4000553c:	c2 22 e0 04 	st  %g1, [ %o3 + 4 ]
40005540:	da 03 20 04 	ld  [ %o4 + 4 ], %o5
40005544:	d6 23 40 00 	st  %o3, [ %o5 ]
40005548:	d8 26 20 1c 	st  %o4, [ %i0 + 0x1c ]
4000554c:	10 80 00 0c 	b  4000557c <_ZN10Cyg_ThreadD2Ev+0xc8>
40005550:	d8 23 20 04 	st  %o4, [ %o4 + 4 ]
40005554:	c2 06 20 a4 	ld  [ %i0 + 0xa4 ], %g1
40005558:	80 a3 40 18 	cmp  %o5, %i0
4000555c:	12 bf ff ea 	bne  40005504 <_ZN10Cyg_ThreadD2Ev+0x50>
40005560:	c2 23 20 a4 	st  %g1, [ %o4 + 0xa4 ]
40005564:	c2 06 20 a4 	ld  [ %i0 + 0xa4 ], %g1
40005568:	10 bf ff e7 	b  40005504 <_ZN10Cyg_ThreadD2Ev+0x50>
4000556c:	c2 22 e0 80 	st  %g1, [ %o3 + 0x80 ]
40005570:	40 00 03 fb 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
40005574:	90 10 20 00 	clr  %o0
40005578:	30 bf ff e8 	b,a   40005518 <_ZN10Cyg_ThreadD2Ev+0x64>
4000557c:	81 c7 e0 08 	ret 
40005580:	81 e8 00 00 	restore 

40005584 <_ZN10Cyg_ThreadD1Ev>:
40005584:	9d e3 bf 98 	save  %sp, -104, %sp
40005588:	11 10 00 40 	sethi  %hi(0x40010000), %o0
4000558c:	90 12 22 18 	or  %o0, 0x218, %o0	! 40010218 <_ZN13Cyg_Scheduler9schedulerE>
40005590:	40 00 03 a6 	call  40006428 <_ZN28Cyg_Scheduler_Implementation17deregister_threadEP10Cyg_Thread>
40005594:	92 10 00 18 	mov  %i0, %o1
40005598:	15 10 00 37 	sethi  %hi(0x4000dc00), %o2
4000559c:	c2 02 a0 88 	ld  [ %o2 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
400055a0:	82 00 60 01 	inc  %g1
400055a4:	c2 22 a0 88 	st  %g1, [ %o2 + 0x88 ]
400055a8:	17 10 00 37 	sethi  %hi(0x4000dc00), %o3
400055ac:	d8 02 e0 80 	ld  [ %o3 + 0x80 ], %o4	! 4000dc80 <_ZN10Cyg_Thread11thread_listE>
400055b0:	c2 03 20 a4 	ld  [ %o4 + 0xa4 ], %g1
400055b4:	80 a0 40 18 	cmp  %g1, %i0
400055b8:	02 80 00 1b 	be  40005624 <_ZN10Cyg_ThreadD1Ev+0xa0>
400055bc:	da 02 e0 80 	ld  [ %o3 + 0x80 ], %o5
400055c0:	98 10 00 01 	mov  %g1, %o4
400055c4:	c2 02 e0 80 	ld  [ %o3 + 0x80 ], %g1
400055c8:	80 a3 00 01 	cmp  %o4, %g1
400055cc:	32 bf ff fa 	bne,a   400055b4 <_ZN10Cyg_ThreadD1Ev+0x30>
400055d0:	c2 03 20 a4 	ld  [ %o4 + 0xa4 ], %g1
400055d4:	c2 02 a0 88 	ld  [ %o2 + 0x88 ], %g1
400055d8:	9a 80 7f ff 	addcc  %g1, -1, %o5
400055dc:	02 80 00 19 	be  40005640 <_ZN10Cyg_ThreadD1Ev+0xbc>
400055e0:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
400055e4:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
400055e8:	c0 36 20 4c 	clrh  [ %i0 + 0x4c ]
400055ec:	40 00 12 31 	call  40009eb0 <_ZN9Cyg_AlarmD2Ev>
400055f0:	90 06 20 50 	add  %i0, 0x50, %o0
400055f4:	98 06 20 1c 	add  %i0, 0x1c, %o4
400055f8:	d6 06 20 1c 	ld  [ %i0 + 0x1c ], %o3
400055fc:	80 a2 c0 0c 	cmp  %o3, %o4
40005600:	02 80 00 13 	be  4000564c <_ZN10Cyg_ThreadD1Ev+0xc8>
40005604:	01 00 00 00 	nop 
40005608:	c2 03 20 04 	ld  [ %o4 + 4 ], %g1
4000560c:	c2 22 e0 04 	st  %g1, [ %o3 + 4 ]
40005610:	da 03 20 04 	ld  [ %o4 + 4 ], %o5
40005614:	d6 23 40 00 	st  %o3, [ %o5 ]
40005618:	d8 26 20 1c 	st  %o4, [ %i0 + 0x1c ]
4000561c:	10 80 00 0c 	b  4000564c <_ZN10Cyg_ThreadD1Ev+0xc8>
40005620:	d8 23 20 04 	st  %o4, [ %o4 + 4 ]
40005624:	c2 06 20 a4 	ld  [ %i0 + 0xa4 ], %g1
40005628:	80 a3 40 18 	cmp  %o5, %i0
4000562c:	12 bf ff ea 	bne  400055d4 <_ZN10Cyg_ThreadD1Ev+0x50>
40005630:	c2 23 20 a4 	st  %g1, [ %o4 + 0xa4 ]
40005634:	c2 06 20 a4 	ld  [ %i0 + 0xa4 ], %g1
40005638:	10 bf ff e7 	b  400055d4 <_ZN10Cyg_ThreadD1Ev+0x50>
4000563c:	c2 22 e0 80 	st  %g1, [ %o3 + 0x80 ]
40005640:	40 00 03 c7 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
40005644:	90 10 20 00 	clr  %o0
40005648:	30 bf ff e8 	b,a   400055e8 <_ZN10Cyg_ThreadD1Ev+0x64>
4000564c:	81 c7 e0 08 	ret 
40005650:	81 e8 00 00 	restore 

40005654 <_ZN10Cyg_Thread4exitEv>:
40005654:	9d e3 bf 98 	save  %sp, -104, %sp
40005658:	1b 10 00 40 	sethi  %hi(0x40010000), %o5
4000565c:	f0 03 62 a0 	ld  [ %o5 + 0x2a0 ], %i0	! 400102a0 <_ZN18Cyg_Scheduler_Base14current_threadE>
40005660:	21 10 00 37 	sethi  %hi(0x4000dc00), %l0
40005664:	c2 04 20 88 	ld  [ %l0 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
40005668:	82 00 60 01 	inc  %g1
4000566c:	c2 24 20 88 	st  %g1, [ %l0 + 0x88 ]
40005670:	d0 03 62 a0 	ld  [ %o5 + 0x2a0 ], %o0
40005674:	40 00 11 e6 	call  40009e0c <_ZN9Cyg_Alarm7disableEv>
40005678:	90 02 20 50 	add  %o0, 0x50, %o0
4000567c:	c2 06 20 3c 	ld  [ %i0 + 0x3c ], %g1
40005680:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40005684:	80 a0 60 10 	cmp  %g1, 0x10
40005688:	90 12 22 18 	or  %o0, 0x218, %o0
4000568c:	02 80 00 05 	be  400056a0 <_ZN10Cyg_Thread4exitEv+0x4c>
40005690:	92 10 00 18 	mov  %i0, %o1
40005694:	82 10 20 10 	mov  0x10, %g1
40005698:	40 00 03 24 	call  40006328 <_ZN28Cyg_Scheduler_Implementation10rem_threadEP10Cyg_Thread>
4000569c:	c2 26 20 3c 	st  %g1, [ %i0 + 0x3c ]
400056a0:	f0 04 20 88 	ld  [ %l0 + 0x88 ], %i0
400056a4:	40 00 03 ae 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
400056a8:	81 e8 00 00 	restore 
400056ac:	01 00 00 00 	nop 

400056b0 <_ZN18Cyg_HardwareThread12thread_entryEP10Cyg_Thread>:
400056b0:	9d e3 bf 98 	save  %sp, -104, %sp
400056b4:	11 10 00 40 	sethi  %hi(0x40010000), %o0
400056b8:	90 12 22 18 	or  %o0, 0x218, %o0	! 40010218 <_ZN13Cyg_Scheduler9schedulerE>
400056bc:	40 00 03 ee 	call  40006674 <_ZN13Cyg_Scheduler12thread_entryEP10Cyg_Thread>
400056c0:	92 10 00 18 	mov  %i0, %o1
400056c4:	c2 06 20 10 	ld  [ %i0 + 0x10 ], %g1
400056c8:	9f c0 40 00 	call  %g1
400056cc:	d0 06 20 14 	ld  [ %i0 + 0x14 ], %o0
400056d0:	7f ff ff e1 	call  40005654 <_ZN10Cyg_Thread4exitEv>
400056d4:	01 00 00 00 	nop 
400056d8:	10 bf ff fc 	b  400056c8 <_ZN18Cyg_HardwareThread12thread_entryEP10Cyg_Thread+0x18>
400056dc:	c2 06 20 10 	ld  [ %i0 + 0x10 ], %g1

400056e0 <_ZN10Cyg_Thread5sleepEv>:
400056e0:	9d e3 bf 98 	save  %sp, -104, %sp
400056e4:	03 10 00 40 	sethi  %hi(0x40010000), %g1
400056e8:	e0 00 62 a0 	ld  [ %g1 + 0x2a0 ], %l0	! 400102a0 <_ZN18Cyg_Scheduler_Base14current_threadE>
400056ec:	23 10 00 37 	sethi  %hi(0x4000dc00), %l1
400056f0:	c2 04 60 88 	ld  [ %l1 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
400056f4:	82 00 60 01 	inc  %g1
400056f8:	c2 24 60 88 	st  %g1, [ %l1 + 0x88 ]
400056fc:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40005700:	c2 04 20 3c 	ld  [ %l0 + 0x3c ], %g1
40005704:	90 12 22 18 	or  %o0, 0x218, %o0
40005708:	80 a0 60 00 	cmp  %g1, 0
4000570c:	02 80 00 0a 	be  40005734 <_ZN10Cyg_Thread5sleepEv+0x54>
40005710:	92 10 00 10 	mov  %l0, %o1
40005714:	82 10 60 01 	or  %g1, 1, %g1
40005718:	c2 24 20 3c 	st  %g1, [ %l0 + 0x3c ]
4000571c:	c2 04 60 88 	ld  [ %l1 + 0x88 ], %g1
40005720:	82 80 7f ff 	addcc  %g1, -1, %g1
40005724:	02 80 00 0d 	be  40005758 <_ZN10Cyg_Thread5sleepEv+0x78>
40005728:	90 10 20 00 	clr  %o0
4000572c:	c2 24 60 88 	st  %g1, [ %l1 + 0x88 ]
40005730:	30 80 00 0c 	b,a   40005760 <_ZN10Cyg_Thread5sleepEv+0x80>
40005734:	40 00 02 fd 	call  40006328 <_ZN28Cyg_Scheduler_Implementation10rem_threadEP10Cyg_Thread>
40005738:	01 00 00 00 	nop 
4000573c:	c2 04 20 3c 	ld  [ %l0 + 0x3c ], %g1
40005740:	82 10 60 01 	or  %g1, 1, %g1
40005744:	c2 24 20 3c 	st  %g1, [ %l0 + 0x3c ]
40005748:	c2 04 60 88 	ld  [ %l1 + 0x88 ], %g1
4000574c:	82 80 7f ff 	addcc  %g1, -1, %g1
40005750:	12 bf ff f7 	bne  4000572c <_ZN10Cyg_Thread5sleepEv+0x4c>
40005754:	90 10 20 00 	clr  %o0
40005758:	40 00 03 81 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
4000575c:	01 00 00 00 	nop 
40005760:	81 c7 e0 08 	ret 
40005764:	81 e8 00 00 	restore 

40005768 <_ZN10Cyg_Thread4wakeEv>:
40005768:	9d e3 bf 98 	save  %sp, -104, %sp
4000576c:	21 10 00 37 	sethi  %hi(0x4000dc00), %l0
40005770:	c2 04 20 88 	ld  [ %l0 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
40005774:	82 00 60 01 	inc  %g1
40005778:	c2 24 20 88 	st  %g1, [ %l0 + 0x88 ]
4000577c:	c2 06 20 3c 	ld  [ %i0 + 0x3c ], %g1
40005780:	a2 06 20 1c 	add  %i0, 0x1c, %l1
40005784:	80 88 60 03 	btst  3, %g1
40005788:	02 80 00 0c 	be  400057b8 <_ZN10Cyg_Thread4wakeEv+0x50>
4000578c:	9a 08 7f fc 	and  %g1, -4, %o5
40005790:	c2 04 60 10 	ld  [ %l1 + 0x10 ], %g1
40005794:	90 10 00 01 	mov  %g1, %o0
40005798:	92 10 00 18 	mov  %i0, %o1
4000579c:	80 a0 60 00 	cmp  %g1, 0
400057a0:	12 80 00 13 	bne  400057ec <_ZN10Cyg_Thread4wakeEv+0x84>
400057a4:	da 26 20 3c 	st  %o5, [ %i0 + 0x3c ]
400057a8:	11 10 00 40 	sethi  %hi(0x40010000), %o0
400057ac:	80 a3 60 00 	cmp  %o5, 0
400057b0:	02 80 00 0c 	be  400057e0 <_ZN10Cyg_Thread4wakeEv+0x78>
400057b4:	90 12 22 18 	or  %o0, 0x218, %o0
400057b8:	c2 04 20 88 	ld  [ %l0 + 0x88 ], %g1
400057bc:	9a 80 7f ff 	addcc  %g1, -1, %o5
400057c0:	02 80 00 05 	be  400057d4 <_ZN10Cyg_Thread4wakeEv+0x6c>
400057c4:	90 10 20 00 	clr  %o0
400057c8:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
400057cc:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
400057d0:	30 80 00 11 	b,a   40005814 <_ZN10Cyg_Thread4wakeEv+0xac>
400057d4:	40 00 03 62 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
400057d8:	01 00 00 00 	nop 
400057dc:	30 80 00 0e 	b,a   40005814 <_ZN10Cyg_Thread4wakeEv+0xac>
400057e0:	40 00 02 a4 	call  40006270 <_ZN28Cyg_Scheduler_Implementation10add_threadEP10Cyg_Thread>
400057e4:	01 00 00 00 	nop 
400057e8:	30 bf ff f4 	b,a   400057b8 <_ZN10Cyg_Thread4wakeEv+0x50>
400057ec:	40 00 02 4d 	call  40006120 <_ZN30Cyg_ThreadQueue_Implementation6removeEP10Cyg_Thread>
400057f0:	01 00 00 00 	nop 
400057f4:	da 06 20 3c 	ld  [ %i0 + 0x3c ], %o5
400057f8:	11 10 00 40 	sethi  %hi(0x40010000), %o0
400057fc:	c0 24 60 10 	clr  [ %l1 + 0x10 ]
40005800:	80 a3 60 00 	cmp  %o5, 0
40005804:	90 12 22 18 	or  %o0, 0x218, %o0
40005808:	12 bf ff ec 	bne  400057b8 <_ZN10Cyg_Thread4wakeEv+0x50>
4000580c:	92 10 00 18 	mov  %i0, %o1
40005810:	30 bf ff f4 	b,a   400057e0 <_ZN10Cyg_Thread4wakeEv+0x78>
40005814:	81 c7 e0 08 	ret 
40005818:	81 e8 00 00 	restore 

4000581c <_ZN10Cyg_Thread6resumeEv>:
4000581c:	9d e3 bf 98 	save  %sp, -104, %sp
40005820:	21 10 00 37 	sethi  %hi(0x4000dc00), %l0
40005824:	c2 04 20 88 	ld  [ %l0 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
40005828:	82 00 60 01 	inc  %g1
4000582c:	c2 24 20 88 	st  %g1, [ %l0 + 0x88 ]
40005830:	c2 06 20 40 	ld  [ %i0 + 0x40 ], %g1
40005834:	80 a0 60 01 	cmp  %g1, 1
40005838:	02 80 00 13 	be  40005884 <_ZN10Cyg_Thread6resumeEv+0x68>
4000583c:	80 a0 60 00 	cmp  %g1, 0
40005840:	12 80 00 09 	bne  40005864 <_ZN10Cyg_Thread6resumeEv+0x48>
40005844:	82 00 7f ff 	add  %g1, -1, %g1
40005848:	c2 04 20 88 	ld  [ %l0 + 0x88 ], %g1
4000584c:	9a 80 7f ff 	addcc  %g1, -1, %o5
40005850:	02 80 00 0a 	be  40005878 <_ZN10Cyg_Thread6resumeEv+0x5c>
40005854:	90 10 20 00 	clr  %o0
40005858:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
4000585c:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
40005860:	30 80 00 15 	b,a   400058b4 <_ZN10Cyg_Thread6resumeEv+0x98>
40005864:	c2 26 20 40 	st  %g1, [ %i0 + 0x40 ]
40005868:	c2 04 20 88 	ld  [ %l0 + 0x88 ], %g1
4000586c:	9a 80 7f ff 	addcc  %g1, -1, %o5
40005870:	12 bf ff fa 	bne  40005858 <_ZN10Cyg_Thread6resumeEv+0x3c>
40005874:	90 10 20 00 	clr  %o0
40005878:	40 00 03 39 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
4000587c:	01 00 00 00 	nop 
40005880:	30 80 00 0d 	b,a   400058b4 <_ZN10Cyg_Thread6resumeEv+0x98>
40005884:	c2 06 20 3c 	ld  [ %i0 + 0x3c ], %g1
40005888:	82 08 7f fb 	and  %g1, -5, %g1
4000588c:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40005890:	90 12 22 18 	or  %o0, 0x218, %o0	! 40010218 <_ZN13Cyg_Scheduler9schedulerE>
40005894:	92 10 00 18 	mov  %i0, %o1
40005898:	80 a0 60 00 	cmp  %g1, 0
4000589c:	c0 26 20 40 	clr  [ %i0 + 0x40 ]
400058a0:	12 bf ff ea 	bne  40005848 <_ZN10Cyg_Thread6resumeEv+0x2c>
400058a4:	c2 26 20 3c 	st  %g1, [ %i0 + 0x3c ]
400058a8:	40 00 02 72 	call  40006270 <_ZN28Cyg_Scheduler_Implementation10add_threadEP10Cyg_Thread>
400058ac:	01 00 00 00 	nop 
400058b0:	30 bf ff e6 	b,a   40005848 <_ZN10Cyg_Thread6resumeEv+0x2c>
400058b4:	81 c7 e0 08 	ret 
400058b8:	81 e8 00 00 	restore 

400058bc <_ZN10Cyg_Thread12set_priorityEi>:
400058bc:	9d e3 bf 98 	save  %sp, -104, %sp
400058c0:	25 10 00 37 	sethi  %hi(0x4000dc00), %l2
400058c4:	c2 04 a0 88 	ld  [ %l2 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
400058c8:	82 00 60 01 	inc  %g1
400058cc:	c2 24 a0 88 	st  %g1, [ %l2 + 0x88 ]
400058d0:	c2 06 20 3c 	ld  [ %i0 + 0x3c ], %g1
400058d4:	80 a0 60 00 	cmp  %g1, 0
400058d8:	02 80 00 4d 	be  40005a0c <_ZN10Cyg_Thread12set_priorityEi+0x150>
400058dc:	a2 10 20 00 	clr  %l1
400058e0:	80 88 60 01 	btst  1, %g1
400058e4:	02 80 00 0a 	be  4000590c <_ZN10Cyg_Thread12set_priorityEi+0x50>
400058e8:	27 10 00 40 	sethi  %hi(0x40010000), %l3
400058ec:	a0 06 20 1c 	add  %i0, 0x1c, %l0
400058f0:	e2 04 20 10 	ld  [ %l0 + 0x10 ], %l1
400058f4:	80 a4 60 00 	cmp  %l1, 0
400058f8:	02 80 00 05 	be  4000590c <_ZN10Cyg_Thread12set_priorityEi+0x50>
400058fc:	90 10 00 11 	mov  %l1, %o0
40005900:	40 00 02 08 	call  40006120 <_ZN30Cyg_ThreadQueue_Implementation6removeEP10Cyg_Thread>
40005904:	92 10 00 18 	mov  %i0, %o1
40005908:	c0 24 20 10 	clr  [ %l0 + 0x10 ]
4000590c:	90 14 e2 18 	or  %l3, 0x218, %o0
40005910:	40 00 02 c6 	call  40006428 <_ZN28Cyg_Scheduler_Implementation17deregister_threadEP10Cyg_Thread>
40005914:	92 10 00 18 	mov  %i0, %o1
40005918:	c2 06 20 38 	ld  [ %i0 + 0x38 ], %g1
4000591c:	80 a0 60 00 	cmp  %g1, 0
40005920:	22 80 00 23 	be,a   400059ac <_ZN10Cyg_Thread12set_priorityEi+0xf0>
40005924:	f2 26 20 24 	st  %i1, [ %i0 + 0x24 ]
40005928:	c2 06 20 24 	ld  [ %i0 + 0x24 ], %g1
4000592c:	80 a0 40 19 	cmp  %g1, %i1
40005930:	14 80 00 1e 	bg  400059a8 <_ZN10Cyg_Thread12set_priorityEi+0xec>
40005934:	f2 26 20 34 	st  %i1, [ %i0 + 0x34 ]
40005938:	90 14 e2 18 	or  %l3, 0x218, %o0
4000593c:	40 00 02 b9 	call  40006420 <_ZN28Cyg_Scheduler_Implementation15register_threadEP10Cyg_Thread>
40005940:	92 10 00 18 	mov  %i0, %o1
40005944:	c2 06 20 3c 	ld  [ %i0 + 0x3c ], %g1
40005948:	80 a0 60 00 	cmp  %g1, 0
4000594c:	02 80 00 20 	be  400059cc <_ZN10Cyg_Thread12set_priorityEi+0x110>
40005950:	90 14 e2 18 	or  %l3, 0x218, %o0
40005954:	80 88 60 01 	btst  1, %g1
40005958:	02 80 00 08 	be  40005978 <_ZN10Cyg_Thread12set_priorityEi+0xbc>
4000595c:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40005960:	80 a4 60 00 	cmp  %l1, 0
40005964:	02 80 00 05 	be  40005978 <_ZN10Cyg_Thread12set_priorityEi+0xbc>
40005968:	90 10 00 11 	mov  %l1, %o0
4000596c:	40 00 01 da 	call  400060d4 <_ZN30Cyg_ThreadQueue_Implementation7enqueueEP10Cyg_Thread>
40005970:	92 10 00 18 	mov  %i0, %o1
40005974:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40005978:	da 00 62 a0 	ld  [ %g1 + 0x2a0 ], %o5	! 400102a0 <_ZN18Cyg_Scheduler_Base14current_threadE>
4000597c:	80 a3 40 18 	cmp  %o5, %i0
40005980:	02 80 00 1a 	be  400059e8 <_ZN10Cyg_Thread12set_priorityEi+0x12c>
40005984:	9a 10 20 01 	mov  1, %o5
40005988:	40 00 02 2a 	call  40006230 <_ZN28Cyg_Scheduler_Implementation19set_need_rescheduleEP10Cyg_Thread>
4000598c:	90 10 00 18 	mov  %i0, %o0
40005990:	c2 04 a0 88 	ld  [ %l2 + 0x88 ], %g1
40005994:	9a 80 7f ff 	addcc  %g1, -1, %o5
40005998:	02 80 00 1a 	be  40005a00 <_ZN10Cyg_Thread12set_priorityEi+0x144>
4000599c:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
400059a0:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
400059a4:	30 80 00 20 	b,a   40005a24 <_ZN10Cyg_Thread12set_priorityEi+0x168>
400059a8:	f2 26 20 24 	st  %i1, [ %i0 + 0x24 ]
400059ac:	90 14 e2 18 	or  %l3, 0x218, %o0
400059b0:	40 00 02 9c 	call  40006420 <_ZN28Cyg_Scheduler_Implementation15register_threadEP10Cyg_Thread>
400059b4:	92 10 00 18 	mov  %i0, %o1
400059b8:	c2 06 20 3c 	ld  [ %i0 + 0x3c ], %g1
400059bc:	80 a0 60 00 	cmp  %g1, 0
400059c0:	12 bf ff e6 	bne  40005958 <_ZN10Cyg_Thread12set_priorityEi+0x9c>
400059c4:	80 88 60 01 	btst  1, %g1
400059c8:	90 14 e2 18 	or  %l3, 0x218, %o0
400059cc:	40 00 02 29 	call  40006270 <_ZN28Cyg_Scheduler_Implementation10add_threadEP10Cyg_Thread>
400059d0:	92 10 00 18 	mov  %i0, %o1
400059d4:	03 10 00 40 	sethi  %hi(0x40010000), %g1
400059d8:	da 00 62 a0 	ld  [ %g1 + 0x2a0 ], %o5	! 400102a0 <_ZN18Cyg_Scheduler_Base14current_threadE>
400059dc:	80 a3 40 18 	cmp  %o5, %i0
400059e0:	12 bf ff ea 	bne  40005988 <_ZN10Cyg_Thread12set_priorityEi+0xcc>
400059e4:	9a 10 20 01 	mov  1, %o5
400059e8:	03 10 00 40 	sethi  %hi(0x40010000), %g1
400059ec:	da 20 62 9c 	st  %o5, [ %g1 + 0x29c ]	! 4001029c <_ZN18Cyg_Scheduler_Base15need_rescheduleE>
400059f0:	c2 04 a0 88 	ld  [ %l2 + 0x88 ], %g1
400059f4:	9a 80 7f ff 	addcc  %g1, -1, %o5
400059f8:	12 bf ff ea 	bne  400059a0 <_ZN10Cyg_Thread12set_priorityEi+0xe4>
400059fc:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40005a00:	40 00 02 d7 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
40005a04:	90 10 20 00 	clr  %o0
40005a08:	30 80 00 07 	b,a   40005a24 <_ZN10Cyg_Thread12set_priorityEi+0x168>
40005a0c:	27 10 00 40 	sethi  %hi(0x40010000), %l3
40005a10:	90 14 e2 18 	or  %l3, 0x218, %o0	! 40010218 <_ZN13Cyg_Scheduler9schedulerE>
40005a14:	40 00 02 45 	call  40006328 <_ZN28Cyg_Scheduler_Implementation10rem_threadEP10Cyg_Thread>
40005a18:	92 10 00 18 	mov  %i0, %o1
40005a1c:	10 bf ff bd 	b  40005910 <_ZN10Cyg_Thread12set_priorityEi+0x54>
40005a20:	90 14 e2 18 	or  %l3, 0x218, %o0
40005a24:	81 c7 e0 08 	ret 
40005a28:	81 e8 00 00 	restore 

40005a2c <_ZN10Cyg_Thread17deliver_exceptionEij>:
40005a2c:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40005a30:	da 00 62 a0 	ld  [ %g1 + 0x2a0 ], %o5	! 400102a0 <_ZN18Cyg_Scheduler_Base14current_threadE>
40005a34:	80 a3 40 08 	cmp  %o5, %o0
40005a38:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40005a3c:	12 80 00 05 	bne  40005a50 <_ZN10Cyg_Thread17deliver_exceptionEij+0x24>
40005a40:	90 12 21 fc 	or  %o0, 0x1fc, %o0	! 400101fc <_ZN10Cyg_Thread17exception_controlE>
40005a44:	82 13 c0 00 	mov  %o7, %g1
40005a48:	40 00 00 a8 	call  40005ce8 <_ZN21Cyg_Exception_Control17deliver_exceptionEij>
40005a4c:	9e 10 40 00 	mov  %g1, %o7
40005a50:	01 00 00 00 	nop 
40005a54:	81 c3 e0 08 	retl 
40005a58:	01 00 00 00 	nop 

40005a5c <_ZN15Cyg_ThreadTimer5alarmEP9Cyg_Alarmj>:
40005a5c:	9d e3 bf 98 	save  %sp, -104, %sp
40005a60:	d0 06 60 2c 	ld  [ %i1 + 0x2c ], %o0
40005a64:	33 10 00 37 	sethi  %hi(0x4000dc00), %i1
40005a68:	c2 06 60 88 	ld  [ %i1 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
40005a6c:	82 00 60 01 	inc  %g1
40005a70:	c2 26 60 88 	st  %g1, [ %i1 + 0x88 ]
40005a74:	da 02 20 80 	ld  [ %o0 + 0x80 ], %o5
40005a78:	80 a3 60 07 	cmp  %o5, 7
40005a7c:	18 80 00 13 	bgu  40005ac8 <_ZN15Cyg_ThreadTimer5alarmEP9Cyg_Alarmj+0x6c>
40005a80:	82 10 20 01 	mov  1, %g1
40005a84:	83 28 40 0d 	sll  %g1, %o5, %g1
40005a88:	80 88 60 f3 	btst  0xf3, %g1
40005a8c:	02 80 00 08 	be  40005aac <_ZN15Cyg_ThreadTimer5alarmEP9Cyg_Alarmj+0x50>
40005a90:	80 88 60 04 	btst  4, %g1
40005a94:	c2 06 60 88 	ld  [ %i1 + 0x88 ], %g1
40005a98:	82 80 7f ff 	addcc  %g1, -1, %g1
40005a9c:	02 80 00 16 	be  40005af4 <_ZN15Cyg_ThreadTimer5alarmEP9Cyg_Alarmj+0x98>
40005aa0:	01 00 00 00 	nop 
40005aa4:	c2 26 60 88 	st  %g1, [ %i1 + 0x88 ]
40005aa8:	30 80 00 15 	b,a   40005afc <_ZN15Cyg_ThreadTimer5alarmEP9Cyg_Alarmj+0xa0>
40005aac:	32 80 00 0f 	bne,a   40005ae8 <_ZN15Cyg_ThreadTimer5alarmEP9Cyg_Alarmj+0x8c>
40005ab0:	82 10 20 07 	mov  7, %g1
40005ab4:	80 88 60 08 	btst  8, %g1
40005ab8:	02 80 00 04 	be  40005ac8 <_ZN15Cyg_ThreadTimer5alarmEP9Cyg_Alarmj+0x6c>
40005abc:	82 10 20 03 	mov  3, %g1
40005ac0:	c2 22 20 84 	st  %g1, [ %o0 + 0x84 ]
40005ac4:	c0 22 20 80 	clr  [ %o0 + 0x80 ]
40005ac8:	7f ff ff 28 	call  40005768 <_ZN10Cyg_Thread4wakeEv>
40005acc:	01 00 00 00 	nop 
40005ad0:	c2 06 60 88 	ld  [ %i1 + 0x88 ], %g1
40005ad4:	9a 80 7f ff 	addcc  %g1, -1, %o5
40005ad8:	02 80 00 07 	be  40005af4 <_ZN15Cyg_ThreadTimer5alarmEP9Cyg_Alarmj+0x98>
40005adc:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40005ae0:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
40005ae4:	30 80 00 06 	b,a   40005afc <_ZN15Cyg_ThreadTimer5alarmEP9Cyg_Alarmj+0xa0>
40005ae8:	c2 22 20 84 	st  %g1, [ %o0 + 0x84 ]
40005aec:	10 bf ff f7 	b  40005ac8 <_ZN15Cyg_ThreadTimer5alarmEP9Cyg_Alarmj+0x6c>
40005af0:	c0 22 20 80 	clr  [ %o0 + 0x80 ]
40005af4:	40 00 02 9a 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
40005af8:	90 10 20 00 	clr  %o0
40005afc:	81 c7 e0 08 	ret 
40005b00:	81 e8 00 00 	restore 

40005b04 <_Z16idle_thread_mainj>:
40005b04:	9d e3 bf 98 	save  %sp, -104, %sp
40005b08:	21 10 00 3b 	sethi  %hi(0x4000ec00), %l0
40005b0c:	d0 04 23 f8 	ld  [ %l0 + 0x3f8 ], %o0	! 4000eff8 <idle_thread_loops>
40005b10:	90 02 20 01 	inc  %o0
40005b14:	7f ff f6 1a 	call  4000337c <hal_idle_thread_action>
40005b18:	d0 24 23 f8 	st  %o0, [ %l0 + 0x3f8 ]
40005b1c:	10 bf ff fd 	b  40005b10 <_Z16idle_thread_mainj+0xc>
40005b20:	d0 04 23 f8 	ld  [ %l0 + 0x3f8 ], %o0

40005b24 <_ZN14Cyg_IdleThreadC1Ev>:
40005b24:	9d e3 bf 90 	save  %sp, -112, %sp
40005b28:	03 10 00 3b 	sethi  %hi(0x4000ec00), %g1
40005b2c:	82 10 63 50 	or  %g1, 0x350, %g1	! 4000ef50 <idle_thread>
40005b30:	82 26 00 01 	sub  %i0, %g1, %g1
40005b34:	83 38 60 03 	sra  %g1, 3, %g1
40005b38:	a0 00 40 01 	add  %g1, %g1, %l0
40005b3c:	a0 04 00 01 	add  %l0, %g1, %l0
40005b40:	9b 2c 20 06 	sll  %l0, 6, %o5
40005b44:	a0 04 00 0d 	add  %l0, %o5, %l0
40005b48:	a1 2c 20 04 	sll  %l0, 4, %l0
40005b4c:	a0 04 00 01 	add  %l0, %g1, %l0
40005b50:	a1 2c 20 02 	sll  %l0, 2, %l0
40005b54:	a0 24 00 01 	sub  %l0, %g1, %l0
40005b58:	9b 2c 20 12 	sll  %l0, 0x12, %o5
40005b5c:	a0 04 00 0d 	add  %l0, %o5, %l0
40005b60:	a0 20 00 10 	neg  %l0
40005b64:	99 2c 20 03 	sll  %l0, 3, %o4
40005b68:	98 03 00 10 	add  %o4, %l0, %o4
40005b6c:	1b 10 00 3b 	sethi  %hi(0x4000ec00), %o5
40005b70:	99 2b 20 09 	sll  %o4, 9, %o4
40005b74:	9a 13 63 fc 	or  %o5, 0x3fc, %o5
40005b78:	9a 03 00 0d 	add  %o4, %o5, %o5
40005b7c:	03 00 00 04 	sethi  %hi(0x1000), %g1
40005b80:	82 10 62 00 	or  %g1, 0x200, %g1	! 1200 <rom_vectors-0x3fffee00>
40005b84:	15 10 00 16 	sethi  %hi(0x40005800), %o2
40005b88:	19 10 00 35 	sethi  %hi(0x4000d400), %o4
40005b8c:	94 12 a3 04 	or  %o2, 0x304, %o2
40005b90:	90 10 00 18 	mov  %i0, %o0
40005b94:	92 10 20 1f 	mov  0x1f, %o1
40005b98:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40005b9c:	98 13 23 58 	or  %o4, 0x358, %o4
40005ba0:	7f ff fd 8f 	call  400051dc <_ZN10Cyg_ThreadC2EjPFvjEjPcjj>
40005ba4:	96 10 20 00 	clr  %o3
40005ba8:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40005bac:	90 12 22 18 	or  %o0, 0x218, %o0	! 40010218 <_ZN13Cyg_Scheduler9schedulerE>
40005bb0:	92 10 00 18 	mov  %i0, %o1
40005bb4:	40 00 02 12 	call  400063fc <_ZN28Cyg_Scheduler_Implementation15set_idle_threadEP10Cyg_Threadj>
40005bb8:	94 10 00 10 	mov  %l0, %o2
40005bbc:	01 00 00 00 	nop 
40005bc0:	81 c7 e0 08 	ret 
40005bc4:	81 e8 00 00 	restore 

40005bc8 <_Z41__static_initialization_and_destruction_0ii>:
40005bc8:	9d e3 bf 98 	save  %sp, -104, %sp
40005bcc:	03 00 00 0a 	sethi  %hi(0x2800), %g1
40005bd0:	82 10 63 5c 	or  %g1, 0x35c, %g1	! 2b5c <rom_vectors-0x3fffd4a4>
40005bd4:	82 1e 40 01 	xor  %i1, %g1, %g1
40005bd8:	80 a0 00 01 	cmp  %g0, %g1
40005bdc:	98 60 3f ff 	subx  %g0, -1, %o4
40005be0:	82 1e 20 01 	xor  %i0, 1, %g1
40005be4:	80 a0 00 01 	cmp  %g0, %g1
40005be8:	9a 60 3f ff 	subx  %g0, -1, %o5
40005bec:	80 8b 00 0d 	btst  %o4, %o5
40005bf0:	02 80 00 12 	be  40005c38 <_Z41__static_initialization_and_destruction_0ii+0x70>
40005bf4:	03 00 00 0a 	sethi  %hi(0x2800), %g1
40005bf8:	03 10 00 3b 	sethi  %hi(0x4000ec00), %g1
40005bfc:	a2 10 63 50 	or  %g1, 0x350, %l1	! 4000ef50 <idle_thread>
40005c00:	a0 10 20 00 	clr  %l0
40005c04:	90 10 00 11 	mov  %l1, %o0
40005c08:	80 a4 3f ff 	cmp  %l0, -1
40005c0c:	a2 04 60 a8 	add  %l1, 0xa8, %l1
40005c10:	02 80 00 09 	be  40005c34 <_Z41__static_initialization_and_destruction_0ii+0x6c>
40005c14:	a0 04 3f ff 	add  %l0, -1, %l0
40005c18:	7f ff ff c3 	call  40005b24 <_ZN14Cyg_IdleThreadC1Ev>
40005c1c:	01 00 00 00 	nop 
40005c20:	90 10 00 11 	mov  %l1, %o0
40005c24:	80 a4 3f ff 	cmp  %l0, -1
40005c28:	a2 04 60 a8 	add  %l1, 0xa8, %l1
40005c2c:	12 bf ff fb 	bne  40005c18 <_Z41__static_initialization_and_destruction_0ii+0x50>
40005c30:	a0 04 3f ff 	add  %l0, -1, %l0
40005c34:	03 00 00 0a 	sethi  %hi(0x2800), %g1
40005c38:	82 10 63 5c 	or  %g1, 0x35c, %g1	! 2b5c <rom_vectors-0x3fffd4a4>
40005c3c:	82 1e 40 01 	xor  %i1, %g1, %g1
40005c40:	80 a0 00 01 	cmp  %g0, %g1
40005c44:	9a 60 3f ff 	subx  %g0, -1, %o5
40005c48:	80 a0 00 18 	cmp  %g0, %i0
40005c4c:	82 60 3f ff 	subx  %g0, -1, %g1
40005c50:	80 8b 40 01 	btst  %o5, %g1
40005c54:	02 80 00 0e 	be  40005c8c <_Z41__static_initialization_and_destruction_0ii+0xc4>
40005c58:	03 10 00 3b 	sethi  %hi(0x4000ec00), %g1
40005c5c:	b2 10 63 f8 	or  %g1, 0x3f8, %i1	! 4000eff8 <idle_thread_loops>
40005c60:	a0 06 7f 58 	add  %i1, -168, %l0
40005c64:	80 a6 40 10 	cmp  %i1, %l0
40005c68:	b2 06 7f 58 	add  %i1, -168, %i1
40005c6c:	02 80 00 08 	be  40005c8c <_Z41__static_initialization_and_destruction_0ii+0xc4>
40005c70:	90 10 00 19 	mov  %i1, %o0
40005c74:	7f ff fe 10 	call  400054b4 <_ZN10Cyg_ThreadD2Ev>
40005c78:	01 00 00 00 	nop 
40005c7c:	80 a6 40 10 	cmp  %i1, %l0
40005c80:	b2 06 7f 58 	add  %i1, -168, %i1
40005c84:	12 bf ff fc 	bne  40005c74 <_Z41__static_initialization_and_destruction_0ii+0xac>
40005c88:	90 10 00 19 	mov  %i1, %o0
40005c8c:	81 c7 e0 08 	ret 
40005c90:	81 e8 00 00 	restore 

40005c94 <_GLOBAL__I.11100__ZN18Cyg_HardwareThread12thread_entryEP10Cyg_Thread>:
40005c94:	13 00 00 0a 	sethi  %hi(0x2800), %o1
40005c98:	92 12 63 5c 	or  %o1, 0x35c, %o1	! 2b5c <rom_vectors-0x3fffd4a4>
40005c9c:	90 10 20 01 	mov  1, %o0
40005ca0:	82 13 c0 00 	mov  %o7, %g1
40005ca4:	7f ff ff c9 	call  40005bc8 <_Z41__static_initialization_and_destruction_0ii>
40005ca8:	9e 10 40 00 	mov  %g1, %o7
40005cac:	01 00 00 00 	nop 

40005cb0 <_GLOBAL__D.11100__ZN18Cyg_HardwareThread12thread_entryEP10Cyg_Thread>:
40005cb0:	13 00 00 0a 	sethi  %hi(0x2800), %o1
40005cb4:	92 12 63 5c 	or  %o1, 0x35c, %o1	! 2b5c <rom_vectors-0x3fffd4a4>
40005cb8:	90 10 20 00 	clr  %o0
40005cbc:	82 13 c0 00 	mov  %o7, %g1
40005cc0:	7f ff ff c2 	call  40005bc8 <_Z41__static_initialization_and_destruction_0ii>
40005cc4:	9e 10 40 00 	mov  %g1, %o7
40005cc8:	01 00 00 00 	nop 

40005ccc <_Z26cyg_null_exception_handlerjij>:
40005ccc:	81 c3 e0 08 	retl 
40005cd0:	01 00 00 00 	nop 

40005cd4 <_ZN21Cyg_Exception_ControlC1Ev>:
40005cd4:	03 10 00 17 	sethi  %hi(0x40005c00), %g1
40005cd8:	82 10 60 cc 	or  %g1, 0xcc, %g1	! 40005ccc <_Z26cyg_null_exception_handlerjij>
40005cdc:	c2 22 00 00 	st  %g1, [ %o0 ]
40005ce0:	81 c3 e0 08 	retl 
40005ce4:	c0 22 20 04 	clr  [ %o0 + 4 ]

40005ce8 <_ZN21Cyg_Exception_Control17deliver_exceptionEij>:
40005ce8:	9d e3 bf 98 	save  %sp, -104, %sp
40005cec:	d0 06 20 04 	ld  [ %i0 + 4 ], %o0
40005cf0:	92 10 00 19 	mov  %i1, %o1
40005cf4:	c2 06 00 00 	ld  [ %i0 ], %g1
40005cf8:	9f c0 40 00 	call  %g1
40005cfc:	94 10 00 1a 	mov  %i2, %o2
40005d00:	01 00 00 00 	nop 
40005d04:	81 c7 e0 08 	ret 
40005d08:	81 e8 00 00 	restore 

40005d0c <cyg_hal_deliver_exception>:
40005d0c:	82 10 00 08 	mov  %o0, %g1
40005d10:	94 10 00 09 	mov  %o1, %o2
40005d14:	1b 10 00 40 	sethi  %hi(0x40010000), %o5
40005d18:	d0 03 62 a0 	ld  [ %o5 + 0x2a0 ], %o0	! 400102a0 <_ZN18Cyg_Scheduler_Base14current_threadE>
40005d1c:	92 10 00 01 	mov  %g1, %o1
40005d20:	82 13 c0 00 	mov  %o7, %g1
40005d24:	7f ff ff 42 	call  40005a2c <_ZN10Cyg_Thread17deliver_exceptionEij>
40005d28:	9e 10 40 00 	mov  %g1, %o7
40005d2c:	01 00 00 00 	nop 

40005d30 <_GLOBAL__I.12000__Z26cyg_null_exception_handlerjij>:
40005d30:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40005d34:	90 12 21 fc 	or  %o0, 0x1fc, %o0	! 400101fc <_ZN10Cyg_Thread17exception_controlE>
40005d38:	82 13 c0 00 	mov  %o7, %g1
40005d3c:	7f ff ff e6 	call  40005cd4 <_ZN21Cyg_Exception_ControlC1Ev>
40005d40:	9e 10 40 00 	mov  %g1, %o7
40005d44:	01 00 00 00 	nop 

40005d48 <_ZN13Cyg_InterruptC1EjijPFjjjEPFvjjjE>:
40005d48:	c0 22 20 14 	clr  [ %o0 + 0x14 ]
40005d4c:	d2 22 00 00 	st  %o1, [ %o0 ]
40005d50:	d4 22 20 04 	st  %o2, [ %o0 + 4 ]
40005d54:	d8 22 20 08 	st  %o4, [ %o0 + 8 ]
40005d58:	da 22 20 0c 	st  %o5, [ %o0 + 0xc ]
40005d5c:	d6 22 20 10 	st  %o3, [ %o0 + 0x10 ]
40005d60:	c0 22 20 18 	clr  [ %o0 + 0x18 ]
40005d64:	81 c3 e0 08 	retl 
40005d68:	01 00 00 00 	nop 

40005d6c <_ZN13Cyg_Interrupt6detachEv>:
40005d6c:	d4 02 00 00 	ld  [ %o0 ], %o2
40005d70:	19 10 00 36 	sethi  %hi(0x4000d800), %o4
40005d74:	98 13 23 f0 	or  %o4, 0x3f0, %o4	! 4000dbf0 <hal_interrupt_handlers>
40005d78:	93 2a a0 02 	sll  %o2, 2, %o1
40005d7c:	c2 02 20 08 	ld  [ %o0 + 8 ], %g1
40005d80:	d6 03 00 09 	ld  [ %o4 + %o1 ], %o3
40005d84:	80 a2 c0 01 	cmp  %o3, %g1
40005d88:	1b 10 00 0c 	sethi  %hi(0x40003000), %o5
40005d8c:	12 80 00 12 	bne  40005dd4 <_ZN13Cyg_Interrupt6detachEv+0x68>
40005d90:	82 13 62 a4 	or  %o5, 0x2a4, %g1	! 400032a4 <hal_default_isr>
40005d94:	80 a2 a0 0f 	cmp  %o2, 0xf
40005d98:	08 80 00 04 	bleu  40005da8 <_ZN13Cyg_Interrupt6detachEv+0x3c>
40005d9c:	01 00 00 00 	nop 
40005da0:	03 10 00 0c 	sethi  %hi(0x40003000), %g1
40005da4:	82 10 62 ac 	or  %g1, 0x2ac, %g1	! 400032ac <cyg_hal_exception_handler>
40005da8:	c2 23 00 09 	st  %g1, [ %o4 + %o1 ]
40005dac:	da 02 00 00 	ld  [ %o0 ], %o5
40005db0:	03 10 00 36 	sethi  %hi(0x4000d800), %g1
40005db4:	82 10 63 84 	or  %g1, 0x384, %g1	! 4000db84 <hal_interrupt_data>
40005db8:	9b 2b 60 02 	sll  %o5, 2, %o5
40005dbc:	c0 20 40 0d 	clr  [ %g1 + %o5 ]
40005dc0:	d8 02 00 00 	ld  [ %o0 ], %o4
40005dc4:	03 10 00 36 	sethi  %hi(0x4000d800), %g1
40005dc8:	99 2b 20 02 	sll  %o4, 2, %o4
40005dcc:	82 10 63 18 	or  %g1, 0x318, %g1
40005dd0:	c0 20 40 0c 	clr  [ %g1 + %o4 ]
40005dd4:	81 c3 e0 08 	retl 
40005dd8:	01 00 00 00 	nop 

40005ddc <_ZN13Cyg_InterruptD1Ev>:
40005ddc:	82 13 c0 00 	mov  %o7, %g1
40005de0:	7f ff ff e3 	call  40005d6c <_ZN13Cyg_Interrupt6detachEv>
40005de4:	9e 10 40 00 	mov  %g1, %o7
40005de8:	01 00 00 00 	nop 

40005dec <_ZN13Cyg_Interrupt23call_pending_DSRs_innerEv>:
40005dec:	9d e3 bf 98 	save  %sp, -104, %sp
40005df0:	90 10 20 02 	mov  2, %o0
40005df4:	91 d0 20 00 	ta  0
40005df8:	96 10 00 08 	mov  %o0, %o3
40005dfc:	1b 10 00 40 	sethi  %hi(0x40010000), %o5
40005e00:	d8 03 62 08 	ld  [ %o5 + 0x208 ], %o4	! 40010208 <_ZN13Cyg_Interrupt8dsr_listE>
40005e04:	c0 23 62 08 	clr  [ %o5 + 0x208 ]
40005e08:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40005e0c:	c0 20 62 04 	clr  [ %g1 + 0x204 ]	! 40010204 <_ZN13Cyg_Interrupt13dsr_list_tailE>
40005e10:	30 80 00 04 	b,a   40005e20 <_ZN13Cyg_Interrupt23call_pending_DSRs_innerEv+0x34>
40005e14:	90 10 20 02 	mov  2, %o0
40005e18:	91 d0 20 00 	ta  0
40005e1c:	96 10 00 08 	mov  %o0, %o3
40005e20:	c2 03 20 14 	ld  [ %o4 + 0x14 ], %g1
40005e24:	e0 03 20 18 	ld  [ %o4 + 0x18 ], %l0
40005e28:	c0 23 20 14 	clr  [ %o4 + 0x14 ]
40005e2c:	c0 23 20 18 	clr  [ %o4 + 0x18 ]
40005e30:	90 10 20 03 	mov  3, %o0
40005e34:	92 10 00 0b 	mov  %o3, %o1
40005e38:	91 d0 20 00 	ta  0
40005e3c:	d4 03 20 10 	ld  [ %o4 + 0x10 ], %o2
40005e40:	da 03 20 0c 	ld  [ %o4 + 0xc ], %o5
40005e44:	d0 03 00 00 	ld  [ %o4 ], %o0
40005e48:	9f c3 40 00 	call  %o5
40005e4c:	92 10 00 01 	mov  %g1, %o1
40005e50:	98 94 20 00 	orcc  %l0, 0, %o4
40005e54:	12 bf ff f0 	bne  40005e14 <_ZN13Cyg_Interrupt23call_pending_DSRs_innerEv+0x28>
40005e58:	01 00 00 00 	nop 
40005e5c:	81 c7 e0 08 	ret 
40005e60:	81 e8 00 00 	restore 

40005e64 <cyg_interrupt_call_pending_DSRs>:
40005e64:	82 13 c0 00 	mov  %o7, %g1
40005e68:	7f ff ff e1 	call  40005dec <_ZN13Cyg_Interrupt23call_pending_DSRs_innerEv>
40005e6c:	9e 10 40 00 	mov  %g1, %o7
40005e70:	01 00 00 00 	nop 

40005e74 <_ZN13Cyg_Interrupt17call_pending_DSRsEv>:
40005e74:	82 13 c0 00 	mov  %o7, %g1
40005e78:	7f ff f4 8b 	call  400030a4 <hal_interrupt_stack_call_pending_DSRs>
40005e7c:	9e 10 40 00 	mov  %g1, %o7
40005e80:	01 00 00 00 	nop 

40005e84 <_ZN13Cyg_Interrupt8post_dsrEv>:
40005e84:	9d e3 bf 98 	save  %sp, -104, %sp
40005e88:	90 10 20 02 	mov  2, %o0
40005e8c:	91 d0 20 00 	ta  0
40005e90:	9a 10 00 08 	mov  %o0, %o5
40005e94:	c2 06 20 14 	ld  [ %i0 + 0x14 ], %g1
40005e98:	82 00 60 01 	inc  %g1
40005e9c:	c2 26 20 14 	st  %g1, [ %i0 + 0x14 ]
40005ea0:	c2 06 20 14 	ld  [ %i0 + 0x14 ], %g1
40005ea4:	80 a0 60 01 	cmp  %g1, 1
40005ea8:	12 80 00 0b 	bne  40005ed4 <_ZN13Cyg_Interrupt8post_dsrEv+0x50>
40005eac:	19 10 00 40 	sethi  %hi(0x40010000), %o4
40005eb0:	de 03 22 04 	ld  [ %o4 + 0x204 ], %o7	! 40010204 <_ZN13Cyg_Interrupt13dsr_list_tailE>
40005eb4:	f0 23 22 04 	st  %i0, [ %o4 + 0x204 ]
40005eb8:	80 a3 e0 00 	cmp  %o7, 0
40005ebc:	02 80 00 04 	be  40005ecc <_ZN13Cyg_Interrupt8post_dsrEv+0x48>
40005ec0:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40005ec4:	f0 23 e0 18 	st  %i0, [ %o7 + 0x18 ]
40005ec8:	30 80 00 03 	b,a   40005ed4 <_ZN13Cyg_Interrupt8post_dsrEv+0x50>
40005ecc:	82 10 62 08 	or  %g1, 0x208, %g1
40005ed0:	f0 20 40 0f 	st  %i0, [ %g1 + %o7 ]
40005ed4:	90 10 20 03 	mov  3, %o0
40005ed8:	92 10 00 0d 	mov  %o5, %o1
40005edc:	91 d0 20 00 	ta  0
40005ee0:	81 c7 e0 08 	ret 
40005ee4:	81 e8 00 00 	restore 

40005ee8 <interrupt_end>:
40005ee8:	9d e3 bf 98 	save  %sp, -104, %sp
40005eec:	21 10 00 40 	sethi  %hi(0x40010000), %l0
40005ef0:	80 8e 20 02 	btst  2, %i0
40005ef4:	02 80 00 07 	be  40005f10 <interrupt_end+0x28>
40005ef8:	90 10 00 19 	mov  %i1, %o0
40005efc:	80 a6 60 00 	cmp  %i1, 0
40005f00:	02 80 00 04 	be  40005f10 <interrupt_end+0x28>
40005f04:	01 00 00 00 	nop 
40005f08:	7f ff ff df 	call  40005e84 <_ZN13Cyg_Interrupt8post_dsrEv>
40005f0c:	01 00 00 00 	nop 
40005f10:	c2 04 22 a0 	ld  [ %l0 + 0x2a0 ], %g1
40005f14:	f4 20 60 18 	st  %i2, [ %g1 + 0x18 ]
40005f18:	1b 10 00 37 	sethi  %hi(0x4000dc00), %o5
40005f1c:	c2 03 60 88 	ld  [ %o5 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
40005f20:	82 80 7f ff 	addcc  %g1, -1, %g1
40005f24:	02 80 00 04 	be  40005f34 <interrupt_end+0x4c>
40005f28:	90 10 20 00 	clr  %o0
40005f2c:	c2 23 60 88 	st  %g1, [ %o5 + 0x88 ]
40005f30:	30 80 00 03 	b,a   40005f3c <interrupt_end+0x54>
40005f34:	40 00 01 8a 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
40005f38:	01 00 00 00 	nop 
40005f3c:	c2 04 22 a0 	ld  [ %l0 + 0x2a0 ], %g1
40005f40:	c0 20 60 18 	clr  [ %g1 + 0x18 ]
40005f44:	81 c7 e0 08 	ret 
40005f48:	81 e8 00 00 	restore 

40005f4c <_ZN13Cyg_Interrupt6attachEv>:
40005f4c:	03 10 00 36 	sethi  %hi(0x4000d800), %g1
40005f50:	da 02 00 00 	ld  [ %o0 ], %o5
40005f54:	96 10 63 f0 	or  %g1, 0x3f0, %o3
40005f58:	99 2b 60 02 	sll  %o5, 2, %o4
40005f5c:	03 10 00 0c 	sethi  %hi(0x40003000), %g1
40005f60:	94 10 62 a4 	or  %g1, 0x2a4, %o2	! 400032a4 <hal_default_isr>
40005f64:	da 02 c0 0c 	ld  [ %o3 + %o4 ], %o5
40005f68:	80 a3 40 0a 	cmp  %o5, %o2
40005f6c:	32 80 00 02 	bne,a   40005f74 <_ZN13Cyg_Interrupt6attachEv+0x28>
40005f70:	c2 02 c0 0c 	ld  [ %o3 + %o4 ], %g1
40005f74:	c2 02 c0 0c 	ld  [ %o3 + %o4 ], %g1
40005f78:	80 a0 40 0a 	cmp  %g1, %o2
40005f7c:	02 80 00 07 	be  40005f98 <_ZN13Cyg_Interrupt6attachEv+0x4c>
40005f80:	03 10 00 0c 	sethi  %hi(0x40003000), %g1
40005f84:	da 02 c0 0c 	ld  [ %o3 + %o4 ], %o5
40005f88:	82 10 62 ac 	or  %g1, 0x2ac, %g1
40005f8c:	80 a3 40 01 	cmp  %o5, %g1
40005f90:	12 80 00 0f 	bne  40005fcc <_ZN13Cyg_Interrupt6attachEv+0x80>
40005f94:	01 00 00 00 	nop 
40005f98:	c2 02 20 08 	ld  [ %o0 + 8 ], %g1
40005f9c:	c2 22 c0 0c 	st  %g1, [ %o3 + %o4 ]
40005fa0:	d8 02 00 00 	ld  [ %o0 ], %o4
40005fa4:	03 10 00 36 	sethi  %hi(0x4000d800), %g1
40005fa8:	d6 02 20 10 	ld  [ %o0 + 0x10 ], %o3
40005fac:	82 10 63 84 	or  %g1, 0x384, %g1
40005fb0:	99 2b 20 02 	sll  %o4, 2, %o4
40005fb4:	d6 20 40 0c 	st  %o3, [ %g1 + %o4 ]
40005fb8:	da 02 00 00 	ld  [ %o0 ], %o5
40005fbc:	03 10 00 36 	sethi  %hi(0x4000d800), %g1
40005fc0:	9b 2b 60 02 	sll  %o5, 2, %o5
40005fc4:	82 10 63 18 	or  %g1, 0x318, %g1
40005fc8:	d0 20 40 0d 	st  %o0, [ %g1 + %o5 ]
40005fcc:	81 c3 e0 08 	retl 
40005fd0:	01 00 00 00 	nop 

40005fd4 <_ZN13Cyg_Interrupt14mask_interruptEj>:
40005fd4:	9d e3 bf 98 	save  %sp, -104, %sp
40005fd8:	90 10 20 02 	mov  2, %o0
40005fdc:	91 d0 20 00 	ta  0
40005fe0:	a2 10 00 08 	mov  %o0, %l1
40005fe4:	90 10 20 02 	mov  2, %o0
40005fe8:	91 d0 20 00 	ta  0
40005fec:	a0 10 00 08 	mov  %o0, %l0
40005ff0:	40 00 0e 78 	call  400099d0 <leon3_disable_irq>
40005ff4:	90 10 00 18 	mov  %i0, %o0
40005ff8:	90 10 20 03 	mov  3, %o0
40005ffc:	92 10 00 10 	mov  %l0, %o1
40006000:	91 d0 20 00 	ta  0
40006004:	90 10 20 03 	mov  3, %o0
40006008:	92 10 00 11 	mov  %l1, %o1
4000600c:	91 d0 20 00 	ta  0
40006010:	81 c7 e0 08 	ret 
40006014:	81 e8 00 00 	restore 

40006018 <_ZN13Cyg_Interrupt16unmask_interruptEj>:
40006018:	9d e3 bf 98 	save  %sp, -104, %sp
4000601c:	90 10 20 02 	mov  2, %o0
40006020:	91 d0 20 00 	ta  0
40006024:	a2 10 00 08 	mov  %o0, %l1
40006028:	90 10 20 02 	mov  2, %o0
4000602c:	91 d0 20 00 	ta  0
40006030:	a0 10 00 08 	mov  %o0, %l0
40006034:	40 00 0e 74 	call  40009a04 <leon3_enable_irq>
40006038:	90 10 00 18 	mov  %i0, %o0
4000603c:	90 10 20 03 	mov  3, %o0
40006040:	92 10 00 10 	mov  %l0, %o1
40006044:	91 d0 20 00 	ta  0
40006048:	90 10 20 03 	mov  3, %o0
4000604c:	92 10 00 11 	mov  %l1, %o1
40006050:	91 d0 20 00 	ta  0
40006054:	81 c7 e0 08 	ret 
40006058:	81 e8 00 00 	restore 

4000605c <_ZN13Cyg_Interrupt21acknowledge_interruptEj>:
4000605c:	81 c3 e0 08 	retl 
40006060:	01 00 00 00 	nop 

40006064 <_Z41__static_initialization_and_destruction_0ii>:
40006064:	03 00 00 0b 	sethi  %hi(0x2c00), %g1
40006068:	82 10 62 e0 	or  %g1, 0x2e0, %g1	! 2ee0 <rom_vectors-0x3fffd120>
4000606c:	92 1a 40 01 	xor  %o1, %g1, %o1
40006070:	80 a0 00 09 	cmp  %g0, %o1
40006074:	9a 60 3f ff 	subx  %g0, -1, %o5
40006078:	90 1a 20 01 	xor  %o0, 1, %o0
4000607c:	80 a0 00 08 	cmp  %g0, %o0
40006080:	82 60 3f ff 	subx  %g0, -1, %g1
40006084:	80 8b 40 01 	btst  %o5, %g1
40006088:	02 80 00 03 	be  40006094 <_Z41__static_initialization_and_destruction_0ii+0x30>
4000608c:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40006090:	c0 20 62 0c 	clr  [ %g1 + 0x20c ]	! 4001020c <_ZN13Cyg_Interrupt26interrupt_disable_spinlockE>
40006094:	81 c3 e0 08 	retl 
40006098:	01 00 00 00 	nop 

4000609c <_GLOBAL__I.12000__ZN13Cyg_Interrupt15disable_counterE>:
4000609c:	13 00 00 0b 	sethi  %hi(0x2c00), %o1
400060a0:	92 12 62 e0 	or  %o1, 0x2e0, %o1	! 2ee0 <rom_vectors-0x3fffd120>
400060a4:	90 10 20 01 	mov  1, %o0
400060a8:	82 13 c0 00 	mov  %o7, %g1
400060ac:	7f ff ff ee 	call  40006064 <_Z41__static_initialization_and_destruction_0ii>
400060b0:	9e 10 40 00 	mov  %g1, %o7
400060b4:	01 00 00 00 	nop 

400060b8 <_GLOBAL__D.12000__ZN13Cyg_Interrupt15disable_counterE>:
400060b8:	13 00 00 0b 	sethi  %hi(0x2c00), %o1
400060bc:	92 12 62 e0 	or  %o1, 0x2e0, %o1	! 2ee0 <rom_vectors-0x3fffd120>
400060c0:	90 10 20 00 	clr  %o0
400060c4:	82 13 c0 00 	mov  %o7, %g1
400060c8:	7f ff ff e7 	call  40006064 <_Z41__static_initialization_and_destruction_0ii>
400060cc:	9e 10 40 00 	mov  %g1, %o7
400060d0:	01 00 00 00 	nop 

400060d4 <_ZN30Cyg_ThreadQueue_Implementation7enqueueEP10Cyg_Thread>:
400060d4:	80 a2 60 00 	cmp  %o1, 0
400060d8:	02 80 00 0e 	be  40006110 <_ZN30Cyg_ThreadQueue_Implementation7enqueueEP10Cyg_Thread+0x3c>
400060dc:	98 02 60 1c 	add  %o1, 0x1c, %o4
400060e0:	da 02 00 00 	ld  [ %o0 ], %o5
400060e4:	80 a3 60 00 	cmp  %o5, 0
400060e8:	32 80 00 04 	bne,a   400060f8 <_ZN30Cyg_ThreadQueue_Implementation7enqueueEP10Cyg_Thread+0x24>
400060ec:	c2 03 60 04 	ld  [ %o5 + 4 ], %g1
400060f0:	10 80 00 0a 	b  40006118 <_ZN30Cyg_ThreadQueue_Implementation7enqueueEP10Cyg_Thread+0x44>
400060f4:	d8 22 00 00 	st  %o4, [ %o0 ]
400060f8:	c2 23 20 04 	st  %g1, [ %o4 + 4 ]
400060fc:	c2 03 60 04 	ld  [ %o5 + 4 ], %g1
40006100:	da 23 00 00 	st  %o5, [ %o4 ]
40006104:	d8 23 60 04 	st  %o4, [ %o5 + 4 ]
40006108:	10 80 00 04 	b  40006118 <_ZN30Cyg_ThreadQueue_Implementation7enqueueEP10Cyg_Thread+0x44>
4000610c:	d8 20 40 00 	st  %o4, [ %g1 ]
40006110:	10 bf ff f4 	b  400060e0 <_ZN30Cyg_ThreadQueue_Implementation7enqueueEP10Cyg_Thread+0xc>
40006114:	98 10 20 00 	clr  %o4
40006118:	81 c3 e0 08 	retl 
4000611c:	d0 22 60 2c 	st  %o0, [ %o1 + 0x2c ]

40006120 <_ZN30Cyg_ThreadQueue_Implementation6removeEP10Cyg_Thread>:
40006120:	80 a2 60 00 	cmp  %o1, 0
40006124:	c0 22 60 2c 	clr  [ %o1 + 0x2c ]
40006128:	02 80 00 0e 	be  40006160 <_ZN30Cyg_ThreadQueue_Implementation6removeEP10Cyg_Thread+0x40>
4000612c:	92 02 60 1c 	add  %o1, 0x1c, %o1
40006130:	c2 02 00 00 	ld  [ %o0 ], %g1
40006134:	80 a0 40 09 	cmp  %g1, %o1
40006138:	02 80 00 10 	be  40006178 <_ZN30Cyg_ThreadQueue_Implementation6removeEP10Cyg_Thread+0x58>
4000613c:	80 a2 60 00 	cmp  %o1, 0
40006140:	c2 02 40 00 	ld  [ %o1 ], %g1
40006144:	da 02 60 04 	ld  [ %o1 + 4 ], %o5
40006148:	da 20 60 04 	st  %o5, [ %g1 + 4 ]
4000614c:	d8 02 60 04 	ld  [ %o1 + 4 ], %o4
40006150:	c2 23 00 00 	st  %g1, [ %o4 ]
40006154:	d2 22 40 00 	st  %o1, [ %o1 ]
40006158:	10 80 00 15 	b  400061ac <_ZN30Cyg_ThreadQueue_Implementation6removeEP10Cyg_Thread+0x8c>
4000615c:	d2 22 60 04 	st  %o1, [ %o1 + 4 ]
40006160:	92 10 20 00 	clr  %o1
40006164:	c2 02 00 00 	ld  [ %o0 ], %g1
40006168:	80 a0 40 09 	cmp  %g1, %o1
4000616c:	32 bf ff f6 	bne,a   40006144 <_ZN30Cyg_ThreadQueue_Implementation6removeEP10Cyg_Thread+0x24>
40006170:	c2 02 40 00 	ld  [ %o1 ], %g1
40006174:	80 a2 60 00 	cmp  %o1, 0
40006178:	02 80 00 0d 	be  400061ac <_ZN30Cyg_ThreadQueue_Implementation6removeEP10Cyg_Thread+0x8c>
4000617c:	01 00 00 00 	nop 
40006180:	d8 02 40 00 	ld  [ %o1 ], %o4
40006184:	80 a3 00 09 	cmp  %o4, %o1
40006188:	22 80 00 09 	be,a   400061ac <_ZN30Cyg_ThreadQueue_Implementation6removeEP10Cyg_Thread+0x8c>
4000618c:	c0 22 00 00 	clr  [ %o0 ]
40006190:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
40006194:	c2 23 20 04 	st  %g1, [ %o4 + 4 ]
40006198:	da 02 60 04 	ld  [ %o1 + 4 ], %o5
4000619c:	d8 23 40 00 	st  %o4, [ %o5 ]
400061a0:	d2 22 40 00 	st  %o1, [ %o1 ]
400061a4:	d2 22 60 04 	st  %o1, [ %o1 + 4 ]
400061a8:	d8 22 00 00 	st  %o4, [ %o0 ]
400061ac:	81 c3 e0 08 	retl 
400061b0:	01 00 00 00 	nop 

400061b4 <_ZN28Cyg_Scheduler_ImplementationC2Ev>:
400061b4:	9a 10 20 01 	mov  1, %o5	! 1 <rom_vectors-0x3fffffff>
400061b8:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
400061bc:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
400061c0:	82 02 20 04 	add  %o0, 4, %g1
400061c4:	9a 10 20 1f 	mov  0x1f, %o5
400061c8:	c0 20 40 00 	clr  [ %g1 ]
400061cc:	9a 03 7f ff 	add  %o5, -1, %o5
400061d0:	80 a3 7f ff 	cmp  %o5, -1
400061d4:	12 bf ff fd 	bne  400061c8 <_ZN28Cyg_Scheduler_ImplementationC2Ev+0x14>
400061d8:	82 00 60 04 	add  %g1, 4, %g1
400061dc:	03 10 00 40 	sethi  %hi(0x40010000), %g1
400061e0:	c0 22 00 00 	clr  [ %o0 ]
400061e4:	82 10 62 9c 	or  %g1, 0x29c, %g1
400061e8:	98 10 20 01 	mov  1, %o4
400061ec:	d8 20 40 00 	st  %o4, [ %g1 ]
400061f0:	9a 10 20 05 	mov  5, %o5
400061f4:	03 10 00 40 	sethi  %hi(0x40010000), %g1
400061f8:	81 c3 e0 08 	retl 
400061fc:	da 20 62 10 	st  %o5, [ %g1 + 0x210 ]	! 40010210 <_ZN28Cyg_Scheduler_Implementation15timeslice_countE>

40006200 <_ZN28Cyg_Scheduler_Implementation8scheduleEv>:
40006200:	9d e3 bf 98 	save  %sp, -104, %sp
40006204:	7f ff f4 51 	call  40003348 <hal_lsbit_index>
40006208:	d0 06 00 00 	ld  [ %i0 ], %o0
4000620c:	91 2a 20 02 	sll  %o0, 2, %o0
40006210:	90 02 00 18 	add  %o0, %i0, %o0
40006214:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40006218:	80 a0 60 00 	cmp  %g1, 0
4000621c:	12 80 00 03 	bne  40006228 <_ZN28Cyg_Scheduler_Implementation8scheduleEv+0x28>
40006220:	b0 00 7f e4 	add  %g1, -28, %i0
40006224:	b0 10 20 00 	clr  %i0
40006228:	81 c7 e0 08 	ret 
4000622c:	81 e8 00 00 	restore 

40006230 <_ZN28Cyg_Scheduler_Implementation19set_need_rescheduleEP10Cyg_Thread>:
40006230:	17 10 00 40 	sethi  %hi(0x40010000), %o3
40006234:	c2 02 e2 a0 	ld  [ %o3 + 0x2a0 ], %g1	! 400102a0 <_ZN18Cyg_Scheduler_Base14current_threadE>
40006238:	d8 00 60 24 	ld  [ %g1 + 0x24 ], %o4
4000623c:	da 02 20 24 	ld  [ %o0 + 0x24 ], %o5
40006240:	80 a3 00 0d 	cmp  %o4, %o5
40006244:	14 80 00 07 	bg  40006260 <_ZN28Cyg_Scheduler_Implementation19set_need_rescheduleEP10Cyg_Thread+0x30>
40006248:	9a 10 20 01 	mov  1, %o5
4000624c:	c2 02 e2 a0 	ld  [ %o3 + 0x2a0 ], %g1
40006250:	da 00 60 3c 	ld  [ %g1 + 0x3c ], %o5
40006254:	80 a3 60 00 	cmp  %o5, 0
40006258:	02 80 00 04 	be  40006268 <_ZN28Cyg_Scheduler_Implementation19set_need_rescheduleEP10Cyg_Thread+0x38>
4000625c:	9a 10 20 01 	mov  1, %o5
40006260:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40006264:	da 20 62 9c 	st  %o5, [ %g1 + 0x29c ]	! 4001029c <_ZN18Cyg_Scheduler_Base15need_rescheduleE>
40006268:	81 c3 e0 08 	retl 
4000626c:	01 00 00 00 	nop 

40006270 <_ZN28Cyg_Scheduler_Implementation10add_threadEP10Cyg_Thread>:
40006270:	9d e3 bf 98 	save  %sp, -104, %sp
40006274:	e2 06 60 24 	ld  [ %i1 + 0x24 ], %l1
40006278:	83 2c 60 02 	sll  %l1, 2, %g1
4000627c:	a0 00 40 18 	add  %g1, %i0, %l0
40006280:	d0 06 60 2c 	ld  [ %i1 + 0x2c ], %o0
40006284:	a4 06 60 1c 	add  %i1, 0x1c, %l2
40006288:	80 a2 20 00 	cmp  %o0, 0
4000628c:	a6 04 20 04 	add  %l0, 4, %l3
40006290:	12 80 00 1a 	bne  400062f8 <_ZN28Cyg_Scheduler_Implementation10add_threadEP10Cyg_Thread+0x88>
40006294:	92 10 00 19 	mov  %i1, %o1
40006298:	82 10 20 01 	mov  1, %g1
4000629c:	da 04 20 04 	ld  [ %l0 + 4 ], %o5
400062a0:	97 28 40 11 	sll  %g1, %l1, %o3
400062a4:	80 a3 60 00 	cmp  %o5, 0
400062a8:	12 80 00 05 	bne  400062bc <_ZN28Cyg_Scheduler_Implementation10add_threadEP10Cyg_Thread+0x4c>
400062ac:	98 10 00 12 	mov  %l2, %o4
400062b0:	c2 06 00 00 	ld  [ %i0 ], %g1
400062b4:	82 10 40 0b 	or  %g1, %o3, %g1
400062b8:	c2 26 00 00 	st  %g1, [ %i0 ]
400062bc:	80 a6 60 00 	cmp  %i1, 0
400062c0:	22 80 00 12 	be,a   40006308 <_ZN28Cyg_Scheduler_Implementation10add_threadEP10Cyg_Thread+0x98>
400062c4:	98 10 20 00 	clr  %o4
400062c8:	da 04 c0 00 	ld  [ %l3 ], %o5
400062cc:	80 a3 60 00 	cmp  %o5, 0
400062d0:	32 80 00 04 	bne,a   400062e0 <_ZN28Cyg_Scheduler_Implementation10add_threadEP10Cyg_Thread+0x70>
400062d4:	c2 03 60 04 	ld  [ %o5 + 4 ], %g1
400062d8:	10 80 00 0e 	b  40006310 <_ZN28Cyg_Scheduler_Implementation10add_threadEP10Cyg_Thread+0xa0>
400062dc:	d8 24 c0 00 	st  %o4, [ %l3 ]
400062e0:	c2 23 20 04 	st  %g1, [ %o4 + 4 ]
400062e4:	c2 03 60 04 	ld  [ %o5 + 4 ], %g1
400062e8:	da 23 00 00 	st  %o5, [ %o4 ]
400062ec:	d8 23 60 04 	st  %o4, [ %o5 + 4 ]
400062f0:	10 80 00 08 	b  40006310 <_ZN28Cyg_Scheduler_Implementation10add_threadEP10Cyg_Thread+0xa0>
400062f4:	d8 20 40 00 	st  %o4, [ %g1 ]
400062f8:	7f ff ff 8a 	call  40006120 <_ZN30Cyg_ThreadQueue_Implementation6removeEP10Cyg_Thread>
400062fc:	01 00 00 00 	nop 
40006300:	10 bf ff e7 	b  4000629c <_ZN28Cyg_Scheduler_Implementation10add_threadEP10Cyg_Thread+0x2c>
40006304:	82 10 20 01 	mov  1, %g1	! 1 <rom_vectors-0x3fffffff>
40006308:	10 bf ff f0 	b  400062c8 <_ZN28Cyg_Scheduler_Implementation10add_threadEP10Cyg_Thread+0x58>
4000630c:	a4 10 20 1c 	mov  0x1c, %l2
40006310:	7f ff ff c8 	call  40006230 <_ZN28Cyg_Scheduler_Implementation19set_need_rescheduleEP10Cyg_Thread>
40006314:	90 10 00 19 	mov  %i1, %o0
40006318:	82 10 20 05 	mov  5, %g1
4000631c:	c2 24 a0 0c 	st  %g1, [ %l2 + 0xc ]
40006320:	81 c7 e0 08 	ret 
40006324:	81 e8 00 00 	restore 

40006328 <_ZN28Cyg_Scheduler_Implementation10rem_threadEP10Cyg_Thread>:
40006328:	9d e3 bf 98 	save  %sp, -104, %sp
4000632c:	de 06 60 24 	ld  [ %i1 + 0x24 ], %o7
40006330:	83 2b e0 02 	sll  %o7, 2, %g1
40006334:	82 00 40 18 	add  %g1, %i0, %g1
40006338:	80 a6 60 00 	cmp  %i1, 0
4000633c:	b6 00 60 04 	add  %g1, 4, %i3
40006340:	02 80 00 16 	be  40006398 <_ZN28Cyg_Scheduler_Implementation10rem_threadEP10Cyg_Thread+0x70>
40006344:	b2 06 60 1c 	add  %i1, 0x1c, %i1
40006348:	f8 06 c0 00 	ld  [ %i3 ], %i4
4000634c:	80 a7 00 19 	cmp  %i4, %i1
40006350:	02 80 00 18 	be  400063b0 <_ZN28Cyg_Scheduler_Implementation10rem_threadEP10Cyg_Thread+0x88>
40006354:	80 a7 20 00 	cmp  %i4, 0
40006358:	c2 06 40 00 	ld  [ %i1 ], %g1
4000635c:	fa 06 60 04 	ld  [ %i1 + 4 ], %i5
40006360:	fa 20 60 04 	st  %i5, [ %g1 + 4 ]
40006364:	f8 06 60 04 	ld  [ %i1 + 4 ], %i4
40006368:	c2 27 00 00 	st  %g1, [ %i4 ]
4000636c:	f2 26 40 00 	st  %i1, [ %i1 ]
40006370:	f2 26 60 04 	st  %i1, [ %i1 + 4 ]
40006374:	f8 06 c0 00 	ld  [ %i3 ], %i4
40006378:	80 a7 20 00 	cmp  %i4, 0
4000637c:	12 80 00 1e 	bne  400063f4 <_ZN28Cyg_Scheduler_Implementation10rem_threadEP10Cyg_Thread+0xcc>
40006380:	82 10 20 01 	mov  1, %g1
40006384:	fa 06 00 00 	ld  [ %i0 ], %i5
40006388:	83 28 40 0f 	sll  %g1, %o7, %g1
4000638c:	82 2f 40 01 	andn  %i5, %g1, %g1
40006390:	10 80 00 19 	b  400063f4 <_ZN28Cyg_Scheduler_Implementation10rem_threadEP10Cyg_Thread+0xcc>
40006394:	c2 26 00 00 	st  %g1, [ %i0 ]
40006398:	b2 10 20 00 	clr  %i1
4000639c:	f8 06 c0 00 	ld  [ %i3 ], %i4
400063a0:	80 a7 00 19 	cmp  %i4, %i1
400063a4:	32 bf ff ee 	bne,a   4000635c <_ZN28Cyg_Scheduler_Implementation10rem_threadEP10Cyg_Thread+0x34>
400063a8:	c2 06 40 00 	ld  [ %i1 ], %g1
400063ac:	80 a7 20 00 	cmp  %i4, 0
400063b0:	02 bf ff f3 	be  4000637c <_ZN28Cyg_Scheduler_Implementation10rem_threadEP10Cyg_Thread+0x54>
400063b4:	80 a7 20 00 	cmp  %i4, 0
400063b8:	f4 07 00 00 	ld  [ %i4 ], %i2
400063bc:	80 a6 80 1c 	cmp  %i2, %i4
400063c0:	22 80 00 0b 	be,a   400063ec <_ZN28Cyg_Scheduler_Implementation10rem_threadEP10Cyg_Thread+0xc4>
400063c4:	c0 26 c0 00 	clr  [ %i3 ]
400063c8:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
400063cc:	c2 26 a0 04 	st  %g1, [ %i2 + 4 ]
400063d0:	fa 07 20 04 	ld  [ %i4 + 4 ], %i5
400063d4:	f4 27 40 00 	st  %i2, [ %i5 ]
400063d8:	f8 27 00 00 	st  %i4, [ %i4 ]
400063dc:	f8 27 20 04 	st  %i4, [ %i4 + 4 ]
400063e0:	f4 26 c0 00 	st  %i2, [ %i3 ]
400063e4:	10 bf ff e5 	b  40006378 <_ZN28Cyg_Scheduler_Implementation10rem_threadEP10Cyg_Thread+0x50>
400063e8:	b8 10 00 1a 	mov  %i2, %i4
400063ec:	10 bf ff e3 	b  40006378 <_ZN28Cyg_Scheduler_Implementation10rem_threadEP10Cyg_Thread+0x50>
400063f0:	b8 10 20 00 	clr  %i4
400063f4:	81 c7 e0 08 	ret 
400063f8:	81 e8 00 00 	restore 

400063fc <_ZN28Cyg_Scheduler_Implementation15set_idle_threadEP10Cyg_Threadj>:
400063fc:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40006400:	95 2a a0 02 	sll  %o2, 2, %o2
40006404:	82 10 62 a0 	or  %g1, 0x2a0, %g1
40006408:	d2 20 40 0a 	st  %o1, [ %g1 + %o2 ]
4000640c:	90 10 00 09 	mov  %o1, %o0
40006410:	82 13 c0 00 	mov  %o7, %g1
40006414:	7f ff fd 02 	call  4000581c <_ZN10Cyg_Thread6resumeEv>
40006418:	9e 10 40 00 	mov  %g1, %o7
4000641c:	01 00 00 00 	nop 

40006420 <_ZN28Cyg_Scheduler_Implementation15register_threadEP10Cyg_Thread>:
40006420:	81 c3 e0 08 	retl 
40006424:	01 00 00 00 	nop 

40006428 <_ZN28Cyg_Scheduler_Implementation17deregister_threadEP10Cyg_Thread>:
40006428:	81 c3 e0 08 	retl 
4000642c:	01 00 00 00 	nop 

40006430 <_ZN28Cyg_Scheduler_Implementation13timeslice_cpuEv>:
40006430:	17 10 00 40 	sethi  %hi(0x40010000), %o3
40006434:	c2 02 e2 10 	ld  [ %o3 + 0x210 ], %g1	! 40010210 <_ZN28Cyg_Scheduler_Implementation15timeslice_countE>
40006438:	1b 10 00 40 	sethi  %hi(0x40010000), %o5
4000643c:	80 a0 60 00 	cmp  %g1, 0
40006440:	d8 03 62 a0 	ld  [ %o5 + 0x2a0 ], %o4
40006444:	12 80 00 1d 	bne  400064b8 <_ZN28Cyg_Scheduler_Implementation13timeslice_cpuEv+0x88>
40006448:	01 00 00 00 	nop 
4000644c:	c2 03 20 3c 	ld  [ %o4 + 0x3c ], %g1
40006450:	80 a0 60 00 	cmp  %g1, 0
40006454:	12 80 00 19 	bne  400064b8 <_ZN28Cyg_Scheduler_Implementation13timeslice_cpuEv+0x88>
40006458:	03 10 00 40 	sethi  %hi(0x40010000), %g1
4000645c:	da 03 20 24 	ld  [ %o4 + 0x24 ], %o5
40006460:	82 10 62 18 	or  %g1, 0x218, %g1
40006464:	9b 2b 60 02 	sll  %o5, 2, %o5
40006468:	9a 03 40 01 	add  %o5, %g1, %o5
4000646c:	c2 03 60 04 	ld  [ %o5 + 4 ], %g1
40006470:	80 a0 60 00 	cmp  %g1, 0
40006474:	32 80 00 0b 	bne,a   400064a0 <_ZN28Cyg_Scheduler_Implementation13timeslice_cpuEv+0x70>
40006478:	c2 00 40 00 	ld  [ %g1 ], %g1
4000647c:	82 10 20 00 	clr  %g1
40006480:	80 a0 40 0c 	cmp  %g1, %o4
40006484:	02 80 00 04 	be  40006494 <_ZN28Cyg_Scheduler_Implementation13timeslice_cpuEv+0x64>
40006488:	9a 10 20 01 	mov  1, %o5
4000648c:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40006490:	da 20 62 9c 	st  %o5, [ %g1 + 0x29c ]	! 4001029c <_ZN18Cyg_Scheduler_Base15need_rescheduleE>
40006494:	82 10 20 05 	mov  5, %g1
40006498:	10 80 00 08 	b  400064b8 <_ZN28Cyg_Scheduler_Implementation13timeslice_cpuEv+0x88>
4000649c:	c2 22 e2 10 	st  %g1, [ %o3 + 0x210 ]
400064a0:	c2 23 60 04 	st  %g1, [ %o5 + 4 ]
400064a4:	80 a0 60 00 	cmp  %g1, 0
400064a8:	12 bf ff f6 	bne  40006480 <_ZN28Cyg_Scheduler_Implementation13timeslice_cpuEv+0x50>
400064ac:	82 00 7f e4 	add  %g1, -28, %g1
400064b0:	10 bf ff f4 	b  40006480 <_ZN28Cyg_Scheduler_Implementation13timeslice_cpuEv+0x50>
400064b4:	82 10 20 00 	clr  %g1
400064b8:	81 c3 e0 08 	retl 
400064bc:	01 00 00 00 	nop 

400064c0 <_ZN28Cyg_Scheduler_Implementation9timesliceEv>:
400064c0:	1b 10 00 40 	sethi  %hi(0x40010000), %o5
400064c4:	c2 03 62 10 	ld  [ %o5 + 0x210 ], %g1	! 40010210 <_ZN28Cyg_Scheduler_Implementation15timeslice_countE>
400064c8:	82 00 7f ff 	add  %g1, -1, %g1
400064cc:	80 a0 60 00 	cmp  %g1, 0
400064d0:	12 80 00 05 	bne  400064e4 <_ZN28Cyg_Scheduler_Implementation9timesliceEv+0x24>
400064d4:	c2 23 62 10 	st  %g1, [ %o5 + 0x210 ]
400064d8:	82 13 c0 00 	mov  %o7, %g1
400064dc:	7f ff ff d5 	call  40006430 <_ZN28Cyg_Scheduler_Implementation13timeslice_cpuEv>
400064e0:	9e 10 40 00 	mov  %g1, %o7
400064e4:	01 00 00 00 	nop 
400064e8:	81 c3 e0 08 	retl 
400064ec:	01 00 00 00 	nop 

400064f0 <_ZN30Cyg_SchedThread_ImplementationC2Ej>:
400064f0:	d2 22 20 08 	st  %o1, [ %o0 + 8 ]
400064f4:	d0 22 20 04 	st  %o0, [ %o0 + 4 ]
400064f8:	81 c3 e0 08 	retl 
400064fc:	d0 22 00 00 	st  %o0, [ %o0 ]

40006500 <_ZN30Cyg_ThreadQueue_Implementation7dequeueEv>:
40006500:	d8 02 00 00 	ld  [ %o0 ], %o4
40006504:	80 a3 20 00 	cmp  %o4, 0
40006508:	22 80 00 13 	be,a   40006554 <_ZN30Cyg_ThreadQueue_Implementation7dequeueEv+0x54>
4000650c:	90 10 20 00 	clr  %o0
40006510:	d6 03 00 00 	ld  [ %o4 ], %o3
40006514:	80 a2 c0 0c 	cmp  %o3, %o4
40006518:	22 80 00 09 	be,a   4000653c <_ZN30Cyg_ThreadQueue_Implementation7dequeueEv+0x3c>
4000651c:	c0 22 00 00 	clr  [ %o0 ]
40006520:	c2 03 20 04 	ld  [ %o4 + 4 ], %g1
40006524:	c2 22 e0 04 	st  %g1, [ %o3 + 4 ]
40006528:	da 03 20 04 	ld  [ %o4 + 4 ], %o5
4000652c:	d6 23 40 00 	st  %o3, [ %o5 ]
40006530:	d8 23 20 04 	st  %o4, [ %o4 + 4 ]
40006534:	d8 23 00 00 	st  %o4, [ %o4 ]
40006538:	d6 22 00 00 	st  %o3, [ %o0 ]
4000653c:	80 a3 20 00 	cmp  %o4, 0
40006540:	02 80 00 05 	be  40006554 <_ZN30Cyg_ThreadQueue_Implementation7dequeueEv+0x54>
40006544:	90 10 20 00 	clr  %o0
40006548:	90 83 3f e4 	addcc  %o4, -28, %o0
4000654c:	32 80 00 02 	bne,a   40006554 <_ZN30Cyg_ThreadQueue_Implementation7dequeueEv+0x54>
40006550:	c0 22 20 2c 	clr  [ %o0 + 0x2c ]
40006554:	81 c3 e0 08 	retl 
40006558:	01 00 00 00 	nop 

4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>:
4000655c:	9d e3 bf 98 	save  %sp, -104, %sp
40006560:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40006564:	ac 10 62 08 	or  %g1, 0x208, %l6	! 40010208 <_ZN13Cyg_Interrupt8dsr_listE>
40006568:	2b 10 00 40 	sethi  %hi(0x40010000), %l5
4000656c:	27 10 00 40 	sethi  %hi(0x40010000), %l3
40006570:	25 10 00 37 	sethi  %hi(0x4000dc00), %l2
40006574:	2f 10 00 40 	sethi  %hi(0x40010000), %l7
40006578:	80 a6 20 00 	cmp  %i0, 0
4000657c:	12 80 00 06 	bne  40006594 <_ZN13Cyg_Scheduler12unlock_innerEj+0x38>
40006580:	29 10 00 40 	sethi  %hi(0x40010000), %l4
40006584:	c2 05 80 18 	ld  [ %l6 + %i0 ], %g1
40006588:	80 a0 60 00 	cmp  %g1, 0
4000658c:	12 80 00 1a 	bne  400065f4 <_ZN13Cyg_Scheduler12unlock_innerEj+0x98>
40006590:	01 00 00 00 	nop 
40006594:	e2 05 62 a0 	ld  [ %l5 + 0x2a0 ], %l1
40006598:	c2 04 60 3c 	ld  [ %l1 + 0x3c ], %g1
4000659c:	80 a0 60 00 	cmp  %g1, 0
400065a0:	12 80 00 1c 	bne  40006610 <_ZN13Cyg_Scheduler12unlock_innerEj+0xb4>
400065a4:	11 10 00 40 	sethi  %hi(0x40010000), %o0
400065a8:	c2 04 e2 9c 	ld  [ %l3 + 0x29c ], %g1
400065ac:	80 a0 60 00 	cmp  %g1, 0
400065b0:	12 80 00 18 	bne  40006610 <_ZN13Cyg_Scheduler12unlock_innerEj+0xb4>
400065b4:	11 10 00 40 	sethi  %hi(0x40010000), %o0
400065b8:	80 a6 20 00 	cmp  %i0, 0
400065bc:	12 80 00 2b 	bne  40006668 <_ZN13Cyg_Scheduler12unlock_innerEj+0x10c>
400065c0:	01 00 00 00 	nop 
400065c4:	c0 24 a0 88 	clr  [ %l2 + 0x88 ]
400065c8:	c2 05 80 00 	ld  [ %l6 ], %g1
400065cc:	80 a0 60 00 	cmp  %g1, 0
400065d0:	02 80 00 27 	be  4000666c <_ZN13Cyg_Scheduler12unlock_innerEj+0x110>
400065d4:	01 00 00 00 	nop 
400065d8:	c2 04 a0 88 	ld  [ %l2 + 0x88 ], %g1
400065dc:	82 00 60 01 	inc  %g1
400065e0:	c2 24 a0 88 	st  %g1, [ %l2 + 0x88 ]
400065e4:	c2 05 80 18 	ld  [ %l6 + %i0 ], %g1
400065e8:	80 a0 60 00 	cmp  %g1, 0
400065ec:	02 bf ff ea 	be  40006594 <_ZN13Cyg_Scheduler12unlock_innerEj+0x38>
400065f0:	01 00 00 00 	nop 
400065f4:	7f ff fe 20 	call  40005e74 <_ZN13Cyg_Interrupt17call_pending_DSRsEv>
400065f8:	01 00 00 00 	nop 
400065fc:	e2 05 62 a0 	ld  [ %l5 + 0x2a0 ], %l1
40006600:	c2 04 60 3c 	ld  [ %l1 + 0x3c ], %g1
40006604:	80 a0 60 00 	cmp  %g1, 0
40006608:	02 bf ff e8 	be  400065a8 <_ZN13Cyg_Scheduler12unlock_innerEj+0x4c>
4000660c:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40006610:	7f ff fe fc 	call  40006200 <_ZN28Cyg_Scheduler_Implementation8scheduleEv>
40006614:	90 12 22 18 	or  %o0, 0x218, %o0	! 40010218 <_ZN13Cyg_Scheduler9schedulerE>
40006618:	80 a4 40 08 	cmp  %l1, %o0
4000661c:	02 80 00 0f 	be  40006658 <_ZN13Cyg_Scheduler12unlock_innerEj+0xfc>
40006620:	01 00 00 00 	nop 
40006624:	c2 05 22 14 	ld  [ %l4 + 0x214 ], %g1
40006628:	82 00 60 01 	inc  %g1
4000662c:	c2 25 22 14 	st  %g1, [ %l4 + 0x214 ]
40006630:	c2 05 e2 10 	ld  [ %l7 + 0x210 ], %g1
40006634:	a0 04 60 1c 	add  %l1, 0x1c, %l0
40006638:	c2 24 20 0c 	st  %g1, [ %l0 + 0xc ]
4000663c:	90 02 20 0c 	add  %o0, 0xc, %o0
40006640:	40 00 0c 19 	call  400096a4 <hal_thread_switch_context>
40006644:	92 04 60 0c 	add  %l1, 0xc, %o1
40006648:	da 04 20 0c 	ld  [ %l0 + 0xc ], %o5
4000664c:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40006650:	e2 20 62 a0 	st  %l1, [ %g1 + 0x2a0 ]	! 400102a0 <_ZN18Cyg_Scheduler_Base14current_threadE>
40006654:	da 25 e2 10 	st  %o5, [ %l7 + 0x210 ]
40006658:	c0 24 e2 9c 	clr  [ %l3 + 0x29c ]
4000665c:	80 a6 20 00 	cmp  %i0, 0
40006660:	02 bf ff d9 	be  400065c4 <_ZN13Cyg_Scheduler12unlock_innerEj+0x68>
40006664:	01 00 00 00 	nop 
40006668:	f0 24 a0 88 	st  %i0, [ %l2 + 0x88 ]
4000666c:	81 c7 e0 08 	ret 
40006670:	81 e8 00 00 	restore 

40006674 <_ZN13Cyg_Scheduler12thread_entryEP10Cyg_Thread>:
40006674:	9d e3 bf 98 	save  %sp, -104, %sp
40006678:	03 10 00 40 	sethi  %hi(0x40010000), %g1
4000667c:	c0 20 62 9c 	clr  [ %g1 + 0x29c ]	! 4001029c <_ZN18Cyg_Scheduler_Base15need_rescheduleE>
40006680:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40006684:	f2 20 62 a0 	st  %i1, [ %g1 + 0x2a0 ]	! 400102a0 <_ZN18Cyg_Scheduler_Base14current_threadE>
40006688:	98 10 20 05 	mov  5, %o4
4000668c:	21 10 00 37 	sethi  %hi(0x4000dc00), %l0
40006690:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40006694:	d8 26 60 28 	st  %o4, [ %i1 + 0x28 ]
40006698:	da 04 20 88 	ld  [ %l0 + 0x88 ], %o5
4000669c:	d8 20 62 10 	st  %o4, [ %g1 + 0x210 ]
400066a0:	80 a3 60 00 	cmp  %o5, 0
400066a4:	02 80 00 13 	be  400066f0 <_ZN13Cyg_Scheduler12thread_entryEP10Cyg_Thread+0x7c>
400066a8:	82 10 00 10 	mov  %l0, %g1
400066ac:	10 80 00 07 	b  400066c8 <_ZN13Cyg_Scheduler12thread_entryEP10Cyg_Thread+0x54>
400066b0:	b2 10 00 10 	mov  %l0, %i1
400066b4:	c2 26 60 88 	st  %g1, [ %i1 + 0x88 ]
400066b8:	c2 04 20 88 	ld  [ %l0 + 0x88 ], %g1
400066bc:	80 a0 60 00 	cmp  %g1, 0
400066c0:	02 80 00 0c 	be  400066f0 <_ZN13Cyg_Scheduler12thread_entryEP10Cyg_Thread+0x7c>
400066c4:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
400066c8:	c2 00 60 88 	ld  [ %g1 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
400066cc:	82 80 7f ff 	addcc  %g1, -1, %g1
400066d0:	12 bf ff f9 	bne  400066b4 <_ZN13Cyg_Scheduler12thread_entryEP10Cyg_Thread+0x40>
400066d4:	90 10 20 00 	clr  %o0
400066d8:	7f ff ff a1 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
400066dc:	01 00 00 00 	nop 
400066e0:	c2 04 20 88 	ld  [ %l0 + 0x88 ], %g1
400066e4:	80 a0 60 00 	cmp  %g1, 0
400066e8:	12 bf ff f8 	bne  400066c8 <_ZN13Cyg_Scheduler12thread_entryEP10Cyg_Thread+0x54>
400066ec:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
400066f0:	81 c7 e0 08 	ret 
400066f4:	81 e8 00 00 	restore 

400066f8 <_ZN13Cyg_Scheduler9start_cpuEv>:
400066f8:	9d e3 bf 98 	save  %sp, -104, %sp
400066fc:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40006700:	7f ff fe c0 	call  40006200 <_ZN28Cyg_Scheduler_Implementation8scheduleEv>
40006704:	90 12 22 18 	or  %o0, 0x218, %o0	! 40010218 <_ZN13Cyg_Scheduler9schedulerE>
40006708:	03 10 00 40 	sethi  %hi(0x40010000), %g1
4000670c:	c0 20 62 9c 	clr  [ %g1 + 0x29c ]	! 4001029c <_ZN18Cyg_Scheduler_Base15need_rescheduleE>
40006710:	1b 10 00 40 	sethi  %hi(0x40010000), %o5
40006714:	d0 23 62 a0 	st  %o0, [ %o5 + 0x2a0 ]	! 400102a0 <_ZN18Cyg_Scheduler_Base14current_threadE>
40006718:	40 00 0b f0 	call  400096d8 <hal_thread_load_context>
4000671c:	90 02 20 0c 	add  %o0, 0xc, %o0
40006720:	01 00 00 00 	nop 

40006724 <_ZN13Cyg_Scheduler5startEv>:
40006724:	9d e3 bf 98 	save  %sp, -104, %sp
40006728:	7f ff ff f4 	call  400066f8 <_ZN13Cyg_Scheduler9start_cpuEv>
4000672c:	01 00 00 00 	nop 
40006730:	01 00 00 00 	nop 

40006734 <_ZN15Cyg_SchedThreadC2EP10Cyg_Threadj>:
40006734:	9d e3 bf 98 	save  %sp, -104, %sp
40006738:	92 10 00 1a 	mov  %i2, %o1
4000673c:	7f ff ff 6d 	call  400064f0 <_ZN30Cyg_SchedThread_ImplementationC2Ej>
40006740:	90 10 00 18 	mov  %i0, %o0
40006744:	c0 26 20 1c 	clr  [ %i0 + 0x1c ]
40006748:	c0 26 20 10 	clr  [ %i0 + 0x10 ]
4000674c:	c0 26 20 14 	clr  [ %i0 + 0x14 ]
40006750:	81 c7 e0 08 	ret 
40006754:	81 e8 00 00 	restore 

40006758 <_ZN15Cyg_SchedThread22set_inherited_priorityEiP10Cyg_Thread>:
40006758:	9d e3 bf 98 	save  %sp, -104, %sp
4000675c:	e2 06 20 08 	ld  [ %i0 + 8 ], %l1
40006760:	92 10 00 19 	mov  %i1, %o1
40006764:	80 a4 40 19 	cmp  %l1, %i1
40006768:	04 80 00 0a 	ble  40006790 <_ZN15Cyg_SchedThread22set_inherited_priorityEiP10Cyg_Thread+0x38>
4000676c:	90 06 3f e4 	add  %i0, -28, %o0
40006770:	e0 06 20 1c 	ld  [ %i0 + 0x1c ], %l0
40006774:	7f ff fc 52 	call  400058bc <_ZN10Cyg_Thread12set_priorityEi>
40006778:	c0 26 20 1c 	clr  [ %i0 + 0x1c ]
4000677c:	80 a4 20 00 	cmp  %l0, 0
40006780:	22 80 00 02 	be,a   40006788 <_ZN15Cyg_SchedThread22set_inherited_priorityEiP10Cyg_Thread+0x30>
40006784:	e2 26 20 18 	st  %l1, [ %i0 + 0x18 ]
40006788:	82 10 20 01 	mov  1, %g1
4000678c:	c2 26 20 1c 	st  %g1, [ %i0 + 0x1c ]
40006790:	81 c7 e0 08 	ret 
40006794:	81 e8 00 00 	restore 

40006798 <_ZN15Cyg_SchedThread24relay_inherited_priorityEP10Cyg_ThreadP15Cyg_ThreadQueue>:
40006798:	c2 02 80 00 	ld  [ %o2 ], %g1
4000679c:	80 a0 60 00 	cmp  %g1, 0
400067a0:	02 80 00 06 	be  400067b8 <_ZN15Cyg_SchedThread24relay_inherited_priorityEP10Cyg_ThreadP15Cyg_ThreadQueue+0x20>
400067a4:	94 10 00 09 	mov  %o1, %o2
400067a8:	d2 02 60 24 	ld  [ %o1 + 0x24 ], %o1
400067ac:	82 13 c0 00 	mov  %o7, %g1
400067b0:	7f ff ff ea 	call  40006758 <_ZN15Cyg_SchedThread22set_inherited_priorityEiP10Cyg_Thread>
400067b4:	9e 10 40 00 	mov  %g1, %o7
400067b8:	01 00 00 00 	nop 
400067bc:	81 c3 e0 08 	retl 
400067c0:	01 00 00 00 	nop 

400067c4 <_ZN15Cyg_SchedThread24clear_inherited_priorityEv>:
400067c4:	c2 02 20 14 	ld  [ %o0 + 0x14 ], %g1
400067c8:	98 10 00 08 	mov  %o0, %o4
400067cc:	80 a0 60 00 	cmp  %g1, 0
400067d0:	12 80 00 0f 	bne  4000680c <_ZN15Cyg_SchedThread24clear_inherited_priorityEv+0x48>
400067d4:	90 02 3f e4 	add  %o0, -28, %o0
400067d8:	c2 03 20 1c 	ld  [ %o4 + 0x1c ], %g1
400067dc:	80 a0 60 00 	cmp  %g1, 0
400067e0:	02 80 00 0b 	be  4000680c <_ZN15Cyg_SchedThread24clear_inherited_priorityEv+0x48>
400067e4:	01 00 00 00 	nop 
400067e8:	da 03 20 18 	ld  [ %o4 + 0x18 ], %o5
400067ec:	c2 03 20 08 	ld  [ %o4 + 8 ], %g1
400067f0:	92 10 00 0d 	mov  %o5, %o1
400067f4:	80 a0 40 0d 	cmp  %g1, %o5
400067f8:	16 80 00 05 	bge  4000680c <_ZN15Cyg_SchedThread24clear_inherited_priorityEv+0x48>
400067fc:	c0 23 20 1c 	clr  [ %o4 + 0x1c ]
40006800:	82 13 c0 00 	mov  %o7, %g1
40006804:	7f ff fc 2e 	call  400058bc <_ZN10Cyg_Thread12set_priorityEi>
40006808:	9e 10 40 00 	mov  %g1, %o7
4000680c:	01 00 00 00 	nop 
40006810:	81 c3 e0 08 	retl 
40006814:	01 00 00 00 	nop 

40006818 <_ZN15Cyg_SchedThread16inherit_priorityEP10Cyg_Thread>:
40006818:	94 10 00 09 	mov  %o1, %o2
4000681c:	d2 02 60 24 	ld  [ %o1 + 0x24 ], %o1
40006820:	82 13 c0 00 	mov  %o7, %g1
40006824:	7f ff ff cd 	call  40006758 <_ZN15Cyg_SchedThread22set_inherited_priorityEiP10Cyg_Thread>
40006828:	9e 10 40 00 	mov  %g1, %o7
4000682c:	01 00 00 00 	nop 

40006830 <_ZN15Cyg_SchedThread14relay_priorityEP10Cyg_ThreadP15Cyg_ThreadQueue>:
40006830:	82 13 c0 00 	mov  %o7, %g1
40006834:	7f ff ff d9 	call  40006798 <_ZN15Cyg_SchedThread24relay_inherited_priorityEP10Cyg_ThreadP15Cyg_ThreadQueue>
40006838:	9e 10 40 00 	mov  %g1, %o7
4000683c:	01 00 00 00 	nop 

40006840 <_ZN15Cyg_SchedThread19disinherit_priorityEv>:
40006840:	82 13 c0 00 	mov  %o7, %g1
40006844:	7f ff ff e0 	call  400067c4 <_ZN15Cyg_SchedThread24clear_inherited_priorityEv>
40006848:	9e 10 40 00 	mov  %g1, %o7
4000684c:	01 00 00 00 	nop 

40006850 <_ZN15Cyg_SchedThread20set_priority_ceilingEi>:
40006850:	94 10 20 00 	clr  %o2	! 0 <rom_vectors-0x40000000>
40006854:	82 13 c0 00 	mov  %o7, %g1
40006858:	7f ff ff c0 	call  40006758 <_ZN15Cyg_SchedThread22set_inherited_priorityEiP10Cyg_Thread>
4000685c:	9e 10 40 00 	mov  %g1, %o7
40006860:	01 00 00 00 	nop 

40006864 <_ZN15Cyg_SchedThread22clear_priority_ceilingEv>:
40006864:	82 13 c0 00 	mov  %o7, %g1
40006868:	7f ff ff d7 	call  400067c4 <_ZN15Cyg_SchedThread24clear_inherited_priorityEv>
4000686c:	9e 10 40 00 	mov  %g1, %o7
40006870:	01 00 00 00 	nop 

40006874 <_Z41__static_initialization_and_destruction_0ii>:
40006874:	9d e3 bf 98 	save  %sp, -104, %sp
40006878:	03 00 00 0a 	sethi  %hi(0x2800), %g1
4000687c:	82 10 62 f8 	or  %g1, 0x2f8, %g1	! 2af8 <rom_vectors-0x3fffd508>
40006880:	b2 1e 40 01 	xor  %i1, %g1, %i1
40006884:	80 a0 00 19 	cmp  %g0, %i1
40006888:	b2 60 3f ff 	subx  %g0, -1, %i1
4000688c:	82 1e 20 01 	xor  %i0, 1, %g1
40006890:	80 a0 00 01 	cmp  %g0, %g1
40006894:	9a 60 3f ff 	subx  %g0, -1, %o5
40006898:	80 8e 40 0d 	btst  %i1, %o5
4000689c:	12 80 00 2a 	bne  40006944 <_Z41__static_initialization_and_destruction_0ii+0xd0>
400068a0:	11 10 00 40 	sethi  %hi(0x40010000), %o0
400068a4:	80 a0 00 18 	cmp  %g0, %i0
400068a8:	82 60 3f ff 	subx  %g0, -1, %g1
400068ac:	80 8e 40 01 	btst  %i1, %g1
400068b0:	02 80 00 29 	be  40006954 <_Z41__static_initialization_and_destruction_0ii+0xe0>
400068b4:	03 10 00 40 	sethi  %hi(0x40010000), %g1
400068b8:	82 10 62 18 	or  %g1, 0x218, %g1	! 40010218 <_ZN13Cyg_Scheduler9schedulerE>
400068bc:	80 a0 7f fc 	cmp  %g1, -4
400068c0:	94 00 60 84 	add  %g1, 0x84, %o2
400068c4:	02 80 00 24 	be  40006954 <_Z41__static_initialization_and_destruction_0ii+0xe0>
400068c8:	92 00 60 04 	add  %g1, 4, %o1
400068cc:	80 a2 40 0a 	cmp  %o1, %o2
400068d0:	02 80 00 21 	be  40006954 <_Z41__static_initialization_and_destruction_0ii+0xe0>
400068d4:	01 00 00 00 	nop 
400068d8:	94 02 bf fc 	add  %o2, -4, %o2
400068dc:	d8 02 80 00 	ld  [ %o2 ], %o4
400068e0:	80 a3 20 00 	cmp  %o4, 0
400068e4:	02 bf ff fb 	be  400068d0 <_Z41__static_initialization_and_destruction_0ii+0x5c>
400068e8:	80 a2 40 0a 	cmp  %o1, %o2
400068ec:	d6 03 00 00 	ld  [ %o4 ], %o3
400068f0:	80 a2 c0 0c 	cmp  %o3, %o4
400068f4:	02 80 00 11 	be  40006938 <_Z41__static_initialization_and_destruction_0ii+0xc4>
400068f8:	80 a2 40 0a 	cmp  %o1, %o2
400068fc:	c2 03 20 04 	ld  [ %o4 + 4 ], %g1
40006900:	c2 22 e0 04 	st  %g1, [ %o3 + 4 ]
40006904:	da 03 20 04 	ld  [ %o4 + 4 ], %o5
40006908:	d6 23 40 00 	st  %o3, [ %o5 ]
4000690c:	d8 23 00 00 	st  %o4, [ %o4 ]
40006910:	d8 23 20 04 	st  %o4, [ %o4 + 4 ]
40006914:	98 10 00 0b 	mov  %o3, %o4
40006918:	80 a3 20 00 	cmp  %o4, 0
4000691c:	02 bf ff ec 	be  400068cc <_Z41__static_initialization_and_destruction_0ii+0x58>
40006920:	d6 22 80 00 	st  %o3, [ %o2 ]
40006924:	d6 03 00 00 	ld  [ %o4 ], %o3
40006928:	80 a2 c0 0c 	cmp  %o3, %o4
4000692c:	32 bf ff f5 	bne,a   40006900 <_Z41__static_initialization_and_destruction_0ii+0x8c>
40006930:	c2 03 20 04 	ld  [ %o4 + 4 ], %g1
40006934:	80 a2 40 0a 	cmp  %o1, %o2
40006938:	12 bf ff e8 	bne  400068d8 <_Z41__static_initialization_and_destruction_0ii+0x64>
4000693c:	c0 22 80 00 	clr  [ %o2 ]
40006940:	30 80 00 05 	b,a   40006954 <_Z41__static_initialization_and_destruction_0ii+0xe0>
40006944:	7f ff fe 1c 	call  400061b4 <_ZN28Cyg_Scheduler_ImplementationC2Ev>
40006948:	90 12 22 18 	or  %o0, 0x218, %o0
4000694c:	10 bf ff d7 	b  400068a8 <_Z41__static_initialization_and_destruction_0ii+0x34>
40006950:	80 a0 00 18 	cmp  %g0, %i0
40006954:	81 c7 e0 08 	ret 
40006958:	81 e8 00 00 	restore 

4000695c <_GLOBAL__I.11000_cyg_scheduler_sched_lock>:
4000695c:	13 00 00 0a 	sethi  %hi(0x2800), %o1
40006960:	92 12 62 f8 	or  %o1, 0x2f8, %o1	! 2af8 <rom_vectors-0x3fffd508>
40006964:	90 10 20 01 	mov  1, %o0
40006968:	82 13 c0 00 	mov  %o7, %g1
4000696c:	7f ff ff c2 	call  40006874 <_Z41__static_initialization_and_destruction_0ii>
40006970:	9e 10 40 00 	mov  %g1, %o7
40006974:	01 00 00 00 	nop 

40006978 <_GLOBAL__D.11000_cyg_scheduler_sched_lock>:
40006978:	13 00 00 0a 	sethi  %hi(0x2800), %o1
4000697c:	92 12 62 f8 	or  %o1, 0x2f8, %o1	! 2af8 <rom_vectors-0x3fffd508>
40006980:	90 10 20 00 	clr  %o0
40006984:	82 13 c0 00 	mov  %o7, %g1
40006988:	7f ff ff bb 	call  40006874 <_Z41__static_initialization_and_destruction_0ii>
4000698c:	9e 10 40 00 	mov  %g1, %o7
40006990:	01 00 00 00 	nop 

40006994 <_ZN9Cyg_MutexC1Ev>:
40006994:	82 10 20 01 	mov  1, %g1	! 1 <rom_vectors-0x3fffffff>
40006998:	c2 22 20 0c 	st  %g1, [ %o0 + 0xc ]
4000699c:	c0 22 20 08 	clr  [ %o0 + 8 ]
400069a0:	c0 2a 00 00 	clrb  [ %o0 ]
400069a4:	81 c3 e0 08 	retl 
400069a8:	c0 22 20 04 	clr  [ %o0 + 4 ]

400069ac <_ZN9Cyg_MutexD1Ev>:
400069ac:	c2 02 20 08 	ld  [ %o0 + 8 ], %g1
400069b0:	80 a0 60 00 	cmp  %g1, 0
400069b4:	02 80 00 12 	be  400069fc <_ZN9Cyg_MutexD1Ev+0x50>
400069b8:	90 02 20 08 	add  %o0, 8, %o0
400069bc:	98 10 00 01 	mov  %g1, %o4
400069c0:	d6 03 00 00 	ld  [ %o4 ], %o3
400069c4:	80 a2 c0 0c 	cmp  %o3, %o4
400069c8:	02 80 00 0c 	be  400069f8 <_ZN9Cyg_MutexD1Ev+0x4c>
400069cc:	80 a2 e0 00 	cmp  %o3, 0
400069d0:	c2 03 20 04 	ld  [ %o4 + 4 ], %g1
400069d4:	c2 22 e0 04 	st  %g1, [ %o3 + 4 ]
400069d8:	da 03 20 04 	ld  [ %o4 + 4 ], %o5
400069dc:	d6 23 40 00 	st  %o3, [ %o5 ]
400069e0:	d8 23 00 00 	st  %o4, [ %o4 ]
400069e4:	d8 23 20 04 	st  %o4, [ %o4 + 4 ]
400069e8:	98 10 00 0b 	mov  %o3, %o4
400069ec:	12 bf ff f5 	bne  400069c0 <_ZN9Cyg_MutexD1Ev+0x14>
400069f0:	d6 22 00 00 	st  %o3, [ %o0 ]
400069f4:	30 80 00 02 	b,a   400069fc <_ZN9Cyg_MutexD1Ev+0x50>
400069f8:	c0 22 00 00 	clr  [ %o0 ]
400069fc:	81 c3 e0 08 	retl 
40006a00:	01 00 00 00 	nop 

40006a04 <_ZN9Cyg_Mutex4lockEv>:
40006a04:	9d e3 bf 98 	save  %sp, -104, %sp
40006a08:	23 10 00 40 	sethi  %hi(0x40010000), %l1
40006a0c:	a8 10 20 01 	mov  1, %l4
40006a10:	e0 04 62 a0 	ld  [ %l1 + 0x2a0 ], %l0
40006a14:	27 10 00 37 	sethi  %hi(0x4000dc00), %l3
40006a18:	c2 04 e0 88 	ld  [ %l3 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
40006a1c:	82 00 60 01 	inc  %g1
40006a20:	c2 24 e0 88 	st  %g1, [ %l3 + 0x88 ]
40006a24:	d8 06 20 0c 	ld  [ %i0 + 0xc ], %o4
40006a28:	80 a3 20 00 	cmp  %o4, 0
40006a2c:	02 80 00 06 	be  40006a44 <_ZN9Cyg_Mutex4lockEv+0x40>
40006a30:	80 a3 20 02 	cmp  %o4, 2
40006a34:	9a 04 20 1c 	add  %l0, 0x1c, %o5
40006a38:	c2 03 60 14 	ld  [ %o5 + 0x14 ], %g1
40006a3c:	82 00 60 01 	inc  %g1
40006a40:	c2 23 60 14 	st  %g1, [ %o5 + 0x14 ]
40006a44:	02 80 00 51 	be  40006b88 <_ZN9Cyg_Mutex4lockEv+0x184>
40006a48:	90 04 20 1c 	add  %l0, 0x1c, %o0
40006a4c:	c2 0e 00 00 	ldub  [ %i0 ], %g1
40006a50:	80 a0 60 00 	cmp  %g1, 0
40006a54:	02 80 00 40 	be  40006b54 <_ZN9Cyg_Mutex4lockEv+0x150>
40006a58:	a4 06 20 08 	add  %i0, 8, %l2
40006a5c:	10 80 00 0b 	b  40006a88 <_ZN9Cyg_Mutex4lockEv+0x84>
40006a60:	aa 10 20 01 	mov  1, %l5
40006a64:	02 80 00 46 	be  40006b7c <_ZN9Cyg_Mutex4lockEv+0x178>
40006a68:	01 00 00 00 	nop 
40006a6c:	c2 0e 00 00 	ldub  [ %i0 ], %g1
40006a70:	80 a0 60 00 	cmp  %g1, 0
40006a74:	02 80 00 1f 	be  40006af0 <_ZN9Cyg_Mutex4lockEv+0xec>
40006a78:	80 a5 20 00 	cmp  %l4, 0
40006a7c:	80 a5 20 00 	cmp  %l4, 0
40006a80:	22 80 00 1f 	be,a   40006afc <_ZN9Cyg_Mutex4lockEv+0xf8>
40006a84:	d8 06 20 0c 	ld  [ %i0 + 0xc ], %o4
40006a88:	c2 04 62 a0 	ld  [ %l1 + 0x2a0 ], %g1
40006a8c:	da 04 62 a0 	ld  [ %l1 + 0x2a0 ], %o5
40006a90:	ea 20 60 80 	st  %l5, [ %g1 + 0x80 ]
40006a94:	7f ff fb 13 	call  400056e0 <_ZN10Cyg_Thread5sleepEv>
40006a98:	c0 23 60 84 	clr  [ %o5 + 0x84 ]
40006a9c:	92 10 00 10 	mov  %l0, %o1
40006aa0:	7f ff fd 8d 	call  400060d4 <_ZN30Cyg_ThreadQueue_Implementation7enqueueEP10Cyg_Thread>
40006aa4:	90 10 00 12 	mov  %l2, %o0
40006aa8:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40006aac:	80 a0 60 01 	cmp  %g1, 1
40006ab0:	02 80 00 25 	be  40006b44 <_ZN9Cyg_Mutex4lockEv+0x140>
40006ab4:	92 10 00 10 	mov  %l0, %o1
40006ab8:	d0 04 e0 88 	ld  [ %l3 + 0x88 ], %o0
40006abc:	7f ff fe a8 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
40006ac0:	01 00 00 00 	nop 
40006ac4:	c2 04 20 84 	ld  [ %l0 + 0x84 ], %g1
40006ac8:	80 a0 60 04 	cmp  %g1, 4
40006acc:	06 bf ff e8 	bl  40006a6c <_ZN9Cyg_Mutex4lockEv+0x68>
40006ad0:	80 a0 60 05 	cmp  %g1, 5
40006ad4:	14 bf ff e4 	bg  40006a64 <_ZN9Cyg_Mutex4lockEv+0x60>
40006ad8:	80 a0 60 06 	cmp  %g1, 6
40006adc:	c2 0e 00 00 	ldub  [ %i0 ], %g1
40006ae0:	80 a0 60 00 	cmp  %g1, 0
40006ae4:	12 bf ff e6 	bne  40006a7c <_ZN9Cyg_Mutex4lockEv+0x78>
40006ae8:	a8 10 20 00 	clr  %l4
40006aec:	80 a5 20 00 	cmp  %l4, 0
40006af0:	12 80 00 1a 	bne  40006b58 <_ZN9Cyg_Mutex4lockEv+0x154>
40006af4:	82 10 20 01 	mov  1, %g1
40006af8:	d8 06 20 0c 	ld  [ %i0 + 0xc ], %o4
40006afc:	80 a3 20 00 	cmp  %o4, 0
40006b00:	02 80 00 06 	be  40006b18 <_ZN9Cyg_Mutex4lockEv+0x114>
40006b04:	80 a3 20 01 	cmp  %o4, 1
40006b08:	9a 04 20 1c 	add  %l0, 0x1c, %o5
40006b0c:	c2 03 60 14 	ld  [ %o5 + 0x14 ], %g1
40006b10:	82 00 7f ff 	add  %g1, -1, %g1
40006b14:	c2 23 60 14 	st  %g1, [ %o5 + 0x14 ]
40006b18:	02 80 00 22 	be  40006ba0 <_ZN9Cyg_Mutex4lockEv+0x19c>
40006b1c:	01 00 00 00 	nop 
40006b20:	80 a3 20 02 	cmp  %o4, 2
40006b24:	02 80 00 1c 	be  40006b94 <_ZN9Cyg_Mutex4lockEv+0x190>
40006b28:	01 00 00 00 	nop 
40006b2c:	c2 04 e0 88 	ld  [ %l3 + 0x88 ], %g1
40006b30:	9a 80 7f ff 	addcc  %g1, -1, %o5
40006b34:	02 80 00 0f 	be  40006b70 <_ZN9Cyg_Mutex4lockEv+0x16c>
40006b38:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40006b3c:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
40006b40:	30 80 00 1c 	b,a   40006bb0 <_ZN9Cyg_Mutex4lockEv+0x1ac>
40006b44:	d0 06 20 04 	ld  [ %i0 + 4 ], %o0
40006b48:	7f ff ff 34 	call  40006818 <_ZN15Cyg_SchedThread16inherit_priorityEP10Cyg_Thread>
40006b4c:	90 02 20 1c 	add  %o0, 0x1c, %o0
40006b50:	30 bf ff da 	b,a   40006ab8 <_ZN9Cyg_Mutex4lockEv+0xb4>
40006b54:	82 10 20 01 	mov  1, %g1
40006b58:	e0 26 20 04 	st  %l0, [ %i0 + 4 ]
40006b5c:	c2 2e 00 00 	stb  %g1, [ %i0 ]
40006b60:	c2 04 e0 88 	ld  [ %l3 + 0x88 ], %g1
40006b64:	9a 80 7f ff 	addcc  %g1, -1, %o5
40006b68:	12 bf ff f5 	bne  40006b3c <_ZN9Cyg_Mutex4lockEv+0x138>
40006b6c:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40006b70:	7f ff fe 7b 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
40006b74:	90 10 20 00 	clr  %o0
40006b78:	30 80 00 0e 	b,a   40006bb0 <_ZN9Cyg_Mutex4lockEv+0x1ac>
40006b7c:	7f ff fa b6 	call  40005654 <_ZN10Cyg_Thread4exitEv>
40006b80:	01 00 00 00 	nop 
40006b84:	30 bf ff ba 	b,a   40006a6c <_ZN9Cyg_Mutex4lockEv+0x68>
40006b88:	7f ff ff 32 	call  40006850 <_ZN15Cyg_SchedThread20set_priority_ceilingEi>
40006b8c:	d2 06 20 10 	ld  [ %i0 + 0x10 ], %o1
40006b90:	30 bf ff af 	b,a   40006a4c <_ZN9Cyg_Mutex4lockEv+0x48>
40006b94:	7f ff ff 34 	call  40006864 <_ZN15Cyg_SchedThread22clear_priority_ceilingEv>
40006b98:	90 04 20 1c 	add  %l0, 0x1c, %o0
40006b9c:	30 bf ff e4 	b,a   40006b2c <_ZN9Cyg_Mutex4lockEv+0x128>
40006ba0:	7f ff ff 28 	call  40006840 <_ZN15Cyg_SchedThread19disinherit_priorityEv>
40006ba4:	90 04 20 1c 	add  %l0, 0x1c, %o0
40006ba8:	10 bf ff de 	b  40006b20 <_ZN9Cyg_Mutex4lockEv+0x11c>
40006bac:	d8 06 20 0c 	ld  [ %i0 + 0xc ], %o4
40006bb0:	81 c7 e0 08 	ret 
40006bb4:	91 e8 00 14 	restore  %g0, %l4, %o0

40006bb8 <_ZN9Cyg_Mutex7trylockEv>:
40006bb8:	9d e3 bf 98 	save  %sp, -104, %sp
40006bbc:	a2 10 20 01 	mov  1, %l1
40006bc0:	21 10 00 37 	sethi  %hi(0x4000dc00), %l0
40006bc4:	c2 04 20 88 	ld  [ %l0 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
40006bc8:	82 00 60 01 	inc  %g1
40006bcc:	c2 24 20 88 	st  %g1, [ %l0 + 0x88 ]
40006bd0:	c2 0e 00 00 	ldub  [ %i0 ], %g1
40006bd4:	80 a0 60 00 	cmp  %g1, 0
40006bd8:	32 80 00 13 	bne,a   40006c24 <_ZN9Cyg_Mutex7trylockEv+0x6c>
40006bdc:	a2 10 20 00 	clr  %l1
40006be0:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40006be4:	da 00 62 a0 	ld  [ %g1 + 0x2a0 ], %o5	! 400102a0 <_ZN18Cyg_Scheduler_Base14current_threadE>
40006be8:	96 03 60 1c 	add  %o5, 0x1c, %o3
40006bec:	d8 06 20 0c 	ld  [ %i0 + 0xc ], %o4
40006bf0:	90 10 00 0b 	mov  %o3, %o0
40006bf4:	e2 2e 00 00 	stb  %l1, [ %i0 ]
40006bf8:	80 a3 20 00 	cmp  %o4, 0
40006bfc:	02 80 00 05 	be  40006c10 <_ZN9Cyg_Mutex7trylockEv+0x58>
40006c00:	da 26 20 04 	st  %o5, [ %i0 + 4 ]
40006c04:	c2 02 e0 14 	ld  [ %o3 + 0x14 ], %g1
40006c08:	82 00 60 01 	inc  %g1
40006c0c:	c2 22 e0 14 	st  %g1, [ %o3 + 0x14 ]
40006c10:	80 a3 20 02 	cmp  %o4, 2
40006c14:	12 80 00 04 	bne  40006c24 <_ZN9Cyg_Mutex7trylockEv+0x6c>
40006c18:	01 00 00 00 	nop 
40006c1c:	7f ff ff 0d 	call  40006850 <_ZN15Cyg_SchedThread20set_priority_ceilingEi>
40006c20:	d2 06 20 10 	ld  [ %i0 + 0x10 ], %o1
40006c24:	c2 04 20 88 	ld  [ %l0 + 0x88 ], %g1
40006c28:	9a 80 7f ff 	addcc  %g1, -1, %o5
40006c2c:	02 80 00 05 	be  40006c40 <_ZN9Cyg_Mutex7trylockEv+0x88>
40006c30:	90 10 20 00 	clr  %o0
40006c34:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40006c38:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
40006c3c:	30 80 00 03 	b,a   40006c48 <_ZN9Cyg_Mutex7trylockEv+0x90>
40006c40:	7f ff fe 47 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
40006c44:	01 00 00 00 	nop 
40006c48:	81 c7 e0 08 	ret 
40006c4c:	91 e8 00 11 	restore  %g0, %l1, %o0

40006c50 <_ZN9Cyg_Mutex6unlockEv>:
40006c50:	9d e3 bf 98 	save  %sp, -104, %sp
40006c54:	25 10 00 37 	sethi  %hi(0x4000dc00), %l2
40006c58:	c2 04 a0 88 	ld  [ %l2 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
40006c5c:	82 00 60 01 	inc  %g1
40006c60:	c2 24 a0 88 	st  %g1, [ %l2 + 0x88 ]
40006c64:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
40006c68:	80 a0 60 00 	cmp  %g1, 0
40006c6c:	12 80 00 18 	bne  40006ccc <_ZN9Cyg_Mutex6unlockEv+0x7c>
40006c70:	a2 06 20 08 	add  %i0, 8, %l1
40006c74:	d8 06 20 0c 	ld  [ %i0 + 0xc ], %o4
40006c78:	80 a3 20 00 	cmp  %o4, 0
40006c7c:	02 80 00 07 	be  40006c98 <_ZN9Cyg_Mutex6unlockEv+0x48>
40006c80:	80 a3 20 01 	cmp  %o4, 1
40006c84:	da 06 20 04 	ld  [ %i0 + 4 ], %o5
40006c88:	9a 03 60 1c 	add  %o5, 0x1c, %o5
40006c8c:	c2 03 60 14 	ld  [ %o5 + 0x14 ], %g1
40006c90:	82 00 7f ff 	add  %g1, -1, %g1
40006c94:	c2 23 60 14 	st  %g1, [ %o5 + 0x14 ]
40006c98:	22 80 00 21 	be,a   40006d1c <_ZN9Cyg_Mutex6unlockEv+0xcc>
40006c9c:	d0 06 20 04 	ld  [ %i0 + 4 ], %o0
40006ca0:	80 a3 20 02 	cmp  %o4, 2
40006ca4:	22 80 00 1a 	be,a   40006d0c <_ZN9Cyg_Mutex6unlockEv+0xbc>
40006ca8:	d0 06 20 04 	ld  [ %i0 + 4 ], %o0
40006cac:	c0 26 20 04 	clr  [ %i0 + 4 ]
40006cb0:	c0 2e 00 00 	clrb  [ %i0 ]
40006cb4:	c2 04 a0 88 	ld  [ %l2 + 0x88 ], %g1
40006cb8:	9a 80 7f ff 	addcc  %g1, -1, %o5
40006cbc:	02 80 00 11 	be  40006d00 <_ZN9Cyg_Mutex6unlockEv+0xb0>
40006cc0:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40006cc4:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
40006cc8:	30 80 00 1f 	b,a   40006d44 <_ZN9Cyg_Mutex6unlockEv+0xf4>
40006ccc:	7f ff fe 0d 	call  40006500 <_ZN30Cyg_ThreadQueue_Implementation7dequeueEv>
40006cd0:	90 10 00 11 	mov  %l1, %o0
40006cd4:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40006cd8:	80 a0 60 01 	cmp  %g1, 1
40006cdc:	02 80 00 14 	be  40006d2c <_ZN9Cyg_Mutex6unlockEv+0xdc>
40006ce0:	a0 10 00 08 	mov  %o0, %l0
40006ce4:	82 10 20 07 	mov  7, %g1
40006ce8:	c2 24 20 84 	st  %g1, [ %l0 + 0x84 ]
40006cec:	c0 24 20 80 	clr  [ %l0 + 0x80 ]
40006cf0:	7f ff fa 9e 	call  40005768 <_ZN10Cyg_Thread4wakeEv>
40006cf4:	90 10 00 10 	mov  %l0, %o0
40006cf8:	10 bf ff e0 	b  40006c78 <_ZN9Cyg_Mutex6unlockEv+0x28>
40006cfc:	d8 06 20 0c 	ld  [ %i0 + 0xc ], %o4
40006d00:	7f ff fe 17 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
40006d04:	90 10 20 00 	clr  %o0
40006d08:	30 80 00 0f 	b,a   40006d44 <_ZN9Cyg_Mutex6unlockEv+0xf4>
40006d0c:	7f ff fe d6 	call  40006864 <_ZN15Cyg_SchedThread22clear_priority_ceilingEv>
40006d10:	90 02 20 1c 	add  %o0, 0x1c, %o0
40006d14:	10 bf ff e7 	b  40006cb0 <_ZN9Cyg_Mutex6unlockEv+0x60>
40006d18:	c0 26 20 04 	clr  [ %i0 + 4 ]
40006d1c:	7f ff fe c9 	call  40006840 <_ZN15Cyg_SchedThread19disinherit_priorityEv>
40006d20:	90 02 20 1c 	add  %o0, 0x1c, %o0
40006d24:	10 bf ff df 	b  40006ca0 <_ZN9Cyg_Mutex6unlockEv+0x50>
40006d28:	d8 06 20 0c 	ld  [ %i0 + 0xc ], %o4
40006d2c:	94 10 00 11 	mov  %l1, %o2
40006d30:	90 02 20 1c 	add  %o0, 0x1c, %o0
40006d34:	7f ff fe bf 	call  40006830 <_ZN15Cyg_SchedThread14relay_priorityEP10Cyg_ThreadP15Cyg_ThreadQueue>
40006d38:	d2 06 20 04 	ld  [ %i0 + 4 ], %o1
40006d3c:	10 bf ff eb 	b  40006ce8 <_ZN9Cyg_Mutex6unlockEv+0x98>
40006d40:	82 10 20 07 	mov  7, %g1
40006d44:	81 c7 e0 08 	ret 
40006d48:	81 e8 00 00 	restore 

40006d4c <_ZN22Cyg_Condition_Variable10wait_innerEP9Cyg_Mutex>:
40006d4c:	9d e3 bf 98 	save  %sp, -104, %sp
40006d50:	21 10 00 40 	sethi  %hi(0x40010000), %l0
40006d54:	a6 10 20 01 	mov  1, %l3
40006d58:	e4 04 22 a0 	ld  [ %l0 + 0x2a0 ], %l2
40006d5c:	23 10 00 37 	sethi  %hi(0x4000dc00), %l1
40006d60:	c2 04 60 88 	ld  [ %l1 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
40006d64:	82 00 60 01 	inc  %g1
40006d68:	c2 24 60 88 	st  %g1, [ %l1 + 0x88 ]
40006d6c:	7f ff ff b9 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
40006d70:	90 10 00 19 	mov  %i1, %o0
40006d74:	c2 04 22 a0 	ld  [ %l0 + 0x2a0 ], %g1
40006d78:	da 04 22 a0 	ld  [ %l0 + 0x2a0 ], %o5
40006d7c:	e6 20 60 80 	st  %l3, [ %g1 + 0x80 ]
40006d80:	7f ff fa 58 	call  400056e0 <_ZN10Cyg_Thread5sleepEv>
40006d84:	c0 23 60 84 	clr  [ %o5 + 0x84 ]
40006d88:	90 06 20 04 	add  %i0, 4, %o0
40006d8c:	7f ff fc d2 	call  400060d4 <_ZN30Cyg_ThreadQueue_Implementation7enqueueEP10Cyg_Thread>
40006d90:	92 10 00 12 	mov  %l2, %o1
40006d94:	d0 04 60 88 	ld  [ %l1 + 0x88 ], %o0
40006d98:	7f ff fd f1 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
40006d9c:	90 02 3f ff 	add  %o0, -1, %o0
40006da0:	c2 04 a0 84 	ld  [ %l2 + 0x84 ], %g1
40006da4:	80 a0 60 04 	cmp  %g1, 4
40006da8:	06 80 00 06 	bl  40006dc0 <_ZN22Cyg_Condition_Variable10wait_innerEP9Cyg_Mutex+0x74>
40006dac:	80 a0 60 05 	cmp  %g1, 5
40006db0:	04 80 00 0a 	ble  40006dd8 <_ZN22Cyg_Condition_Variable10wait_innerEP9Cyg_Mutex+0x8c>
40006db4:	80 a0 60 06 	cmp  %g1, 6
40006db8:	02 80 00 0e 	be  40006df0 <_ZN22Cyg_Condition_Variable10wait_innerEP9Cyg_Mutex+0xa4>
40006dbc:	01 00 00 00 	nop 
40006dc0:	7f ff ff 11 	call  40006a04 <_ZN9Cyg_Mutex4lockEv>
40006dc4:	90 10 00 19 	mov  %i1, %o0
40006dc8:	80 a2 20 00 	cmp  %o0, 0
40006dcc:	02 bf ff fd 	be  40006dc0 <_ZN22Cyg_Condition_Variable10wait_innerEP9Cyg_Mutex+0x74>
40006dd0:	01 00 00 00 	nop 
40006dd4:	30 80 00 0a 	b,a   40006dfc <_ZN22Cyg_Condition_Variable10wait_innerEP9Cyg_Mutex+0xb0>
40006dd8:	7f ff ff 0b 	call  40006a04 <_ZN9Cyg_Mutex4lockEv>
40006ddc:	90 10 00 19 	mov  %i1, %o0
40006de0:	80 a2 20 00 	cmp  %o0, 0
40006de4:	02 bf ff f7 	be  40006dc0 <_ZN22Cyg_Condition_Variable10wait_innerEP9Cyg_Mutex+0x74>
40006de8:	a6 10 20 00 	clr  %l3
40006dec:	30 80 00 04 	b,a   40006dfc <_ZN22Cyg_Condition_Variable10wait_innerEP9Cyg_Mutex+0xb0>
40006df0:	7f ff fa 19 	call  40005654 <_ZN10Cyg_Thread4exitEv>
40006df4:	01 00 00 00 	nop 
40006df8:	30 bf ff f2 	b,a   40006dc0 <_ZN22Cyg_Condition_Variable10wait_innerEP9Cyg_Mutex+0x74>
40006dfc:	81 c7 e0 08 	ret 
40006e00:	91 e8 00 13 	restore  %g0, %l3, %o0

40006e04 <_ZN22Cyg_Condition_VariableC1ER9Cyg_Mutex>:
40006e04:	d2 22 00 00 	st  %o1, [ %o0 ]
40006e08:	81 c3 e0 08 	retl 
40006e0c:	c0 22 20 04 	clr  [ %o0 + 4 ]

40006e10 <_ZN22Cyg_Condition_Variable6signalEv>:
40006e10:	9d e3 bf 98 	save  %sp, -104, %sp
40006e14:	90 10 00 18 	mov  %i0, %o0
40006e18:	31 10 00 37 	sethi  %hi(0x4000dc00), %i0
40006e1c:	c2 06 20 88 	ld  [ %i0 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
40006e20:	82 00 60 01 	inc  %g1
40006e24:	c2 26 20 88 	st  %g1, [ %i0 + 0x88 ]
40006e28:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
40006e2c:	80 a0 60 00 	cmp  %g1, 0
40006e30:	12 80 00 08 	bne  40006e50 <_ZN22Cyg_Condition_Variable6signalEv+0x40>
40006e34:	90 02 20 04 	add  %o0, 4, %o0
40006e38:	c2 06 20 88 	ld  [ %i0 + 0x88 ], %g1
40006e3c:	82 80 7f ff 	addcc  %g1, -1, %g1
40006e40:	02 80 00 0e 	be  40006e78 <_ZN22Cyg_Condition_Variable6signalEv+0x68>
40006e44:	90 10 20 00 	clr  %o0
40006e48:	c2 26 20 88 	st  %g1, [ %i0 + 0x88 ]
40006e4c:	30 80 00 0d 	b,a   40006e80 <_ZN22Cyg_Condition_Variable6signalEv+0x70>
40006e50:	7f ff fd ac 	call  40006500 <_ZN30Cyg_ThreadQueue_Implementation7dequeueEv>
40006e54:	01 00 00 00 	nop 
40006e58:	82 10 20 07 	mov  7, %g1	! 7 <rom_vectors-0x3ffffff9>
40006e5c:	c2 22 20 84 	st  %g1, [ %o0 + 0x84 ]
40006e60:	7f ff fa 42 	call  40005768 <_ZN10Cyg_Thread4wakeEv>
40006e64:	c0 22 20 80 	clr  [ %o0 + 0x80 ]
40006e68:	c2 06 20 88 	ld  [ %i0 + 0x88 ], %g1
40006e6c:	82 80 7f ff 	addcc  %g1, -1, %g1
40006e70:	12 bf ff f6 	bne  40006e48 <_ZN22Cyg_Condition_Variable6signalEv+0x38>
40006e74:	90 10 20 00 	clr  %o0
40006e78:	7f ff fd b9 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
40006e7c:	01 00 00 00 	nop 
40006e80:	81 c7 e0 08 	ret 
40006e84:	81 e8 00 00 	restore 

40006e88 <_ZN22Cyg_Condition_Variable9broadcastEv>:
40006e88:	9d e3 bf 98 	save  %sp, -104, %sp
40006e8c:	25 10 00 37 	sethi  %hi(0x4000dc00), %l2
40006e90:	c2 04 a0 88 	ld  [ %l2 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
40006e94:	82 00 60 01 	inc  %g1
40006e98:	c2 24 a0 88 	st  %g1, [ %l2 + 0x88 ]
40006e9c:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
40006ea0:	80 a0 60 00 	cmp  %g1, 0
40006ea4:	02 80 00 0c 	be  40006ed4 <_ZN22Cyg_Condition_Variable9broadcastEv+0x4c>
40006ea8:	a0 06 20 04 	add  %i0, 4, %l0
40006eac:	a2 10 20 07 	mov  7, %l1
40006eb0:	7f ff fd 94 	call  40006500 <_ZN30Cyg_ThreadQueue_Implementation7dequeueEv>
40006eb4:	90 10 00 10 	mov  %l0, %o0
40006eb8:	e2 22 20 84 	st  %l1, [ %o0 + 0x84 ]
40006ebc:	7f ff fa 2b 	call  40005768 <_ZN10Cyg_Thread4wakeEv>
40006ec0:	c0 22 20 80 	clr  [ %o0 + 0x80 ]
40006ec4:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
40006ec8:	80 a0 60 00 	cmp  %g1, 0
40006ecc:	12 bf ff f9 	bne  40006eb0 <_ZN22Cyg_Condition_Variable9broadcastEv+0x28>
40006ed0:	01 00 00 00 	nop 
40006ed4:	c2 04 a0 88 	ld  [ %l2 + 0x88 ], %g1
40006ed8:	9a 80 7f ff 	addcc  %g1, -1, %o5
40006edc:	02 80 00 04 	be  40006eec <_ZN22Cyg_Condition_Variable9broadcastEv+0x64>
40006ee0:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40006ee4:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
40006ee8:	30 80 00 03 	b,a   40006ef4 <_ZN22Cyg_Condition_Variable9broadcastEv+0x6c>
40006eec:	7f ff fd 9c 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
40006ef0:	90 10 20 00 	clr  %o0
40006ef4:	81 c7 e0 08 	ret 
40006ef8:	81 e8 00 00 	restore 

40006efc <_Z41__static_initialization_and_destruction_0ii>:
40006efc:	9d e3 bf 90 	save  %sp, -112, %sp
40006f00:	03 00 00 36 	sethi  %hi(0xd800), %g1
40006f04:	82 10 62 c0 	or  %g1, 0x2c0, %g1	! dac0 <rom_vectors-0x3fff2540>
40006f08:	b2 1e 40 01 	xor  %i1, %g1, %i1
40006f0c:	80 a0 00 19 	cmp  %g0, %i1
40006f10:	b2 60 3f ff 	subx  %g0, -1, %i1
40006f14:	82 1e 20 01 	xor  %i0, 1, %g1
40006f18:	80 a0 00 01 	cmp  %g0, %g1
40006f1c:	9a 60 3f ff 	subx  %g0, -1, %o5
40006f20:	80 8e 40 0d 	btst  %i1, %o5
40006f24:	11 10 00 40 	sethi  %hi(0x40010000), %o0
40006f28:	15 10 00 28 	sethi  %hi(0x4000a000), %o2
40006f2c:	19 10 00 35 	sethi  %hi(0x4000d400), %o4
40006f30:	1b 10 00 40 	sethi  %hi(0x40010000), %o5
40006f34:	90 12 22 a8 	or  %o0, 0x2a8, %o0
40006f38:	94 12 a1 f8 	or  %o2, 0x1f8, %o2
40006f3c:	98 13 23 68 	or  %o4, 0x368, %o4
40006f40:	9a 13 63 50 	or  %o5, 0x350, %o5
40006f44:	92 10 20 0a 	mov  0xa, %o1
40006f48:	12 80 00 0a 	bne  40006f70 <_Z41__static_initialization_and_destruction_0ii+0x74>
40006f4c:	96 10 20 00 	clr  %o3
40006f50:	80 a0 00 18 	cmp  %g0, %i0
40006f54:	82 60 3f ff 	subx  %g0, -1, %g1
40006f58:	31 10 00 40 	sethi  %hi(0x40010000), %i0
40006f5c:	80 8e 40 01 	btst  %i1, %g1
40006f60:	02 80 00 09 	be  40006f84 <_Z41__static_initialization_and_destruction_0ii+0x88>
40006f64:	b0 16 22 a8 	or  %i0, 0x2a8, %i0
40006f68:	7f ff f9 87 	call  40005584 <_ZN10Cyg_ThreadD1Ev>
40006f6c:	81 e8 00 00 	restore 
40006f70:	03 00 00 0c 	sethi  %hi(0x3000), %g1
40006f74:	7f ff f8 f5 	call  40005348 <_ZN10Cyg_ThreadC1EjPFvjEjPcjj>
40006f78:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40006f7c:	10 bf ff f6 	b  40006f54 <_Z41__static_initialization_and_destruction_0ii+0x58>
40006f80:	80 a0 00 18 	cmp  %g0, %i0
40006f84:	81 c7 e0 08 	ret 
40006f88:	81 e8 00 00 	restore 

40006f8c <_GLOBAL__I.56000_cyg_libc_main_thread>:
40006f8c:	13 00 00 36 	sethi  %hi(0xd800), %o1
40006f90:	92 12 62 c0 	or  %o1, 0x2c0, %o1	! dac0 <rom_vectors-0x3fff2540>
40006f94:	90 10 20 01 	mov  1, %o0
40006f98:	82 13 c0 00 	mov  %o7, %g1
40006f9c:	7f ff ff d8 	call  40006efc <_Z41__static_initialization_and_destruction_0ii>
40006fa0:	9e 10 40 00 	mov  %g1, %o7
40006fa4:	01 00 00 00 	nop 

40006fa8 <_GLOBAL__D.56000_cyg_libc_main_thread>:
40006fa8:	13 00 00 36 	sethi  %hi(0xd800), %o1
40006fac:	92 12 62 c0 	or  %o1, 0x2c0, %o1	! dac0 <rom_vectors-0x3fff2540>
40006fb0:	90 10 20 00 	clr  %o0
40006fb4:	82 13 c0 00 	mov  %o7, %g1
40006fb8:	7f ff ff d1 	call  40006efc <_Z41__static_initialization_and_destruction_0ii>
40006fbc:	9e 10 40 00 	mov  %g1, %o7
40006fc0:	01 00 00 00 	nop 

40006fc4 <puts>:
40006fc4:	9d e3 bf 98 	save  %sp, -104, %sp
40006fc8:	21 10 00 35 	sethi  %hi(0x4000d400), %l0
40006fcc:	90 10 00 18 	mov  %i0, %o0
40006fd0:	40 00 01 f4 	call  400077a0 <fputs>
40006fd4:	d2 04 23 70 	ld  [ %l0 + 0x370 ], %o1
40006fd8:	b0 10 00 08 	mov  %o0, %i0
40006fdc:	80 a6 20 00 	cmp  %i0, 0
40006fe0:	06 80 00 05 	bl  40006ff4 <puts+0x30>
40006fe4:	90 10 20 0a 	mov  0xa, %o0
40006fe8:	40 00 01 bf 	call  400076e4 <fputc>
40006fec:	d2 04 23 70 	ld  [ %l0 + 0x370 ], %o1
40006ff0:	b0 10 00 08 	mov  %o0, %i0
40006ff4:	81 c7 e0 08 	ret 
40006ff8:	81 e8 00 00 	restore 

40006ffc <_Z41__static_initialization_and_destruction_0ii>:
40006ffc:	9d e3 bf 90 	save  %sp, -112, %sp
40007000:	03 00 00 36 	sethi  %hi(0xd800), %g1
40007004:	82 10 62 c1 	or  %g1, 0x2c1, %g1	! dac1 <rom_vectors-0x3fff253f>
40007008:	b2 1e 40 01 	xor  %i1, %g1, %i1
4000700c:	80 a0 00 19 	cmp  %g0, %i1
40007010:	b2 60 3f ff 	subx  %g0, -1, %i1
40007014:	82 1e 20 01 	xor  %i0, 1, %g1
40007018:	80 a0 00 01 	cmp  %g0, %g1
4000701c:	9a 60 3f ff 	subx  %g0, -1, %o5
40007020:	80 8e 40 0d 	btst  %i1, %o5
40007024:	12 80 00 1d 	bne  40007098 <_Z41__static_initialization_and_destruction_0ii+0x9c>
40007028:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
4000702c:	80 a0 00 18 	cmp  %g0, %i0
40007030:	82 60 3f ff 	subx  %g0, -1, %g1
40007034:	80 8e 40 01 	btst  %i1, %g1
40007038:	02 80 00 42 	be  40007140 <_Z41__static_initialization_and_destruction_0ii+0x144>
4000703c:	33 10 00 4c 	sethi  %hi(0x40013000), %i1
40007040:	a0 16 63 50 	or  %i1, 0x350, %l0	! 40013350 <cyg_libc_stdio_stdout>
40007044:	03 10 00 33 	sethi  %hi(0x4000cc00), %g1
40007048:	da 04 20 08 	ld  [ %l0 + 8 ], %o5
4000704c:	82 10 63 60 	or  %g1, 0x360, %g1
40007050:	80 a3 60 00 	cmp  %o5, 0
40007054:	12 80 00 25 	bne  400070e8 <_Z41__static_initialization_and_destruction_0ii+0xec>
40007058:	c2 26 63 50 	st  %g1, [ %i1 + 0x350 ]
4000705c:	a0 16 63 50 	or  %i1, 0x350, %l0
40007060:	7f ff fe 53 	call  400069ac <_ZN9Cyg_MutexD1Ev>
40007064:	90 04 20 30 	add  %l0, 0x30, %o0
40007068:	d0 04 20 14 	ld  [ %l0 + 0x14 ], %o0
4000706c:	80 a2 20 00 	cmp  %o0, 0
40007070:	02 80 00 07 	be  4000708c <_Z41__static_initialization_and_destruction_0ii+0x90>
40007074:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
40007078:	c2 04 20 10 	ld  [ %l0 + 0x10 ], %g1
4000707c:	80 a0 60 00 	cmp  %g1, 0
40007080:	12 80 00 28 	bne  40007120 <_Z41__static_initialization_and_destruction_0ii+0x124>
40007084:	01 00 00 00 	nop 
40007088:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
4000708c:	82 10 61 10 	or  %g1, 0x110, %g1	! 4000d110 <_ZTV16Cyg_OutputStream+0x8>
40007090:	10 80 00 2c 	b  40007140 <_Z41__static_initialization_and_destruction_0ii+0x144>
40007094:	c2 26 63 50 	st  %g1, [ %i1 + 0x350 ]
40007098:	92 10 20 01 	mov  1, %o1
4000709c:	94 10 20 00 	clr  %o2
400070a0:	96 10 20 00 	clr  %o3
400070a4:	40 00 0d c4 	call  4000a7b4 <Cyg_libc_stdio_find_filename>
400070a8:	90 12 22 00 	or  %o0, 0x200, %o0
400070ac:	21 10 00 4c 	sethi  %hi(0x40013000), %l0
400070b0:	82 10 21 00 	mov  0x100, %g1
400070b4:	a0 14 23 50 	or  %l0, 0x350, %l0
400070b8:	92 10 00 08 	mov  %o0, %o1
400070bc:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
400070c0:	c0 23 a0 60 	clr  [ %sp + 0x60 ]
400070c4:	90 10 00 10 	mov  %l0, %o0
400070c8:	94 10 20 01 	mov  1, %o2
400070cc:	96 10 20 00 	clr  %o3
400070d0:	98 10 20 00 	clr  %o4
400070d4:	40 00 00 b4 	call  400073a4 <_ZN15Cyg_StdioStreamC1EPvNS_8OpenModeEiiijPh>
400070d8:	9a 10 3f fc 	mov  -4, %o5
400070dc:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
400070e0:	10 bf ff d3 	b  4000702c <_Z41__static_initialization_and_destruction_0ii+0x30>
400070e4:	e0 20 60 c8 	st  %l0, [ %g1 + 0xc8 ]	! 4000dcc8 <_ZN20Cyg_libc_stdio_files5filesE+0x4>
400070e8:	b0 04 20 30 	add  %l0, 0x30, %i0
400070ec:	7f ff fe 46 	call  40006a04 <_ZN9Cyg_Mutex4lockEv>
400070f0:	90 10 00 18 	mov  %i0, %o0
400070f4:	80 a2 20 00 	cmp  %o0, 0
400070f8:	22 bf ff da 	be,a   40007060 <_Z41__static_initialization_and_destruction_0ii+0x64>
400070fc:	a0 16 63 50 	or  %i1, 0x350, %l0
40007100:	c2 04 20 08 	ld  [ %l0 + 8 ], %g1
40007104:	80 a0 60 00 	cmp  %g1, 0
40007108:	12 80 00 0a 	bne  40007130 <_Z41__static_initialization_and_destruction_0ii+0x134>
4000710c:	01 00 00 00 	nop 
40007110:	7f ff fe d0 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
40007114:	90 10 00 18 	mov  %i0, %o0
40007118:	10 bf ff d2 	b  40007060 <_Z41__static_initialization_and_destruction_0ii+0x64>
4000711c:	a0 16 63 50 	or  %i1, 0x350, %l0
40007120:	40 00 0b f7 	call  4000a0fc <free>
40007124:	01 00 00 00 	nop 
40007128:	10 bf ff d9 	b  4000708c <_Z41__static_initialization_and_destruction_0ii+0x90>
4000712c:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
40007130:	40 00 00 14 	call  40007180 <_ZN15Cyg_StdioStream21flush_output_unlockedEv>
40007134:	90 10 00 10 	mov  %l0, %o0
40007138:	10 bf ff f6 	b  40007110 <_Z41__static_initialization_and_destruction_0ii+0x114>
4000713c:	c0 24 20 08 	clr  [ %l0 + 8 ]
40007140:	81 c7 e0 08 	ret 
40007144:	81 e8 00 00 	restore 

40007148 <_GLOBAL__I.56001_cyg_libc_stdio_stdout>:
40007148:	13 00 00 36 	sethi  %hi(0xd800), %o1
4000714c:	92 12 62 c1 	or  %o1, 0x2c1, %o1	! dac1 <rom_vectors-0x3fff253f>
40007150:	90 10 20 01 	mov  1, %o0
40007154:	82 13 c0 00 	mov  %o7, %g1
40007158:	7f ff ff a9 	call  40006ffc <_Z41__static_initialization_and_destruction_0ii>
4000715c:	9e 10 40 00 	mov  %g1, %o7
40007160:	01 00 00 00 	nop 

40007164 <_GLOBAL__D.56001_cyg_libc_stdio_stdout>:
40007164:	13 00 00 36 	sethi  %hi(0xd800), %o1
40007168:	92 12 62 c1 	or  %o1, 0x2c1, %o1	! dac1 <rom_vectors-0x3fff253f>
4000716c:	90 10 20 00 	clr  %o0
40007170:	82 13 c0 00 	mov  %o7, %g1
40007174:	7f ff ff a2 	call  40006ffc <_Z41__static_initialization_and_destruction_0ii>
40007178:	9e 10 40 00 	mov  %g1, %o7
4000717c:	01 00 00 00 	nop 

40007180 <_ZN15Cyg_StdioStream21flush_output_unlockedEv>:
40007180:	9d e3 bf 90 	save  %sp, -112, %sp
40007184:	da 06 20 28 	ld  [ %i0 + 0x28 ], %o5
40007188:	03 00 40 00 	sethi  %hi(0x1000000), %g1
4000718c:	80 8b 40 01 	btst  %o5, %g1
40007190:	12 80 00 1f 	bne  4000720c <_ZN15Cyg_StdioStream21flush_output_unlockedEv+0x8c>
40007194:	90 10 20 00 	clr  %o0
40007198:	03 08 00 00 	sethi  %hi(0x20000000), %g1
4000719c:	a0 06 20 10 	add  %i0, 0x10, %l0
400071a0:	80 8b 40 01 	btst  %o5, %g1
400071a4:	02 80 00 1a 	be  4000720c <_ZN15Cyg_StdioStream21flush_output_unlockedEv+0x8c>
400071a8:	90 10 20 16 	mov  0x16, %o0
400071ac:	da 04 20 10 	ld  [ %l0 + 0x10 ], %o5
400071b0:	c2 04 20 0c 	ld  [ %l0 + 0xc ], %g1
400071b4:	94 07 bf f4 	add  %fp, -12, %o2
400071b8:	92 10 00 0d 	mov  %o5, %o1
400071bc:	82 a0 40 0d 	subcc  %g1, %o5, %g1
400071c0:	02 80 00 13 	be  4000720c <_ZN15Cyg_StdioStream21flush_output_unlockedEv+0x8c>
400071c4:	90 10 20 00 	clr  %o0
400071c8:	c2 27 bf f4 	st  %g1, [ %fp + -12 ]
400071cc:	7f ff f3 7e 	call  40003fc4 <cyg_io_write>
400071d0:	d0 06 20 08 	ld  [ %i0 + 8 ], %o0
400071d4:	a2 92 20 00 	orcc  %o0, 0, %l1
400071d8:	92 10 21 02 	mov  0x102, %o1
400071dc:	94 10 20 00 	clr  %o2
400071e0:	02 80 00 07 	be  400071fc <_ZN15Cyg_StdioStream21flush_output_unlockedEv+0x7c>
400071e4:	96 10 20 00 	clr  %o3
400071e8:	c2 04 20 04 	ld  [ %l0 + 4 ], %g1
400071ec:	c2 24 20 0c 	st  %g1, [ %l0 + 0xc ]
400071f0:	c2 24 20 10 	st  %g1, [ %l0 + 0x10 ]
400071f4:	10 80 00 06 	b  4000720c <_ZN15Cyg_StdioStream21flush_output_unlockedEv+0x8c>
400071f8:	90 10 00 11 	mov  %l1, %o0
400071fc:	7f ff f3 ae 	call  400040b4 <cyg_io_get_config>
40007200:	d0 06 20 08 	ld  [ %i0 + 8 ], %o0
40007204:	10 bf ff fa 	b  400071ec <_ZN15Cyg_StdioStream21flush_output_unlockedEv+0x6c>
40007208:	c2 04 20 04 	ld  [ %l0 + 4 ], %g1
4000720c:	81 c7 e0 08 	ret 
40007210:	91 e8 00 08 	restore  %g0, %o0, %o0

40007214 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh>:
40007214:	9d e3 bf 98 	save  %sp, -104, %sp
40007218:	f2 26 20 08 	st  %i1, [ %i0 + 8 ]
4000721c:	9e 10 00 1b 	mov  %i3, %o7
40007220:	b6 10 00 1c 	mov  %i4, %i3
40007224:	80 a6 a0 01 	cmp  %i2, 1
40007228:	02 80 00 36 	be  40007300 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0xec>
4000722c:	b2 10 00 1d 	mov  %i5, %i1
40007230:	80 a6 a0 01 	cmp  %i2, 1
40007234:	04 80 00 54 	ble  40007384 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0x170>
40007238:	80 a6 a0 03 	cmp  %i2, 3
4000723c:	14 80 00 2e 	bg  400072f4 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0xe0>
40007240:	c0 26 20 28 	clr  [ %i0 + 0x28 ]
40007244:	c2 06 20 28 	ld  [ %i0 + 0x28 ], %g1
40007248:	3b 10 00 00 	sethi  %hi(0x40000000), %i5
4000724c:	82 10 40 1d 	or  %g1, %i5, %g1
40007250:	39 08 00 00 	sethi  %hi(0x20000000), %i4
40007254:	82 10 40 1c 	or  %g1, %i4, %g1
40007258:	c2 26 20 28 	st  %g1, [ %i0 + 0x28 ]
4000725c:	fa 06 20 28 	ld  [ %i0 + 0x28 ], %i5
40007260:	03 08 00 00 	sethi  %hi(0x20000000), %g1
40007264:	80 8f 40 01 	btst  %i5, %g1
40007268:	02 80 00 07 	be  40007284 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0x70>
4000726c:	03 10 00 00 	sethi  %hi(0x40000000), %g1
40007270:	03 00 40 00 	sethi  %hi(0x1000000), %g1
40007274:	82 2f 40 01 	andn  %i5, %g1, %g1
40007278:	c2 26 20 28 	st  %g1, [ %i0 + 0x28 ]
4000727c:	ba 10 00 01 	mov  %g1, %i5
40007280:	03 10 00 00 	sethi  %hi(0x40000000), %g1
40007284:	80 8f 40 01 	btst  %i5, %g1
40007288:	02 80 00 06 	be  400072a0 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0x8c>
4000728c:	80 a0 00 1b 	cmp  %g0, %i3
40007290:	03 00 40 00 	sethi  %hi(0x1000000), %g1
40007294:	82 17 40 01 	or  %i5, %g1, %g1
40007298:	c2 26 20 28 	st  %g1, [ %i0 + 0x28 ]
4000729c:	ba 10 00 01 	mov  %g1, %i5
400072a0:	b8 40 20 00 	addx  %g0, 0, %i4
400072a4:	03 04 00 00 	sethi  %hi(0x10000000), %g1
400072a8:	82 2f 40 01 	andn  %i5, %g1, %g1
400072ac:	b9 2f 20 1c 	sll  %i4, 0x1c, %i4
400072b0:	80 a0 00 0f 	cmp  %g0, %o7
400072b4:	82 10 40 1c 	or  %g1, %i4, %g1
400072b8:	ba 40 20 00 	addx  %g0, 0, %i5
400072bc:	39 20 00 00 	sethi  %hi(0x80000000), %i4
400072c0:	b8 28 40 1c 	andn  %g1, %i4, %i4
400072c4:	bb 2f 60 1f 	sll  %i5, 0x1f, %i5
400072c8:	b8 17 00 1d 	or  %i4, %i5, %i4
400072cc:	80 a6 7f fc 	cmp  %i1, -4
400072d0:	02 80 00 28 	be  40007370 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0x15c>
400072d4:	c0 26 20 2c 	clr  [ %i0 + 0x2c ]
400072d8:	80 a6 7f fc 	cmp  %i1, -4
400072dc:	14 80 00 0b 	bg  40007308 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0xf4>
400072e0:	80 a6 7f fe 	cmp  %i1, -2
400072e4:	80 a6 7f f8 	cmp  %i1, -8
400072e8:	02 80 00 1f 	be  40007364 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0x150>
400072ec:	3b 00 80 00 	sethi  %hi(0x2000000), %i5
400072f0:	f8 26 20 28 	st  %i4, [ %i0 + 0x28 ]
400072f4:	82 10 20 16 	mov  0x16, %g1
400072f8:	10 80 00 29 	b  4000739c <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0x188>
400072fc:	c2 26 20 04 	st  %g1, [ %i0 + 4 ]
40007300:	10 bf ff d6 	b  40007258 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0x44>
40007304:	03 08 00 00 	sethi  %hi(0x20000000), %g1
40007308:	32 bf ff fb 	bne,a   400072f4 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0xe0>
4000730c:	f8 26 20 28 	st  %i4, [ %i0 + 0x28 ]
40007310:	3b 01 00 00 	sethi  %hi(0x4000000), %i5
40007314:	ba 17 00 1d 	or  %i4, %i5, %i5
40007318:	03 00 80 00 	sethi  %hi(0x2000000), %g1
4000731c:	82 2f 40 01 	andn  %i5, %g1, %g1
40007320:	c2 26 20 28 	st  %g1, [ %i0 + 0x28 ]
40007324:	fa 06 20 28 	ld  [ %i0 + 0x28 ], %i5
40007328:	03 01 00 00 	sethi  %hi(0x4000000), %g1
4000732c:	80 8f 40 01 	btst  %i5, %g1
40007330:	22 80 00 1b 	be,a   4000739c <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0x188>
40007334:	c0 26 20 04 	clr  [ %i0 + 4 ]
40007338:	ba 06 20 10 	add  %i0, 0x10, %i5
4000733c:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
40007340:	80 a0 60 00 	cmp  %g1, 0
40007344:	02 bf ff ed 	be  400072f8 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0xe4>
40007348:	82 10 20 0c 	mov  0xc, %g1
4000734c:	c2 07 60 08 	ld  [ %i5 + 8 ], %g1
40007350:	80 a0 7f ff 	cmp  %g1, -1
40007354:	02 bf ff e9 	be  400072f8 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0xe4>
40007358:	82 10 20 0c 	mov  0xc, %g1
4000735c:	10 80 00 10 	b  4000739c <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0x188>
40007360:	c0 26 20 04 	clr  [ %i0 + 4 ]
40007364:	ba 2f 00 1d 	andn  %i4, %i5, %i5
40007368:	10 bf ff ed 	b  4000731c <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0x108>
4000736c:	03 01 00 00 	sethi  %hi(0x4000000), %g1
40007370:	03 01 00 00 	sethi  %hi(0x4000000), %g1
40007374:	82 17 00 01 	or  %i4, %g1, %g1
40007378:	3b 00 80 00 	sethi  %hi(0x2000000), %i5
4000737c:	10 bf ff e9 	b  40007320 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0x10c>
40007380:	82 10 40 1d 	or  %g1, %i5, %g1
40007384:	80 a6 a0 00 	cmp  %i2, 0
40007388:	02 bf ff b4 	be  40007258 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0x44>
4000738c:	03 10 00 00 	sethi  %hi(0x40000000), %g1
40007390:	c0 26 20 28 	clr  [ %i0 + 0x28 ]
40007394:	10 bf ff d9 	b  400072f8 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh+0xe4>
40007398:	82 10 20 16 	mov  0x16, %g1
4000739c:	81 c7 e0 08 	ret 
400073a0:	81 e8 00 00 	restore 

400073a4 <_ZN15Cyg_StdioStreamC1EPvNS_8OpenModeEiiijPh>:
400073a4:	9d e3 bf 90 	save  %sp, -112, %sp
400073a8:	03 10 00 33 	sethi  %hi(0x4000cc00), %g1
400073ac:	e2 07 a0 60 	ld  [ %fp + 0x60 ], %l1
400073b0:	90 06 20 10 	add  %i0, 0x10, %o0
400073b4:	e0 07 a0 5c 	ld  [ %fp + 0x5c ], %l0
400073b8:	82 10 63 60 	or  %g1, 0x360, %g1
400073bc:	92 10 00 10 	mov  %l0, %o1
400073c0:	94 10 00 11 	mov  %l1, %o2
400073c4:	c2 26 00 00 	st  %g1, [ %i0 ]
400073c8:	c0 26 20 10 	clr  [ %i0 + 0x10 ]
400073cc:	c0 22 20 04 	clr  [ %o0 + 4 ]
400073d0:	c0 22 20 08 	clr  [ %o0 + 8 ]
400073d4:	c0 22 20 0c 	clr  [ %o0 + 0xc ]
400073d8:	40 00 00 99 	call  4000763c <_ZN21Cyg_StdioStreamBuffer10set_bufferEjPh>
400073dc:	c0 22 20 10 	clr  [ %o0 + 0x10 ]
400073e0:	7f ff fd 6d 	call  40006994 <_ZN9Cyg_MutexC1Ev>
400073e4:	90 06 20 30 	add  %i0, 0x30, %o0
400073e8:	92 10 00 19 	mov  %i1, %o1
400073ec:	94 10 00 1a 	mov  %i2, %o2
400073f0:	96 10 00 1b 	mov  %i3, %o3
400073f4:	98 10 00 1c 	mov  %i4, %o4
400073f8:	9a 10 00 1d 	mov  %i5, %o5
400073fc:	e0 23 a0 5c 	st  %l0, [ %sp + 0x5c ]
40007400:	e2 23 a0 60 	st  %l1, [ %sp + 0x60 ]
40007404:	7f ff ff 84 	call  40007214 <_ZN15Cyg_StdioStream10initializeEPvNS_8OpenModeEiiijPh>
40007408:	90 10 00 18 	mov  %i0, %o0
4000740c:	01 00 00 00 	nop 
40007410:	81 c7 e0 08 	ret 
40007414:	81 e8 00 00 	restore 

40007418 <_ZN15Cyg_StdioStream5writeEPKhjPj>:
40007418:	9d e3 bf 90 	save  %sp, -112, %sp
4000741c:	a8 06 20 30 	add  %i0, 0x30, %l4
40007420:	c0 26 c0 00 	clr  [ %i3 ]
40007424:	90 10 00 14 	mov  %l4, %o0
40007428:	7f ff fd 77 	call  40006a04 <_ZN9Cyg_Mutex4lockEv>
4000742c:	a4 10 00 18 	mov  %i0, %l2
40007430:	80 a2 20 00 	cmp  %o0, 0
40007434:	a6 10 20 00 	clr  %l3
40007438:	02 80 00 7b 	be  40007624 <_ZN15Cyg_StdioStream5writeEPKhjPj+0x20c>
4000743c:	b0 10 20 09 	mov  9, %i0
40007440:	da 04 a0 28 	ld  [ %l2 + 0x28 ], %o5
40007444:	03 08 00 00 	sethi  %hi(0x20000000), %g1
40007448:	80 8b 40 01 	btst  %o5, %g1
4000744c:	02 80 00 73 	be  40007618 <_ZN15Cyg_StdioStream5writeEPKhjPj+0x200>
40007450:	03 00 40 00 	sethi  %hi(0x1000000), %g1
40007454:	80 8b 40 01 	btst  %o5, %g1
40007458:	12 80 00 4e 	bne  40007590 <_ZN15Cyg_StdioStream5writeEPKhjPj+0x178>
4000745c:	a2 04 a0 10 	add  %l2, 0x10, %l1
40007460:	03 00 40 00 	sethi  %hi(0x1000000), %g1
40007464:	82 2b 40 01 	andn  %o5, %g1, %g1
40007468:	1b 01 00 00 	sethi  %hi(0x4000000), %o5
4000746c:	80 88 40 0d 	btst  %g1, %o5
40007470:	02 80 00 51 	be  400075b4 <_ZN15Cyg_StdioStream5writeEPKhjPj+0x19c>
40007474:	c2 24 a0 28 	st  %g1, [ %l2 + 0x28 ]
40007478:	80 a6 a0 00 	cmp  %i2, 0
4000747c:	02 80 00 41 	be  40007580 <_ZN15Cyg_StdioStream5writeEPKhjPj+0x168>
40007480:	b0 10 20 00 	clr  %i0
40007484:	a2 04 a0 10 	add  %l2, 0x10, %l1
40007488:	aa 07 bf f0 	add  %fp, -16, %l5
4000748c:	da 04 60 04 	ld  [ %l1 + 4 ], %o5
40007490:	80 a3 60 00 	cmp  %o5, 0
40007494:	02 80 00 03 	be  400074a0 <_ZN15Cyg_StdioStream5writeEPKhjPj+0x88>
40007498:	98 10 3f ff 	mov  -1, %o4
4000749c:	d8 04 60 08 	ld  [ %l1 + 8 ], %o4
400074a0:	c2 04 60 0c 	ld  [ %l1 + 0xc ], %g1
400074a4:	c2 25 40 00 	st  %g1, [ %l5 ]
400074a8:	c2 04 60 0c 	ld  [ %l1 + 0xc ], %g1
400074ac:	9a 03 40 0c 	add  %o5, %o4, %o5
400074b0:	9a 23 40 01 	sub  %o5, %g1, %o5
400074b4:	80 a0 00 0d 	cmp  %g0, %o5
400074b8:	82 60 3f ff 	subx  %g0, -1, %g1
400074bc:	80 90 40 18 	orcc  %g1, %i0, %g0
400074c0:	12 80 00 46 	bne  400075d8 <_ZN15Cyg_StdioStream5writeEPKhjPj+0x1c0>
400074c4:	01 00 00 00 	nop 
400074c8:	80 a6 80 0d 	cmp  %i2, %o5
400074cc:	08 80 00 03 	bleu  400074d8 <_ZN15Cyg_StdioStream5writeEPKhjPj+0xc0>
400074d0:	a0 10 00 1a 	mov  %i2, %l0
400074d4:	a0 10 00 0d 	mov  %o5, %l0
400074d8:	da 04 a0 28 	ld  [ %l2 + 0x28 ], %o5
400074dc:	03 00 80 00 	sethi  %hi(0x2000000), %g1
400074e0:	80 8b 40 01 	btst  %o5, %g1
400074e4:	02 80 00 12 	be  4000752c <_ZN15Cyg_StdioStream5writeEPKhjPj+0x114>
400074e8:	92 10 00 19 	mov  %i1, %o1
400074ec:	80 a4 c0 10 	cmp  %l3, %l0
400074f0:	1a 80 00 0a 	bcc  40007518 <_ZN15Cyg_StdioStream5writeEPKhjPj+0x100>
400074f4:	9a 10 20 00 	clr  %o5
400074f8:	c2 0e 40 0d 	ldub  [ %i1 + %o5 ], %g1
400074fc:	80 a0 60 0a 	cmp  %g1, 0xa
40007500:	02 80 00 07 	be  4000751c <_ZN15Cyg_StdioStream5writeEPKhjPj+0x104>
40007504:	80 a3 40 10 	cmp  %o5, %l0
40007508:	9a 03 60 01 	inc  %o5
4000750c:	80 a3 40 10 	cmp  %o5, %l0
40007510:	2a bf ff fb 	bcs,a   400074fc <_ZN15Cyg_StdioStream5writeEPKhjPj+0xe4>
40007514:	c2 0e 40 0d 	ldub  [ %i1 + %o5 ], %g1
40007518:	80 a3 40 10 	cmp  %o5, %l0
4000751c:	02 80 00 04 	be  4000752c <_ZN15Cyg_StdioStream5writeEPKhjPj+0x114>
40007520:	92 10 00 19 	mov  %i1, %o1
40007524:	a0 03 60 01 	add  %o5, 1, %l0
40007528:	b0 10 20 01 	mov  1, %i0
4000752c:	d0 07 bf f0 	ld  [ %fp + -16 ], %o0
40007530:	7f ff f6 68 	call  40004ed0 <_memcpy>
40007534:	94 10 00 10 	mov  %l0, %o2
40007538:	c2 06 c0 00 	ld  [ %i3 ], %g1
4000753c:	82 00 40 10 	add  %g1, %l0, %g1
40007540:	c2 26 c0 00 	st  %g1, [ %i3 ]
40007544:	da 04 60 0c 	ld  [ %l1 + 0xc ], %o5
40007548:	c2 04 a0 2c 	ld  [ %l2 + 0x2c ], %g1
4000754c:	9a 03 40 10 	add  %o5, %l0, %o5
40007550:	82 00 40 10 	add  %g1, %l0, %g1
40007554:	da 24 60 0c 	st  %o5, [ %l1 + 0xc ]
40007558:	c2 24 a0 2c 	st  %g1, [ %l2 + 0x2c ]
4000755c:	b4 a6 80 10 	subcc  %i2, %l0, %i2
40007560:	12 bf ff cb 	bne  4000748c <_ZN15Cyg_StdioStream5writeEPKhjPj+0x74>
40007564:	b2 06 40 10 	add  %i1, %l0, %i1
40007568:	80 a6 20 00 	cmp  %i0, 0
4000756c:	02 80 00 05 	be  40007580 <_ZN15Cyg_StdioStream5writeEPKhjPj+0x168>
40007570:	01 00 00 00 	nop 
40007574:	7f ff ff 03 	call  40007180 <_ZN15Cyg_StdioStream21flush_output_unlockedEv>
40007578:	90 10 00 12 	mov  %l2, %o0
4000757c:	a6 10 00 08 	mov  %o0, %l3
40007580:	7f ff fd b4 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
40007584:	90 10 00 14 	mov  %l4, %o0
40007588:	10 80 00 27 	b  40007624 <_ZN15Cyg_StdioStream5writeEPKhjPj+0x20c>
4000758c:	b0 10 00 13 	mov  %l3, %i0
40007590:	c2 04 60 04 	ld  [ %l1 + 4 ], %g1
40007594:	c2 24 60 0c 	st  %g1, [ %l1 + 0xc ]
40007598:	c2 24 60 10 	st  %g1, [ %l1 + 0x10 ]
4000759c:	03 00 40 00 	sethi  %hi(0x1000000), %g1
400075a0:	82 2b 40 01 	andn  %o5, %g1, %g1
400075a4:	1b 01 00 00 	sethi  %hi(0x4000000), %o5
400075a8:	80 88 40 0d 	btst  %g1, %o5
400075ac:	12 bf ff b3 	bne  40007478 <_ZN15Cyg_StdioStream5writeEPKhjPj+0x60>
400075b0:	c2 24 a0 28 	st  %g1, [ %l2 + 0x28 ]
400075b4:	f4 27 bf f4 	st  %i2, [ %fp + -12 ]
400075b8:	d0 04 a0 08 	ld  [ %l2 + 8 ], %o0
400075bc:	92 10 00 19 	mov  %i1, %o1
400075c0:	7f ff f2 81 	call  40003fc4 <cyg_io_write>
400075c4:	94 07 bf f4 	add  %fp, -12, %o2
400075c8:	c2 07 bf f4 	ld  [ %fp + -12 ], %g1
400075cc:	a6 10 00 08 	mov  %o0, %l3
400075d0:	10 bf ff ec 	b  40007580 <_ZN15Cyg_StdioStream5writeEPKhjPj+0x168>
400075d4:	c2 26 c0 00 	st  %g1, [ %i3 ]
400075d8:	7f ff fe ea 	call  40007180 <_ZN15Cyg_StdioStream21flush_output_unlockedEv>
400075dc:	90 10 00 12 	mov  %l2, %o0
400075e0:	da 04 60 04 	ld  [ %l1 + 4 ], %o5
400075e4:	a6 10 00 08 	mov  %o0, %l3
400075e8:	80 a3 60 00 	cmp  %o5, 0
400075ec:	02 80 00 03 	be  400075f8 <_ZN15Cyg_StdioStream5writeEPKhjPj+0x1e0>
400075f0:	98 10 3f ff 	mov  -1, %o4
400075f4:	d8 04 60 08 	ld  [ %l1 + 8 ], %o4
400075f8:	c2 04 60 0c 	ld  [ %l1 + 0xc ], %g1
400075fc:	c2 25 40 00 	st  %g1, [ %l5 ]
40007600:	9a 03 40 0c 	add  %o5, %o4, %o5
40007604:	c2 04 60 0c 	ld  [ %l1 + 0xc ], %g1
40007608:	80 a4 e0 00 	cmp  %l3, 0
4000760c:	02 bf ff af 	be  400074c8 <_ZN15Cyg_StdioStream5writeEPKhjPj+0xb0>
40007610:	9a 23 40 01 	sub  %o5, %g1, %o5
40007614:	30 bf ff db 	b,a   40007580 <_ZN15Cyg_StdioStream5writeEPKhjPj+0x168>
40007618:	7f ff fd 8e 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
4000761c:	90 10 00 14 	mov  %l4, %o0
40007620:	b0 10 20 16 	mov  0x16, %i0
40007624:	81 c7 e0 08 	ret 
40007628:	81 e8 00 00 	restore 

4000762c <_ZN16Cyg_OutputStream5writeEPKhjPj>:
4000762c:	81 c3 e0 08 	retl 
40007630:	90 10 20 26 	mov  0x26, %o0

40007634 <_ZN16Cyg_OutputStream9get_errorEv>:
40007634:	81 c3 e0 08 	retl 
40007638:	90 10 20 26 	mov  0x26, %o0

4000763c <_ZN21Cyg_StdioStreamBuffer10set_bufferEjPh>:
4000763c:	9d e3 bf 98 	save  %sp, -104, %sp
40007640:	80 a6 a0 00 	cmp  %i2, 0
40007644:	22 80 00 12 	be,a   4000768c <_ZN21Cyg_StdioStreamBuffer10set_bufferEjPh+0x50>
40007648:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
4000764c:	c2 06 00 00 	ld  [ %i0 ], %g1
40007650:	80 a0 60 00 	cmp  %g1, 0
40007654:	12 80 00 09 	bne  40007678 <_ZN21Cyg_StdioStreamBuffer10set_bufferEjPh+0x3c>
40007658:	01 00 00 00 	nop 
4000765c:	90 10 00 1a 	mov  %i2, %o0
40007660:	d0 26 20 04 	st  %o0, [ %i0 + 4 ]
40007664:	f2 26 20 08 	st  %i1, [ %i0 + 8 ]
40007668:	d0 26 20 0c 	st  %o0, [ %i0 + 0xc ]
4000766c:	d0 26 20 10 	st  %o0, [ %i0 + 0x10 ]
40007670:	10 80 00 1b 	b  400076dc <_ZN21Cyg_StdioStreamBuffer10set_bufferEjPh+0xa0>
40007674:	82 10 20 00 	clr  %g1
40007678:	40 00 0a a1 	call  4000a0fc <free>
4000767c:	d0 06 20 04 	ld  [ %i0 + 4 ], %o0
40007680:	c0 26 00 00 	clr  [ %i0 ]
40007684:	10 bf ff f7 	b  40007660 <_ZN21Cyg_StdioStreamBuffer10set_bufferEjPh+0x24>
40007688:	90 10 00 1a 	mov  %i2, %o0
4000768c:	80 a0 40 19 	cmp  %g1, %i1
40007690:	22 bf ff f5 	be,a   40007664 <_ZN21Cyg_StdioStreamBuffer10set_bufferEjPh+0x28>
40007694:	d0 06 20 04 	ld  [ %i0 + 4 ], %o0
40007698:	40 00 0a 84 	call  4000a0a8 <malloc>
4000769c:	90 10 00 19 	mov  %i1, %o0
400076a0:	b4 92 20 00 	orcc  %o0, 0, %i2
400076a4:	02 80 00 0e 	be  400076dc <_ZN21Cyg_StdioStreamBuffer10set_bufferEjPh+0xa0>
400076a8:	82 10 20 0c 	mov  0xc, %g1
400076ac:	c2 06 00 00 	ld  [ %i0 ], %g1
400076b0:	80 a0 60 00 	cmp  %g1, 0
400076b4:	12 80 00 06 	bne  400076cc <_ZN21Cyg_StdioStreamBuffer10set_bufferEjPh+0x90>
400076b8:	01 00 00 00 	nop 
400076bc:	82 10 20 01 	mov  1, %g1	! 1 <rom_vectors-0x3fffffff>
400076c0:	90 10 00 1a 	mov  %i2, %o0
400076c4:	10 bf ff e7 	b  40007660 <_ZN21Cyg_StdioStreamBuffer10set_bufferEjPh+0x24>
400076c8:	c2 26 00 00 	st  %g1, [ %i0 ]
400076cc:	40 00 0a 8c 	call  4000a0fc <free>
400076d0:	d0 06 20 04 	ld  [ %i0 + 4 ], %o0
400076d4:	10 bf ff fb 	b  400076c0 <_ZN21Cyg_StdioStreamBuffer10set_bufferEjPh+0x84>
400076d8:	82 10 20 01 	mov  1, %g1
400076dc:	81 c7 e0 08 	ret 
400076e0:	91 e8 00 01 	restore  %g0, %g1, %o0

400076e4 <fputc>:
400076e4:	9d e3 bf 90 	save  %sp, -112, %sp
400076e8:	b0 0e 20 ff 	and  %i0, 0xff, %i0
400076ec:	f0 2f bf f7 	stb  %i0, [ %fp + -9 ]
400076f0:	c2 06 40 00 	ld  [ %i1 ], %g1
400076f4:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
400076f8:	92 07 bf f7 	add  %fp, -9, %o1
400076fc:	94 10 20 01 	mov  1, %o2
40007700:	96 07 bf f0 	add  %fp, -16, %o3
40007704:	9f c3 40 00 	call  %o5
40007708:	90 10 00 19 	mov  %i1, %o0
4000770c:	a0 10 00 08 	mov  %o0, %l0
40007710:	a2 06 60 30 	add  %i1, 0x30, %l1
40007714:	80 a4 20 00 	cmp  %l0, 0
40007718:	02 80 00 20 	be  40007798 <fputc+0xb4>
4000771c:	90 10 00 11 	mov  %l1, %o0
40007720:	7f ff fc b9 	call  40006a04 <_ZN9Cyg_Mutex4lockEv>
40007724:	01 00 00 00 	nop 
40007728:	80 a2 20 00 	cmp  %o0, 0
4000772c:	12 80 00 0a 	bne  40007754 <fputc+0x70>
40007730:	01 00 00 00 	nop 
40007734:	40 00 07 d7 	call  40009690 <cyg_error_get_errno_p>
40007738:	01 00 00 00 	nop 
4000773c:	82 10 20 09 	mov  9, %g1	! 9 <rom_vectors-0x3ffffff7>
40007740:	c2 22 00 00 	st  %g1, [ %o0 ]
40007744:	40 00 07 d3 	call  40009690 <cyg_error_get_errno_p>
40007748:	b0 10 3f ff 	mov  -1, %i0
4000774c:	10 80 00 13 	b  40007798 <fputc+0xb4>
40007750:	e0 22 00 00 	st  %l0, [ %o0 ]
40007754:	40 00 07 cf 	call  40009690 <cyg_error_get_errno_p>
40007758:	01 00 00 00 	nop 
4000775c:	e0 26 60 04 	st  %l0, [ %i1 + 4 ]
40007760:	e0 22 00 00 	st  %l0, [ %o0 ]
40007764:	c2 06 60 04 	ld  [ %i1 + 4 ], %g1
40007768:	80 a0 60 c8 	cmp  %g1, 0xc8
4000776c:	02 80 00 05 	be  40007780 <fputc+0x9c>
40007770:	90 10 00 11 	mov  %l1, %o0
40007774:	7f ff fd 37 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
40007778:	01 00 00 00 	nop 
4000777c:	30 bf ff f2 	b,a   40007744 <fputc+0x60>
40007780:	da 06 60 28 	ld  [ %i1 + 0x28 ], %o5
40007784:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40007788:	9a 13 40 01 	or  %o5, %g1, %o5
4000778c:	7f ff fd 31 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
40007790:	da 26 60 28 	st  %o5, [ %i1 + 0x28 ]
40007794:	30 bf ff ec 	b,a   40007744 <fputc+0x60>
40007798:	81 c7 e0 08 	ret 
4000779c:	81 e8 00 00 	restore 

400077a0 <fputs>:
400077a0:	9d e3 bf 90 	save  %sp, -112, %sp
400077a4:	40 00 07 48 	call  400094c4 <__strlen>
400077a8:	90 10 00 18 	mov  %i0, %o0
400077ac:	94 10 00 08 	mov  %o0, %o2
400077b0:	c2 06 40 00 	ld  [ %i1 ], %g1
400077b4:	92 10 00 18 	mov  %i0, %o1
400077b8:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
400077bc:	96 07 bf f4 	add  %fp, -12, %o3
400077c0:	9f c3 40 00 	call  %o5
400077c4:	90 10 00 19 	mov  %i1, %o0
400077c8:	b0 10 00 08 	mov  %o0, %i0
400077cc:	a0 06 60 30 	add  %i1, 0x30, %l0
400077d0:	80 a6 20 00 	cmp  %i0, 0
400077d4:	12 80 00 04 	bne  400077e4 <fputs+0x44>
400077d8:	90 10 00 10 	mov  %l0, %o0
400077dc:	10 80 00 21 	b  40007860 <fputs+0xc0>
400077e0:	f0 07 bf f4 	ld  [ %fp + -12 ], %i0
400077e4:	7f ff fc 88 	call  40006a04 <_ZN9Cyg_Mutex4lockEv>
400077e8:	01 00 00 00 	nop 
400077ec:	80 a2 20 00 	cmp  %o0, 0
400077f0:	12 80 00 0b 	bne  4000781c <fputs+0x7c>
400077f4:	01 00 00 00 	nop 
400077f8:	40 00 07 a6 	call  40009690 <cyg_error_get_errno_p>
400077fc:	01 00 00 00 	nop 
40007800:	82 10 20 09 	mov  9, %g1	! 9 <rom_vectors-0x3ffffff7>
40007804:	c2 22 00 00 	st  %g1, [ %o0 ]
40007808:	40 00 07 a2 	call  40009690 <cyg_error_get_errno_p>
4000780c:	01 00 00 00 	nop 
40007810:	f0 22 00 00 	st  %i0, [ %o0 ]
40007814:	10 80 00 13 	b  40007860 <fputs+0xc0>
40007818:	b0 10 3f ff 	mov  -1, %i0
4000781c:	40 00 07 9d 	call  40009690 <cyg_error_get_errno_p>
40007820:	01 00 00 00 	nop 
40007824:	f0 26 60 04 	st  %i0, [ %i1 + 4 ]
40007828:	f0 22 00 00 	st  %i0, [ %o0 ]
4000782c:	c2 06 60 04 	ld  [ %i1 + 4 ], %g1
40007830:	80 a0 60 c8 	cmp  %g1, 0xc8
40007834:	02 80 00 05 	be  40007848 <fputs+0xa8>
40007838:	90 10 00 10 	mov  %l0, %o0
4000783c:	7f ff fd 05 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
40007840:	01 00 00 00 	nop 
40007844:	30 bf ff f1 	b,a   40007808 <fputs+0x68>
40007848:	da 06 60 28 	ld  [ %i1 + 0x28 ], %o5
4000784c:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40007850:	9a 13 40 01 	or  %o5, %g1, %o5
40007854:	7f ff fc ff 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
40007858:	da 26 60 28 	st  %o5, [ %i1 + 0x28 ]
4000785c:	30 bf ff eb 	b,a   40007808 <fputs+0x68>
40007860:	81 c7 e0 08 	ret 
40007864:	81 e8 00 00 	restore 

40007868 <printf>:
40007868:	9d e3 bf 98 	save  %sp, -104, %sp
4000786c:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40007870:	13 1f ff ff 	sethi  %hi(0x7ffffc00), %o1
40007874:	94 10 00 18 	mov  %i0, %o2
40007878:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
4000787c:	f4 27 a0 4c 	st  %i2, [ %fp + 0x4c ]
40007880:	f6 27 a0 50 	st  %i3, [ %fp + 0x50 ]
40007884:	f8 27 a0 54 	st  %i4, [ %fp + 0x54 ]
40007888:	fa 27 a0 58 	st  %i5, [ %fp + 0x58 ]
4000788c:	d0 00 63 70 	ld  [ %g1 + 0x370 ], %o0
40007890:	92 12 63 ff 	or  %o1, 0x3ff, %o1
40007894:	40 00 00 e2 	call  40007c1c <vfnprintf>
40007898:	96 07 a0 48 	add  %fp, 0x48, %o3
4000789c:	81 c7 e0 08 	ret 
400078a0:	91 e8 00 08 	restore  %g0, %o0, %o0

400078a4 <_Z5rounddPiPcS0_cS0_>:
400078a4:	9d e3 bf 90 	save  %sp, -112, %sp
400078a8:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
400078ac:	90 10 00 18 	mov  %i0, %o0
400078b0:	92 10 00 19 	mov  %i1, %o1
400078b4:	40 00 13 9e 	call  4000c72c <__nedf2>
400078b8:	d4 18 63 78 	ldd  [ %g1 + 0x378 ], %o2
400078bc:	80 a2 20 00 	cmp  %o0, 0
400078c0:	12 80 00 2f 	bne  4000797c <_Z5rounddPiPcS0_cS0_+0xd8>
400078c4:	e0 07 a0 5c 	ld  [ %fp + 0x5c ], %l0
400078c8:	91 2f 60 18 	sll  %i5, 0x18, %o0
400078cc:	91 3a 20 18 	sra  %o0, 0x18, %o0
400078d0:	40 00 13 e2 	call  4000c858 <__floatsidf>
400078d4:	90 02 3f d0 	add  %o0, -48, %o0
400078d8:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
400078dc:	d0 3f bf f0 	std  %o0, [ %fp + -16 ]
400078e0:	40 00 13 ac 	call  4000c790 <__gtdf2>
400078e4:	d4 18 63 88 	ldd  [ %g1 + 0x388 ], %o2
400078e8:	80 a2 20 00 	cmp  %o0, 0
400078ec:	24 80 00 33 	ble,a   400079b8 <_Z5rounddPiPcS0_cS0_+0x114>
400078f0:	c2 4c 00 00 	ldsb  [ %l0 ], %g1
400078f4:	10 80 00 0c 	b  40007924 <_Z5rounddPiPcS0_cS0_+0x80>
400078f8:	98 10 20 30 	mov  0x30, %o4
400078fc:	9a 00 60 01 	add  %g1, 1, %o5
40007900:	83 2b 60 18 	sll  %o5, 0x18, %g1
40007904:	83 38 60 18 	sra  %g1, 0x18, %g1
40007908:	80 a0 60 39 	cmp  %g1, 0x39
4000790c:	24 80 00 44 	ble,a   40007a1c <_Z5rounddPiPcS0_cS0_+0x178>
40007910:	da 2f 00 00 	stb  %o5, [ %i4 ]
40007914:	d8 2f 00 00 	stb  %o4, [ %i4 ]
40007918:	80 a7 00 1b 	cmp  %i4, %i3
4000791c:	02 80 00 10 	be  4000795c <_Z5rounddPiPcS0_cS0_+0xb8>
40007920:	b8 07 3f ff 	add  %i4, -1, %i4
40007924:	c2 4f 00 00 	ldsb  [ %i4 ], %g1
40007928:	80 a0 60 2e 	cmp  %g1, 0x2e
4000792c:	12 bf ff f4 	bne  400078fc <_Z5rounddPiPcS0_cS0_+0x58>
40007930:	c2 0f 00 00 	ldub  [ %i4 ], %g1
40007934:	b8 07 3f ff 	add  %i4, -1, %i4
40007938:	c2 0f 00 00 	ldub  [ %i4 ], %g1
4000793c:	9a 00 60 01 	add  %g1, 1, %o5
40007940:	83 2b 60 18 	sll  %o5, 0x18, %g1
40007944:	83 38 60 18 	sra  %g1, 0x18, %g1
40007948:	80 a0 60 39 	cmp  %g1, 0x39
4000794c:	34 bf ff f3 	bg,a   40007918 <_Z5rounddPiPcS0_cS0_+0x74>
40007950:	d8 2f 00 00 	stb  %o4, [ %i4 ]
40007954:	10 80 00 32 	b  40007a1c <_Z5rounddPiPcS0_cS0_+0x178>
40007958:	da 2f 00 00 	stb  %o5, [ %i4 ]
4000795c:	80 a6 a0 00 	cmp  %i2, 0
40007960:	02 80 00 2c 	be  40007a10 <_Z5rounddPiPcS0_cS0_+0x16c>
40007964:	9a 10 20 31 	mov  0x31, %o5
40007968:	da 2e c0 00 	stb  %o5, [ %i3 ]
4000796c:	c2 06 80 00 	ld  [ %i2 ], %g1
40007970:	82 00 60 01 	inc  %g1
40007974:	10 80 00 2a 	b  40007a1c <_Z5rounddPiPcS0_cS0_+0x178>
40007978:	c2 26 80 00 	st  %g1, [ %i2 ]
4000797c:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40007980:	d4 18 63 80 	ldd  [ %g1 + 0x380 ], %o2	! 4000d780 <stdout+0x10>
40007984:	90 10 00 18 	mov  %i0, %o0
40007988:	40 00 11 fa 	call  4000c170 <__muldf3>
4000798c:	92 10 00 19 	mov  %i1, %o1
40007990:	40 00 07 09 	call  400095b4 <modf>
40007994:	94 07 bf f0 	add  %fp, -16, %o2
40007998:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
4000799c:	d0 1f bf f0 	ldd  [ %fp + -16 ], %o0
400079a0:	40 00 13 7c 	call  4000c790 <__gtdf2>
400079a4:	d4 18 63 88 	ldd  [ %g1 + 0x388 ], %o2
400079a8:	80 a2 20 00 	cmp  %o0, 0
400079ac:	14 bf ff de 	bg  40007924 <_Z5rounddPiPcS0_cS0_+0x80>
400079b0:	98 10 20 30 	mov  0x30, %o4
400079b4:	c2 4c 00 00 	ldsb  [ %l0 ], %g1
400079b8:	80 a0 60 2d 	cmp  %g1, 0x2d
400079bc:	12 80 00 18 	bne  40007a1c <_Z5rounddPiPcS0_cS0_+0x178>
400079c0:	01 00 00 00 	nop 
400079c4:	c2 4f 00 00 	ldsb  [ %i4 ], %g1
400079c8:	80 a0 60 2e 	cmp  %g1, 0x2e
400079cc:	02 80 00 0e 	be  40007a04 <_Z5rounddPiPcS0_cS0_+0x160>
400079d0:	c2 0f 00 00 	ldub  [ %i4 ], %g1
400079d4:	83 28 60 18 	sll  %g1, 0x18, %g1
400079d8:	83 38 60 18 	sra  %g1, 0x18, %g1
400079dc:	80 a0 60 30 	cmp  %g1, 0x30
400079e0:	12 80 00 0f 	bne  40007a1c <_Z5rounddPiPcS0_cS0_+0x178>
400079e4:	80 a7 00 1b 	cmp  %i4, %i3
400079e8:	12 bf ff f7 	bne  400079c4 <_Z5rounddPiPcS0_cS0_+0x120>
400079ec:	b8 07 3f ff 	add  %i4, -1, %i4
400079f0:	c0 2c 00 00 	clrb  [ %l0 ]
400079f4:	c2 4f 00 00 	ldsb  [ %i4 ], %g1
400079f8:	80 a0 60 2e 	cmp  %g1, 0x2e
400079fc:	12 bf ff f6 	bne  400079d4 <_Z5rounddPiPcS0_cS0_+0x130>
40007a00:	c2 0f 00 00 	ldub  [ %i4 ], %g1
40007a04:	b8 07 3f ff 	add  %i4, -1, %i4
40007a08:	10 bf ff f3 	b  400079d4 <_Z5rounddPiPcS0_cS0_+0x130>
40007a0c:	c2 0f 00 00 	ldub  [ %i4 ], %g1
40007a10:	82 10 20 31 	mov  0x31, %g1
40007a14:	c2 2e ff ff 	stb  %g1, [ %i3 + -1 ]
40007a18:	b6 06 ff ff 	add  %i3, -1, %i3
40007a1c:	81 c7 e0 08 	ret 
40007a20:	91 e8 00 1b 	restore  %g0, %i3, %o0
40007a24:	40 00 8c 9c 	call  4002ac94 <__heap1+0x1738c>
40007a28:	40 00 89 f8 	call  4002a208 <__heap1+0x16900>
40007a2c:	40 00 8b 34 	call  4002a6fc <__heap1+0x16df4>
40007a30:	40 00 89 f8 	call  4002a210 <__heap1+0x16908>
40007a34:	40 00 89 f8 	call  4002a214 <__heap1+0x1690c>
40007a38:	40 00 89 f8 	call  4002a218 <__heap1+0x16910>
40007a3c:	40 00 89 f8 	call  4002a21c <__heap1+0x16914>
40007a40:	40 00 89 f8 	call  4002a220 <__heap1+0x16918>
40007a44:	40 00 89 f8 	call  4002a224 <__heap1+0x1691c>
40007a48:	40 00 89 f8 	call  4002a228 <__heap1+0x16920>
40007a4c:	40 00 89 f8 	call  4002a22c <__heap1+0x16924>
40007a50:	40 00 89 f8 	call  4002a230 <__heap1+0x16928>
40007a54:	40 00 89 f8 	call  4002a234 <__heap1+0x1692c>
40007a58:	40 00 89 f8 	call  4002a238 <__heap1+0x16930>
40007a5c:	40 00 89 f8 	call  4002a23c <__heap1+0x16934>
40007a60:	40 00 89 f8 	call  4002a240 <__heap1+0x16938>
40007a64:	40 00 89 f8 	call  4002a244 <__heap1+0x1693c>
40007a68:	40 00 89 f8 	call  4002a248 <__heap1+0x16940>
40007a6c:	40 00 89 f8 	call  4002a24c <__heap1+0x16944>
40007a70:	40 00 89 f8 	call  4002a250 <__heap1+0x16948>
40007a74:	40 00 89 f8 	call  4002a254 <__heap1+0x1694c>
40007a78:	40 00 89 f8 	call  4002a258 <__heap1+0x16950>
40007a7c:	40 00 89 f8 	call  4002a25c <__heap1+0x16954>
40007a80:	40 00 89 f8 	call  4002a260 <__heap1+0x16958>
40007a84:	40 00 89 f8 	call  4002a264 <__heap1+0x1695c>
40007a88:	40 00 89 f8 	call  4002a268 <__heap1+0x16960>
40007a8c:	40 00 89 f8 	call  4002a26c <__heap1+0x16964>
40007a90:	40 00 89 f8 	call  4002a270 <__heap1+0x16968>
40007a94:	40 00 89 f8 	call  4002a274 <__heap1+0x1696c>
40007a98:	40 00 89 f8 	call  4002a278 <__heap1+0x16970>
40007a9c:	40 00 89 f8 	call  4002a27c <__heap1+0x16974>
40007aa0:	40 00 89 f8 	call  4002a280 <__heap1+0x16978>
40007aa4:	40 00 8c 9c 	call  4002ad14 <__heap1+0x1740c>
40007aa8:	40 00 8c 60 	call  4002ac28 <__heap1+0x17320>
40007aac:	40 00 8b 34 	call  4002a77c <__heap1+0x16e74>
40007ab0:	40 00 83 14 	call  40028700 <__heap1+0x14df8>
40007ab4:	40 00 82 f4 	call  40028684 <__heap1+0x14d7c>
40007ab8:	40 00 82 f4 	call  40028688 <__heap1+0x14d80>
40007abc:	40 00 83 d0 	call  400289fc <__heap1+0x150f4>
40007ac0:	40 00 82 f4 	call  40028690 <__heap1+0x14d88>
40007ac4:	40 00 82 f4 	call  40028694 <__heap1+0x14d8c>
40007ac8:	40 00 82 f4 	call  40028698 <__heap1+0x14d90>
40007acc:	40 00 82 f4 	call  4002869c <__heap1+0x14d94>
40007ad0:	40 00 82 f4 	call  400286a0 <__heap1+0x14d98>
40007ad4:	40 00 82 f4 	call  400286a4 <__heap1+0x14d9c>
40007ad8:	40 00 82 c4 	call  400285e8 <__heap1+0x14ce0>
40007adc:	40 00 84 2c 	call  40028b8c <__heap1+0x15284>
40007ae0:	40 00 82 f4 	call  400286b0 <__heap1+0x14da8>
40007ae4:	40 00 82 e0 	call  40028664 <__heap1+0x14d5c>
40007ae8:	40 00 83 74 	call  400288b8 <__heap1+0x14fb0>
40007aec:	40 00 82 f4 	call  400286bc <__heap1+0x14db4>
40007af0:	40 00 83 6c 	call  400288a0 <__heap1+0x14f98>
40007af4:	40 00 83 30 	call  400287b4 <__heap1+0x14eac>
40007af8:	40 00 83 30 	call  400287b8 <__heap1+0x14eb0>
40007afc:	40 00 83 30 	call  400287bc <__heap1+0x14eb4>
40007b00:	40 00 83 30 	call  400287c0 <__heap1+0x14eb8>
40007b04:	40 00 83 30 	call  400287c4 <__heap1+0x14ebc>
40007b08:	40 00 83 30 	call  400287c8 <__heap1+0x14ec0>
40007b0c:	40 00 83 30 	call  400287cc <__heap1+0x14ec4>
40007b10:	40 00 83 30 	call  400287d0 <__heap1+0x14ec8>
40007b14:	40 00 83 30 	call  400287d4 <__heap1+0x14ecc>
40007b18:	40 00 82 f4 	call  400286e8 <__heap1+0x14de0>
40007b1c:	40 00 82 f4 	call  400286ec <__heap1+0x14de4>
40007b20:	40 00 82 f4 	call  400286f0 <__heap1+0x14de8>
40007b24:	40 00 82 f4 	call  400286f4 <__heap1+0x14dec>
40007b28:	40 00 82 f4 	call  400286f8 <__heap1+0x14df0>
40007b2c:	40 00 82 f4 	call  400286fc <__heap1+0x14df4>
40007b30:	40 00 82 f4 	call  40028700 <__heap1+0x14df8>
40007b34:	40 00 82 f4 	call  40028704 <__heap1+0x14dfc>
40007b38:	40 00 82 f4 	call  40028708 <__heap1+0x14e00>
40007b3c:	40 00 82 f4 	call  4002870c <__heap1+0x14e04>
40007b40:	40 00 82 88 	call  40028560 <__heap1+0x14c58>
40007b44:	40 00 84 7c 	call  40028d34 <__heap1+0x1542c>
40007b48:	40 00 82 f4 	call  40028718 <__heap1+0x14e10>
40007b4c:	40 00 84 7c 	call  40028d3c <__heap1+0x15434>
40007b50:	40 00 82 f4 	call  40028720 <__heap1+0x14e18>
40007b54:	40 00 82 f4 	call  40028724 <__heap1+0x14e1c>
40007b58:	40 00 82 f4 	call  40028728 <__heap1+0x14e20>
40007b5c:	40 00 82 f4 	call  4002872c <__heap1+0x14e24>
40007b60:	40 00 83 64 	call  400288f0 <__heap1+0x14fe8>
40007b64:	40 00 82 f4 	call  40028734 <__heap1+0x14e2c>
40007b68:	40 00 82 f4 	call  40028738 <__heap1+0x14e30>
40007b6c:	40 00 82 58 	call  400284cc <__heap1+0x14bc4>
40007b70:	40 00 82 f4 	call  40028740 <__heap1+0x14e38>
40007b74:	40 00 82 f4 	call  40028744 <__heap1+0x14e3c>
40007b78:	40 00 82 f4 	call  40028748 <__heap1+0x14e40>
40007b7c:	40 00 82 f4 	call  4002874c <__heap1+0x14e44>
40007b80:	40 00 82 f4 	call  40028750 <__heap1+0x14e48>
40007b84:	40 00 7d 48 	call  400270a4 <__heap1+0x1379c>
40007b88:	40 00 82 f4 	call  40028758 <__heap1+0x14e50>
40007b8c:	40 00 82 f4 	call  4002875c <__heap1+0x14e54>
40007b90:	40 00 84 ec 	call  40028f40 <__heap1+0x15638>
40007b94:	40 00 82 f4 	call  40028764 <__heap1+0x14e5c>
40007b98:	40 00 82 f4 	call  40028768 <__heap1+0x14e60>
40007b9c:	40 00 82 f4 	call  4002876c <__heap1+0x14e64>
40007ba0:	40 00 82 f4 	call  40028770 <__heap1+0x14e68>
40007ba4:	40 00 82 f4 	call  40028774 <__heap1+0x14e6c>
40007ba8:	40 00 82 f4 	call  40028778 <__heap1+0x14e70>
40007bac:	40 00 82 f4 	call  4002877c <__heap1+0x14e74>
40007bb0:	40 00 82 f4 	call  40028780 <__heap1+0x14e78>
40007bb4:	40 00 82 f4 	call  40028784 <__heap1+0x14e7c>
40007bb8:	40 00 82 f4 	call  40028788 <__heap1+0x14e80>
40007bbc:	40 00 84 dc 	call  40028f2c <__heap1+0x15624>
40007bc0:	40 00 82 8c 	call  400285f0 <__heap1+0x14ce8>
40007bc4:	40 00 84 7c 	call  40028db4 <__heap1+0x154ac>
40007bc8:	40 00 84 7c 	call  40028db8 <__heap1+0x154b0>
40007bcc:	40 00 84 7c 	call  40028dbc <__heap1+0x154b4>
40007bd0:	40 00 84 38 	call  40028cb0 <__heap1+0x153a8>
40007bd4:	40 00 82 8c 	call  40028604 <__heap1+0x14cfc>
40007bd8:	40 00 82 f4 	call  400287a8 <__heap1+0x14ea0>
40007bdc:	40 00 82 f4 	call  400287ac <__heap1+0x14ea4>
40007be0:	40 00 84 64 	call  40028d70 <__heap1+0x15468>
40007be4:	40 00 82 f4 	call  400287b4 <__heap1+0x14eac>
40007be8:	40 00 84 40 	call  40028ce8 <__heap1+0x153e0>
40007bec:	40 00 82 5c 	call  4002855c <__heap1+0x14c54>
40007bf0:	40 00 85 28 	call  40029090 <__heap1+0x15788>
40007bf4:	40 00 82 ec 	call  400287a4 <__heap1+0x14e9c>
40007bf8:	40 00 82 f4 	call  400287c8 <__heap1+0x14ec0>
40007bfc:	40 00 85 54 	call  4002914c <__heap1+0x15844>
40007c00:	40 00 82 f4 	call  400287d0 <__heap1+0x14ec8>
40007c04:	40 00 7d 4c 	call  40027134 <__heap1+0x1382c>
40007c08:	40 00 82 f4 	call  400287d8 <__heap1+0x14ed0>
40007c0c:	40 00 82 f4 	call  400287dc <__heap1+0x14ed4>
40007c10:	40 00 83 e0 	call  40028b90 <__heap1+0x15288>
40007c14:	40 00 82 f4 	call  400287e4 <__heap1+0x14edc>
40007c18:	40 00 83 d8 	call  40028b78 <__heap1+0x15270>

40007c1c <vfnprintf>:
40007c1c:	9d e3 bc 80 	save  %sp, -896, %sp
40007c20:	f2 27 a0 48 	st  %i1, [ %fp + 0x48 ]
40007c24:	b2 10 00 1b 	mov  %i3, %i1
40007c28:	c0 27 bd 00 	clr  [ %fp + -768 ]
40007c2c:	ac 10 20 00 	clr  %l6
40007c30:	c2 4e 80 00 	ldsb  [ %i2 ], %g1
40007c34:	80 a0 00 01 	cmp  %g0, %g1
40007c38:	a0 40 20 00 	addx  %g0, 0, %l0
40007c3c:	80 a4 20 00 	cmp  %l0, 0
40007c40:	02 80 00 0b 	be  40007c6c <vfnprintf+0x50>
40007c44:	a6 10 00 1a 	mov  %i2, %l3
40007c48:	80 a0 60 25 	cmp  %g1, 0x25
40007c4c:	02 80 00 3d 	be  40007d40 <vfnprintf+0x124>
40007c50:	b4 06 80 10 	add  %i2, %l0, %i2
40007c54:	c2 4e 80 00 	ldsb  [ %i2 ], %g1
40007c58:	80 a0 00 01 	cmp  %g0, %g1
40007c5c:	a0 40 20 00 	addx  %g0, 0, %l0
40007c60:	80 a4 20 00 	cmp  %l0, 0
40007c64:	12 bf ff fa 	bne  40007c4c <vfnprintf+0x30>
40007c68:	80 a0 60 25 	cmp  %g1, 0x25
40007c6c:	a2 a6 80 13 	subcc  %i2, %l3, %l1
40007c70:	02 80 00 16 	be  40007cc8 <vfnprintf+0xac>
40007c74:	da 07 a0 48 	ld  [ %fp + 0x48 ], %o5
40007c78:	d4 07 a0 48 	ld  [ %fp + 0x48 ], %o2
40007c7c:	82 22 80 16 	sub  %o2, %l6, %g1
40007c80:	94 00 7f ff 	add  %g1, -1, %o2
40007c84:	80 a2 80 11 	cmp  %o2, %l1
40007c88:	38 80 00 02 	bgu,a   40007c90 <vfnprintf+0x74>
40007c8c:	94 10 00 11 	mov  %l1, %o2
40007c90:	c2 06 00 00 	ld  [ %i0 ], %g1
40007c94:	d4 27 bd 5c 	st  %o2, [ %fp + -676 ]
40007c98:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
40007c9c:	92 10 00 13 	mov  %l3, %o1
40007ca0:	90 10 00 18 	mov  %i0, %o0
40007ca4:	9f c3 40 00 	call  %o5
40007ca8:	96 07 bd 5c 	add  %fp, -676, %o3
40007cac:	80 a2 20 00 	cmp  %o0, 0
40007cb0:	12 80 02 42 	bne  400085b8 <vfnprintf+0x99c>
40007cb4:	c2 07 bd 5c 	ld  [ %fp + -676 ], %g1
40007cb8:	80 a4 40 01 	cmp  %l1, %g1
40007cbc:	18 80 04 45 	bgu  40008dd0 <vfnprintf+0x11b4>
40007cc0:	da 07 a0 48 	ld  [ %fp + 0x48 ], %o5
40007cc4:	ac 05 80 11 	add  %l6, %l1, %l6
40007cc8:	82 04 3f ff 	add  %l0, -1, %g1
40007ccc:	82 14 00 01 	or  %l0, %g1, %g1
40007cd0:	80 a3 40 16 	cmp  %o5, %l6
40007cd4:	83 30 60 1f 	srl  %g1, 0x1f, %g1
40007cd8:	04 80 00 03 	ble  40007ce4 <vfnprintf+0xc8>
40007cdc:	9a 10 20 01 	mov  1, %o5
40007ce0:	9a 10 20 00 	clr  %o5
40007ce4:	82 10 40 0d 	or  %g1, %o5, %g1
40007ce8:	80 88 60 ff 	btst  0xff, %g1
40007cec:	12 80 02 33 	bne  400085b8 <vfnprintf+0x99c>
40007cf0:	b4 06 a0 01 	inc  %i2
40007cf4:	c0 2f bd 3b 	clrb  [ %fp + -709 ]
40007cf8:	b8 10 20 00 	clr  %i4
40007cfc:	c0 27 bd 04 	clr  [ %fp + -764 ]
40007d00:	c0 27 bc fc 	clr  [ %fp + -772 ]
40007d04:	c0 27 bd 08 	clr  [ %fp + -760 ]
40007d08:	a8 10 3f ff 	mov  -1, %l4
40007d0c:	c2 0e 80 00 	ldub  [ %i2 ], %g1
40007d10:	83 28 60 18 	sll  %g1, 0x18, %g1
40007d14:	ab 38 60 18 	sra  %g1, 0x18, %l5
40007d18:	b4 06 a0 01 	inc  %i2
40007d1c:	82 05 7f e0 	add  %l5, -32, %g1
40007d20:	80 a0 60 5a 	cmp  %g1, 0x5a
40007d24:	18 80 01 74 	bgu  400082f4 <vfnprintf+0x6d8>
40007d28:	1b 10 00 1e 	sethi  %hi(0x40007800), %o5
40007d2c:	83 28 60 02 	sll  %g1, 2, %g1
40007d30:	9a 13 62 b0 	or  %o5, 0x2b0, %o5
40007d34:	d8 03 40 01 	ld  [ %o5 + %g1 ], %o4
40007d38:	81 c3 00 00 	jmp  %o4
40007d3c:	01 00 00 00 	nop 
40007d40:	10 bf ff cb 	b  40007c6c <vfnprintf+0x50>
40007d44:	b4 06 bf ff 	add  %i2, -1, %i2
40007d48:	b8 17 20 10 	or  %i4, 0x10, %i4
40007d4c:	80 8f 20 20 	btst  0x20, %i4
40007d50:	02 80 02 c7 	be  4000886c <vfnprintf+0xc50>
40007d54:	80 8f 20 10 	btst  0x10, %i4
40007d58:	d8 06 60 04 	ld  [ %i1 + 4 ], %o4
40007d5c:	da 06 40 00 	ld  [ %i1 ], %o5
40007d60:	d8 27 be a4 	st  %o4, [ %fp + -348 ]
40007d64:	da 27 be a0 	st  %o5, [ %fp + -352 ]
40007d68:	b2 06 60 08 	add  %i1, 8, %i1
40007d6c:	e0 1f be a0 	ldd  [ %fp + -352 ], %l0
40007d70:	98 10 20 01 	mov  1, %o4
40007d74:	c0 2f bd 3b 	clrb  [ %fp + -709 ]
40007d78:	80 a5 20 00 	cmp  %l4, 0
40007d7c:	06 80 00 03 	bl  40007d88 <vfnprintf+0x16c>
40007d80:	e8 27 bd 04 	st  %l4, [ %fp + -764 ]
40007d84:	b8 0f 3f 7f 	and  %i4, -129, %i4
40007d88:	80 94 00 11 	orcc  %l0, %l1, %g0
40007d8c:	a6 07 bf f4 	add  %fp, -12, %l3
40007d90:	02 80 00 03 	be  40007d9c <vfnprintf+0x180>
40007d94:	9a 10 20 00 	clr  %o5
40007d98:	9a 10 20 01 	mov  1, %o5
40007d9c:	c2 07 bd 04 	ld  [ %fp + -764 ], %g1
40007da0:	80 a0 00 01 	cmp  %g0, %g1
40007da4:	82 40 20 00 	addx  %g0, 0, %g1
40007da8:	82 10 40 0d 	or  %g1, %o5, %g1
40007dac:	80 88 60 ff 	btst  0xff, %g1
40007db0:	22 80 01 1e 	be,a   40008228 <vfnprintf+0x60c>
40007db4:	82 27 80 13 	sub  %fp, %l3, %g1
40007db8:	80 a3 20 01 	cmp  %o4, 1
40007dbc:	22 80 02 5e 	be,a   40008734 <vfnprintf+0xb18>
40007dc0:	80 8f 20 20 	btst  0x20, %i4
40007dc4:	04 80 02 c4 	ble  400088d4 <vfnprintf+0xcb8>
40007dc8:	80 a3 20 02 	cmp  %o4, 2
40007dcc:	02 80 01 0a 	be  400081f4 <vfnprintf+0x5d8>
40007dd0:	97 2c 20 1c 	sll  %l0, 0x1c, %o3
40007dd4:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40007dd8:	a6 10 63 a0 	or  %g1, 0x3a0, %l3	! 4000d7a0 <stdout+0x30>
40007ddc:	40 00 05 ba 	call  400094c4 <__strlen>
40007de0:	90 10 00 13 	mov  %l3, %o0
40007de4:	ba 10 00 08 	mov  %o0, %i5
40007de8:	c2 4f bd 3b 	ldsb  [ %fp + -709 ], %g1
40007dec:	80 a0 60 00 	cmp  %g1, 0
40007df0:	da 07 bc fc 	ld  [ %fp + -772 ], %o5
40007df4:	a8 07 40 0d 	add  %i5, %o5, %l4
40007df8:	02 80 01 13 	be  40008244 <vfnprintf+0x628>
40007dfc:	c2 0f bd 3b 	ldub  [ %fp + -709 ], %g1
40007e00:	a8 05 20 01 	inc  %l4
40007e04:	d4 07 bd 04 	ld  [ %fp + -764 ], %o2
40007e08:	80 a5 00 0a 	cmp  %l4, %o2
40007e0c:	16 80 00 03 	bge  40007e18 <vfnprintf+0x1fc>
40007e10:	ae 10 00 14 	mov  %l4, %l7
40007e14:	ae 10 00 0a 	mov  %o2, %l7
40007e18:	b6 8f 20 84 	andcc  %i4, 0x84, %i3
40007e1c:	32 80 00 35 	bne,a   40007ef0 <vfnprintf+0x2d4>
40007e20:	83 28 60 18 	sll  %g1, 0x18, %g1
40007e24:	da 07 bd 08 	ld  [ %fp + -760 ], %o5
40007e28:	a4 23 40 17 	sub  %o5, %l7, %l2
40007e2c:	80 a4 a0 00 	cmp  %l2, 0
40007e30:	04 80 00 2f 	ble  40007eec <vfnprintf+0x2d0>
40007e34:	80 a4 a0 10 	cmp  %l2, 0x10
40007e38:	04 80 02 3c 	ble  40008728 <vfnprintf+0xb0c>
40007e3c:	a0 10 00 12 	mov  %l2, %l0
40007e40:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40007e44:	a2 20 40 16 	sub  %g1, %l6, %l1
40007e48:	94 04 7f ff 	add  %l1, -1, %o2
40007e4c:	80 a2 a0 10 	cmp  %o2, 0x10
40007e50:	38 80 00 02 	bgu,a   40007e58 <vfnprintf+0x23c>
40007e54:	94 10 20 10 	mov  0x10, %o2
40007e58:	c2 06 00 00 	ld  [ %i0 ], %g1
40007e5c:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
40007e60:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40007e64:	d4 27 bd 40 	st  %o2, [ %fp + -704 ]
40007e68:	90 10 00 18 	mov  %i0, %o0
40007e6c:	92 10 60 90 	or  %g1, 0x90, %o1
40007e70:	9f c3 40 00 	call  %o5
40007e74:	96 07 bd 40 	add  %fp, -704, %o3
40007e78:	80 a2 20 00 	cmp  %o0, 0
40007e7c:	12 80 01 cf 	bne  400085b8 <vfnprintf+0x99c>
40007e80:	d4 07 bd 40 	ld  [ %fp + -704 ], %o2
40007e84:	80 a2 a0 0f 	cmp  %o2, 0xf
40007e88:	08 80 01 cb 	bleu  400085b4 <vfnprintf+0x998>
40007e8c:	a0 04 3f f0 	add  %l0, -16, %l0
40007e90:	80 a4 20 10 	cmp  %l0, 0x10
40007e94:	14 bf ff ee 	bg  40007e4c <vfnprintf+0x230>
40007e98:	94 04 7f ff 	add  %l1, -1, %o2
40007e9c:	94 04 7f ff 	add  %l1, -1, %o2
40007ea0:	80 a2 80 10 	cmp  %o2, %l0
40007ea4:	38 80 00 02 	bgu,a   40007eac <vfnprintf+0x290>
40007ea8:	94 10 00 10 	mov  %l0, %o2
40007eac:	c2 06 00 00 	ld  [ %i0 ], %g1
40007eb0:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
40007eb4:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40007eb8:	d4 27 bd 3c 	st  %o2, [ %fp + -708 ]
40007ebc:	92 10 60 90 	or  %g1, 0x90, %o1
40007ec0:	90 10 00 18 	mov  %i0, %o0
40007ec4:	9f c3 40 00 	call  %o5
40007ec8:	96 07 bd 3c 	add  %fp, -708, %o3
40007ecc:	80 a2 20 00 	cmp  %o0, 0
40007ed0:	12 80 01 ba 	bne  400085b8 <vfnprintf+0x99c>
40007ed4:	c2 07 bd 3c 	ld  [ %fp + -708 ], %g1
40007ed8:	80 a4 00 01 	cmp  %l0, %g1
40007edc:	38 80 01 b7 	bgu,a   400085b8 <vfnprintf+0x99c>
40007ee0:	ac 05 80 01 	add  %l6, %g1, %l6
40007ee4:	ac 05 80 12 	add  %l6, %l2, %l6
40007ee8:	c2 0f bd 3b 	ldub  [ %fp + -709 ], %g1
40007eec:	83 28 60 18 	sll  %g1, 0x18, %g1
40007ef0:	80 a0 60 00 	cmp  %g1, 0
40007ef4:	02 80 01 ba 	be  400085dc <vfnprintf+0x9c0>
40007ef8:	80 8f 20 02 	btst  2, %i4
40007efc:	d4 07 a0 48 	ld  [ %fp + 0x48 ], %o2
40007f00:	82 22 80 16 	sub  %o2, %l6, %g1
40007f04:	94 00 7f ff 	add  %g1, -1, %o2
40007f08:	80 a2 a0 01 	cmp  %o2, 1
40007f0c:	38 80 00 02 	bgu,a   40007f14 <vfnprintf+0x2f8>
40007f10:	94 10 20 01 	mov  1, %o2
40007f14:	c2 06 00 00 	ld  [ %i0 ], %g1
40007f18:	d4 27 bd 34 	st  %o2, [ %fp + -716 ]
40007f1c:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
40007f20:	90 10 00 18 	mov  %i0, %o0
40007f24:	92 07 bd 3b 	add  %fp, -709, %o1
40007f28:	9f c3 40 00 	call  %o5
40007f2c:	96 07 bd 34 	add  %fp, -716, %o3
40007f30:	80 a2 20 00 	cmp  %o0, 0
40007f34:	12 80 01 a1 	bne  400085b8 <vfnprintf+0x99c>
40007f38:	c2 07 bd 34 	ld  [ %fp + -716 ], %g1
40007f3c:	80 a0 60 00 	cmp  %g1, 0
40007f40:	22 80 01 9f 	be,a   400085bc <vfnprintf+0x9a0>
40007f44:	c2 06 00 00 	ld  [ %i0 ], %g1
40007f48:	ac 05 a0 01 	inc  %l6
40007f4c:	80 a6 e0 80 	cmp  %i3, 0x80
40007f50:	02 80 01 be 	be  40008648 <vfnprintf+0xa2c>
40007f54:	c2 07 bd 08 	ld  [ %fp + -760 ], %g1
40007f58:	c2 07 bd 04 	ld  [ %fp + -764 ], %g1
40007f5c:	a4 20 40 14 	sub  %g1, %l4, %l2
40007f60:	80 a4 a0 00 	cmp  %l2, 0
40007f64:	04 80 00 2d 	ble  40008018 <vfnprintf+0x3fc>
40007f68:	80 a4 a0 10 	cmp  %l2, 0x10
40007f6c:	04 80 01 e7 	ble  40008708 <vfnprintf+0xaec>
40007f70:	a0 10 00 12 	mov  %l2, %l0
40007f74:	d4 07 a0 48 	ld  [ %fp + 0x48 ], %o2
40007f78:	a2 22 80 16 	sub  %o2, %l6, %l1
40007f7c:	2b 10 00 37 	sethi  %hi(0x4000dc00), %l5
40007f80:	94 04 7f ff 	add  %l1, -1, %o2
40007f84:	80 a2 a0 10 	cmp  %o2, 0x10
40007f88:	38 80 00 02 	bgu,a   40007f90 <vfnprintf+0x374>
40007f8c:	94 10 20 10 	mov  0x10, %o2
40007f90:	c2 06 00 00 	ld  [ %i0 ], %g1
40007f94:	d4 27 bd 24 	st  %o2, [ %fp + -732 ]
40007f98:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
40007f9c:	90 10 00 18 	mov  %i0, %o0
40007fa0:	92 15 60 a0 	or  %l5, 0xa0, %o1
40007fa4:	9f c3 40 00 	call  %o5
40007fa8:	96 07 bd 24 	add  %fp, -732, %o3
40007fac:	80 a2 20 00 	cmp  %o0, 0
40007fb0:	12 80 01 82 	bne  400085b8 <vfnprintf+0x99c>
40007fb4:	d4 07 bd 24 	ld  [ %fp + -732 ], %o2
40007fb8:	80 a2 a0 0f 	cmp  %o2, 0xf
40007fbc:	08 80 01 7e 	bleu  400085b4 <vfnprintf+0x998>
40007fc0:	a0 04 3f f0 	add  %l0, -16, %l0
40007fc4:	80 a4 20 10 	cmp  %l0, 0x10
40007fc8:	14 bf ff ef 	bg  40007f84 <vfnprintf+0x368>
40007fcc:	94 04 7f ff 	add  %l1, -1, %o2
40007fd0:	94 04 7f ff 	add  %l1, -1, %o2
40007fd4:	80 a2 80 10 	cmp  %o2, %l0
40007fd8:	38 80 00 02 	bgu,a   40007fe0 <vfnprintf+0x3c4>
40007fdc:	94 10 00 10 	mov  %l0, %o2
40007fe0:	c2 06 00 00 	ld  [ %i0 ], %g1
40007fe4:	d4 27 bd 20 	st  %o2, [ %fp + -736 ]
40007fe8:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
40007fec:	92 15 60 a0 	or  %l5, 0xa0, %o1
40007ff0:	90 10 00 18 	mov  %i0, %o0
40007ff4:	9f c3 40 00 	call  %o5
40007ff8:	96 07 bd 20 	add  %fp, -736, %o3
40007ffc:	80 a2 20 00 	cmp  %o0, 0
40008000:	12 80 01 6e 	bne  400085b8 <vfnprintf+0x99c>
40008004:	c2 07 bd 20 	ld  [ %fp + -736 ], %g1
40008008:	80 a4 00 01 	cmp  %l0, %g1
4000800c:	38 80 01 6b 	bgu,a   400085b8 <vfnprintf+0x99c>
40008010:	ac 05 80 01 	add  %l6, %g1, %l6
40008014:	ac 05 80 12 	add  %l6, %l2, %l6
40008018:	d4 07 a0 48 	ld  [ %fp + 0x48 ], %o2
4000801c:	82 22 80 16 	sub  %o2, %l6, %g1
40008020:	94 00 7f ff 	add  %g1, -1, %o2
40008024:	80 a2 80 1d 	cmp  %o2, %i5
40008028:	38 80 00 02 	bgu,a   40008030 <vfnprintf+0x414>
4000802c:	94 10 00 1d 	mov  %i5, %o2
40008030:	c2 06 00 00 	ld  [ %i0 ], %g1
40008034:	d4 27 bd 1c 	st  %o2, [ %fp + -740 ]
40008038:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
4000803c:	92 10 00 13 	mov  %l3, %o1
40008040:	90 10 00 18 	mov  %i0, %o0
40008044:	9f c3 40 00 	call  %o5
40008048:	96 07 bd 1c 	add  %fp, -740, %o3
4000804c:	80 a2 20 00 	cmp  %o0, 0
40008050:	12 80 01 5a 	bne  400085b8 <vfnprintf+0x99c>
40008054:	c2 07 bd 1c 	ld  [ %fp + -740 ], %g1
40008058:	80 a7 40 01 	cmp  %i5, %g1
4000805c:	18 80 03 5d 	bgu  40008dd0 <vfnprintf+0x11b4>
40008060:	e0 07 bc fc 	ld  [ %fp + -772 ], %l0
40008064:	80 a4 20 00 	cmp  %l0, 0
40008068:	04 80 00 2c 	ble  40008118 <vfnprintf+0x4fc>
4000806c:	ac 05 80 1d 	add  %l6, %i5, %l6
40008070:	80 a4 20 10 	cmp  %l0, 0x10
40008074:	04 80 01 a9 	ble  40008718 <vfnprintf+0xafc>
40008078:	da 07 a0 48 	ld  [ %fp + 0x48 ], %o5
4000807c:	a2 23 40 16 	sub  %o5, %l6, %l1
40008080:	2b 10 00 37 	sethi  %hi(0x4000dc00), %l5
40008084:	94 04 7f ff 	add  %l1, -1, %o2
40008088:	80 a2 a0 10 	cmp  %o2, 0x10
4000808c:	38 80 00 02 	bgu,a   40008094 <vfnprintf+0x478>
40008090:	94 10 20 10 	mov  0x10, %o2
40008094:	c2 06 00 00 	ld  [ %i0 ], %g1
40008098:	d4 27 bd 18 	st  %o2, [ %fp + -744 ]
4000809c:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
400080a0:	90 10 00 18 	mov  %i0, %o0
400080a4:	92 15 60 a0 	or  %l5, 0xa0, %o1
400080a8:	9f c3 40 00 	call  %o5
400080ac:	96 07 bd 18 	add  %fp, -744, %o3
400080b0:	80 a2 20 00 	cmp  %o0, 0
400080b4:	12 80 01 41 	bne  400085b8 <vfnprintf+0x99c>
400080b8:	d4 07 bd 18 	ld  [ %fp + -744 ], %o2
400080bc:	80 a2 a0 0f 	cmp  %o2, 0xf
400080c0:	08 80 01 3d 	bleu  400085b4 <vfnprintf+0x998>
400080c4:	a0 04 3f f0 	add  %l0, -16, %l0
400080c8:	80 a4 20 10 	cmp  %l0, 0x10
400080cc:	14 bf ff ef 	bg  40008088 <vfnprintf+0x46c>
400080d0:	94 04 7f ff 	add  %l1, -1, %o2
400080d4:	94 04 7f ff 	add  %l1, -1, %o2
400080d8:	80 a2 80 10 	cmp  %o2, %l0
400080dc:	38 80 00 02 	bgu,a   400080e4 <vfnprintf+0x4c8>
400080e0:	94 10 00 10 	mov  %l0, %o2
400080e4:	c2 06 00 00 	ld  [ %i0 ], %g1
400080e8:	d4 27 bd 14 	st  %o2, [ %fp + -748 ]
400080ec:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
400080f0:	92 15 60 a0 	or  %l5, 0xa0, %o1
400080f4:	90 10 00 18 	mov  %i0, %o0
400080f8:	9f c3 40 00 	call  %o5
400080fc:	96 07 bd 14 	add  %fp, -748, %o3
40008100:	80 a2 20 00 	cmp  %o0, 0
40008104:	12 80 01 2d 	bne  400085b8 <vfnprintf+0x99c>
40008108:	c2 07 bd 14 	ld  [ %fp + -748 ], %g1
4000810c:	80 a4 00 01 	cmp  %l0, %g1
40008110:	38 80 01 2a 	bgu,a   400085b8 <vfnprintf+0x99c>
40008114:	ac 05 80 01 	add  %l6, %g1, %l6
40008118:	d4 07 bc fc 	ld  [ %fp + -772 ], %o2
4000811c:	80 8f 20 04 	btst  4, %i4
40008120:	02 bf fe c4 	be  40007c30 <vfnprintf+0x14>
40008124:	ac 05 80 0a 	add  %l6, %o2, %l6
40008128:	da 07 bd 08 	ld  [ %fp + -760 ], %o5
4000812c:	a4 23 40 17 	sub  %o5, %l7, %l2
40008130:	80 a4 a0 00 	cmp  %l2, 0
40008134:	04 bf fe bf 	ble  40007c30 <vfnprintf+0x14>
40008138:	80 a4 a0 10 	cmp  %l2, 0x10
4000813c:	04 80 01 df 	ble  400088b8 <vfnprintf+0xc9c>
40008140:	a0 10 00 12 	mov  %l2, %l0
40008144:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
40008148:	a2 20 40 16 	sub  %g1, %l6, %l1
4000814c:	94 04 7f ff 	add  %l1, -1, %o2
40008150:	80 a2 a0 10 	cmp  %o2, 0x10
40008154:	38 80 00 02 	bgu,a   4000815c <vfnprintf+0x540>
40008158:	94 10 20 10 	mov  0x10, %o2
4000815c:	c2 06 00 00 	ld  [ %i0 ], %g1
40008160:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
40008164:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40008168:	d4 27 bd 10 	st  %o2, [ %fp + -752 ]
4000816c:	90 10 00 18 	mov  %i0, %o0
40008170:	92 10 60 90 	or  %g1, 0x90, %o1
40008174:	9f c3 40 00 	call  %o5
40008178:	96 07 bd 10 	add  %fp, -752, %o3
4000817c:	80 a2 20 00 	cmp  %o0, 0
40008180:	12 80 01 0e 	bne  400085b8 <vfnprintf+0x99c>
40008184:	d4 07 bd 10 	ld  [ %fp + -752 ], %o2
40008188:	80 a2 a0 0f 	cmp  %o2, 0xf
4000818c:	08 80 01 0a 	bleu  400085b4 <vfnprintf+0x998>
40008190:	a0 04 3f f0 	add  %l0, -16, %l0
40008194:	80 a4 20 10 	cmp  %l0, 0x10
40008198:	14 bf ff ee 	bg  40008150 <vfnprintf+0x534>
4000819c:	94 04 7f ff 	add  %l1, -1, %o2
400081a0:	94 04 7f ff 	add  %l1, -1, %o2
400081a4:	80 a2 80 10 	cmp  %o2, %l0
400081a8:	38 80 00 02 	bgu,a   400081b0 <vfnprintf+0x594>
400081ac:	94 10 00 10 	mov  %l0, %o2
400081b0:	c2 06 00 00 	ld  [ %i0 ], %g1
400081b4:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
400081b8:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
400081bc:	d4 27 bd 0c 	st  %o2, [ %fp + -756 ]
400081c0:	92 10 60 90 	or  %g1, 0x90, %o1
400081c4:	90 10 00 18 	mov  %i0, %o0
400081c8:	9f c3 40 00 	call  %o5
400081cc:	96 07 bd 0c 	add  %fp, -756, %o3
400081d0:	80 a2 20 00 	cmp  %o0, 0
400081d4:	12 80 00 f9 	bne  400085b8 <vfnprintf+0x99c>
400081d8:	c2 07 bd 0c 	ld  [ %fp + -756 ], %g1
400081dc:	80 a4 00 01 	cmp  %l0, %g1
400081e0:	38 80 00 f6 	bgu,a   400085b8 <vfnprintf+0x99c>
400081e4:	ac 05 80 01 	add  %l6, %g1, %l6
400081e8:	10 bf fe 92 	b  40007c30 <vfnprintf+0x14>
400081ec:	ac 05 80 12 	add  %l6, %l2, %l6
400081f0:	97 2c 20 1c 	sll  %l0, 0x1c, %o3
400081f4:	83 34 60 04 	srl  %l1, 4, %g1
400081f8:	9a 12 c0 01 	or  %o3, %g1, %o5
400081fc:	82 0c 60 0f 	and  %l1, 0xf, %g1
40008200:	d4 07 bd 00 	ld  [ %fp + -768 ], %o2
40008204:	99 34 20 04 	srl  %l0, 4, %o4
40008208:	a6 04 ff ff 	add  %l3, -1, %l3
4000820c:	d6 08 40 0a 	ldub  [ %g1 + %o2 ], %o3
40008210:	a0 10 00 0c 	mov  %o4, %l0
40008214:	a2 10 00 0d 	mov  %o5, %l1
40008218:	80 93 00 0d 	orcc  %o4, %o5, %g0
4000821c:	12 bf ff f5 	bne  400081f0 <vfnprintf+0x5d4>
40008220:	d6 2c c0 00 	stb  %o3, [ %l3 ]
40008224:	82 27 80 13 	sub  %fp, %l3, %g1
40008228:	ba 00 7f f4 	add  %g1, -12, %i5
4000822c:	c2 4f bd 3b 	ldsb  [ %fp + -709 ], %g1
40008230:	80 a0 60 00 	cmp  %g1, 0
40008234:	da 07 bc fc 	ld  [ %fp + -772 ], %o5
40008238:	a8 07 40 0d 	add  %i5, %o5, %l4
4000823c:	12 bf fe f1 	bne  40007e00 <vfnprintf+0x1e4>
40008240:	c2 0f bd 3b 	ldub  [ %fp + -709 ], %g1
40008244:	80 8f 20 02 	btst  2, %i4
40008248:	32 bf fe ef 	bne,a   40007e04 <vfnprintf+0x1e8>
4000824c:	a8 05 20 02 	add  %l4, 2, %l4
40008250:	10 bf fe ee 	b  40007e08 <vfnprintf+0x1ec>
40008254:	d4 07 bd 04 	ld  [ %fp + -764 ], %o2
40008258:	b8 17 20 10 	or  %i4, 0x10, %i4
4000825c:	80 8f 20 20 	btst  0x20, %i4
40008260:	02 80 01 74 	be  40008830 <vfnprintf+0xc14>
40008264:	80 8f 20 10 	btst  0x10, %i4
40008268:	d8 06 60 04 	ld  [ %i1 + 4 ], %o4
4000826c:	da 06 40 00 	ld  [ %i1 ], %o5
40008270:	d8 27 be a4 	st  %o4, [ %fp + -348 ]
40008274:	da 27 be a0 	st  %o5, [ %fp + -352 ]
40008278:	b2 06 60 08 	add  %i1, 8, %i1
4000827c:	e0 1f be a0 	ldd  [ %fp + -352 ], %l0
40008280:	10 bf fe bd 	b  40007d74 <vfnprintf+0x158>
40008284:	98 10 20 00 	clr  %o4
40008288:	b8 17 20 10 	or  %i4, 0x10, %i4
4000828c:	80 8f 20 20 	btst  0x20, %i4
40008290:	02 80 01 59 	be  400087f4 <vfnprintf+0xbd8>
40008294:	80 8f 20 10 	btst  0x10, %i4
40008298:	d8 06 60 04 	ld  [ %i1 + 4 ], %o4
4000829c:	da 06 40 00 	ld  [ %i1 ], %o5
400082a0:	da 27 be a0 	st  %o5, [ %fp + -352 ]
400082a4:	d8 27 be a4 	st  %o4, [ %fp + -348 ]
400082a8:	b2 06 60 08 	add  %i1, 8, %i1
400082ac:	e0 1f be a0 	ldd  [ %fp + -352 ], %l0
400082b0:	80 a4 20 00 	cmp  %l0, 0
400082b4:	26 80 00 bb 	bl,a   400085a0 <vfnprintf+0x984>
400082b8:	a2 a0 00 11 	subcc  %g0, %l1, %l1
400082bc:	10 bf fe af 	b  40007d78 <vfnprintf+0x15c>
400082c0:	98 10 20 01 	mov  1, %o4
400082c4:	c2 06 40 00 	ld  [ %i1 ], %g1
400082c8:	c2 27 bd 08 	st  %g1, [ %fp + -760 ]
400082cc:	80 a0 60 00 	cmp  %g1, 0
400082d0:	16 bf fe 8f 	bge  40007d0c <vfnprintf+0xf0>
400082d4:	b2 06 60 04 	add  %i1, 4, %i1
400082d8:	82 20 00 01 	neg  %g1
400082dc:	c2 27 bd 08 	st  %g1, [ %fp + -760 ]
400082e0:	10 bf fe 8b 	b  40007d0c <vfnprintf+0xf0>
400082e4:	b8 17 20 04 	or  %i4, 4, %i4
400082e8:	b4 06 a0 01 	inc  %i2
400082ec:	10 bf fe 88 	b  40007d0c <vfnprintf+0xf0>
400082f0:	b8 17 20 20 	or  %i4, 0x20, %i4
400082f4:	80 a5 60 00 	cmp  %l5, 0
400082f8:	22 80 00 b1 	be,a   400085bc <vfnprintf+0x9a0>
400082fc:	c2 06 00 00 	ld  [ %i0 ], %g1
40008300:	ea 2f be b0 	stb  %l5, [ %fp + -336 ]
40008304:	c0 2f bd 3b 	clrb  [ %fp + -709 ]
40008308:	a6 07 be b0 	add  %fp, -336, %l3
4000830c:	10 bf fe b7 	b  40007de8 <vfnprintf+0x1cc>
40008310:	ba 10 20 01 	mov  1, %i5
40008314:	c2 4f bd 3b 	ldsb  [ %fp + -709 ], %g1
40008318:	80 a0 60 00 	cmp  %g1, 0
4000831c:	32 bf fe 7d 	bne,a   40007d10 <vfnprintf+0xf4>
40008320:	c2 0e 80 00 	ldub  [ %i2 ], %g1
40008324:	82 10 20 20 	mov  0x20, %g1
40008328:	10 bf fe 79 	b  40007d0c <vfnprintf+0xf0>
4000832c:	c2 2f bd 3b 	stb  %g1, [ %fp + -709 ]
40008330:	a0 10 20 00 	clr  %l0
40008334:	83 2c 20 02 	sll  %l0, 2, %g1
40008338:	82 00 40 10 	add  %g1, %l0, %g1
4000833c:	82 00 40 01 	add  %g1, %g1, %g1
40008340:	82 00 40 15 	add  %g1, %l5, %g1
40008344:	ea 4e 80 00 	ldsb  [ %i2 ], %l5
40008348:	9a 05 7f d0 	add  %l5, -48, %o5
4000834c:	80 a3 60 09 	cmp  %o5, 9
40008350:	a0 00 7f d0 	add  %g1, -48, %l0
40008354:	08 bf ff f8 	bleu  40008334 <vfnprintf+0x718>
40008358:	b4 06 a0 01 	inc  %i2
4000835c:	10 bf fe 70 	b  40007d1c <vfnprintf+0x100>
40008360:	e0 27 bd 08 	st  %l0, [ %fp + -760 ]
40008364:	10 bf fe 6a 	b  40007d0c <vfnprintf+0xf0>
40008368:	b8 17 20 08 	or  %i4, 8, %i4
4000836c:	10 bf fe 68 	b  40007d0c <vfnprintf+0xf0>
40008370:	b8 17 20 80 	or  %i4, 0x80, %i4
40008374:	ea 4e 80 00 	ldsb  [ %i2 ], %l5
40008378:	80 a5 60 2a 	cmp  %l5, 0x2a
4000837c:	02 80 03 bb 	be  40009268 <vfnprintf+0x164c>
40008380:	b4 06 a0 01 	inc  %i2
40008384:	82 05 7f d0 	add  %l5, -48, %g1
40008388:	80 a0 60 09 	cmp  %g1, 9
4000838c:	18 80 00 0c 	bgu  400083bc <vfnprintf+0x7a0>
40008390:	a0 10 20 00 	clr  %l0
40008394:	83 2c 20 02 	sll  %l0, 2, %g1
40008398:	82 00 40 10 	add  %g1, %l0, %g1
4000839c:	82 00 40 01 	add  %g1, %g1, %g1
400083a0:	82 00 40 15 	add  %g1, %l5, %g1
400083a4:	ea 4e 80 00 	ldsb  [ %i2 ], %l5
400083a8:	9a 05 7f d0 	add  %l5, -48, %o5
400083ac:	80 a3 60 09 	cmp  %o5, 9
400083b0:	a0 00 7f d0 	add  %g1, -48, %l0
400083b4:	08 bf ff f8 	bleu  40008394 <vfnprintf+0x778>
400083b8:	b4 06 a0 01 	inc  %i2
400083bc:	80 a4 3f ff 	cmp  %l0, -1
400083c0:	16 bf fe 57 	bge  40007d1c <vfnprintf+0x100>
400083c4:	a8 10 00 10 	mov  %l0, %l4
400083c8:	10 bf fe 55 	b  40007d1c <vfnprintf+0x100>
400083cc:	a8 10 3f ff 	mov  -1, %l4
400083d0:	10 bf fe 4f 	b  40007d0c <vfnprintf+0xf0>
400083d4:	b8 17 20 01 	or  %i4, 1, %i4
400083d8:	10 bf fe 4d 	b  40007d0c <vfnprintf+0xf0>
400083dc:	b8 17 22 00 	or  %i4, 0x200, %i4
400083e0:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
400083e4:	82 10 62 c0 	or  %g1, 0x2c0, %g1	! 4000d6c0 <__FUNCTION__.0+0x88>
400083e8:	80 8f 20 20 	btst  0x20, %i4
400083ec:	02 80 00 45 	be  40008500 <vfnprintf+0x8e4>
400083f0:	c2 27 bd 00 	st  %g1, [ %fp + -768 ]
400083f4:	d8 06 60 04 	ld  [ %i1 + 4 ], %o4
400083f8:	da 06 40 00 	ld  [ %i1 ], %o5
400083fc:	da 27 be a0 	st  %o5, [ %fp + -352 ]
40008400:	d8 27 be a4 	st  %o4, [ %fp + -348 ]
40008404:	b2 06 60 08 	add  %i1, 8, %i1
40008408:	e0 1f be a0 	ldd  [ %fp + -352 ], %l0
4000840c:	80 8f 20 01 	btst  1, %i4
40008410:	02 bf fe 59 	be  40007d74 <vfnprintf+0x158>
40008414:	98 10 20 02 	mov  2, %o4
40008418:	80 94 00 11 	orcc  %l0, %l1, %g0
4000841c:	32 bf fe 56 	bne,a   40007d74 <vfnprintf+0x158>
40008420:	b8 17 20 02 	or  %i4, 2, %i4
40008424:	10 bf fe 55 	b  40007d78 <vfnprintf+0x15c>
40008428:	c0 2f bd 3b 	clrb  [ %fp + -709 ]
4000842c:	82 10 20 2b 	mov  0x2b, %g1
40008430:	10 bf fe 37 	b  40007d0c <vfnprintf+0xf0>
40008434:	c2 2f bd 3b 	stb  %g1, [ %fp + -709 ]
40008438:	10 bf fe 35 	b  40007d0c <vfnprintf+0xf0>
4000843c:	b8 17 20 40 	or  %i4, 0x40, %i4
40008440:	80 8f 20 20 	btst  0x20, %i4
40008444:	02 80 01 3d 	be  40008938 <vfnprintf+0xd1c>
40008448:	80 8f 20 10 	btst  0x10, %i4
4000844c:	d6 06 40 00 	ld  [ %i1 ], %o3
40008450:	9a 10 00 16 	mov  %l6, %o5
40008454:	99 3d a0 1f 	sra  %l6, 0x1f, %o4
40008458:	d8 3a c0 00 	std  %o4, [ %o3 ]
4000845c:	10 bf fd f5 	b  40007c30 <vfnprintf+0x14>
40008460:	b2 06 60 04 	add  %i1, 4, %i1
40008464:	c2 4e 80 00 	ldsb  [ %i2 ], %g1
40008468:	80 a0 60 6c 	cmp  %g1, 0x6c
4000846c:	02 bf ff 9f 	be  400082e8 <vfnprintf+0x6cc>
40008470:	c2 0e 80 00 	ldub  [ %i2 ], %g1
40008474:	10 bf fe 27 	b  40007d10 <vfnprintf+0xf4>
40008478:	b8 17 20 10 	or  %i4, 0x10, %i4
4000847c:	d8 06 60 04 	ld  [ %i1 + 4 ], %o4
40008480:	da 06 40 00 	ld  [ %i1 ], %o5
40008484:	da 27 be 98 	st  %o5, [ %fp + -360 ]
40008488:	d8 27 be 9c 	st  %o4, [ %fp + -356 ]
4000848c:	b2 06 60 08 	add  %i1, 8, %i1
40008490:	80 a5 20 0f 	cmp  %l4, 0xf
40008494:	04 80 01 31 	ble  40008958 <vfnprintf+0xd3c>
40008498:	d0 1f be 98 	ldd  [ %fp + -360 ], %o0
4000849c:	82 1d 60 67 	xor  %l5, 0x67, %g1
400084a0:	80 a0 00 01 	cmp  %g0, %g1
400084a4:	98 40 20 00 	addx  %g0, 0, %o4
400084a8:	82 1d 60 47 	xor  %l5, 0x47, %g1
400084ac:	80 a0 00 01 	cmp  %g0, %g1
400084b0:	9a 40 20 00 	addx  %g0, 0, %o5
400084b4:	80 8b 00 0d 	btst  %o4, %o5
400084b8:	32 80 00 06 	bne,a   400084d0 <vfnprintf+0x8b4>
400084bc:	a8 05 3f f1 	add  %l4, -15, %l4
400084c0:	80 8f 20 01 	btst  1, %i4
400084c4:	22 80 01 28 	be,a   40008964 <vfnprintf+0xd48>
400084c8:	a8 10 20 0f 	mov  0xf, %l4
400084cc:	a8 05 3f f1 	add  %l4, -15, %l4
400084d0:	e8 27 bc fc 	st  %l4, [ %fp + -772 ]
400084d4:	10 80 01 24 	b  40008964 <vfnprintf+0xd48>
400084d8:	a8 10 20 0f 	mov  0xf, %l4
400084dc:	da 06 40 00 	ld  [ %i1 ], %o5
400084e0:	da 2f be b0 	stb  %o5, [ %fp + -336 ]
400084e4:	10 bf ff 88 	b  40008304 <vfnprintf+0x6e8>
400084e8:	b2 06 60 04 	add  %i1, 4, %i1
400084ec:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
400084f0:	82 10 62 68 	or  %g1, 0x268, %g1	! 4000d668 <__FUNCTION__.0+0x30>
400084f4:	80 8f 20 20 	btst  0x20, %i4
400084f8:	12 bf ff bf 	bne  400083f4 <vfnprintf+0x7d8>
400084fc:	c2 27 bd 00 	st  %g1, [ %fp + -768 ]
40008500:	80 8f 20 10 	btst  0x10, %i4
40008504:	32 80 00 e9 	bne,a   400088a8 <vfnprintf+0xc8c>
40008508:	da 06 40 00 	ld  [ %i1 ], %o5
4000850c:	80 8f 20 40 	btst  0x40, %i4
40008510:	22 80 00 e6 	be,a   400088a8 <vfnprintf+0xc8c>
40008514:	da 06 40 00 	ld  [ %i1 ], %o5
40008518:	e2 16 60 02 	lduh  [ %i1 + 2 ], %l1
4000851c:	b2 06 60 04 	add  %i1, 4, %i1
40008520:	10 bf ff bb 	b  4000840c <vfnprintf+0x7f0>
40008524:	a0 10 20 00 	clr  %l0
40008528:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
4000852c:	da 06 40 00 	ld  [ %i1 ], %o5
40008530:	82 10 62 c0 	or  %g1, 0x2c0, %g1
40008534:	b2 06 60 04 	add  %i1, 4, %i1
40008538:	a0 10 20 00 	clr  %l0
4000853c:	a2 10 00 0d 	mov  %o5, %l1
40008540:	c2 27 bd 00 	st  %g1, [ %fp + -768 ]
40008544:	b8 17 20 02 	or  %i4, 2, %i4
40008548:	98 10 20 02 	mov  2, %o4
4000854c:	10 bf fe 0a 	b  40007d74 <vfnprintf+0x158>
40008550:	aa 10 20 78 	mov  0x78, %l5
40008554:	e6 06 40 00 	ld  [ %i1 ], %l3
40008558:	80 a4 e0 00 	cmp  %l3, 0
4000855c:	02 80 02 1a 	be  40008dc4 <vfnprintf+0x11a8>
40008560:	b2 06 60 04 	add  %i1, 4, %i1
40008564:	80 a5 20 00 	cmp  %l4, 0
40008568:	06 80 01 32 	bl  40008a30 <vfnprintf+0xe14>
4000856c:	90 10 00 13 	mov  %l3, %o0
40008570:	92 10 20 00 	clr  %o1
40008574:	40 00 03 46 	call  4000928c <__memchr>
40008578:	94 10 00 14 	mov  %l4, %o2
4000857c:	80 a2 20 00 	cmp  %o0, 0
40008580:	02 80 00 06 	be  40008598 <vfnprintf+0x97c>
40008584:	ba 10 00 14 	mov  %l4, %i5
40008588:	ba 22 00 13 	sub  %o0, %l3, %i5
4000858c:	80 a7 40 14 	cmp  %i5, %l4
40008590:	34 80 00 02 	bg,a   40008598 <vfnprintf+0x97c>
40008594:	ba 10 00 14 	mov  %l4, %i5
40008598:	10 bf fe 14 	b  40007de8 <vfnprintf+0x1cc>
4000859c:	c0 2f bd 3b 	clrb  [ %fp + -709 ]
400085a0:	82 10 20 2d 	mov  0x2d, %g1
400085a4:	a0 60 00 10 	subx  %g0, %l0, %l0
400085a8:	c2 2f bd 3b 	stb  %g1, [ %fp + -709 ]
400085ac:	10 bf fd f3 	b  40007d78 <vfnprintf+0x15c>
400085b0:	98 10 20 01 	mov  1, %o4
400085b4:	ac 05 80 0a 	add  %l6, %o2, %l6
400085b8:	c2 06 00 00 	ld  [ %i0 ], %g1
400085bc:	da 00 60 0c 	ld  [ %g1 + 0xc ], %o5
400085c0:	9f c3 40 00 	call  %o5
400085c4:	90 10 00 18 	mov  %i0, %o0
400085c8:	80 a2 20 00 	cmp  %o0, 0
400085cc:	02 80 03 2e 	be  40009284 <vfnprintf+0x1668>
400085d0:	98 10 00 16 	mov  %l6, %o4
400085d4:	10 80 03 2c 	b  40009284 <vfnprintf+0x1668>
400085d8:	98 10 3f ff 	mov  -1, %o4
400085dc:	02 bf fe 5d 	be  40007f50 <vfnprintf+0x334>
400085e0:	80 a6 e0 80 	cmp  %i3, 0x80
400085e4:	da 07 a0 48 	ld  [ %fp + 0x48 ], %o5
400085e8:	82 23 40 16 	sub  %o5, %l6, %g1
400085ec:	94 00 7f ff 	add  %g1, -1, %o2
400085f0:	9a 10 20 30 	mov  0x30, %o5
400085f4:	da 2f be a8 	stb  %o5, [ %fp + -344 ]
400085f8:	80 a2 a0 02 	cmp  %o2, 2
400085fc:	08 80 00 03 	bleu  40008608 <vfnprintf+0x9ec>
40008600:	ea 2f be a9 	stb  %l5, [ %fp + -343 ]
40008604:	94 10 20 02 	mov  2, %o2
40008608:	c2 06 00 00 	ld  [ %i0 ], %g1
4000860c:	d4 27 bd 30 	st  %o2, [ %fp + -720 ]
40008610:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
40008614:	90 10 00 18 	mov  %i0, %o0
40008618:	92 07 be a8 	add  %fp, -344, %o1
4000861c:	9f c3 40 00 	call  %o5
40008620:	96 07 bd 30 	add  %fp, -720, %o3
40008624:	80 a2 20 00 	cmp  %o0, 0
40008628:	12 bf ff e4 	bne  400085b8 <vfnprintf+0x99c>
4000862c:	c2 07 bd 30 	ld  [ %fp + -720 ], %g1
40008630:	80 a0 60 01 	cmp  %g1, 1
40008634:	08 80 01 e7 	bleu  40008dd0 <vfnprintf+0x11b4>
40008638:	80 a6 e0 80 	cmp  %i3, 0x80
4000863c:	12 bf fe 47 	bne  40007f58 <vfnprintf+0x33c>
40008640:	ac 05 a0 02 	add  %l6, 2, %l6
40008644:	c2 07 bd 08 	ld  [ %fp + -760 ], %g1
40008648:	a4 20 40 17 	sub  %g1, %l7, %l2
4000864c:	80 a4 a0 00 	cmp  %l2, 0
40008650:	04 bf fe 42 	ble  40007f58 <vfnprintf+0x33c>
40008654:	80 a4 a0 10 	cmp  %l2, 0x10
40008658:	04 80 00 9b 	ble  400088c4 <vfnprintf+0xca8>
4000865c:	a0 10 00 12 	mov  %l2, %l0
40008660:	d4 07 a0 48 	ld  [ %fp + 0x48 ], %o2
40008664:	a2 22 80 16 	sub  %o2, %l6, %l1
40008668:	2b 10 00 37 	sethi  %hi(0x4000dc00), %l5
4000866c:	94 04 7f ff 	add  %l1, -1, %o2
40008670:	80 a2 a0 10 	cmp  %o2, 0x10
40008674:	38 80 00 02 	bgu,a   4000867c <vfnprintf+0xa60>
40008678:	94 10 20 10 	mov  0x10, %o2
4000867c:	c2 06 00 00 	ld  [ %i0 ], %g1
40008680:	d4 27 bd 2c 	st  %o2, [ %fp + -724 ]
40008684:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
40008688:	90 10 00 18 	mov  %i0, %o0
4000868c:	92 15 60 a0 	or  %l5, 0xa0, %o1
40008690:	9f c3 40 00 	call  %o5
40008694:	96 07 bd 2c 	add  %fp, -724, %o3
40008698:	80 a2 20 00 	cmp  %o0, 0
4000869c:	12 bf ff c7 	bne  400085b8 <vfnprintf+0x99c>
400086a0:	d4 07 bd 2c 	ld  [ %fp + -724 ], %o2
400086a4:	80 a2 a0 0f 	cmp  %o2, 0xf
400086a8:	08 bf ff c3 	bleu  400085b4 <vfnprintf+0x998>
400086ac:	a0 04 3f f0 	add  %l0, -16, %l0
400086b0:	80 a4 20 10 	cmp  %l0, 0x10
400086b4:	14 bf ff ef 	bg  40008670 <vfnprintf+0xa54>
400086b8:	94 04 7f ff 	add  %l1, -1, %o2
400086bc:	94 04 7f ff 	add  %l1, -1, %o2
400086c0:	80 a2 80 10 	cmp  %o2, %l0
400086c4:	38 80 00 02 	bgu,a   400086cc <vfnprintf+0xab0>
400086c8:	94 10 00 10 	mov  %l0, %o2
400086cc:	c2 06 00 00 	ld  [ %i0 ], %g1
400086d0:	d4 27 bd 28 	st  %o2, [ %fp + -728 ]
400086d4:	da 00 60 08 	ld  [ %g1 + 8 ], %o5
400086d8:	92 15 60 a0 	or  %l5, 0xa0, %o1
400086dc:	90 10 00 18 	mov  %i0, %o0
400086e0:	9f c3 40 00 	call  %o5
400086e4:	96 07 bd 28 	add  %fp, -728, %o3
400086e8:	80 a2 20 00 	cmp  %o0, 0
400086ec:	12 bf ff b3 	bne  400085b8 <vfnprintf+0x99c>
400086f0:	c2 07 bd 28 	ld  [ %fp + -728 ], %g1
400086f4:	80 a4 00 01 	cmp  %l0, %g1
400086f8:	38 bf ff b0 	bgu,a   400085b8 <vfnprintf+0x99c>
400086fc:	ac 05 80 01 	add  %l6, %g1, %l6
40008700:	10 bf fe 16 	b  40007f58 <vfnprintf+0x33c>
40008704:	ac 05 80 12 	add  %l6, %l2, %l6
40008708:	da 07 a0 48 	ld  [ %fp + 0x48 ], %o5
4000870c:	a2 23 40 16 	sub  %o5, %l6, %l1
40008710:	10 bf fe 30 	b  40007fd0 <vfnprintf+0x3b4>
40008714:	2b 10 00 37 	sethi  %hi(0x4000dc00), %l5
40008718:	c2 07 a0 48 	ld  [ %fp + 0x48 ], %g1
4000871c:	a2 20 40 16 	sub  %g1, %l6, %l1
40008720:	10 bf fe 6d 	b  400080d4 <vfnprintf+0x4b8>
40008724:	2b 10 00 37 	sethi  %hi(0x4000dc00), %l5
40008728:	d4 07 a0 48 	ld  [ %fp + 0x48 ], %o2
4000872c:	10 bf fd dc 	b  40007e9c <vfnprintf+0x280>
40008730:	a2 22 80 16 	sub  %o2, %l6, %l1
40008734:	12 80 00 25 	bne  400087c8 <vfnprintf+0xbac>
40008738:	80 a4 20 00 	cmp  %l0, 0
4000873c:	10 80 00 0c 	b  4000876c <vfnprintf+0xb50>
40008740:	a0 10 00 11 	mov  %l1, %l0
40008744:	40 00 0a 4d 	call  4000b078 <.udiv>
40008748:	92 10 20 0a 	mov  0xa, %o1
4000874c:	83 2a 20 02 	sll  %o0, 2, %g1
40008750:	82 00 40 08 	add  %g1, %o0, %g1
40008754:	82 00 40 01 	add  %g1, %g1, %g1
40008758:	82 24 00 01 	sub  %l0, %g1, %g1
4000875c:	a6 04 ff ff 	add  %l3, -1, %l3
40008760:	82 00 60 30 	add  %g1, 0x30, %g1
40008764:	a0 10 00 08 	mov  %o0, %l0
40008768:	c2 2c c0 00 	stb  %g1, [ %l3 ]
4000876c:	80 a4 20 09 	cmp  %l0, 9
40008770:	18 bf ff f5 	bgu  40008744 <vfnprintf+0xb28>
40008774:	90 10 00 10 	mov  %l0, %o0
40008778:	a6 04 ff ff 	add  %l3, -1, %l3
4000877c:	82 04 20 30 	add  %l0, 0x30, %g1
40008780:	c2 2c c0 00 	stb  %g1, [ %l3 ]
40008784:	82 27 80 13 	sub  %fp, %l3, %g1
40008788:	10 bf fe a9 	b  4000822c <vfnprintf+0x610>
4000878c:	ba 00 7f f4 	add  %g1, -12, %i5
40008790:	92 10 00 11 	mov  %l1, %o1
40008794:	96 10 20 0a 	mov  0xa, %o3
40008798:	40 00 0b db 	call  4000b704 <__udivdi3>
4000879c:	94 10 20 00 	clr  %o2
400087a0:	97 2a 60 02 	sll  %o1, 2, %o3
400087a4:	96 82 c0 09 	addcc  %o3, %o1, %o3
400087a8:	9a 02 c0 0b 	add  %o3, %o3, %o5
400087ac:	82 24 40 0d 	sub  %l1, %o5, %g1
400087b0:	a6 04 ff ff 	add  %l3, -1, %l3
400087b4:	82 00 60 30 	add  %g1, 0x30, %g1
400087b8:	a0 10 00 08 	mov  %o0, %l0
400087bc:	a2 10 00 09 	mov  %o1, %l1
400087c0:	c2 2c c0 00 	stb  %g1, [ %l3 ]
400087c4:	80 a4 20 00 	cmp  %l0, 0
400087c8:	18 bf ff f2 	bgu  40008790 <vfnprintf+0xb74>
400087cc:	90 10 00 10 	mov  %l0, %o0
400087d0:	80 a4 20 00 	cmp  %l0, 0
400087d4:	12 80 00 04 	bne  400087e4 <vfnprintf+0xbc8>
400087d8:	80 a4 60 09 	cmp  %l1, 9
400087dc:	38 bf ff ee 	bgu,a   40008794 <vfnprintf+0xb78>
400087e0:	92 10 00 11 	mov  %l1, %o1
400087e4:	a6 04 ff ff 	add  %l3, -1, %l3
400087e8:	82 04 60 30 	add  %l1, 0x30, %g1
400087ec:	10 bf ff e6 	b  40008784 <vfnprintf+0xb68>
400087f0:	c2 2c c0 00 	stb  %g1, [ %l3 ]
400087f4:	32 80 00 0b 	bne,a   40008820 <vfnprintf+0xc04>
400087f8:	da 06 40 00 	ld  [ %i1 ], %o5
400087fc:	80 8f 20 40 	btst  0x40, %i4
40008800:	22 80 00 08 	be,a   40008820 <vfnprintf+0xc04>
40008804:	da 06 40 00 	ld  [ %i1 ], %o5
40008808:	c2 06 40 00 	ld  [ %i1 ], %g1
4000880c:	83 28 60 10 	sll  %g1, 0x10, %g1
40008810:	a3 38 60 10 	sra  %g1, 0x10, %l1
40008814:	a1 38 60 1f 	sra  %g1, 0x1f, %l0
40008818:	10 bf fe a6 	b  400082b0 <vfnprintf+0x694>
4000881c:	b2 06 60 04 	add  %i1, 4, %i1
40008820:	a2 10 00 0d 	mov  %o5, %l1
40008824:	a1 3b 60 1f 	sra  %o5, 0x1f, %l0
40008828:	10 bf fe a2 	b  400082b0 <vfnprintf+0x694>
4000882c:	b2 06 60 04 	add  %i1, 4, %i1
40008830:	32 80 00 0a 	bne,a   40008858 <vfnprintf+0xc3c>
40008834:	da 06 40 00 	ld  [ %i1 ], %o5
40008838:	80 8f 20 40 	btst  0x40, %i4
4000883c:	22 80 00 07 	be,a   40008858 <vfnprintf+0xc3c>
40008840:	da 06 40 00 	ld  [ %i1 ], %o5
40008844:	e2 16 60 02 	lduh  [ %i1 + 2 ], %l1
40008848:	b2 06 60 04 	add  %i1, 4, %i1
4000884c:	a0 10 20 00 	clr  %l0
40008850:	10 bf fd 49 	b  40007d74 <vfnprintf+0x158>
40008854:	98 10 20 00 	clr  %o4
40008858:	b2 06 60 04 	add  %i1, 4, %i1
4000885c:	a0 10 20 00 	clr  %l0
40008860:	a2 10 00 0d 	mov  %o5, %l1
40008864:	10 bf fd 44 	b  40007d74 <vfnprintf+0x158>
40008868:	98 10 20 00 	clr  %o4
4000886c:	32 80 00 0a 	bne,a   40008894 <vfnprintf+0xc78>
40008870:	da 06 40 00 	ld  [ %i1 ], %o5
40008874:	80 8f 20 40 	btst  0x40, %i4
40008878:	22 80 00 07 	be,a   40008894 <vfnprintf+0xc78>
4000887c:	da 06 40 00 	ld  [ %i1 ], %o5
40008880:	e2 16 60 02 	lduh  [ %i1 + 2 ], %l1
40008884:	b2 06 60 04 	add  %i1, 4, %i1
40008888:	a0 10 20 00 	clr  %l0
4000888c:	10 bf fd 3a 	b  40007d74 <vfnprintf+0x158>
40008890:	98 10 20 01 	mov  1, %o4
40008894:	b2 06 60 04 	add  %i1, 4, %i1
40008898:	a0 10 20 00 	clr  %l0
4000889c:	a2 10 00 0d 	mov  %o5, %l1
400088a0:	10 bf fd 35 	b  40007d74 <vfnprintf+0x158>
400088a4:	98 10 20 01 	mov  1, %o4
400088a8:	b2 06 60 04 	add  %i1, 4, %i1
400088ac:	a0 10 20 00 	clr  %l0
400088b0:	10 bf fe d7 	b  4000840c <vfnprintf+0x7f0>
400088b4:	a2 10 00 0d 	mov  %o5, %l1
400088b8:	d4 07 a0 48 	ld  [ %fp + 0x48 ], %o2
400088bc:	10 bf fe 39 	b  400081a0 <vfnprintf+0x584>
400088c0:	a2 22 80 16 	sub  %o2, %l6, %l1
400088c4:	da 07 a0 48 	ld  [ %fp + 0x48 ], %o5
400088c8:	a2 23 40 16 	sub  %o5, %l6, %l1
400088cc:	10 bf ff 7c 	b  400086bc <vfnprintf+0xaa0>
400088d0:	2b 10 00 37 	sethi  %hi(0x4000dc00), %l5
400088d4:	80 a3 20 00 	cmp  %o4, 0
400088d8:	12 bf fd 40 	bne  40007dd8 <vfnprintf+0x1bc>
400088dc:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
400088e0:	83 34 60 03 	srl  %l1, 3, %g1
400088e4:	97 2c 20 1d 	sll  %l0, 0x1d, %o3
400088e8:	9a 12 c0 01 	or  %o3, %g1, %o5
400088ec:	82 0c 60 07 	and  %l1, 7, %g1
400088f0:	99 34 20 03 	srl  %l0, 3, %o4
400088f4:	a6 04 ff ff 	add  %l3, -1, %l3
400088f8:	82 00 60 30 	add  %g1, 0x30, %g1
400088fc:	a0 10 00 0c 	mov  %o4, %l0
40008900:	a2 10 00 0d 	mov  %o5, %l1
40008904:	80 93 00 0d 	orcc  %o4, %o5, %g0
40008908:	12 bf ff f6 	bne  400088e0 <vfnprintf+0xcc4>
4000890c:	c2 2c c0 00 	stb  %g1, [ %l3 ]
40008910:	80 8f 20 01 	btst  1, %i4
40008914:	22 bf fe 45 	be,a   40008228 <vfnprintf+0x60c>
40008918:	82 27 80 13 	sub  %fp, %l3, %g1
4000891c:	80 a0 60 30 	cmp  %g1, 0x30
40008920:	22 bf fe 42 	be,a   40008228 <vfnprintf+0x60c>
40008924:	82 27 80 13 	sub  %fp, %l3, %g1
40008928:	a6 04 ff ff 	add  %l3, -1, %l3
4000892c:	82 10 20 30 	mov  0x30, %g1
40008930:	10 bf ff 95 	b  40008784 <vfnprintf+0xb68>
40008934:	c2 2c c0 00 	stb  %g1, [ %l3 ]
40008938:	12 80 00 49 	bne  40008a5c <vfnprintf+0xe40>
4000893c:	da 06 40 00 	ld  [ %i1 ], %o5
40008940:	80 8f 20 40 	btst  0x40, %i4
40008944:	02 80 00 46 	be  40008a5c <vfnprintf+0xe40>
40008948:	01 00 00 00 	nop 
4000894c:	ec 33 40 00 	sth  %l6, [ %o5 ]
40008950:	10 bf fc b8 	b  40007c30 <vfnprintf+0x14>
40008954:	b2 06 60 04 	add  %i1, 4, %i1
40008958:	80 a5 3f ff 	cmp  %l4, -1
4000895c:	22 80 00 02 	be,a   40008964 <vfnprintf+0xd48>
40008960:	a8 10 20 06 	mov  6, %l4
40008964:	a6 07 be b0 	add  %fp, -336, %l3
40008968:	a0 10 00 08 	mov  %o0, %l0
4000896c:	a2 10 00 09 	mov  %o1, %l1
40008970:	80 a2 20 00 	cmp  %o0, 0
40008974:	c0 2f be b0 	clrb  [ %fp + -336 ]
40008978:	ae 10 00 14 	mov  %l4, %l7
4000897c:	ea 27 bc f8 	st  %l5, [ %fp + -776 ]
40008980:	16 80 00 2a 	bge  40008a28 <vfnprintf+0xe0c>
40008984:	b6 10 00 13 	mov  %l3, %i3
40008988:	82 10 20 2d 	mov  0x2d, %g1
4000898c:	19 20 00 00 	sethi  %hi(0x80000000), %o4
40008990:	9a 10 20 00 	clr  %o5
40008994:	c2 2f bd 5b 	stb  %g1, [ %fp + -677 ]
40008998:	a0 1b 00 08 	xor  %o4, %o0, %l0
4000899c:	a2 1b 40 09 	xor  %o5, %o1, %l1
400089a0:	90 10 00 10 	mov  %l0, %o0
400089a4:	40 00 02 ef 	call  40009560 <finite>
400089a8:	92 10 00 11 	mov  %l1, %o1
400089ac:	80 a2 20 00 	cmp  %o0, 0
400089b0:	12 80 00 2e 	bne  40008a68 <vfnprintf+0xe4c>
400089b4:	82 05 7f 9b 	add  %l5, -101, %g1
400089b8:	80 a0 60 02 	cmp  %g1, 2
400089bc:	08 80 00 03 	bleu  400089c8 <vfnprintf+0xdac>
400089c0:	a4 10 20 20 	mov  0x20, %l2
400089c4:	a4 10 20 00 	clr  %l2
400089c8:	90 10 00 10 	mov  %l0, %o0
400089cc:	40 00 02 eb 	call  40009578 <isnan>
400089d0:	92 10 00 11 	mov  %l1, %o1
400089d4:	80 a2 20 00 	cmp  %o0, 0
400089d8:	02 80 00 1b 	be  40008a44 <vfnprintf+0xe28>
400089dc:	82 04 a0 46 	add  %l2, 0x46, %g1
400089e0:	9a 04 a0 4e 	add  %l2, 0x4e, %o5
400089e4:	82 04 a0 41 	add  %l2, 0x41, %g1
400089e8:	c2 2c e0 01 	stb  %g1, [ %l3 + 1 ]
400089ec:	da 2c e0 02 	stb  %o5, [ %l3 + 2 ]
400089f0:	da 2c c0 00 	stb  %o5, [ %l3 ]
400089f4:	ba 04 e0 03 	add  %l3, 3, %i5
400089f8:	c2 4f bd 5b 	ldsb  [ %fp + -677 ], %g1
400089fc:	80 a0 60 00 	cmp  %g1, 0
40008a00:	02 80 00 04 	be  40008a10 <vfnprintf+0xdf4>
40008a04:	ba 27 40 1b 	sub  %i5, %i3, %i5
40008a08:	82 10 20 2d 	mov  0x2d, %g1
40008a0c:	c2 2f bd 3b 	stb  %g1, [ %fp + -709 ]
40008a10:	c2 4c c0 00 	ldsb  [ %l3 ], %g1
40008a14:	80 a0 60 00 	cmp  %g1, 0
40008a18:	22 bf fc f4 	be,a   40007de8 <vfnprintf+0x1cc>
40008a1c:	a6 04 e0 01 	inc  %l3
40008a20:	10 bf fc f3 	b  40007dec <vfnprintf+0x1d0>
40008a24:	c2 4f bd 3b 	ldsb  [ %fp + -709 ], %g1
40008a28:	10 bf ff de 	b  400089a0 <vfnprintf+0xd84>
40008a2c:	c0 2f bd 5b 	clrb  [ %fp + -677 ]
40008a30:	40 00 02 a5 	call  400094c4 <__strlen>
40008a34:	90 10 00 13 	mov  %l3, %o0
40008a38:	ba 10 00 08 	mov  %o0, %i5
40008a3c:	10 bf fc eb 	b  40007de8 <vfnprintf+0x1cc>
40008a40:	c0 2f bd 3b 	clrb  [ %fp + -709 ]
40008a44:	9a 04 a0 49 	add  %l2, 0x49, %o5
40008a48:	98 04 a0 4e 	add  %l2, 0x4e, %o4
40008a4c:	da 2c c0 00 	stb  %o5, [ %l3 ]
40008a50:	d8 2c e0 01 	stb  %o4, [ %l3 + 1 ]
40008a54:	10 bf ff e8 	b  400089f4 <vfnprintf+0xdd8>
40008a58:	c2 2c e0 02 	stb  %g1, [ %l3 + 2 ]
40008a5c:	ec 23 40 00 	st  %l6, [ %o5 ]
40008a60:	10 bf fc 74 	b  40007c30 <vfnprintf+0x14>
40008a64:	b2 06 60 04 	add  %i1, 4, %i1
40008a68:	c0 27 bd 44 	clr  [ %fp + -700 ]
40008a6c:	90 10 00 10 	mov  %l0, %o0
40008a70:	92 10 00 11 	mov  %l1, %o1
40008a74:	40 00 02 d0 	call  400095b4 <modf>
40008a78:	94 07 bd 50 	add  %fp, -688, %o2
40008a7c:	b6 07 be b1 	add  %fp, -335, %i3
40008a80:	d0 3f bc f0 	std  %o0, [ %fp + -784 ]
40008a84:	c0 27 bc ec 	clr  [ %fp + -788 ]
40008a88:	ba 10 00 1b 	mov  %i3, %i5
40008a8c:	10 80 00 17 	b  40008ae8 <vfnprintf+0xecc>
40008a90:	a4 07 bf f3 	add  %fp, -13, %l2
40008a94:	d4 18 63 80 	ldd  [ %g1 + 0x380 ], %o2
40008a98:	90 10 00 10 	mov  %l0, %o0
40008a9c:	40 00 0e 8b 	call  4000c4c8 <__divdf3>
40008aa0:	92 10 00 11 	mov  %l1, %o1
40008aa4:	40 00 02 c4 	call  400095b4 <modf>
40008aa8:	94 07 bd 50 	add  %fp, -688, %o2
40008aac:	1b 10 00 35 	sethi  %hi(0x4000d400), %o5
40008ab0:	d4 1b 63 90 	ldd  [ %o5 + 0x390 ], %o2	! 4000d790 <stdout+0x20>
40008ab4:	40 00 0d 84 	call  4000c0c4 <__adddf3>
40008ab8:	d0 3f bd 48 	std  %o0, [ %fp + -696 ]
40008abc:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40008ac0:	40 00 0d ac 	call  4000c170 <__muldf3>
40008ac4:	d4 18 63 80 	ldd  [ %g1 + 0x380 ], %o2	! 4000d780 <stdout+0x10>
40008ac8:	40 00 0f a5 	call  4000c95c <__fixdfsi>
40008acc:	01 00 00 00 	nop 
40008ad0:	90 02 20 30 	add  %o0, 0x30, %o0
40008ad4:	d0 2c 80 00 	stb  %o0, [ %l2 ]
40008ad8:	c2 07 bd 44 	ld  [ %fp + -700 ], %g1
40008adc:	82 00 60 01 	inc  %g1
40008ae0:	c2 27 bd 44 	st  %g1, [ %fp + -700 ]
40008ae4:	a4 04 bf ff 	add  %l2, -1, %l2
40008ae8:	e0 1f bd 50 	ldd  [ %fp + -688 ], %l0
40008aec:	1b 10 00 35 	sethi  %hi(0x4000d400), %o5
40008af0:	90 10 00 10 	mov  %l0, %o0
40008af4:	92 10 00 11 	mov  %l1, %o1
40008af8:	40 00 0f 0d 	call  4000c72c <__nedf2>
40008afc:	d4 1b 63 78 	ldd  [ %o5 + 0x378 ], %o2
40008b00:	80 a2 20 00 	cmp  %o0, 0
40008b04:	12 bf ff e4 	bne  40008a94 <vfnprintf+0xe78>
40008b08:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40008b0c:	82 05 7f bb 	add  %l5, -69, %g1
40008b10:	80 a0 60 22 	cmp  %g1, 0x22
40008b14:	38 bf ff ba 	bgu,a   400089fc <vfnprintf+0xde0>
40008b18:	c2 4f bd 5b 	ldsb  [ %fp + -677 ], %g1
40008b1c:	1b 10 00 1e 	sethi  %hi(0x40007800), %o5
40008b20:	83 28 60 02 	sll  %g1, 2, %g1
40008b24:	9a 13 62 24 	or  %o5, 0x224, %o5
40008b28:	d8 03 40 01 	ld  [ %o5 + %g1 ], %o4
40008b2c:	81 c3 00 00 	jmp  %o4
40008b30:	01 00 00 00 	nop 
40008b34:	80 a5 20 00 	cmp  %l4, 0
40008b38:	22 80 00 02 	be,a   40008b40 <vfnprintf+0xf24>
40008b3c:	ae 10 20 01 	mov  1, %l7
40008b40:	e0 07 bd 44 	ld  [ %fp + -700 ], %l0
40008b44:	80 a4 00 17 	cmp  %l0, %l7
40008b48:	14 80 01 b1 	bg  4000920c <vfnprintf+0x15f0>
40008b4c:	80 a4 20 00 	cmp  %l0, 0
40008b50:	32 80 01 9f 	bne,a   400091cc <vfnprintf+0x15b0>
40008b54:	a4 04 a0 01 	inc  %l2
40008b58:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40008b5c:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008b60:	40 00 0e f3 	call  4000c72c <__nedf2>
40008b64:	d4 18 63 78 	ldd  [ %g1 + 0x378 ], %o2
40008b68:	80 a2 20 00 	cmp  %o0, 0
40008b6c:	02 80 00 09 	be  40008b90 <vfnprintf+0xf74>
40008b70:	82 10 20 30 	mov  0x30, %g1
40008b74:	1b 10 00 35 	sethi  %hi(0x4000d400), %o5
40008b78:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008b7c:	40 00 0f 1e 	call  4000c7f4 <__ltdf2>
40008b80:	d4 1b 63 98 	ldd  [ %o5 + 0x398 ], %o2
40008b84:	80 a2 20 00 	cmp  %o0, 0
40008b88:	06 80 01 a1 	bl  4000920c <vfnprintf+0x15f0>
40008b8c:	82 10 20 30 	mov  0x30, %g1
40008b90:	c2 2e c0 00 	stb  %g1, [ %i3 ]
40008b94:	ba 06 e0 01 	add  %i3, 1, %i5
40008b98:	80 a5 e0 00 	cmp  %l7, 0
40008b9c:	12 80 00 05 	bne  40008bb0 <vfnprintf+0xf94>
40008ba0:	a2 0f 20 01 	and  %i4, 1, %l1
40008ba4:	a2 8f 20 01 	andcc  %i4, 1, %l1
40008ba8:	02 80 00 06 	be  40008bc0 <vfnprintf+0xfa4>
40008bac:	a0 10 20 00 	clr  %l0
40008bb0:	82 10 20 2e 	mov  0x2e, %g1
40008bb4:	c2 2f 40 00 	stb  %g1, [ %i5 ]
40008bb8:	ba 07 60 01 	inc  %i5
40008bbc:	a0 10 20 01 	mov  1, %l0
40008bc0:	1b 10 00 35 	sethi  %hi(0x4000d400), %o5
40008bc4:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008bc8:	40 00 0e d9 	call  4000c72c <__nedf2>
40008bcc:	d4 1b 63 78 	ldd  [ %o5 + 0x378 ], %o2
40008bd0:	80 a2 20 00 	cmp  %o0, 0
40008bd4:	02 80 00 16 	be  40008c2c <vfnprintf+0x1010>
40008bd8:	80 a4 60 00 	cmp  %l1, 0
40008bdc:	80 a5 e0 00 	cmp  %l7, 0
40008be0:	12 80 00 50 	bne  40008d20 <vfnprintf+0x1104>
40008be4:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40008be8:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40008bec:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008bf0:	40 00 0e cf 	call  4000c72c <__nedf2>
40008bf4:	d4 18 63 78 	ldd  [ %g1 + 0x378 ], %o2
40008bf8:	80 a2 20 00 	cmp  %o0, 0
40008bfc:	02 80 00 0c 	be  40008c2c <vfnprintf+0x1010>
40008c00:	80 a4 60 00 	cmp  %l1, 0
40008c04:	94 07 bd 5b 	add  %fp, -677, %o2
40008c08:	d4 23 a0 5c 	st  %o2, [ %sp + 0x5c ]
40008c0c:	96 10 00 1b 	mov  %i3, %o3
40008c10:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008c14:	94 10 20 00 	clr  %o2
40008c18:	98 07 7f ff 	add  %i5, -1, %o4
40008c1c:	7f ff fb 22 	call  400078a4 <_Z5rounddPiPcS0_cS0_>
40008c20:	9a 10 20 00 	clr  %o5
40008c24:	b6 10 00 08 	mov  %o0, %i3
40008c28:	80 a4 60 00 	cmp  %l1, 0
40008c2c:	02 80 01 7e 	be  40009224 <vfnprintf+0x1608>
40008c30:	80 a4 20 00 	cmp  %l0, 0
40008c34:	ae 05 ff ff 	add  %l7, -1, %l7
40008c38:	80 a5 ff ff 	cmp  %l7, -1
40008c3c:	02 bf ff 6f 	be  400089f8 <vfnprintf+0xddc>
40008c40:	82 10 20 30 	mov  0x30, %g1
40008c44:	c2 2f 40 00 	stb  %g1, [ %i5 ]
40008c48:	ae 05 ff ff 	add  %l7, -1, %l7
40008c4c:	80 a5 ff ff 	cmp  %l7, -1
40008c50:	12 bf ff fd 	bne  40008c44 <vfnprintf+0x1028>
40008c54:	ba 07 60 01 	inc  %i5
40008c58:	10 bf ff 69 	b  400089fc <vfnprintf+0xde0>
40008c5c:	c2 4f bd 5b 	ldsb  [ %fp + -677 ], %g1
40008c60:	c2 07 bd 44 	ld  [ %fp + -700 ], %g1
40008c64:	80 a0 60 00 	cmp  %g1, 0
40008c68:	02 80 00 5c 	be  40008dd8 <vfnprintf+0x11bc>
40008c6c:	82 10 20 30 	mov  0x30, %g1
40008c70:	a4 04 a0 01 	inc  %l2
40008c74:	82 07 bf f4 	add  %fp, -12, %g1
40008c78:	80 a4 80 01 	cmp  %l2, %g1
40008c7c:	1a 80 00 59 	bcc  40008de0 <vfnprintf+0x11c4>
40008c80:	94 07 bf f4 	add  %fp, -12, %o2
40008c84:	c2 0c 80 00 	ldub  [ %l2 ], %g1
40008c88:	c2 2f 40 00 	stb  %g1, [ %i5 ]
40008c8c:	a4 04 a0 01 	inc  %l2
40008c90:	ba 07 60 01 	inc  %i5
40008c94:	10 bf ff fa 	b  40008c7c <vfnprintf+0x1060>
40008c98:	80 a4 80 0a 	cmp  %l2, %o2
40008c9c:	e0 07 bd 44 	ld  [ %fp + -700 ], %l0
40008ca0:	80 a4 20 00 	cmp  %l0, 0
40008ca4:	02 80 00 90 	be  40008ee4 <vfnprintf+0x12c8>
40008ca8:	1b 10 00 35 	sethi  %hi(0x4000d400), %o5
40008cac:	a4 04 a0 01 	inc  %l2
40008cb0:	c2 0c 80 00 	ldub  [ %l2 ], %g1
40008cb4:	c2 2e c0 00 	stb  %g1, [ %i3 ]
40008cb8:	80 a5 e0 00 	cmp  %l7, 0
40008cbc:	12 80 00 05 	bne  40008cd0 <vfnprintf+0x10b4>
40008cc0:	ba 06 e0 01 	add  %i3, 1, %i5
40008cc4:	80 8f 20 01 	btst  1, %i4
40008cc8:	22 80 01 2c 	be,a   40009178 <vfnprintf+0x155c>
40008ccc:	a4 04 a0 01 	inc  %l2
40008cd0:	82 10 20 2e 	mov  0x2e, %g1
40008cd4:	c2 2e e0 01 	stb  %g1, [ %i3 + 1 ]
40008cd8:	80 a5 e0 00 	cmp  %l7, 0
40008cdc:	02 80 01 26 	be  40009174 <vfnprintf+0x1558>
40008ce0:	ba 06 e0 02 	add  %i3, 2, %i5
40008ce4:	a4 04 a0 01 	inc  %l2
40008ce8:	9a 07 bf f4 	add  %fp, -12, %o5
40008cec:	80 a4 80 0d 	cmp  %l2, %o5
40008cf0:	1a 80 01 1f 	bcc  4000916c <vfnprintf+0x1550>
40008cf4:	80 a5 e0 00 	cmp  %l7, 0
40008cf8:	c2 0c 80 00 	ldub  [ %l2 ], %g1
40008cfc:	c2 2f 40 00 	stb  %g1, [ %i5 ]
40008d00:	ae 85 ff ff 	addcc  %l7, -1, %l7
40008d04:	02 80 01 1c 	be  40009174 <vfnprintf+0x1558>
40008d08:	ba 07 60 01 	inc  %i5
40008d0c:	a4 04 a0 01 	inc  %l2
40008d10:	82 07 bf f4 	add  %fp, -12, %g1
40008d14:	10 bf ff f7 	b  40008cf0 <vfnprintf+0x10d4>
40008d18:	80 a4 80 01 	cmp  %l2, %g1
40008d1c:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40008d20:	d4 18 63 80 	ldd  [ %g1 + 0x380 ], %o2	! 4000d780 <stdout+0x10>
40008d24:	40 00 0d 13 	call  4000c170 <__muldf3>
40008d28:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008d2c:	40 00 02 22 	call  400095b4 <modf>
40008d30:	94 07 bd 48 	add  %fp, -696, %o2
40008d34:	d0 3f bc f0 	std  %o0, [ %fp + -784 ]
40008d38:	40 00 0f 09 	call  4000c95c <__fixdfsi>
40008d3c:	d0 1f bd 48 	ldd  [ %fp + -696 ], %o0
40008d40:	90 02 20 30 	add  %o0, 0x30, %o0
40008d44:	d0 2f 40 00 	stb  %o0, [ %i5 ]
40008d48:	1b 10 00 35 	sethi  %hi(0x4000d400), %o5
40008d4c:	d0 1f bd 48 	ldd  [ %fp + -696 ], %o0
40008d50:	40 00 0e 5e 	call  4000c6c8 <__eqdf2>
40008d54:	d4 1b 63 78 	ldd  [ %o5 + 0x378 ], %o2
40008d58:	80 a2 20 00 	cmp  %o0, 0
40008d5c:	02 bf ff f0 	be  40008d1c <vfnprintf+0x1100>
40008d60:	ba 07 60 01 	inc  %i5
40008d64:	10 80 00 14 	b  40008db4 <vfnprintf+0x1198>
40008d68:	ae 85 ff ff 	addcc  %l7, -1, %l7
40008d6c:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008d70:	40 00 0e 6f 	call  4000c72c <__nedf2>
40008d74:	d4 1b 63 78 	ldd  [ %o5 + 0x378 ], %o2
40008d78:	80 a2 20 00 	cmp  %o0, 0
40008d7c:	02 bf ff 9b 	be  40008be8 <vfnprintf+0xfcc>
40008d80:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40008d84:	d4 18 63 80 	ldd  [ %g1 + 0x380 ], %o2	! 4000d780 <stdout+0x10>
40008d88:	40 00 0c fa 	call  4000c170 <__muldf3>
40008d8c:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008d90:	40 00 02 09 	call  400095b4 <modf>
40008d94:	94 07 bd 48 	add  %fp, -696, %o2
40008d98:	d0 3f bc f0 	std  %o0, [ %fp + -784 ]
40008d9c:	40 00 0e f0 	call  4000c95c <__fixdfsi>
40008da0:	d0 1f bd 48 	ldd  [ %fp + -696 ], %o0
40008da4:	90 02 20 30 	add  %o0, 0x30, %o0
40008da8:	d0 2f 40 00 	stb  %o0, [ %i5 ]
40008dac:	ba 07 60 01 	inc  %i5
40008db0:	ae 85 ff ff 	addcc  %l7, -1, %l7
40008db4:	12 bf ff ee 	bne  40008d6c <vfnprintf+0x1150>
40008db8:	1b 10 00 35 	sethi  %hi(0x4000d400), %o5
40008dbc:	10 bf ff 8c 	b  40008bec <vfnprintf+0xfd0>
40008dc0:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40008dc4:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40008dc8:	10 bf fd e7 	b  40008564 <vfnprintf+0x948>
40008dcc:	a6 10 63 c0 	or  %g1, 0x3c0, %l3	! 4000d7c0 <stdout+0x50>
40008dd0:	10 bf fd fa 	b  400085b8 <vfnprintf+0x99c>
40008dd4:	ac 05 80 01 	add  %l6, %g1, %l6
40008dd8:	c2 2e c0 00 	stb  %g1, [ %i3 ]
40008ddc:	ba 06 e0 01 	add  %i3, 1, %i5
40008de0:	80 a5 20 00 	cmp  %l4, 0
40008de4:	12 80 00 06 	bne  40008dfc <vfnprintf+0x11e0>
40008de8:	82 10 20 2e 	mov  0x2e, %g1
40008dec:	80 8f 20 01 	btst  1, %i4
40008df0:	02 80 00 06 	be  40008e08 <vfnprintf+0x11ec>
40008df4:	1b 10 00 35 	sethi  %hi(0x4000d400), %o5
40008df8:	82 10 20 2e 	mov  0x2e, %g1
40008dfc:	c2 2f 40 00 	stb  %g1, [ %i5 ]
40008e00:	ba 07 60 01 	inc  %i5
40008e04:	1b 10 00 35 	sethi  %hi(0x4000d400), %o5
40008e08:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008e0c:	40 00 0e 48 	call  4000c72c <__nedf2>
40008e10:	d4 1b 63 78 	ldd  [ %o5 + 0x378 ], %o2
40008e14:	80 a2 20 00 	cmp  %o0, 0
40008e18:	22 80 00 29 	be,a   40008ebc <vfnprintf+0x12a0>
40008e1c:	ae 05 ff ff 	add  %l7, -1, %l7
40008e20:	80 a5 20 00 	cmp  %l4, 0
40008e24:	02 80 00 15 	be  40008e78 <vfnprintf+0x125c>
40008e28:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40008e2c:	d4 18 63 80 	ldd  [ %g1 + 0x380 ], %o2	! 4000d780 <stdout+0x10>
40008e30:	40 00 0c d0 	call  4000c170 <__muldf3>
40008e34:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008e38:	40 00 01 df 	call  400095b4 <modf>
40008e3c:	94 07 bd 48 	add  %fp, -696, %o2
40008e40:	d0 3f bc f0 	std  %o0, [ %fp + -784 ]
40008e44:	40 00 0e c6 	call  4000c95c <__fixdfsi>
40008e48:	d0 1f bd 48 	ldd  [ %fp + -696 ], %o0
40008e4c:	90 02 20 30 	add  %o0, 0x30, %o0
40008e50:	d0 2f 40 00 	stb  %o0, [ %i5 ]
40008e54:	ae 85 ff ff 	addcc  %l7, -1, %l7
40008e58:	02 80 00 08 	be  40008e78 <vfnprintf+0x125c>
40008e5c:	ba 07 60 01 	inc  %i5
40008e60:	1b 10 00 35 	sethi  %hi(0x4000d400), %o5
40008e64:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008e68:	40 00 0e 31 	call  4000c72c <__nedf2>
40008e6c:	d4 1b 63 78 	ldd  [ %o5 + 0x378 ], %o2
40008e70:	10 bf ff ed 	b  40008e24 <vfnprintf+0x1208>
40008e74:	80 a2 20 00 	cmp  %o0, 0
40008e78:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40008e7c:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008e80:	40 00 0e 2b 	call  4000c72c <__nedf2>
40008e84:	d4 18 63 78 	ldd  [ %g1 + 0x378 ], %o2
40008e88:	80 a2 20 00 	cmp  %o0, 0
40008e8c:	22 80 00 0c 	be,a   40008ebc <vfnprintf+0x12a0>
40008e90:	ae 05 ff ff 	add  %l7, -1, %l7
40008e94:	94 07 bd 5b 	add  %fp, -677, %o2
40008e98:	d4 23 a0 5c 	st  %o2, [ %sp + 0x5c ]
40008e9c:	96 10 00 1b 	mov  %i3, %o3
40008ea0:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008ea4:	94 10 20 00 	clr  %o2
40008ea8:	98 07 7f ff 	add  %i5, -1, %o4
40008eac:	7f ff fa 7e 	call  400078a4 <_Z5rounddPiPcS0_cS0_>
40008eb0:	9a 10 20 00 	clr  %o5
40008eb4:	b6 10 00 08 	mov  %o0, %i3
40008eb8:	ae 05 ff ff 	add  %l7, -1, %l7
40008ebc:	80 a5 ff ff 	cmp  %l7, -1
40008ec0:	02 bf fe ce 	be  400089f8 <vfnprintf+0xddc>
40008ec4:	82 10 20 30 	mov  0x30, %g1
40008ec8:	c2 2f 40 00 	stb  %g1, [ %i5 ]
40008ecc:	ae 05 ff ff 	add  %l7, -1, %l7
40008ed0:	80 a5 ff ff 	cmp  %l7, -1
40008ed4:	12 bf ff fd 	bne  40008ec8 <vfnprintf+0x12ac>
40008ed8:	ba 07 60 01 	inc  %i5
40008edc:	10 bf fe c8 	b  400089fc <vfnprintf+0xde0>
40008ee0:	c2 4f bd 5b 	ldsb  [ %fp + -677 ], %g1
40008ee4:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008ee8:	40 00 0e 11 	call  4000c72c <__nedf2>
40008eec:	d4 1b 63 78 	ldd  [ %o5 + 0x378 ], %o2
40008ef0:	80 a2 20 00 	cmp  %o0, 0
40008ef4:	22 80 00 b4 	be,a   400091c4 <vfnprintf+0x15a8>
40008ef8:	82 10 20 30 	mov  0x30, %g1
40008efc:	10 80 00 03 	b  40008f08 <vfnprintf+0x12ec>
40008f00:	82 10 3f ff 	mov  -1, %g1
40008f04:	82 00 7f ff 	add  %g1, -1, %g1
40008f08:	c2 27 bd 44 	st  %g1, [ %fp + -700 ]
40008f0c:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008f10:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40008f14:	40 00 0c 97 	call  4000c170 <__muldf3>
40008f18:	d4 18 63 80 	ldd  [ %g1 + 0x380 ], %o2	! 4000d780 <stdout+0x10>
40008f1c:	40 00 01 a6 	call  400095b4 <modf>
40008f20:	94 07 bd 48 	add  %fp, -696, %o2
40008f24:	d0 3f bc f0 	std  %o0, [ %fp + -784 ]
40008f28:	e0 1f bd 48 	ldd  [ %fp + -696 ], %l0
40008f2c:	1b 10 00 35 	sethi  %hi(0x4000d400), %o5
40008f30:	90 10 00 10 	mov  %l0, %o0
40008f34:	92 10 00 11 	mov  %l1, %o1
40008f38:	40 00 0d fd 	call  4000c72c <__nedf2>
40008f3c:	d4 1b 63 78 	ldd  [ %o5 + 0x378 ], %o2
40008f40:	80 a2 20 00 	cmp  %o0, 0
40008f44:	02 bf ff f0 	be  40008f04 <vfnprintf+0x12e8>
40008f48:	c2 07 bd 44 	ld  [ %fp + -700 ], %g1
40008f4c:	90 10 00 10 	mov  %l0, %o0
40008f50:	40 00 0e 83 	call  4000c95c <__fixdfsi>
40008f54:	92 10 00 11 	mov  %l1, %o1
40008f58:	90 02 20 30 	add  %o0, 0x30, %o0
40008f5c:	d0 2e c0 00 	stb  %o0, [ %i3 ]
40008f60:	80 a5 e0 00 	cmp  %l7, 0
40008f64:	12 80 00 05 	bne  40008f78 <vfnprintf+0x135c>
40008f68:	ba 06 e0 01 	add  %i3, 1, %i5
40008f6c:	80 8f 20 01 	btst  1, %i4
40008f70:	02 80 00 06 	be  40008f88 <vfnprintf+0x136c>
40008f74:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40008f78:	82 10 20 2e 	mov  0x2e, %g1
40008f7c:	c2 2e e0 01 	stb  %g1, [ %i3 + 1 ]
40008f80:	ba 06 e0 02 	add  %i3, 2, %i5
40008f84:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40008f88:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008f8c:	40 00 0d e8 	call  4000c72c <__nedf2>
40008f90:	d4 18 63 78 	ldd  [ %g1 + 0x378 ], %o2
40008f94:	80 a2 20 00 	cmp  %o0, 0
40008f98:	22 80 00 29 	be,a   4000903c <vfnprintf+0x1420>
40008f9c:	ae 05 ff ff 	add  %l7, -1, %l7
40008fa0:	80 a5 e0 00 	cmp  %l7, 0
40008fa4:	02 80 00 15 	be  40008ff8 <vfnprintf+0x13dc>
40008fa8:	1b 10 00 35 	sethi  %hi(0x4000d400), %o5
40008fac:	d4 1b 63 80 	ldd  [ %o5 + 0x380 ], %o2	! 4000d780 <stdout+0x10>
40008fb0:	40 00 0c 70 	call  4000c170 <__muldf3>
40008fb4:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008fb8:	40 00 01 7f 	call  400095b4 <modf>
40008fbc:	94 07 bd 48 	add  %fp, -696, %o2
40008fc0:	d0 3f bc f0 	std  %o0, [ %fp + -784 ]
40008fc4:	40 00 0e 66 	call  4000c95c <__fixdfsi>
40008fc8:	d0 1f bd 48 	ldd  [ %fp + -696 ], %o0
40008fcc:	90 02 20 30 	add  %o0, 0x30, %o0
40008fd0:	d0 2f 40 00 	stb  %o0, [ %i5 ]
40008fd4:	ae 85 ff ff 	addcc  %l7, -1, %l7
40008fd8:	02 80 00 08 	be  40008ff8 <vfnprintf+0x13dc>
40008fdc:	ba 07 60 01 	inc  %i5
40008fe0:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
40008fe4:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40008fe8:	40 00 0d d1 	call  4000c72c <__nedf2>
40008fec:	d4 18 63 78 	ldd  [ %g1 + 0x378 ], %o2
40008ff0:	10 bf ff ed 	b  40008fa4 <vfnprintf+0x1388>
40008ff4:	80 a2 20 00 	cmp  %o0, 0
40008ff8:	1b 10 00 35 	sethi  %hi(0x4000d400), %o5
40008ffc:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40009000:	40 00 0d cb 	call  4000c72c <__nedf2>
40009004:	d4 1b 63 78 	ldd  [ %o5 + 0x378 ], %o2
40009008:	80 a2 20 00 	cmp  %o0, 0
4000900c:	22 80 00 0c 	be,a   4000903c <vfnprintf+0x1420>
40009010:	ae 05 ff ff 	add  %l7, -1, %l7
40009014:	82 07 bd 5b 	add  %fp, -677, %g1
40009018:	96 10 00 1b 	mov  %i3, %o3
4000901c:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
40009020:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
40009024:	94 07 bd 44 	add  %fp, -700, %o2
40009028:	98 07 7f ff 	add  %i5, -1, %o4
4000902c:	7f ff fa 1e 	call  400078a4 <_Z5rounddPiPcS0_cS0_>
40009030:	9a 10 20 00 	clr  %o5
40009034:	b6 10 00 08 	mov  %o0, %i3
40009038:	ae 05 ff ff 	add  %l7, -1, %l7
4000903c:	80 a5 ff ff 	cmp  %l7, -1
40009040:	02 80 00 09 	be  40009064 <vfnprintf+0x1448>
40009044:	d4 07 bc ec 	ld  [ %fp + -788 ], %o2
40009048:	82 10 20 30 	mov  0x30, %g1
4000904c:	c2 2f 40 00 	stb  %g1, [ %i5 ]
40009050:	ae 05 ff ff 	add  %l7, -1, %l7
40009054:	80 a5 ff ff 	cmp  %l7, -1
40009058:	12 bf ff fd 	bne  4000904c <vfnprintf+0x1430>
4000905c:	ba 07 60 01 	inc  %i5
40009060:	d4 07 bc ec 	ld  [ %fp + -788 ], %o2
40009064:	80 a2 a0 00 	cmp  %o2, 0
40009068:	02 80 00 16 	be  400090c0 <vfnprintf+0x14a4>
4000906c:	e0 07 bd 44 	ld  [ %fp + -700 ], %l0
40009070:	80 8f 20 01 	btst  1, %i4
40009074:	32 80 00 14 	bne,a   400090c4 <vfnprintf+0x14a8>
40009078:	da 07 bc f8 	ld  [ %fp + -776 ], %o5
4000907c:	10 80 00 07 	b  40009098 <vfnprintf+0x147c>
40009080:	80 a7 40 1b 	cmp  %i5, %i3
40009084:	c2 4f 40 00 	ldsb  [ %i5 ], %g1
40009088:	80 a0 60 30 	cmp  %g1, 0x30
4000908c:	12 80 00 06 	bne  400090a4 <vfnprintf+0x1488>
40009090:	c2 0f 40 00 	ldub  [ %i5 ], %g1
40009094:	80 a7 40 1b 	cmp  %i5, %i3
40009098:	38 bf ff fb 	bgu,a   40009084 <vfnprintf+0x1468>
4000909c:	ba 07 7f ff 	add  %i5, -1, %i5
400090a0:	c2 0f 40 00 	ldub  [ %i5 ], %g1
400090a4:	83 28 60 18 	sll  %g1, 0x18, %g1
400090a8:	83 38 60 18 	sra  %g1, 0x18, %g1
400090ac:	82 18 60 2e 	xor  %g1, 0x2e, %g1
400090b0:	80 a0 00 01 	cmp  %g0, %g1
400090b4:	ba 47 7f ff 	addx  %i5, -1, %i5
400090b8:	ba 07 60 01 	inc  %i5
400090bc:	e0 07 bd 44 	ld  [ %fp + -700 ], %l0
400090c0:	da 07 bc f8 	ld  [ %fp + -776 ], %o5
400090c4:	80 a4 20 00 	cmp  %l0, 0
400090c8:	06 80 00 4d 	bl  400091fc <vfnprintf+0x15e0>
400090cc:	da 2f 40 00 	stb  %o5, [ %i5 ]
400090d0:	82 10 20 2b 	mov  0x2b, %g1
400090d4:	c2 2f 60 01 	stb  %g1, [ %i5 + 1 ]
400090d8:	a8 07 be 94 	add  %fp, -364, %l4
400090dc:	a4 07 60 02 	add  %i5, 2, %l2
400090e0:	80 a4 20 09 	cmp  %l0, 9
400090e4:	04 80 00 1a 	ble  4000914c <vfnprintf+0x1530>
400090e8:	a2 10 00 14 	mov  %l4, %l1
400090ec:	90 10 00 10 	mov  %l0, %o0
400090f0:	40 00 08 90 	call  4000b330 <.rem>
400090f4:	92 10 20 0a 	mov  0xa, %o1
400090f8:	90 02 20 30 	add  %o0, 0x30, %o0
400090fc:	a2 04 7f ff 	add  %l1, -1, %l1
40009100:	d0 2c 40 00 	stb  %o0, [ %l1 ]
40009104:	90 10 00 10 	mov  %l0, %o0
40009108:	40 00 07 de 	call  4000b080 <.div>
4000910c:	92 10 20 0a 	mov  0xa, %o1
40009110:	80 a2 20 09 	cmp  %o0, 9
40009114:	14 bf ff f6 	bg  400090ec <vfnprintf+0x14d0>
40009118:	a0 10 00 08 	mov  %o0, %l0
4000911c:	a2 04 7f ff 	add  %l1, -1, %l1
40009120:	82 02 20 30 	add  %o0, 0x30, %g1
40009124:	10 80 00 05 	b  40009138 <vfnprintf+0x151c>
40009128:	c2 2c 40 00 	stb  %g1, [ %l1 ]
4000912c:	c2 2c 80 00 	stb  %g1, [ %l2 ]
40009130:	a2 04 60 01 	inc  %l1
40009134:	a4 04 a0 01 	inc  %l2
40009138:	80 a5 00 11 	cmp  %l4, %l1
4000913c:	38 bf ff fc 	bgu,a   4000912c <vfnprintf+0x1510>
40009140:	c2 0c 40 00 	ldub  [ %l1 ], %g1
40009144:	10 bf fe 2d 	b  400089f8 <vfnprintf+0xddc>
40009148:	ba 10 00 12 	mov  %l2, %i5
4000914c:	82 10 20 30 	mov  0x30, %g1
40009150:	c2 2c 80 00 	stb  %g1, [ %l2 ]
40009154:	a4 04 a0 01 	inc  %l2
40009158:	82 04 20 30 	add  %l0, 0x30, %g1
4000915c:	c2 2c 80 00 	stb  %g1, [ %l2 ]
40009160:	a4 04 a0 01 	inc  %l2
40009164:	10 bf fe 25 	b  400089f8 <vfnprintf+0xddc>
40009168:	ba 10 00 12 	mov  %l2, %i5
4000916c:	12 80 00 13 	bne  400091b8 <vfnprintf+0x159c>
40009170:	c2 07 bd 44 	ld  [ %fp + -700 ], %g1
40009174:	a4 04 a0 01 	inc  %l2
40009178:	94 07 bf f4 	add  %fp, -12, %o2
4000917c:	80 a4 80 0a 	cmp  %l2, %o2
40009180:	1a 80 00 0e 	bcc  400091b8 <vfnprintf+0x159c>
40009184:	c2 07 bd 44 	ld  [ %fp + -700 ], %g1
40009188:	da 4c 80 00 	ldsb  [ %l2 ], %o5
4000918c:	c0 27 bc f0 	clr  [ %fp + -784 ]
40009190:	c0 27 bc f4 	clr  [ %fp + -780 ]
40009194:	82 07 bd 5b 	add  %fp, -677, %g1
40009198:	96 10 00 1b 	mov  %i3, %o3
4000919c:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
400091a0:	d0 1f bc f0 	ldd  [ %fp + -784 ], %o0
400091a4:	94 07 bd 44 	add  %fp, -700, %o2
400091a8:	7f ff f9 bf 	call  400078a4 <_Z5rounddPiPcS0_cS0_>
400091ac:	98 07 7f ff 	add  %i5, -1, %o4
400091b0:	b6 10 00 08 	mov  %o0, %i3
400091b4:	c2 07 bd 44 	ld  [ %fp + -700 ], %g1
400091b8:	82 00 7f ff 	add  %g1, -1, %g1
400091bc:	10 bf ff 72 	b  40008f84 <vfnprintf+0x1368>
400091c0:	c2 27 bd 44 	st  %g1, [ %fp + -700 ]
400091c4:	10 bf ff 67 	b  40008f60 <vfnprintf+0x1344>
400091c8:	c2 2e c0 00 	stb  %g1, [ %i3 ]
400091cc:	9a 07 bf f4 	add  %fp, -12, %o5
400091d0:	80 a4 80 0d 	cmp  %l2, %o5
400091d4:	3a bf fe 72 	bcc,a   40008b9c <vfnprintf+0xf80>
400091d8:	80 a5 e0 00 	cmp  %l7, 0
400091dc:	c2 0c 80 00 	ldub  [ %l2 ], %g1
400091e0:	c2 2f 40 00 	stb  %g1, [ %i5 ]
400091e4:	a4 04 a0 01 	inc  %l2
400091e8:	82 07 bf f4 	add  %fp, -12, %g1
400091ec:	ba 07 60 01 	inc  %i5
400091f0:	ae 05 ff ff 	add  %l7, -1, %l7
400091f4:	10 bf ff f8 	b  400091d4 <vfnprintf+0x15b8>
400091f8:	80 a4 80 01 	cmp  %l2, %g1
400091fc:	82 10 20 2d 	mov  0x2d, %g1
40009200:	c2 2f 60 01 	stb  %g1, [ %i5 + 1 ]
40009204:	10 bf ff b5 	b  400090d8 <vfnprintf+0x14bc>
40009208:	a0 20 00 10 	neg  %l0
4000920c:	82 05 7f fe 	add  %l5, -2, %g1
40009210:	94 10 20 01 	mov  1, %o2
40009214:	ae 05 ff ff 	add  %l7, -1, %l7
40009218:	c2 27 bc f8 	st  %g1, [ %fp + -776 ]
4000921c:	10 bf fe a1 	b  40008ca0 <vfnprintf+0x1084>
40009220:	d4 27 bc ec 	st  %o2, [ %fp + -788 ]
40009224:	02 bf fd f6 	be  400089fc <vfnprintf+0xde0>
40009228:	c2 4f bd 5b 	ldsb  [ %fp + -677 ], %g1
4000922c:	80 a7 40 1b 	cmp  %i5, %i3
40009230:	28 80 00 07 	bleu,a   4000924c <vfnprintf+0x1630>
40009234:	c2 0f 40 00 	ldub  [ %i5 ], %g1
40009238:	ba 07 7f ff 	add  %i5, -1, %i5
4000923c:	c2 4f 40 00 	ldsb  [ %i5 ], %g1
40009240:	80 a0 60 30 	cmp  %g1, 0x30
40009244:	02 bf ff fa 	be  4000922c <vfnprintf+0x1610>
40009248:	c2 0f 40 00 	ldub  [ %i5 ], %g1
4000924c:	83 28 60 18 	sll  %g1, 0x18, %g1
40009250:	83 38 60 18 	sra  %g1, 0x18, %g1
40009254:	80 a0 60 2e 	cmp  %g1, 0x2e
40009258:	32 bf fd e8 	bne,a   400089f8 <vfnprintf+0xddc>
4000925c:	ba 07 60 01 	inc  %i5
40009260:	10 bf fd e7 	b  400089fc <vfnprintf+0xde0>
40009264:	c2 4f bd 5b 	ldsb  [ %fp + -677 ], %g1
40009268:	e0 06 40 00 	ld  [ %i1 ], %l0
4000926c:	a8 10 00 10 	mov  %l0, %l4
40009270:	80 a4 3f ff 	cmp  %l0, -1
40009274:	16 bf fa a6 	bge  40007d0c <vfnprintf+0xf0>
40009278:	b2 06 60 04 	add  %i1, 4, %i1
4000927c:	10 bf fa a4 	b  40007d0c <vfnprintf+0xf0>
40009280:	a8 10 3f ff 	mov  -1, %l4
40009284:	81 c7 e0 08 	ret 
40009288:	91 e8 00 0c 	restore  %g0, %o4, %o0

4000928c <__memchr>:
4000928c:	9d e3 bf 98 	save  %sp, -104, %sp
40009290:	80 a6 a0 03 	cmp  %i2, 3
40009294:	08 80 00 07 	bleu  400092b0 <__memchr+0x24>
40009298:	b2 0e 60 ff 	and  %i1, 0xff, %i1
4000929c:	80 8e 20 03 	btst  3, %i0
400092a0:	b8 10 00 18 	mov  %i0, %i4
400092a4:	b6 10 20 00 	clr  %i3
400092a8:	02 80 00 0d 	be  400092dc <__memchr+0x50>
400092ac:	ba 10 20 03 	mov  3, %i5
400092b0:	10 80 00 06 	b  400092c8 <__memchr+0x3c>
400092b4:	b4 06 bf ff 	add  %i2, -1, %i2
400092b8:	80 a0 40 19 	cmp  %g1, %i1
400092bc:	02 80 00 31 	be  40009380 <__memchr+0xf4>
400092c0:	b4 06 bf ff 	add  %i2, -1, %i2
400092c4:	b0 06 20 01 	inc  %i0
400092c8:	80 a6 bf ff 	cmp  %i2, -1
400092cc:	32 bf ff fb 	bne,a   400092b8 <__memchr+0x2c>
400092d0:	c2 0e 00 00 	ldub  [ %i0 ], %g1
400092d4:	10 80 00 2b 	b  40009380 <__memchr+0xf4>
400092d8:	b0 10 20 00 	clr  %i0
400092dc:	83 2e e0 08 	sll  %i3, 8, %g1
400092e0:	ba 87 7f ff 	addcc  %i5, -1, %i5
400092e4:	1c bf ff fe 	bpos  400092dc <__memchr+0x50>
400092e8:	b6 00 40 19 	add  %g1, %i1, %i3
400092ec:	80 a6 a0 04 	cmp  %i2, 4
400092f0:	08 80 00 19 	bleu  40009354 <__memchr+0xc8>
400092f4:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
400092f8:	3b 10 00 35 	sethi  %hi(0x4000d400), %i5
400092fc:	da 00 63 d4 	ld  [ %g1 + 0x3d4 ], %o5
40009300:	de 07 63 cc 	ld  [ %i5 + 0x3cc ], %o7
40009304:	c2 07 00 00 	ld  [ %i4 ], %g1
40009308:	82 18 40 1b 	xor  %g1, %i3, %g1
4000930c:	ba 20 40 0d 	sub  %g1, %o5, %i5
40009310:	82 2f 40 01 	andn  %i5, %g1, %g1
40009314:	80 88 40 0f 	btst  %g1, %o7
40009318:	22 80 00 0c 	be,a   40009348 <__memchr+0xbc>
4000931c:	b4 06 bf fc 	add  %i2, -4, %i2
40009320:	b0 10 00 1c 	mov  %i4, %i0
40009324:	ba 10 20 00 	clr  %i5
40009328:	c2 0e 00 00 	ldub  [ %i0 ], %g1
4000932c:	80 a0 40 19 	cmp  %g1, %i1
40009330:	02 80 00 14 	be  40009380 <__memchr+0xf4>
40009334:	ba 07 60 01 	inc  %i5
40009338:	80 a7 60 03 	cmp  %i5, 3
4000933c:	08 bf ff fb 	bleu  40009328 <__memchr+0x9c>
40009340:	b0 06 20 01 	inc  %i0
40009344:	b4 06 bf fc 	add  %i2, -4, %i2
40009348:	80 a6 a0 04 	cmp  %i2, 4
4000934c:	18 bf ff ee 	bgu  40009304 <__memchr+0x78>
40009350:	b8 07 20 04 	add  %i4, 4, %i4
40009354:	b4 06 bf ff 	add  %i2, -1, %i2
40009358:	10 80 00 06 	b  40009370 <__memchr+0xe4>
4000935c:	b0 10 00 1c 	mov  %i4, %i0
40009360:	80 a0 40 19 	cmp  %g1, %i1
40009364:	02 80 00 07 	be  40009380 <__memchr+0xf4>
40009368:	b4 06 bf ff 	add  %i2, -1, %i2
4000936c:	b0 06 20 01 	inc  %i0
40009370:	80 a6 bf ff 	cmp  %i2, -1
40009374:	32 bf ff fb 	bne,a   40009360 <__memchr+0xd4>
40009378:	c2 0e 00 00 	ldub  [ %i0 ], %g1
4000937c:	b0 10 20 00 	clr  %i0
40009380:	81 c7 e0 08 	ret 
40009384:	81 e8 00 00 	restore 

40009388 <__strcmp>:
40009388:	9d e3 bf 98 	save  %sp, -104, %sp
4000938c:	82 16 00 19 	or  %i0, %i1, %g1
40009390:	80 88 60 03 	btst  3, %g1
40009394:	22 80 00 15 	be,a   400093e8 <__strcmp+0x60>
40009398:	fa 06 00 00 	ld  [ %i0 ], %i5
4000939c:	fa 4e 00 00 	ldsb  [ %i0 ], %i5
400093a0:	80 a7 60 00 	cmp  %i5, 0
400093a4:	02 80 00 0c 	be  400093d4 <__strcmp+0x4c>
400093a8:	f8 0e 00 00 	ldub  [ %i0 ], %i4
400093ac:	c2 4e 40 00 	ldsb  [ %i1 ], %g1
400093b0:	80 a7 40 01 	cmp  %i5, %g1
400093b4:	12 80 00 09 	bne  400093d8 <__strcmp+0x50>
400093b8:	c2 0e 40 00 	ldub  [ %i1 ], %g1
400093bc:	b0 06 20 01 	inc  %i0
400093c0:	fa 4e 00 00 	ldsb  [ %i0 ], %i5
400093c4:	b2 06 60 01 	inc  %i1
400093c8:	80 a7 60 00 	cmp  %i5, 0
400093cc:	12 bf ff f8 	bne  400093ac <__strcmp+0x24>
400093d0:	f8 0e 00 00 	ldub  [ %i0 ], %i4
400093d4:	c2 0e 40 00 	ldub  [ %i1 ], %g1
400093d8:	ba 0f 20 ff 	and  %i4, 0xff, %i5
400093dc:	82 08 60 ff 	and  %g1, 0xff, %g1
400093e0:	10 80 00 37 	b  400094bc <__strcmp+0x134>
400093e4:	b0 27 40 01 	sub  %i5, %g1, %i0
400093e8:	c2 06 40 00 	ld  [ %i1 ], %g1
400093ec:	b6 10 00 18 	mov  %i0, %i3
400093f0:	80 a7 40 01 	cmp  %i5, %g1
400093f4:	02 80 00 18 	be  40009454 <__strcmp+0xcc>
400093f8:	b4 10 00 19 	mov  %i1, %i2
400093fc:	f8 4e c0 00 	ldsb  [ %i3 ], %i4
40009400:	80 a7 20 00 	cmp  %i4, 0
40009404:	b0 10 00 1b 	mov  %i3, %i0
40009408:	b2 10 00 1a 	mov  %i2, %i1
4000940c:	02 80 00 28 	be  400094ac <__strcmp+0x124>
40009410:	de 0e c0 00 	ldub  [ %i3 ], %o7
40009414:	c2 4e 80 00 	ldsb  [ %i2 ], %g1
40009418:	80 a7 00 01 	cmp  %i4, %g1
4000941c:	fa 0e 80 00 	ldub  [ %i2 ], %i5
40009420:	b8 10 00 0f 	mov  %o7, %i4
40009424:	82 10 00 1d 	mov  %i5, %g1
40009428:	12 bf ff ec 	bne  400093d8 <__strcmp+0x50>
4000942c:	b2 06 60 01 	inc  %i1
40009430:	b0 06 20 01 	inc  %i0
40009434:	fa 4e 00 00 	ldsb  [ %i0 ], %i5
40009438:	80 a7 60 00 	cmp  %i5, 0
4000943c:	02 bf ff e6 	be  400093d4 <__strcmp+0x4c>
40009440:	f8 0e 00 00 	ldub  [ %i0 ], %i4
40009444:	c2 4e 40 00 	ldsb  [ %i1 ], %g1
40009448:	80 a7 40 01 	cmp  %i5, %g1
4000944c:	10 bf ff f7 	b  40009428 <__strcmp+0xa0>
40009450:	c2 0e 40 00 	ldub  [ %i1 ], %g1
40009454:	b8 10 00 1d 	mov  %i5, %i4
40009458:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
4000945c:	3b 10 00 35 	sethi  %hi(0x4000d400), %i5
40009460:	f2 00 63 d4 	ld  [ %g1 + 0x3d4 ], %i1
40009464:	fa 07 63 cc 	ld  [ %i5 + 0x3cc ], %i5
40009468:	82 27 00 19 	sub  %i4, %i1, %g1
4000946c:	82 28 40 1c 	andn  %g1, %i4, %g1
40009470:	b6 06 e0 04 	add  %i3, 4, %i3
40009474:	80 88 40 1d 	btst  %g1, %i5
40009478:	12 80 00 10 	bne  400094b8 <__strcmp+0x130>
4000947c:	b4 06 a0 04 	add  %i2, 4, %i2
40009480:	f8 06 c0 00 	ld  [ %i3 ], %i4
40009484:	c2 06 80 00 	ld  [ %i2 ], %g1
40009488:	80 a7 00 01 	cmp  %i4, %g1
4000948c:	02 bf ff f8 	be  4000946c <__strcmp+0xe4>
40009490:	82 27 00 19 	sub  %i4, %i1, %g1
40009494:	f8 4e c0 00 	ldsb  [ %i3 ], %i4
40009498:	80 a7 20 00 	cmp  %i4, 0
4000949c:	b0 10 00 1b 	mov  %i3, %i0
400094a0:	b2 10 00 1a 	mov  %i2, %i1
400094a4:	12 bf ff dc 	bne  40009414 <__strcmp+0x8c>
400094a8:	de 0e c0 00 	ldub  [ %i3 ], %o7
400094ac:	f8 0e c0 00 	ldub  [ %i3 ], %i4
400094b0:	10 bf ff ca 	b  400093d8 <__strcmp+0x50>
400094b4:	c2 0e 80 00 	ldub  [ %i2 ], %g1
400094b8:	b0 10 20 00 	clr  %i0
400094bc:	81 c7 e0 08 	ret 
400094c0:	81 e8 00 00 	restore 

400094c4 <__strlen>:
400094c4:	80 8a 20 03 	btst  3, %o0
400094c8:	02 80 00 09 	be  400094ec <__strlen+0x28>
400094cc:	94 10 00 08 	mov  %o0, %o2
400094d0:	10 80 00 03 	b  400094dc <__strlen+0x18>
400094d4:	c2 4a 00 00 	ldsb  [ %o0 ], %g1
400094d8:	c2 4a 00 00 	ldsb  [ %o0 ], %g1
400094dc:	80 a0 60 00 	cmp  %g1, 0
400094e0:	32 bf ff fe 	bne,a   400094d8 <__strlen+0x14>
400094e4:	90 02 20 01 	inc  %o0
400094e8:	30 80 00 1c 	b,a   40009558 <__strlen+0x94>
400094ec:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
400094f0:	da 02 00 00 	ld  [ %o0 ], %o5
400094f4:	d6 00 63 d4 	ld  [ %g1 + 0x3d4 ], %o3
400094f8:	82 23 40 0b 	sub  %o5, %o3, %g1
400094fc:	9a 28 40 0d 	andn  %g1, %o5, %o5
40009500:	19 10 00 35 	sethi  %hi(0x4000d400), %o4
40009504:	c2 03 23 cc 	ld  [ %o4 + 0x3cc ], %g1	! 4000d7cc <Cyg_libc_str_null_mask_2+0x4>
40009508:	80 8b 40 01 	btst  %o5, %g1
4000950c:	32 80 00 10 	bne,a   4000954c <__strlen+0x88>
40009510:	c2 4a 00 00 	ldsb  [ %o0 ], %g1
40009514:	98 10 00 01 	mov  %g1, %o4
40009518:	90 02 20 04 	add  %o0, 4, %o0
4000951c:	c2 02 00 00 	ld  [ %o0 ], %g1
40009520:	9a 20 40 0b 	sub  %g1, %o3, %o5
40009524:	82 2b 40 01 	andn  %o5, %g1, %g1
40009528:	80 88 40 0c 	btst  %g1, %o4
4000952c:	22 bf ff fc 	be,a   4000951c <__strlen+0x58>
40009530:	90 02 20 04 	add  %o0, 4, %o0
40009534:	c2 4a 00 00 	ldsb  [ %o0 ], %g1
40009538:	80 a0 60 00 	cmp  %g1, 0
4000953c:	02 80 00 07 	be  40009558 <__strlen+0x94>
40009540:	01 00 00 00 	nop 
40009544:	90 02 20 01 	inc  %o0
40009548:	c2 4a 00 00 	ldsb  [ %o0 ], %g1
4000954c:	80 a0 60 00 	cmp  %g1, 0
40009550:	32 bf ff fe 	bne,a   40009548 <__strlen+0x84>
40009554:	90 02 20 01 	inc  %o0
40009558:	81 c3 e0 08 	retl 
4000955c:	90 22 00 0a 	sub  %o0, %o2, %o0

40009560 <finite>:
40009560:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40009564:	82 2a 00 01 	andn  %o0, %g1, %g1
40009568:	1b 20 04 00 	sethi  %hi(0x80100000), %o5
4000956c:	82 00 40 0d 	add  %g1, %o5, %g1
40009570:	81 c3 e0 08 	retl 
40009574:	91 30 60 1f 	srl  %g1, 0x1f, %o0

40009578 <isnan>:
40009578:	9c 03 bf 90 	add  %sp, -112, %sp
4000957c:	d0 3b a0 60 	std  %o0, [ %sp + 0x60 ]
40009580:	da 03 a0 64 	ld  [ %sp + 0x64 ], %o5
40009584:	82 20 00 0d 	neg  %o5, %g1
40009588:	82 10 40 0d 	or  %g1, %o5, %g1
4000958c:	da 03 a0 60 	ld  [ %sp + 0x60 ], %o5
40009590:	11 20 00 00 	sethi  %hi(0x80000000), %o0
40009594:	90 2b 40 08 	andn  %o5, %o0, %o0
40009598:	83 30 60 1f 	srl  %g1, 0x1f, %g1
4000959c:	90 12 00 01 	or  %o0, %g1, %o0
400095a0:	1b 1f fc 00 	sethi  %hi(0x7ff00000), %o5
400095a4:	90 23 40 08 	sub  %o5, %o0, %o0
400095a8:	91 32 20 1f 	srl  %o0, 0x1f, %o0
400095ac:	81 c3 e0 08 	retl 
400095b0:	9c 23 bf 90 	sub  %sp, -112, %sp

400095b4 <modf>:
400095b4:	9d e3 bf 90 	save  %sp, -112, %sp
400095b8:	f0 3f bf f0 	std  %i0, [ %fp + -16 ]
400095bc:	d2 07 bf f0 	ld  [ %fp + -16 ], %o1
400095c0:	83 3a 60 14 	sra  %o1, 0x14, %g1
400095c4:	82 08 67 ff 	and  %g1, 0x7ff, %g1
400095c8:	98 00 7c 01 	add  %g1, -1023, %o4
400095cc:	80 a3 20 13 	cmp  %o4, 0x13
400095d0:	14 80 00 12 	bg  40009618 <modf+0x64>
400095d4:	d0 07 bf f4 	ld  [ %fp + -12 ], %o0
400095d8:	80 a3 20 00 	cmp  %o4, 0
400095dc:	06 80 00 24 	bl  4000966c <modf+0xb8>
400095e0:	03 00 03 ff 	sethi  %hi(0xffc00), %g1
400095e4:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! fffff <rom_vectors-0x3ff00001>
400095e8:	83 38 40 0c 	sra  %g1, %o4, %g1
400095ec:	9a 0a 40 01 	and  %o1, %g1, %o5
400095f0:	80 93 40 08 	orcc  %o5, %o0, %g0
400095f4:	12 80 00 16 	bne  4000964c <modf+0x98>
400095f8:	82 2a 40 01 	andn  %o1, %g1, %g1
400095fc:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40009600:	82 0a 40 01 	and  %o1, %g1, %g1
40009604:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
40009608:	c0 27 bf f4 	clr  [ %fp + -12 ]
4000960c:	f0 3e 80 00 	std  %i0, [ %i2 ]
40009610:	10 80 00 1d 	b  40009684 <modf+0xd0>
40009614:	d0 1f bf f0 	ldd  [ %fp + -16 ], %o0
40009618:	80 a3 20 33 	cmp  %o4, 0x33
4000961c:	34 bf ff f9 	bg,a   40009600 <modf+0x4c>
40009620:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40009624:	9a 00 7b ed 	add  %g1, -1043, %o5	! 7ffffbed <__heap1+0x3ffec2e5>
40009628:	82 10 3f ff 	mov  -1, %g1
4000962c:	83 30 40 0d 	srl  %g1, %o5, %g1
40009630:	80 8a 00 01 	btst  %o0, %g1
40009634:	22 bf ff f3 	be,a   40009600 <modf+0x4c>
40009638:	03 20 00 00 	sethi  %hi(0x80000000), %g1
4000963c:	82 2a 00 01 	andn  %o0, %g1, %g1
40009640:	d2 26 80 00 	st  %o1, [ %i2 ]
40009644:	10 80 00 04 	b  40009654 <modf+0xa0>
40009648:	c2 26 a0 04 	st  %g1, [ %i2 + 4 ]
4000964c:	c2 26 80 00 	st  %g1, [ %i2 ]
40009650:	c0 26 a0 04 	clr  [ %i2 + 4 ]
40009654:	90 10 00 18 	mov  %i0, %o0
40009658:	92 10 00 19 	mov  %i1, %o1
4000965c:	40 00 0a ae 	call  4000c114 <__subdf3>
40009660:	d4 1e 80 00 	ldd  [ %i2 ], %o2
40009664:	10 80 00 09 	b  40009688 <modf+0xd4>
40009668:	b0 10 00 08 	mov  %o0, %i0
4000966c:	03 20 00 00 	sethi  %hi(0x80000000), %g1
40009670:	82 0a 40 01 	and  %o1, %g1, %g1
40009674:	c2 26 80 00 	st  %g1, [ %i2 ]
40009678:	c0 26 a0 04 	clr  [ %i2 + 4 ]
4000967c:	90 10 00 18 	mov  %i0, %o0
40009680:	92 10 00 19 	mov  %i1, %o1
40009684:	b0 10 00 08 	mov  %o0, %i0
40009688:	81 c7 e0 08 	ret 
4000968c:	93 e8 00 09 	restore  %g0, %o1, %o1

40009690 <cyg_error_get_errno_p>:
40009690:	03 10 00 40 	sethi  %hi(0x40010000), %g1
40009694:	da 00 62 a0 	ld  [ %g1 + 0x2a0 ], %o5	! 400102a0 <_ZN18Cyg_Scheduler_Base14current_threadE>
40009698:	d0 00 62 a0 	ld  [ %g1 + 0x2a0 ], %o0
4000969c:	81 c3 e0 08 	retl 
400096a0:	90 02 20 90 	add  %o0, 0x90, %o0

400096a4 <hal_thread_switch_context>:
400096a4:	9c 23 a0 80 	sub  %sp, 0x80, %sp
400096a8:	dc 22 40 00 	st  %sp, [ %o1 ]
400096ac:	e0 3b a0 00 	std  %l0, [ %sp ]
400096b0:	e4 3b a0 08 	std  %l2, [ %sp + 8 ]
400096b4:	e8 3b a0 10 	std  %l4, [ %sp + 0x10 ]
400096b8:	ec 3b a0 18 	std  %l6, [ %sp + 0x18 ]
400096bc:	f0 3b a0 20 	std  %i0, [ %sp + 0x20 ]
400096c0:	f4 3b a0 28 	std  %i2, [ %sp + 0x28 ]
400096c4:	f8 3b a0 30 	std  %i4, [ %sp + 0x30 ]
400096c8:	fc 3b a0 38 	std  %fp, [ %sp + 0x38 ]
400096cc:	de 23 a0 7c 	st  %o7, [ %sp + 0x7c ]
400096d0:	8f 48 00 00 	rd  %psr, %g7
400096d4:	ce 23 a0 40 	st  %g7, [ %sp + 0x40 ]

400096d8 <hal_thread_load_context>:
400096d8:	ce 02 00 00 	ld  [ %o0 ], %g7
400096dc:	8d 48 00 00 	rd  %psr, %g6
400096e0:	8a 11 af e0 	or  %g6, 0xfe0, %g5
400096e4:	81 89 40 00 	mov  %g5, %psr
400096e8:	01 00 00 00 	nop 
400096ec:	01 00 00 00 	nop 
400096f0:	01 00 00 00 	nop 
400096f4:	9d e3 bf c0 	save  %sp, -64, %sp
400096f8:	9d e3 bf c0 	save  %sp, -64, %sp
400096fc:	9d e3 bf c0 	save  %sp, -64, %sp
40009700:	9d e3 bf c0 	save  %sp, -64, %sp
40009704:	9d e3 bf c0 	save  %sp, -64, %sp
40009708:	9d e3 bf c0 	save  %sp, -64, %sp
4000970c:	cc 01 e0 40 	ld  [ %g7 + 0x40 ], %g6
40009710:	8a 29 a0 20 	andn  %g6, 0x20, %g5
40009714:	88 09 a0 07 	and  %g6, 7, %g4
40009718:	86 01 20 01 	add  %g4, 1, %g3
4000971c:	86 08 e0 07 	and  %g3, 7, %g3
40009720:	84 10 20 01 	mov  1, %g2
40009724:	85 28 80 03 	sll  %g2, %g3, %g2
40009728:	81 89 40 00 	mov  %g5, %psr
4000972c:	81 90 80 00 	mov  %g2, %wim
40009730:	01 00 00 00 	nop 
40009734:	01 00 00 00 	nop 
40009738:	01 00 00 00 	nop 
4000973c:	9c 10 00 07 	mov  %g7, %sp
40009740:	e0 1b a0 00 	ldd  [ %sp ], %l0
40009744:	e4 1b a0 08 	ldd  [ %sp + 8 ], %l2
40009748:	e8 1b a0 10 	ldd  [ %sp + 0x10 ], %l4
4000974c:	ec 1b a0 18 	ldd  [ %sp + 0x18 ], %l6
40009750:	f0 1b a0 20 	ldd  [ %sp + 0x20 ], %i0
40009754:	f4 1b a0 28 	ldd  [ %sp + 0x28 ], %i2
40009758:	f8 1b a0 30 	ldd  [ %sp + 0x30 ], %i4
4000975c:	fc 1b a0 38 	ldd  [ %sp + 0x38 ], %fp
40009760:	81 89 80 00 	mov  %g6, %psr
40009764:	01 00 00 00 	nop 
40009768:	01 00 00 00 	nop 
4000976c:	01 00 00 00 	nop 
40009770:	d0 03 a0 60 	ld  [ %sp + 0x60 ], %o0
40009774:	de 03 a0 7c 	ld  [ %sp + 0x7c ], %o7
40009778:	81 c3 e0 08 	retl 
4000977c:	9c 03 a0 80 	add  %sp, 0x80, %sp

40009780 <hal_setjmp>:
40009780:	e0 3a 20 00 	std  %l0, [ %o0 ]
40009784:	e4 3a 20 08 	std  %l2, [ %o0 + 8 ]
40009788:	e8 3a 20 10 	std  %l4, [ %o0 + 0x10 ]
4000978c:	ec 3a 20 18 	std  %l6, [ %o0 + 0x18 ]
40009790:	f0 3a 20 20 	std  %i0, [ %o0 + 0x20 ]
40009794:	f4 3a 20 28 	std  %i2, [ %o0 + 0x28 ]
40009798:	f8 3a 20 30 	std  %i4, [ %o0 + 0x30 ]
4000979c:	fc 3a 20 38 	std  %fp, [ %o0 + 0x38 ]
400097a0:	dc 3a 20 78 	std  %sp, [ %o0 + 0x78 ]
400097a4:	8f 48 00 00 	rd  %psr, %g7
400097a8:	ce 22 20 40 	st  %g7, [ %o0 + 0x40 ]
400097ac:	8c 11 ef e0 	or  %g7, 0xfe0, %g6
400097b0:	81 89 80 00 	mov  %g6, %psr
400097b4:	01 00 00 00 	nop 
400097b8:	01 00 00 00 	nop 
400097bc:	01 00 00 00 	nop 
400097c0:	9d e3 bf c0 	save  %sp, -64, %sp
400097c4:	9d e3 bf c0 	save  %sp, -64, %sp
400097c8:	9d e3 bf c0 	save  %sp, -64, %sp
400097cc:	9d e3 bf c0 	save  %sp, -64, %sp
400097d0:	9d e3 bf c0 	save  %sp, -64, %sp
400097d4:	9d e3 bf c0 	save  %sp, -64, %sp
400097d8:	81 89 c0 00 	mov  %g7, %psr
400097dc:	01 00 00 00 	nop 
400097e0:	01 00 00 00 	nop 
400097e4:	01 00 00 00 	nop 
400097e8:	81 c3 e0 08 	retl 
400097ec:	90 10 20 00 	clr  %o0	! 0 <rom_vectors-0x40000000>

400097f0 <hal_longjmp>:
400097f0:	8e 10 00 08 	mov  %o0, %g7
400097f4:	82 10 00 09 	mov  %o1, %g1
400097f8:	8d 48 00 00 	rd  %psr, %g6
400097fc:	8c 29 a0 1f 	andn  %g6, 0x1f, %g6
40009800:	8a 29 a0 20 	andn  %g6, 0x20, %g5
40009804:	c8 01 e0 40 	ld  [ %g7 + 0x40 ], %g4
40009808:	88 09 20 07 	and  %g4, 7, %g4
4000980c:	86 01 20 01 	add  %g4, 1, %g3
40009810:	86 08 e0 07 	and  %g3, 7, %g3
40009814:	84 10 20 01 	mov  1, %g2
40009818:	85 28 80 03 	sll  %g2, %g3, %g2
4000981c:	81 89 40 04 	wr  %g5, %g4, %psr
40009820:	81 90 80 00 	mov  %g2, %wim
40009824:	01 00 00 00 	nop 
40009828:	01 00 00 00 	nop 
4000982c:	01 00 00 00 	nop 
40009830:	e0 19 e0 00 	ldd  [ %g7 ], %l0
40009834:	e4 19 e0 08 	ldd  [ %g7 + 8 ], %l2
40009838:	e8 19 e0 10 	ldd  [ %g7 + 0x10 ], %l4
4000983c:	ec 19 e0 18 	ldd  [ %g7 + 0x18 ], %l6
40009840:	f0 19 e0 20 	ldd  [ %g7 + 0x20 ], %i0
40009844:	f4 19 e0 28 	ldd  [ %g7 + 0x28 ], %i2
40009848:	f8 19 e0 30 	ldd  [ %g7 + 0x30 ], %i4
4000984c:	fc 19 e0 38 	ldd  [ %g7 + 0x38 ], %fp
40009850:	dc 01 e0 78 	ld  [ %g7 + 0x78 ], %sp
40009854:	81 89 80 04 	wr  %g6, %g4, %psr
40009858:	01 00 00 00 	nop 
4000985c:	01 00 00 00 	nop 
40009860:	01 00 00 00 	nop 
40009864:	de 01 e0 7c 	ld  [ %g7 + 0x7c ], %o7
40009868:	81 c3 e0 08 	retl 
4000986c:	90 10 00 01 	mov  %g1, %o0

40009870 <hal_thread_init_context>:
40009870:	9d e3 bf 98 	save  %sp, -104, %sp
40009874:	03 3f ff c0 	sethi  %hi(0xffff0000), %g1
40009878:	98 10 00 1b 	mov  %i3, %o4
4000987c:	80 8e c0 01 	btst  %i3, %g1
40009880:	a0 10 00 19 	mov  %i1, %l0
40009884:	12 80 00 03 	bne  40009890 <hal_thread_init_context+0x20>
40009888:	90 10 00 1a 	mov  %i2, %o0
4000988c:	99 2e e0 10 	sll  %i3, 0x10, %o4
40009890:	92 0e 3f f0 	and  %i0, -16, %o1
40009894:	94 02 7f a0 	add  %o1, -96, %o2
40009898:	96 02 7f 20 	add  %o1, -224, %o3
4000989c:	9a 10 20 00 	clr  %o5
400098a0:	ba 02 7f e4 	add  %o1, -28, %i5
400098a4:	82 13 00 0d 	or  %o4, %o5, %g1
400098a8:	82 10 60 a0 	or  %g1, 0xa0, %g1
400098ac:	c2 27 40 00 	st  %g1, [ %i5 ]
400098b0:	9a 03 60 01 	inc  %o5
400098b4:	80 a3 60 05 	cmp  %o5, 5
400098b8:	04 bf ff fb 	ble  400098a4 <hal_thread_init_context+0x34>
400098bc:	ba 07 60 04 	add  %i5, 4, %i5
400098c0:	c0 22 a0 40 	clr  [ %o2 + 0x40 ]
400098c4:	9a 10 20 00 	clr  %o5
400098c8:	b3 2b 60 02 	sll  %o5, 2, %i1
400098cc:	ba 03 60 38 	add  %o5, 0x38, %i5
400098d0:	b8 03 60 30 	add  %o5, 0x30, %i4
400098d4:	82 06 40 0a 	add  %i1, %o2, %g1
400098d8:	ba 17 40 0c 	or  %i5, %o4, %i5
400098dc:	b0 03 60 18 	add  %o5, 0x18, %i0
400098e0:	b6 03 60 10 	add  %o5, 0x10, %i3
400098e4:	b4 03 60 08 	add  %o5, 8, %i2
400098e8:	9e 13 00 0d 	or  %o4, %o5, %o7
400098ec:	fa 20 60 20 	st  %i5, [ %g1 + 0x20 ]
400098f0:	b8 17 00 0c 	or  %i4, %o4, %i4
400098f4:	f8 22 80 19 	st  %i4, [ %o2 + %i1 ]
400098f8:	82 06 40 0b 	add  %i1, %o3, %g1
400098fc:	b0 16 00 0c 	or  %i0, %o4, %i0
40009900:	b6 16 c0 0c 	or  %i3, %o4, %i3
40009904:	b4 16 80 0c 	or  %i2, %o4, %i2
40009908:	9a 03 60 01 	inc  %o5
4000990c:	f6 22 c0 19 	st  %i3, [ %o3 + %i1 ]
40009910:	de 20 60 40 	st  %o7, [ %g1 + 0x40 ]
40009914:	f0 20 60 20 	st  %i0, [ %g1 + 0x20 ]
40009918:	80 a3 60 07 	cmp  %o5, 7
4000991c:	04 bf ff eb 	ble  400098c8 <hal_thread_init_context+0x58>
40009920:	f4 20 60 60 	st  %i2, [ %g1 + 0x60 ]
40009924:	d2 22 e0 38 	st  %o1, [ %o3 + 0x38 ]
40009928:	d2 22 a0 38 	st  %o1, [ %o2 + 0x38 ]
4000992c:	c0 22 e0 3c 	clr  [ %o3 + 0x3c ]
40009930:	c0 22 a0 3c 	clr  [ %o2 + 0x3c ]
40009934:	82 02 3f f8 	add  %o0, -8, %g1
40009938:	c2 22 e0 7c 	st  %g1, [ %o3 + 0x7c ]
4000993c:	82 10 20 e7 	mov  0xe7, %g1
40009940:	e0 22 e0 60 	st  %l0, [ %o3 + 0x60 ]
40009944:	c2 22 e0 40 	st  %g1, [ %o3 + 0x40 ]
40009948:	d6 22 e0 78 	st  %o3, [ %o3 + 0x78 ]
4000994c:	81 c7 e0 08 	ret 
40009950:	91 e8 00 0b 	restore  %g0, %o3, %o0

40009954 <hal_zero_bss>:
40009954:	03 10 00 4e 	sethi  %hi(0x40013800), %g1
40009958:	1b 10 00 37 	sethi  %hi(0x4000dc00), %o5
4000995c:	82 10 61 04 	or  %g1, 0x104, %g1
40009960:	9a 13 61 c0 	or  %o5, 0x1c0, %o5
40009964:	80 a3 40 01 	cmp  %o5, %g1
40009968:	94 10 20 00 	clr  %o2
4000996c:	18 80 00 07 	bgu  40009988 <hal_zero_bss+0x34>
40009970:	96 10 20 00 	clr  %o3
40009974:	d4 3b 40 00 	std  %o2, [ %o5 ]
40009978:	9a 03 60 08 	add  %o5, 8, %o5
4000997c:	80 a3 40 01 	cmp  %o5, %g1
40009980:	28 bf ff fe 	bleu,a   40009978 <hal_zero_bss+0x24>
40009984:	d4 3b 40 00 	std  %o2, [ %o5 ]
40009988:	81 c3 e0 08 	retl 
4000998c:	01 00 00 00 	nop 

40009990 <cyg_hal_invoke_constructors>:
40009990:	9d e3 bf 98 	save  %sp, -104, %sp
40009994:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40009998:	1b 10 00 37 	sethi  %hi(0x4000dc00), %o5
4000999c:	a0 10 61 90 	or  %g1, 0x190, %l0
400099a0:	9a 13 61 58 	or  %o5, 0x158, %o5
400099a4:	80 a4 00 0d 	cmp  %l0, %o5
400099a8:	0a 80 00 08 	bcs  400099c8 <cyg_hal_invoke_constructors+0x38>
400099ac:	a2 10 00 0d 	mov  %o5, %l1
400099b0:	c2 04 00 00 	ld  [ %l0 ], %g1
400099b4:	9f c0 40 00 	call  %g1
400099b8:	a0 04 3f fc 	add  %l0, -4, %l0
400099bc:	80 a4 00 11 	cmp  %l0, %l1
400099c0:	3a bf ff fd 	bcc,a   400099b4 <cyg_hal_invoke_constructors+0x24>
400099c4:	c2 04 00 00 	ld  [ %l0 ], %g1
400099c8:	81 c7 e0 08 	ret 
400099cc:	81 e8 00 00 	restore 

400099d0 <leon3_disable_irq>:
400099d0:	15 10 00 37 	sethi  %hi(0x4000dc00), %o2
400099d4:	9a 10 20 01 	mov  1, %o5
400099d8:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
400099dc:	9b 2b 40 08 	sll  %o5, %o0, %o5
400099e0:	d6 02 a0 74 	ld  [ %o2 + 0x74 ], %o3
400099e4:	82 10 63 fe 	or  %g1, 0x3fe, %g1
400099e8:	9a 0b 40 01 	and  %o5, %g1, %o5
400099ec:	d8 02 e0 40 	ld  [ %o3 + 0x40 ], %o4
400099f0:	9a 2b 00 0d 	andn  %o4, %o5, %o5
400099f4:	c2 02 a0 74 	ld  [ %o2 + 0x74 ], %g1
400099f8:	da 20 60 40 	st  %o5, [ %g1 + 0x40 ]
400099fc:	81 c3 e0 08 	retl 
40009a00:	01 00 00 00 	nop 

40009a04 <leon3_enable_irq>:
40009a04:	15 10 00 37 	sethi  %hi(0x4000dc00), %o2
40009a08:	98 10 20 01 	mov  1, %o4
40009a0c:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
40009a10:	99 2b 00 08 	sll  %o4, %o0, %o4
40009a14:	d6 02 a0 74 	ld  [ %o2 + 0x74 ], %o3
40009a18:	82 10 63 fe 	or  %g1, 0x3fe, %g1
40009a1c:	98 0b 00 01 	and  %o4, %g1, %o4
40009a20:	da 02 e0 40 	ld  [ %o3 + 0x40 ], %o5
40009a24:	9a 13 40 0c 	or  %o5, %o4, %o5
40009a28:	c2 02 a0 74 	ld  [ %o2 + 0x74 ], %g1
40009a2c:	da 20 60 40 	st  %o5, [ %g1 + 0x40 ]
40009a30:	81 c3 e0 08 	retl 
40009a34:	01 00 00 00 	nop 

40009a38 <_ZdlPv>:
40009a38:	81 c3 e0 08 	retl 
40009a3c:	01 00 00 00 	nop 

40009a40 <_ZN11Cyg_CounterC2Ej>:
40009a40:	98 10 20 00 	clr  %o4	! 0 <rom_vectors-0x40000000>
40009a44:	9a 10 20 00 	clr  %o5
40009a48:	d2 22 20 10 	st  %o1, [ %o0 + 0x10 ]
40009a4c:	d8 3a 20 08 	std  %o4, [ %o0 + 8 ]
40009a50:	81 c3 e0 08 	retl 
40009a54:	c0 22 00 00 	clr  [ %o0 ]

40009a58 <_ZN11Cyg_CounterD2Ev>:
40009a58:	c2 02 00 00 	ld  [ %o0 ], %g1
40009a5c:	80 a0 60 00 	cmp  %g1, 0
40009a60:	02 80 00 11 	be  40009aa4 <_ZN11Cyg_CounterD2Ev+0x4c>
40009a64:	98 10 00 01 	mov  %g1, %o4
40009a68:	d6 03 00 00 	ld  [ %o4 ], %o3
40009a6c:	80 a2 c0 0c 	cmp  %o3, %o4
40009a70:	02 80 00 0c 	be  40009aa0 <_ZN11Cyg_CounterD2Ev+0x48>
40009a74:	80 a2 e0 00 	cmp  %o3, 0
40009a78:	c2 03 20 04 	ld  [ %o4 + 4 ], %g1
40009a7c:	c2 22 e0 04 	st  %g1, [ %o3 + 4 ]
40009a80:	da 03 20 04 	ld  [ %o4 + 4 ], %o5
40009a84:	d6 23 40 00 	st  %o3, [ %o5 ]
40009a88:	d8 23 00 00 	st  %o4, [ %o4 ]
40009a8c:	d8 23 20 04 	st  %o4, [ %o4 + 4 ]
40009a90:	98 10 00 0b 	mov  %o3, %o4
40009a94:	12 bf ff f5 	bne  40009a68 <_ZN11Cyg_CounterD2Ev+0x10>
40009a98:	d6 22 00 00 	st  %o3, [ %o0 ]
40009a9c:	30 80 00 02 	b,a   40009aa4 <_ZN11Cyg_CounterD2Ev+0x4c>
40009aa0:	c0 22 00 00 	clr  [ %o0 ]
40009aa4:	81 c3 e0 08 	retl 
40009aa8:	01 00 00 00 	nop 

40009aac <_ZN9Cyg_Alarm11synchronizeEv>:
40009aac:	9d e3 bf 98 	save  %sp, -104, %sp
40009ab0:	de 06 20 20 	ld  [ %i0 + 0x20 ], %o7
40009ab4:	e8 06 20 24 	ld  [ %i0 + 0x24 ], %l4
40009ab8:	80 93 c0 14 	orcc  %o7, %l4, %g0
40009abc:	02 80 00 1e 	be  40009b34 <_ZN9Cyg_Alarm11synchronizeEv+0x88>
40009ac0:	01 00 00 00 	nop 
40009ac4:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
40009ac8:	e0 1e 20 20 	ldd  [ %i0 + 0x20 ], %l0
40009acc:	d8 18 60 08 	ldd  [ %g1 + 8 ], %o4
40009ad0:	9a 83 40 11 	addcc  %o5, %l1, %o5
40009ad4:	98 43 00 10 	addx  %o4, %l0, %o4
40009ad8:	e4 1e 20 18 	ldd  [ %i0 + 0x18 ], %l2
40009adc:	92 a3 40 13 	subcc  %o5, %l3, %o1
40009ae0:	90 63 00 12 	subx  %o4, %l2, %o0
40009ae4:	94 10 00 10 	mov  %l0, %o2
40009ae8:	80 a3 c0 08 	cmp  %o7, %o0
40009aec:	0a 80 00 07 	bcs  40009b08 <_ZN9Cyg_Alarm11synchronizeEv+0x5c>
40009af0:	96 10 00 11 	mov  %l1, %o3
40009af4:	80 a3 c0 08 	cmp  %o7, %o0
40009af8:	12 80 00 0f 	bne  40009b34 <_ZN9Cyg_Alarm11synchronizeEv+0x88>
40009afc:	80 a5 00 09 	cmp  %l4, %o1
40009b00:	1a 80 00 0d 	bcc  40009b34 <_ZN9Cyg_Alarm11synchronizeEv+0x88>
40009b04:	01 00 00 00 	nop 
40009b08:	92 82 7f ff 	addcc  %o1, -1, %o1
40009b0c:	40 00 06 fe 	call  4000b704 <__udivdi3>
40009b10:	90 42 3f ff 	addx  %o0, -1, %o0
40009b14:	94 10 00 08 	mov  %o0, %o2
40009b18:	96 10 00 09 	mov  %o1, %o3
40009b1c:	90 10 00 10 	mov  %l0, %o0
40009b20:	40 00 06 ae 	call  4000b5d8 <__muldi3>
40009b24:	92 10 00 11 	mov  %l1, %o1
40009b28:	92 84 c0 09 	addcc  %l3, %o1, %o1
40009b2c:	90 44 80 08 	addx  %l2, %o0, %o0
40009b30:	d0 3e 20 18 	std  %o0, [ %i0 + 0x18 ]
40009b34:	81 c7 e0 08 	ret 
40009b38:	81 e8 00 00 	restore 

40009b3c <_ZN11Cyg_Counter9add_alarmEP9Cyg_Alarm>:
40009b3c:	9d e3 bf 98 	save  %sp, -104, %sp
40009b40:	d8 06 60 18 	ld  [ %i1 + 0x18 ], %o4
40009b44:	da 06 20 08 	ld  [ %i0 + 8 ], %o5
40009b48:	82 10 20 01 	mov  1, %g1
40009b4c:	80 a3 00 0d 	cmp  %o4, %o5
40009b50:	18 80 00 19 	bgu  40009bb4 <_ZN11Cyg_Counter9add_alarmEP9Cyg_Alarm+0x78>
40009b54:	c2 26 60 28 	st  %g1, [ %i1 + 0x28 ]
40009b58:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
40009b5c:	80 a3 00 01 	cmp  %o4, %g1
40009b60:	02 80 00 20 	be  40009be0 <_ZN11Cyg_Counter9add_alarmEP9Cyg_Alarm+0xa4>
40009b64:	90 10 00 19 	mov  %i1, %o0
40009b68:	c2 06 60 0c 	ld  [ %i1 + 0xc ], %g1
40009b6c:	9f c0 40 00 	call  %g1
40009b70:	d2 06 60 10 	ld  [ %i1 + 0x10 ], %o1
40009b74:	da 06 60 20 	ld  [ %i1 + 0x20 ], %o5
40009b78:	c2 06 60 24 	ld  [ %i1 + 0x24 ], %g1
40009b7c:	80 93 40 01 	orcc  %o5, %g1, %g0
40009b80:	22 80 00 28 	be,a   40009c20 <_ZN11Cyg_Counter9add_alarmEP9Cyg_Alarm+0xe4>
40009b84:	c0 26 60 28 	clr  [ %i1 + 0x28 ]
40009b88:	c2 06 60 28 	ld  [ %i1 + 0x28 ], %g1
40009b8c:	80 a0 60 00 	cmp  %g1, 0
40009b90:	22 80 00 24 	be,a   40009c20 <_ZN11Cyg_Counter9add_alarmEP9Cyg_Alarm+0xe4>
40009b94:	c0 26 60 28 	clr  [ %i1 + 0x28 ]
40009b98:	d8 1e 60 18 	ldd  [ %i1 + 0x18 ], %o4
40009b9c:	d4 1e 60 20 	ldd  [ %i1 + 0x20 ], %o2
40009ba0:	9a 83 40 0b 	addcc  %o5, %o3, %o5
40009ba4:	98 43 00 0a 	addx  %o4, %o2, %o4
40009ba8:	d8 3e 60 18 	std  %o4, [ %i1 + 0x18 ]
40009bac:	7f ff ff c0 	call  40009aac <_ZN9Cyg_Alarm11synchronizeEv>
40009bb0:	90 10 00 19 	mov  %i1, %o0
40009bb4:	da 06 00 00 	ld  [ %i0 ], %o5
40009bb8:	80 a3 60 00 	cmp  %o5, 0
40009bbc:	22 80 00 19 	be,a   40009c20 <_ZN11Cyg_Counter9add_alarmEP9Cyg_Alarm+0xe4>
40009bc0:	f2 26 00 00 	st  %i1, [ %i0 ]
40009bc4:	c2 03 60 04 	ld  [ %o5 + 4 ], %g1
40009bc8:	c2 26 60 04 	st  %g1, [ %i1 + 4 ]
40009bcc:	c2 03 60 04 	ld  [ %o5 + 4 ], %g1
40009bd0:	da 26 40 00 	st  %o5, [ %i1 ]
40009bd4:	f2 23 60 04 	st  %i1, [ %o5 + 4 ]
40009bd8:	10 80 00 12 	b  40009c20 <_ZN11Cyg_Counter9add_alarmEP9Cyg_Alarm+0xe4>
40009bdc:	f2 20 40 00 	st  %i1, [ %g1 ]
40009be0:	da 06 60 1c 	ld  [ %i1 + 0x1c ], %o5
40009be4:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40009be8:	80 a3 40 01 	cmp  %o5, %g1
40009bec:	38 bf ff f3 	bgu,a   40009bb8 <_ZN11Cyg_Counter9add_alarmEP9Cyg_Alarm+0x7c>
40009bf0:	da 06 00 00 	ld  [ %i0 ], %o5
40009bf4:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40009bf8:	c2 06 60 0c 	ld  [ %i1 + 0xc ], %g1
40009bfc:	90 10 00 19 	mov  %i1, %o0
40009c00:	9f c0 40 00 	call  %g1
40009c04:	d2 06 60 10 	ld  [ %i1 + 0x10 ], %o1
40009c08:	da 06 60 20 	ld  [ %i1 + 0x20 ], %o5
40009c0c:	c2 06 60 24 	ld  [ %i1 + 0x24 ], %g1
40009c10:	80 93 40 01 	orcc  %o5, %g1, %g0
40009c14:	32 bf ff de 	bne,a   40009b8c <_ZN11Cyg_Counter9add_alarmEP9Cyg_Alarm+0x50>
40009c18:	c2 06 60 28 	ld  [ %i1 + 0x28 ], %g1
40009c1c:	c0 26 60 28 	clr  [ %i1 + 0x28 ]
40009c20:	81 c7 e0 08 	ret 
40009c24:	81 e8 00 00 	restore 

40009c28 <_ZN11Cyg_Counter4tickEj>:
40009c28:	9d e3 bf 98 	save  %sp, -104, %sp
40009c2c:	b2 06 7f ff 	add  %i1, -1, %i1
40009c30:	80 a6 7f ff 	cmp  %i1, -1
40009c34:	02 80 00 59 	be  40009d98 <_ZN11Cyg_Counter4tickEj+0x170>
40009c38:	23 10 00 37 	sethi  %hi(0x4000dc00), %l1
40009c3c:	c2 04 60 88 	ld  [ %l1 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
40009c40:	82 00 60 01 	inc  %g1
40009c44:	c2 24 60 88 	st  %g1, [ %l1 + 0x88 ]
40009c48:	d4 1e 20 08 	ldd  [ %i0 + 8 ], %o2
40009c4c:	d8 06 20 10 	ld  [ %i0 + 0x10 ], %o4
40009c50:	9a 82 c0 0c 	addcc  %o3, %o4, %o5
40009c54:	98 42 a0 00 	addx  %o2, 0, %o4
40009c58:	d8 3e 20 08 	std  %o4, [ %i0 + 8 ]
40009c5c:	d6 06 00 00 	ld  [ %i0 ], %o3
40009c60:	10 80 00 15 	b  40009cb4 <_ZN11Cyg_Counter4tickEj+0x8c>
40009c64:	a0 10 00 0b 	mov  %o3, %l0
40009c68:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
40009c6c:	da 04 20 18 	ld  [ %l0 + 0x18 ], %o5
40009c70:	80 a3 40 01 	cmp  %o5, %g1
40009c74:	18 80 00 0b 	bgu  40009ca0 <_ZN11Cyg_Counter4tickEj+0x78>
40009c78:	d8 04 00 00 	ld  [ %l0 ], %o4
40009c7c:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
40009c80:	80 a3 40 01 	cmp  %o5, %g1
40009c84:	12 80 00 1e 	bne  40009cfc <_ZN11Cyg_Counter4tickEj+0xd4>
40009c88:	80 a2 c0 10 	cmp  %o3, %l0
40009c8c:	da 06 20 0c 	ld  [ %i0 + 0xc ], %o5
40009c90:	c2 04 20 1c 	ld  [ %l0 + 0x1c ], %g1
40009c94:	80 a0 40 0d 	cmp  %g1, %o5
40009c98:	08 80 00 17 	bleu  40009cf4 <_ZN11Cyg_Counter4tickEj+0xcc>
40009c9c:	01 00 00 00 	nop 
40009ca0:	80 a2 c0 0c 	cmp  %o3, %o4
40009ca4:	02 80 00 07 	be  40009cc0 <_ZN11Cyg_Counter4tickEj+0x98>
40009ca8:	80 a4 00 0c 	cmp  %l0, %o4
40009cac:	02 80 00 05 	be  40009cc0 <_ZN11Cyg_Counter4tickEj+0x98>
40009cb0:	a0 10 00 0c 	mov  %o4, %l0
40009cb4:	80 a4 20 00 	cmp  %l0, 0
40009cb8:	12 bf ff ec 	bne  40009c68 <_ZN11Cyg_Counter4tickEj+0x40>
40009cbc:	01 00 00 00 	nop 
40009cc0:	c2 04 60 88 	ld  [ %l1 + 0x88 ], %g1
40009cc4:	9a 80 7f ff 	addcc  %g1, -1, %o5
40009cc8:	02 80 00 08 	be  40009ce8 <_ZN11Cyg_Counter4tickEj+0xc0>
40009ccc:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40009cd0:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
40009cd4:	b2 06 7f ff 	add  %i1, -1, %i1
40009cd8:	80 a6 7f ff 	cmp  %i1, -1
40009cdc:	12 bf ff d8 	bne  40009c3c <_ZN11Cyg_Counter4tickEj+0x14>
40009ce0:	01 00 00 00 	nop 
40009ce4:	30 80 00 2d 	b,a   40009d98 <_ZN11Cyg_Counter4tickEj+0x170>
40009ce8:	7f ff f2 1d 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
40009cec:	90 10 20 00 	clr  %o0
40009cf0:	30 bf ff f9 	b,a   40009cd4 <_ZN11Cyg_Counter4tickEj+0xac>
40009cf4:	c2 06 20 0c 	ld  [ %i0 + 0xc ], %g1
40009cf8:	80 a2 c0 10 	cmp  %o3, %l0
40009cfc:	02 80 00 1d 	be  40009d70 <_ZN11Cyg_Counter4tickEj+0x148>
40009d00:	80 a3 00 10 	cmp  %o4, %l0
40009d04:	c2 04 20 04 	ld  [ %l0 + 4 ], %g1
40009d08:	c2 23 20 04 	st  %g1, [ %o4 + 4 ]
40009d0c:	da 04 20 04 	ld  [ %l0 + 4 ], %o5
40009d10:	d8 23 40 00 	st  %o4, [ %o5 ]
40009d14:	e0 24 20 04 	st  %l0, [ %l0 + 4 ]
40009d18:	e0 24 00 00 	st  %l0, [ %l0 ]
40009d1c:	da 04 20 20 	ld  [ %l0 + 0x20 ], %o5
40009d20:	c2 04 20 24 	ld  [ %l0 + 0x24 ], %g1
40009d24:	80 93 40 01 	orcc  %o5, %g1, %g0
40009d28:	32 80 00 09 	bne,a   40009d4c <_ZN11Cyg_Counter4tickEj+0x124>
40009d2c:	d8 1c 20 18 	ldd  [ %l0 + 0x18 ], %o4
40009d30:	c0 24 20 28 	clr  [ %l0 + 0x28 ]
40009d34:	90 10 00 10 	mov  %l0, %o0
40009d38:	c2 04 20 0c 	ld  [ %l0 + 0xc ], %g1
40009d3c:	9f c0 40 00 	call  %g1
40009d40:	d2 04 20 10 	ld  [ %l0 + 0x10 ], %o1
40009d44:	10 bf ff c7 	b  40009c60 <_ZN11Cyg_Counter4tickEj+0x38>
40009d48:	d6 06 00 00 	ld  [ %i0 ], %o3
40009d4c:	d4 1c 20 20 	ldd  [ %l0 + 0x20 ], %o2
40009d50:	9a 83 40 0b 	addcc  %o5, %o3, %o5
40009d54:	98 43 00 0a 	addx  %o4, %o2, %o4
40009d58:	d8 3c 20 18 	std  %o4, [ %l0 + 0x18 ]
40009d5c:	90 10 00 18 	mov  %i0, %o0
40009d60:	7f ff ff 77 	call  40009b3c <_ZN11Cyg_Counter9add_alarmEP9Cyg_Alarm>
40009d64:	92 10 00 10 	mov  %l0, %o1
40009d68:	10 bf ff f4 	b  40009d38 <_ZN11Cyg_Counter4tickEj+0x110>
40009d6c:	90 10 00 10 	mov  %l0, %o0
40009d70:	22 bf ff eb 	be,a   40009d1c <_ZN11Cyg_Counter4tickEj+0xf4>
40009d74:	c0 26 00 00 	clr  [ %i0 ]
40009d78:	c2 04 20 04 	ld  [ %l0 + 4 ], %g1
40009d7c:	c2 23 20 04 	st  %g1, [ %o4 + 4 ]
40009d80:	da 04 20 04 	ld  [ %l0 + 4 ], %o5
40009d84:	d8 23 40 00 	st  %o4, [ %o5 ]
40009d88:	e0 24 20 04 	st  %l0, [ %l0 + 4 ]
40009d8c:	e0 24 00 00 	st  %l0, [ %l0 ]
40009d90:	10 bf ff e3 	b  40009d1c <_ZN11Cyg_Counter4tickEj+0xf4>
40009d94:	d8 26 00 00 	st  %o4, [ %i0 ]
40009d98:	81 c7 e0 08 	ret 
40009d9c:	81 e8 00 00 	restore 

40009da0 <_ZN11Cyg_Counter9rem_alarmEP9Cyg_Alarm>:
40009da0:	c2 02 00 00 	ld  [ %o0 ], %g1
40009da4:	80 a0 40 09 	cmp  %g1, %o1
40009da8:	02 80 00 0a 	be  40009dd0 <_ZN11Cyg_Counter9rem_alarmEP9Cyg_Alarm+0x30>
40009dac:	80 a2 60 00 	cmp  %o1, 0
40009db0:	c2 02 40 00 	ld  [ %o1 ], %g1
40009db4:	da 02 60 04 	ld  [ %o1 + 4 ], %o5
40009db8:	da 20 60 04 	st  %o5, [ %g1 + 4 ]
40009dbc:	d8 02 60 04 	ld  [ %o1 + 4 ], %o4
40009dc0:	c2 23 00 00 	st  %g1, [ %o4 ]
40009dc4:	d2 22 60 04 	st  %o1, [ %o1 + 4 ]
40009dc8:	10 80 00 0f 	b  40009e04 <_ZN11Cyg_Counter9rem_alarmEP9Cyg_Alarm+0x64>
40009dcc:	d2 22 40 00 	st  %o1, [ %o1 ]
40009dd0:	02 80 00 0d 	be  40009e04 <_ZN11Cyg_Counter9rem_alarmEP9Cyg_Alarm+0x64>
40009dd4:	01 00 00 00 	nop 
40009dd8:	d8 02 40 00 	ld  [ %o1 ], %o4
40009ddc:	80 a3 00 09 	cmp  %o4, %o1
40009de0:	22 80 00 09 	be,a   40009e04 <_ZN11Cyg_Counter9rem_alarmEP9Cyg_Alarm+0x64>
40009de4:	c0 22 00 00 	clr  [ %o0 ]
40009de8:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
40009dec:	c2 23 20 04 	st  %g1, [ %o4 + 4 ]
40009df0:	da 02 60 04 	ld  [ %o1 + 4 ], %o5
40009df4:	d8 23 40 00 	st  %o4, [ %o5 ]
40009df8:	d2 22 60 04 	st  %o1, [ %o1 + 4 ]
40009dfc:	d2 22 40 00 	st  %o1, [ %o1 ]
40009e00:	d8 22 00 00 	st  %o4, [ %o0 ]
40009e04:	81 c3 e0 08 	retl 
40009e08:	c0 22 60 28 	clr  [ %o1 + 0x28 ]

40009e0c <_ZN9Cyg_Alarm7disableEv>:
40009e0c:	9d e3 bf 98 	save  %sp, -104, %sp
40009e10:	21 10 00 37 	sethi  %hi(0x4000dc00), %l0
40009e14:	c2 04 20 88 	ld  [ %l0 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
40009e18:	82 00 60 01 	inc  %g1
40009e1c:	c2 24 20 88 	st  %g1, [ %l0 + 0x88 ]
40009e20:	c2 06 20 28 	ld  [ %i0 + 0x28 ], %g1
40009e24:	80 a0 60 00 	cmp  %g1, 0
40009e28:	12 80 00 08 	bne  40009e48 <_ZN9Cyg_Alarm7disableEv+0x3c>
40009e2c:	92 10 00 18 	mov  %i0, %o1
40009e30:	c2 04 20 88 	ld  [ %l0 + 0x88 ], %g1
40009e34:	82 80 7f ff 	addcc  %g1, -1, %g1
40009e38:	02 80 00 0a 	be  40009e60 <_ZN9Cyg_Alarm7disableEv+0x54>
40009e3c:	90 10 20 00 	clr  %o0
40009e40:	c2 24 20 88 	st  %g1, [ %l0 + 0x88 ]
40009e44:	30 80 00 09 	b,a   40009e68 <_ZN9Cyg_Alarm7disableEv+0x5c>
40009e48:	7f ff ff d6 	call  40009da0 <_ZN11Cyg_Counter9rem_alarmEP9Cyg_Alarm>
40009e4c:	d0 06 20 08 	ld  [ %i0 + 8 ], %o0
40009e50:	c2 04 20 88 	ld  [ %l0 + 0x88 ], %g1
40009e54:	82 80 7f ff 	addcc  %g1, -1, %g1
40009e58:	12 bf ff fa 	bne  40009e40 <_ZN9Cyg_Alarm7disableEv+0x34>
40009e5c:	90 10 20 00 	clr  %o0
40009e60:	7f ff f1 bf 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
40009e64:	01 00 00 00 	nop 
40009e68:	81 c7 e0 08 	ret 
40009e6c:	81 e8 00 00 	restore 

40009e70 <_ZN9Cyg_ClockC2ENS_14cyg_resolutionE>:
40009e70:	9d e3 bf 98 	save  %sp, -104, %sp
40009e74:	90 10 00 18 	mov  %i0, %o0
40009e78:	7f ff fe f2 	call  40009a40 <_ZN11Cyg_CounterC2Ej>
40009e7c:	92 10 20 01 	mov  1, %o1
40009e80:	c2 06 40 00 	ld  [ %i1 ], %g1
40009e84:	c2 26 20 14 	st  %g1, [ %i0 + 0x14 ]
40009e88:	da 06 60 04 	ld  [ %i1 + 4 ], %o5
40009e8c:	da 26 20 18 	st  %o5, [ %i0 + 0x18 ]
40009e90:	81 c7 e0 08 	ret 
40009e94:	81 e8 00 00 	restore 

40009e98 <_ZN9Cyg_ClockD2Ev>:
40009e98:	9d e3 bf 98 	save  %sp, -104, %sp
40009e9c:	7f ff fe ef 	call  40009a58 <_ZN11Cyg_CounterD2Ev>
40009ea0:	90 10 00 18 	mov  %i0, %o0
40009ea4:	01 00 00 00 	nop 
40009ea8:	81 c7 e0 08 	ret 
40009eac:	81 e8 00 00 	restore 

40009eb0 <_ZN9Cyg_AlarmD2Ev>:
40009eb0:	9d e3 bf 98 	save  %sp, -104, %sp
40009eb4:	7f ff ff d6 	call  40009e0c <_ZN9Cyg_Alarm7disableEv>
40009eb8:	90 10 00 18 	mov  %i0, %o0
40009ebc:	d8 06 00 00 	ld  [ %i0 ], %o4
40009ec0:	80 a3 00 18 	cmp  %o4, %i0
40009ec4:	02 80 00 08 	be  40009ee4 <_ZN9Cyg_AlarmD2Ev+0x34>
40009ec8:	01 00 00 00 	nop 
40009ecc:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
40009ed0:	c2 23 20 04 	st  %g1, [ %o4 + 4 ]
40009ed4:	da 06 20 04 	ld  [ %i0 + 4 ], %o5
40009ed8:	d8 23 40 00 	st  %o4, [ %o5 ]
40009edc:	f0 26 00 00 	st  %i0, [ %i0 ]
40009ee0:	f0 26 20 04 	st  %i0, [ %i0 + 4 ]
40009ee4:	81 c7 e0 08 	ret 
40009ee8:	81 e8 00 00 	restore 

40009eec <_ZN9Cyg_AlarmC2EP11Cyg_CounterPFvPS_jEj>:
40009eec:	98 10 20 00 	clr  %o4
40009ef0:	9a 10 20 00 	clr  %o5
40009ef4:	d2 22 20 08 	st  %o1, [ %o0 + 8 ]
40009ef8:	d4 22 20 0c 	st  %o2, [ %o0 + 0xc ]
40009efc:	d6 22 20 10 	st  %o3, [ %o0 + 0x10 ]
40009f00:	d8 3a 20 20 	std  %o4, [ %o0 + 0x20 ]
40009f04:	c0 22 20 28 	clr  [ %o0 + 0x28 ]
40009f08:	d0 22 20 04 	st  %o0, [ %o0 + 4 ]
40009f0c:	d0 22 00 00 	st  %o0, [ %o0 ]
40009f10:	81 c3 e0 08 	retl 
40009f14:	d8 3a 20 18 	std  %o4, [ %o0 + 0x18 ]

40009f18 <_ZN17Cyg_RealTimeClockC1Ev>:
40009f18:	9d e3 bf 90 	save  %sp, -112, %sp
40009f1c:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40009f20:	96 10 60 b0 	or  %g1, 0xb0, %o3	! 4000dcb0 <rtc_resolution>
40009f24:	da 00 60 b0 	ld  [ %g1 + 0xb0 ], %o5
40009f28:	d8 02 e0 04 	ld  [ %o3 + 4 ], %o4
40009f2c:	da 27 bf f0 	st  %o5, [ %fp + -16 ]
40009f30:	d8 27 bf f4 	st  %o4, [ %fp + -12 ]
40009f34:	92 07 bf f0 	add  %fp, -16, %o1
40009f38:	7f ff ff ce 	call  40009e70 <_ZN9Cyg_ClockC2ENS_14cyg_resolutionE>
40009f3c:	90 10 00 18 	mov  %i0, %o0
40009f40:	7f ff e6 6e 	call  400038f8 <hal_sparc_leon3_clock_irqnr>
40009f44:	a0 06 20 1c 	add  %i0, 0x1c, %l0
40009f48:	92 10 00 08 	mov  %o0, %o1
40009f4c:	19 10 00 27 	sethi  %hi(0x40009c00), %o4
40009f50:	1b 10 00 27 	sethi  %hi(0x40009c00), %o5
40009f54:	98 13 23 a0 	or  %o4, 0x3a0, %o4
40009f58:	9a 13 63 bc 	or  %o5, 0x3bc, %o5
40009f5c:	94 10 20 01 	mov  1, %o2
40009f60:	96 10 00 18 	mov  %i0, %o3
40009f64:	7f ff ef 79 	call  40005d48 <_ZN13Cyg_InterruptC1EjijPFjjjEPFvjjjE>
40009f68:	90 10 00 10 	mov  %l0, %o0
40009f6c:	11 00 00 09 	sethi  %hi(0x2400), %o0
40009f70:	7f ff e6 4f 	call  400038ac <hal_sparc_leon3_clock_init>
40009f74:	90 12 23 0f 	or  %o0, 0x30f, %o0	! 270f <rom_vectors-0x3fffd8f1>
40009f78:	7f ff ef f5 	call  40005f4c <_ZN13Cyg_Interrupt6attachEv>
40009f7c:	90 10 00 10 	mov  %l0, %o0
40009f80:	7f ff e6 5e 	call  400038f8 <hal_sparc_leon3_clock_irqnr>
40009f84:	01 00 00 00 	nop 
40009f88:	7f ff f0 24 	call  40006018 <_ZN13Cyg_Interrupt16unmask_interruptEj>
40009f8c:	01 00 00 00 	nop 
40009f90:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
40009f94:	f0 20 60 b8 	st  %i0, [ %g1 + 0xb8 ]	! 4000dcb8 <_ZN9Cyg_Clock15real_time_clockE>
40009f98:	81 c7 e0 08 	ret 
40009f9c:	81 e8 00 00 	restore 

40009fa0 <_ZN17Cyg_RealTimeClock3isrEjj>:
40009fa0:	9d e3 bf 98 	save  %sp, -104, %sp
40009fa4:	7f ff e6 55 	call  400038f8 <hal_sparc_leon3_clock_irqnr>
40009fa8:	b0 10 20 03 	mov  3, %i0
40009fac:	7f ff f0 2c 	call  4000605c <_ZN13Cyg_Interrupt21acknowledge_interruptEj>
40009fb0:	01 00 00 00 	nop 
40009fb4:	81 c7 e0 08 	ret 
40009fb8:	81 e8 00 00 	restore 

40009fbc <_ZN17Cyg_RealTimeClock3dsrEjjj>:
40009fbc:	9d e3 bf 98 	save  %sp, -104, %sp
40009fc0:	90 10 00 1a 	mov  %i2, %o0
40009fc4:	92 10 00 19 	mov  %i1, %o1
40009fc8:	7f ff ff 18 	call  40009c28 <_ZN11Cyg_Counter4tickEj>
40009fcc:	31 10 00 40 	sethi  %hi(0x40010000), %i0
40009fd0:	7f ff f1 3c 	call  400064c0 <_ZN28Cyg_Scheduler_Implementation9timesliceEv>
40009fd4:	91 ee 22 18 	restore  %i0, 0x218, %o0
40009fd8:	01 00 00 00 	nop 

40009fdc <_Z41__static_initialization_and_destruction_0ii>:
40009fdc:	9d e3 bf 98 	save  %sp, -104, %sp
40009fe0:	03 00 00 0d 	sethi  %hi(0x3400), %g1
40009fe4:	82 10 62 b0 	or  %g1, 0x2b0, %g1	! 36b0 <rom_vectors-0x3fffc950>
40009fe8:	b2 1e 40 01 	xor  %i1, %g1, %i1
40009fec:	80 a0 00 19 	cmp  %g0, %i1
40009ff0:	b2 60 3f ff 	subx  %g0, -1, %i1
40009ff4:	82 1e 20 01 	xor  %i0, 1, %g1
40009ff8:	80 a0 00 01 	cmp  %g0, %g1
40009ffc:	9a 60 3f ff 	subx  %g0, -1, %o5
4000a000:	11 10 00 4c 	sethi  %hi(0x40013000), %o0
4000a004:	80 8e 40 0d 	btst  %i1, %o5
4000a008:	12 80 00 0a 	bne  4000a030 <_Z41__static_initialization_and_destruction_0ii+0x54>
4000a00c:	90 12 23 98 	or  %o0, 0x398, %o0
4000a010:	03 10 00 4c 	sethi  %hi(0x40013000), %g1
4000a014:	a0 10 63 98 	or  %g1, 0x398, %l0	! 40013398 <_ZN17Cyg_RealTimeClock3rtcE>
4000a018:	80 a0 00 18 	cmp  %g0, %i0
4000a01c:	82 60 3f ff 	subx  %g0, -1, %g1
4000a020:	80 8e 40 01 	btst  %i1, %g1
4000a024:	02 80 00 10 	be  4000a064 <_Z41__static_initialization_and_destruction_0ii+0x88>
4000a028:	90 04 20 1c 	add  %l0, 0x1c, %o0
4000a02c:	30 80 00 0a 	b,a   4000a054 <_Z41__static_initialization_and_destruction_0ii+0x78>
4000a030:	7f ff ff ba 	call  40009f18 <_ZN17Cyg_RealTimeClockC1Ev>
4000a034:	01 00 00 00 	nop 
4000a038:	03 10 00 4c 	sethi  %hi(0x40013000), %g1
4000a03c:	a0 10 63 98 	or  %g1, 0x398, %l0	! 40013398 <_ZN17Cyg_RealTimeClock3rtcE>
4000a040:	80 a0 00 18 	cmp  %g0, %i0
4000a044:	82 60 3f ff 	subx  %g0, -1, %g1
4000a048:	80 8e 40 01 	btst  %i1, %g1
4000a04c:	02 80 00 06 	be  4000a064 <_Z41__static_initialization_and_destruction_0ii+0x88>
4000a050:	90 04 20 1c 	add  %l0, 0x1c, %o0
4000a054:	7f ff ef 62 	call  40005ddc <_ZN13Cyg_InterruptD1Ev>
4000a058:	01 00 00 00 	nop 
4000a05c:	7f ff ff 8f 	call  40009e98 <_ZN9Cyg_ClockD2Ev>
4000a060:	90 10 00 10 	mov  %l0, %o0
4000a064:	01 00 00 00 	nop 
4000a068:	81 c7 e0 08 	ret 
4000a06c:	81 e8 00 00 	restore 

4000a070 <_GLOBAL__I.14000__ZN9Cyg_Clock15real_time_clockE>:
4000a070:	13 00 00 0d 	sethi  %hi(0x3400), %o1
4000a074:	92 12 62 b0 	or  %o1, 0x2b0, %o1	! 36b0 <rom_vectors-0x3fffc950>
4000a078:	90 10 20 01 	mov  1, %o0
4000a07c:	82 13 c0 00 	mov  %o7, %g1
4000a080:	7f ff ff d7 	call  40009fdc <_Z41__static_initialization_and_destruction_0ii>
4000a084:	9e 10 40 00 	mov  %g1, %o7
4000a088:	01 00 00 00 	nop 

4000a08c <_GLOBAL__D.14000__ZN9Cyg_Clock15real_time_clockE>:
4000a08c:	13 00 00 0d 	sethi  %hi(0x3400), %o1
4000a090:	92 12 62 b0 	or  %o1, 0x2b0, %o1	! 36b0 <rom_vectors-0x3fffc950>
4000a094:	90 10 20 00 	clr  %o0
4000a098:	82 13 c0 00 	mov  %o7, %g1
4000a09c:	7f ff ff d0 	call  40009fdc <_Z41__static_initialization_and_destruction_0ii>
4000a0a0:	9e 10 40 00 	mov  %g1, %o7
4000a0a4:	01 00 00 00 	nop 

4000a0a8 <malloc>:
4000a0a8:	9d e3 bf 98 	save  %sp, -104, %sp
4000a0ac:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
4000a0b0:	d0 00 60 bc 	ld  [ %g1 + 0xbc ], %o0	! 4000dcbc <cygmem_memalloc_heaps>
4000a0b4:	92 10 00 18 	mov  %i0, %o1
4000a0b8:	21 10 00 37 	sethi  %hi(0x4000dc00), %l0
4000a0bc:	c2 04 20 88 	ld  [ %l0 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
4000a0c0:	82 00 60 01 	inc  %g1
4000a0c4:	c2 24 20 88 	st  %g1, [ %l0 + 0x88 ]
4000a0c8:	40 00 01 df 	call  4000a844 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi>
4000a0cc:	01 00 00 00 	nop 
4000a0d0:	b0 10 00 08 	mov  %o0, %i0
4000a0d4:	c2 04 20 88 	ld  [ %l0 + 0x88 ], %g1
4000a0d8:	82 80 7f ff 	addcc  %g1, -1, %g1
4000a0dc:	02 80 00 04 	be  4000a0ec <malloc+0x44>
4000a0e0:	90 10 20 00 	clr  %o0
4000a0e4:	c2 24 20 88 	st  %g1, [ %l0 + 0x88 ]
4000a0e8:	30 80 00 03 	b,a   4000a0f4 <malloc+0x4c>
4000a0ec:	7f ff f1 1c 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
4000a0f0:	01 00 00 00 	nop 
4000a0f4:	81 c7 e0 08 	ret 
4000a0f8:	81 e8 00 00 	restore 

4000a0fc <free>:
4000a0fc:	9d e3 bf 98 	save  %sp, -104, %sp
4000a100:	92 10 00 18 	mov  %i0, %o1
4000a104:	80 a6 20 00 	cmp  %i0, 0
4000a108:	02 80 00 05 	be  4000a11c <free+0x20>
4000a10c:	94 10 20 00 	clr  %o2
4000a110:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
4000a114:	40 00 0c 0e 	call  4000d14c <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationE4freeEPhi>
4000a118:	d0 00 60 bc 	ld  [ %g1 + 0xbc ], %o0	! 4000dcbc <cygmem_memalloc_heaps>
4000a11c:	01 00 00 00 	nop 
4000a120:	81 c7 e0 08 	ret 
4000a124:	81 e8 00 00 	restore 

4000a128 <_Z41__static_initialization_and_destruction_0ii>:
4000a128:	9d e3 bf 98 	save  %sp, -104, %sp
4000a12c:	03 00 00 13 	sethi  %hi(0x4c00), %g1
4000a130:	82 10 61 bc 	or  %g1, 0x1bc, %g1	! 4dbc <rom_vectors-0x3fffb244>
4000a134:	b2 1e 40 01 	xor  %i1, %g1, %i1
4000a138:	80 a0 00 19 	cmp  %g0, %i1
4000a13c:	b2 60 3f ff 	subx  %g0, -1, %i1
4000a140:	82 1e 20 01 	xor  %i0, 1, %g1
4000a144:	80 a0 00 01 	cmp  %g0, %g1
4000a148:	9a 60 3f ff 	subx  %g0, -1, %o5
4000a14c:	13 10 00 4e 	sethi  %hi(0x40013800), %o1
4000a150:	11 10 00 4c 	sethi  %hi(0x40013000), %o0
4000a154:	92 12 61 08 	or  %o1, 0x108, %o1
4000a158:	80 8e 40 0d 	btst  %i1, %o5
4000a15c:	90 12 23 d0 	or  %o0, 0x3d0, %o0
4000a160:	12 80 00 09 	bne  4000a184 <_Z41__static_initialization_and_destruction_0ii+0x5c>
4000a164:	96 10 20 00 	clr  %o3
4000a168:	80 a0 00 18 	cmp  %g0, %i0
4000a16c:	82 60 3f ff 	subx  %g0, -1, %g1
4000a170:	11 10 00 4c 	sethi  %hi(0x40013000), %o0
4000a174:	80 8e 40 01 	btst  %i1, %g1
4000a178:	02 80 00 0f 	be  4000a1b4 <_Z41__static_initialization_and_destruction_0ii+0x8c>
4000a17c:	90 12 23 d0 	or  %o0, 0x3d0, %o0
4000a180:	30 80 00 0b 	b,a   4000a1ac <_Z41__static_initialization_and_destruction_0ii+0x84>
4000a184:	03 10 00 36 	sethi  %hi(0x4000d800), %g1
4000a188:	d4 00 61 00 	ld  [ %g1 + 0x100 ], %o2	! 4000d900 <cyg_hal_stack_top>
4000a18c:	40 00 0c 46 	call  4000d2a4 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationEC1EPhij>
4000a190:	94 22 80 09 	sub  %o2, %o1, %o2
4000a194:	80 a0 00 18 	cmp  %g0, %i0
4000a198:	82 60 3f ff 	subx  %g0, -1, %g1
4000a19c:	11 10 00 4c 	sethi  %hi(0x40013000), %o0
4000a1a0:	80 8e 40 01 	btst  %i1, %g1
4000a1a4:	02 80 00 04 	be  4000a1b4 <_Z41__static_initialization_and_destruction_0ii+0x8c>
4000a1a8:	90 12 23 d0 	or  %o0, 0x3d0, %o0
4000a1ac:	40 00 0c 47 	call  4000d2c8 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationED1Ev>
4000a1b0:	01 00 00 00 	nop 
4000a1b4:	01 00 00 00 	nop 
4000a1b8:	81 c7 e0 08 	ret 
4000a1bc:	81 e8 00 00 	restore 

4000a1c0 <_GLOBAL__I.19900_cygmem_pool_heap1>:
4000a1c0:	13 00 00 13 	sethi  %hi(0x4c00), %o1
4000a1c4:	92 12 61 bc 	or  %o1, 0x1bc, %o1	! 4dbc <rom_vectors-0x3fffb244>
4000a1c8:	90 10 20 01 	mov  1, %o0
4000a1cc:	82 13 c0 00 	mov  %o7, %g1
4000a1d0:	7f ff ff d6 	call  4000a128 <_Z41__static_initialization_and_destruction_0ii>
4000a1d4:	9e 10 40 00 	mov  %g1, %o7
4000a1d8:	01 00 00 00 	nop 

4000a1dc <_GLOBAL__D.19900_cygmem_pool_heap1>:
4000a1dc:	13 00 00 13 	sethi  %hi(0x4c00), %o1
4000a1e0:	92 12 61 bc 	or  %o1, 0x1bc, %o1	! 4dbc <rom_vectors-0x3fffb244>
4000a1e4:	90 10 20 00 	clr  %o0
4000a1e8:	82 13 c0 00 	mov  %o7, %g1
4000a1ec:	7f ff ff cf 	call  4000a128 <_Z41__static_initialization_and_destruction_0ii>
4000a1f0:	9e 10 40 00 	mov  %g1, %o7
4000a1f4:	01 00 00 00 	nop 

4000a1f8 <cyg_libc_invoke_main>:
4000a1f8:	9d e3 bf 90 	save  %sp, -112, %sp
4000a1fc:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
4000a200:	82 10 60 50 	or  %g1, 0x50, %g1	! 4000d450 <_etext+0xb8>
4000a204:	c2 27 bf f0 	st  %g1, [ %fp + -16 ]
4000a208:	92 07 bf f0 	add  %fp, -16, %o1
4000a20c:	c0 27 bf f4 	clr  [ %fp + -12 ]
4000a210:	7f ff df 0f 	call  40001e4c <main>
4000a214:	90 10 20 01 	mov  1, %o0
4000a218:	40 00 03 3f 	call  4000af14 <exit>
4000a21c:	01 00 00 00 	nop 
4000a220:	01 00 00 00 	nop 

4000a224 <cyg_libc_stdio_flush_all_but>:
4000a224:	9d e3 bf 78 	save  %sp, -136, %sp
4000a228:	98 10 20 00 	clr  %o4
4000a22c:	9a 10 20 00 	clr  %o5
4000a230:	ae 10 00 18 	mov  %i0, %l7
4000a234:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
4000a238:	d8 3f bf f0 	std  %o4, [ %fp + -16 ]
4000a23c:	d8 3f bf d8 	std  %o4, [ %fp + -40 ]
4000a240:	d8 3f bf e0 	std  %o4, [ %fp + -32 ]
4000a244:	d8 3f bf e8 	std  %o4, [ %fp + -24 ]
4000a248:	ac 10 60 c4 	or  %g1, 0xc4, %l6
4000a24c:	b6 10 20 00 	clr  %i3
4000a250:	b0 10 20 00 	clr  %i0
4000a254:	aa 07 bf f8 	add  %fp, -8, %l5
4000a258:	ba 10 20 01 	mov  1, %i5
4000a25c:	a6 10 20 00 	clr  %l3
4000a260:	80 a4 e0 08 	cmp  %l3, 8
4000a264:	9a 40 20 00 	addx  %g0, 0, %o5
4000a268:	80 a0 00 18 	cmp  %g0, %i0
4000a26c:	82 60 3f ff 	subx  %g0, -1, %g1
4000a270:	80 88 40 0d 	btst  %g1, %o5
4000a274:	02 80 00 40 	be  4000a374 <cyg_libc_stdio_flush_all_but+0x150>
4000a278:	b8 10 20 00 	clr  %i4
4000a27c:	a3 2c e0 02 	sll  %l3, 2, %l1
4000a280:	a0 04 40 15 	add  %l1, %l5, %l0
4000a284:	c2 04 3f e0 	ld  [ %l0 + -32 ], %g1
4000a288:	80 a0 60 00 	cmp  %g1, 0
4000a28c:	02 80 00 0c 	be  4000a2bc <cyg_libc_stdio_flush_all_but+0x98>
4000a290:	29 10 00 4e 	sethi  %hi(0x40013800), %l4
4000a294:	a6 04 e0 01 	inc  %l3
4000a298:	80 a4 e0 08 	cmp  %l3, 8
4000a29c:	9a 40 20 00 	addx  %g0, 0, %o5
4000a2a0:	80 a0 00 18 	cmp  %g0, %i0
4000a2a4:	82 60 3f ff 	subx  %g0, -1, %g1
4000a2a8:	80 88 40 0d 	btst  %g1, %o5
4000a2ac:	32 bf ff f5 	bne,a   4000a280 <cyg_libc_stdio_flush_all_but+0x5c>
4000a2b0:	a3 2c e0 02 	sll  %l3, 2, %l1
4000a2b4:	10 80 00 31 	b  4000a378 <cyg_libc_stdio_flush_all_but+0x154>
4000a2b8:	80 a0 00 18 	cmp  %g0, %i0
4000a2bc:	7f ff f1 d2 	call  40006a04 <_ZN9Cyg_Mutex4lockEv>
4000a2c0:	90 15 20 6c 	or  %l4, 0x6c, %o0
4000a2c4:	80 a2 20 00 	cmp  %o0, 0
4000a2c8:	22 80 00 2b 	be,a   4000a374 <cyg_libc_stdio_flush_all_but+0x150>
4000a2cc:	b0 10 20 04 	mov  4, %i0
4000a2d0:	e4 05 80 11 	ld  [ %l6 + %l1 ], %l2
4000a2d4:	80 a0 00 12 	cmp  %g0, %l2
4000a2d8:	82 60 3f ff 	subx  %g0, -1, %g1
4000a2dc:	9a 1c 80 17 	xor  %l2, %l7, %o5
4000a2e0:	80 a0 00 0d 	cmp  %g0, %o5
4000a2e4:	98 60 3f ff 	subx  %g0, -1, %o4
4000a2e8:	80 90 40 0c 	orcc  %g1, %o4, %g0
4000a2ec:	22 80 00 07 	be,a   4000a308 <cyg_libc_stdio_flush_all_but+0xe4>
4000a2f0:	da 04 a0 28 	ld  [ %l2 + 0x28 ], %o5
4000a2f4:	fa 24 3f e0 	st  %i5, [ %l0 + -32 ]
4000a2f8:	7f ff f2 56 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
4000a2fc:	90 15 20 6c 	or  %l4, 0x6c, %o0
4000a300:	10 bf ff e6 	b  4000a298 <cyg_libc_stdio_flush_all_but+0x74>
4000a304:	a6 04 e0 01 	inc  %l3
4000a308:	03 00 40 00 	sethi  %hi(0x1000000), %g1
4000a30c:	80 8b 40 01 	btst  %o5, %g1
4000a310:	12 bf ff fa 	bne  4000a2f8 <cyg_libc_stdio_flush_all_but+0xd4>
4000a314:	80 a6 e0 00 	cmp  %i3, 0
4000a318:	12 80 00 11 	bne  4000a35c <cyg_libc_stdio_flush_all_but+0x138>
4000a31c:	a0 04 a0 30 	add  %l2, 0x30, %l0
4000a320:	7f ff f2 26 	call  40006bb8 <_ZN9Cyg_Mutex7trylockEv>
4000a324:	90 10 00 10 	mov  %l0, %o0
4000a328:	80 a2 20 00 	cmp  %o0, 0
4000a32c:	22 80 00 0a 	be,a   4000a354 <cyg_libc_stdio_flush_all_but+0x130>
4000a330:	b8 10 20 01 	mov  1, %i4
4000a334:	7f ff f3 93 	call  40007180 <_ZN15Cyg_StdioStream21flush_output_unlockedEv>
4000a338:	90 10 00 12 	mov  %l2, %o0
4000a33c:	b0 10 00 08 	mov  %o0, %i0
4000a340:	7f ff f2 44 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
4000a344:	90 10 00 10 	mov  %l0, %o0
4000a348:	82 04 40 15 	add  %l1, %l5, %g1
4000a34c:	10 bf ff eb 	b  4000a2f8 <cyg_libc_stdio_flush_all_but+0xd4>
4000a350:	fa 20 7f e0 	st  %i5, [ %g1 + -32 ]
4000a354:	10 bf ff e9 	b  4000a2f8 <cyg_libc_stdio_flush_all_but+0xd4>
4000a358:	b6 10 20 01 	mov  1, %i3
4000a35c:	7f ff f1 aa 	call  40006a04 <_ZN9Cyg_Mutex4lockEv>
4000a360:	90 10 00 10 	mov  %l0, %o0
4000a364:	80 a2 20 00 	cmp  %o0, 0
4000a368:	12 bf ff f3 	bne  4000a334 <cyg_libc_stdio_flush_all_but+0x110>
4000a36c:	01 00 00 00 	nop 
4000a370:	30 bf ff ec 	b,a   4000a320 <cyg_libc_stdio_flush_all_but+0xfc>
4000a374:	80 a0 00 18 	cmp  %g0, %i0
4000a378:	82 60 3f ff 	subx  %g0, -1, %g1
4000a37c:	80 8f 00 01 	btst  %i4, %g1
4000a380:	12 bf ff b8 	bne  4000a260 <cyg_libc_stdio_flush_all_but+0x3c>
4000a384:	a6 10 20 00 	clr  %l3
4000a388:	81 c7 e0 08 	ret 
4000a38c:	81 e8 00 00 	restore 

4000a390 <fflush>:
4000a390:	9d e3 bf 98 	save  %sp, -104, %sp
4000a394:	90 10 20 00 	clr  %o0
4000a398:	80 a6 20 00 	cmp  %i0, 0
4000a39c:	02 80 00 13 	be  4000a3e8 <fflush+0x58>
4000a3a0:	a2 06 20 30 	add  %i0, 0x30, %l1
4000a3a4:	7f ff f1 98 	call  40006a04 <_ZN9Cyg_Mutex4lockEv>
4000a3a8:	90 10 00 11 	mov  %l1, %o0
4000a3ac:	80 a2 20 00 	cmp  %o0, 0
4000a3b0:	90 10 00 18 	mov  %i0, %o0
4000a3b4:	12 80 00 06 	bne  4000a3cc <fflush+0x3c>
4000a3b8:	a0 10 20 09 	mov  9, %l0
4000a3bc:	80 a4 20 00 	cmp  %l0, 0
4000a3c0:	02 80 00 11 	be  4000a404 <fflush+0x74>
4000a3c4:	b0 10 20 00 	clr  %i0
4000a3c8:	30 80 00 0c 	b,a   4000a3f8 <fflush+0x68>
4000a3cc:	7f ff f3 6d 	call  40007180 <_ZN15Cyg_StdioStream21flush_output_unlockedEv>
4000a3d0:	01 00 00 00 	nop 
4000a3d4:	a0 10 00 08 	mov  %o0, %l0
4000a3d8:	7f ff f2 1e 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
4000a3dc:	90 10 00 11 	mov  %l1, %o0
4000a3e0:	10 bf ff f8 	b  4000a3c0 <fflush+0x30>
4000a3e4:	80 a4 20 00 	cmp  %l0, 0
4000a3e8:	7f ff ff 8f 	call  4000a224 <cyg_libc_stdio_flush_all_but>
4000a3ec:	01 00 00 00 	nop 
4000a3f0:	10 bf ff f3 	b  4000a3bc <fflush+0x2c>
4000a3f4:	a0 10 00 08 	mov  %o0, %l0
4000a3f8:	7f ff fc a6 	call  40009690 <cyg_error_get_errno_p>
4000a3fc:	b0 10 3f ff 	mov  -1, %i0
4000a400:	e0 22 00 00 	st  %l0, [ %o0 ]
4000a404:	81 c7 e0 08 	ret 
4000a408:	81 e8 00 00 	restore 

4000a40c <_Z41__static_initialization_and_destruction_0ii>:
4000a40c:	9d e3 bf 90 	save  %sp, -112, %sp
4000a410:	03 00 00 36 	sethi  %hi(0xd800), %g1
4000a414:	82 10 62 c2 	or  %g1, 0x2c2, %g1	! dac2 <rom_vectors-0x3fff253e>
4000a418:	b2 1e 40 01 	xor  %i1, %g1, %i1
4000a41c:	80 a0 00 19 	cmp  %g0, %i1
4000a420:	b2 60 3f ff 	subx  %g0, -1, %i1
4000a424:	82 1e 20 01 	xor  %i0, 1, %g1
4000a428:	80 a0 00 01 	cmp  %g0, %g1
4000a42c:	9a 60 3f ff 	subx  %g0, -1, %o5
4000a430:	80 8e 40 0d 	btst  %i1, %o5
4000a434:	12 80 00 1d 	bne  4000a4a8 <_Z41__static_initialization_and_destruction_0ii+0x9c>
4000a438:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
4000a43c:	80 a0 00 18 	cmp  %g0, %i0
4000a440:	82 60 3f ff 	subx  %g0, -1, %g1
4000a444:	80 8e 40 01 	btst  %i1, %g1
4000a448:	02 80 00 41 	be  4000a54c <_Z41__static_initialization_and_destruction_0ii+0x140>
4000a44c:	33 10 00 4d 	sethi  %hi(0x40013400), %i1
4000a450:	a0 16 63 e4 	or  %i1, 0x3e4, %l0	! 400137e4 <cyg_libc_stdio_stderr>
4000a454:	03 10 00 33 	sethi  %hi(0x4000cc00), %g1
4000a458:	da 04 20 08 	ld  [ %l0 + 8 ], %o5
4000a45c:	82 10 63 60 	or  %g1, 0x360, %g1
4000a460:	80 a3 60 00 	cmp  %o5, 0
4000a464:	12 80 00 24 	bne  4000a4f4 <_Z41__static_initialization_and_destruction_0ii+0xe8>
4000a468:	c2 26 63 e4 	st  %g1, [ %i1 + 0x3e4 ]
4000a46c:	a0 16 63 e4 	or  %i1, 0x3e4, %l0
4000a470:	7f ff f1 4f 	call  400069ac <_ZN9Cyg_MutexD1Ev>
4000a474:	90 04 20 30 	add  %l0, 0x30, %o0
4000a478:	d0 04 20 14 	ld  [ %l0 + 0x14 ], %o0
4000a47c:	80 a2 20 00 	cmp  %o0, 0
4000a480:	02 80 00 07 	be  4000a49c <_Z41__static_initialization_and_destruction_0ii+0x90>
4000a484:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
4000a488:	c2 04 20 10 	ld  [ %l0 + 0x10 ], %g1
4000a48c:	80 a0 60 00 	cmp  %g1, 0
4000a490:	12 80 00 27 	bne  4000a52c <_Z41__static_initialization_and_destruction_0ii+0x120>
4000a494:	01 00 00 00 	nop 
4000a498:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
4000a49c:	82 10 61 10 	or  %g1, 0x110, %g1	! 4000d110 <_ZTV16Cyg_OutputStream+0x8>
4000a4a0:	10 80 00 2b 	b  4000a54c <_Z41__static_initialization_and_destruction_0ii+0x140>
4000a4a4:	c2 26 63 e4 	st  %g1, [ %i1 + 0x3e4 ]
4000a4a8:	92 10 20 01 	mov  1, %o1
4000a4ac:	94 10 20 00 	clr  %o2
4000a4b0:	96 10 20 00 	clr  %o3
4000a4b4:	40 00 00 c0 	call  4000a7b4 <Cyg_libc_stdio_find_filename>
4000a4b8:	90 12 22 00 	or  %o0, 0x200, %o0
4000a4bc:	21 10 00 4d 	sethi  %hi(0x40013400), %l0
4000a4c0:	a0 14 23 e4 	or  %l0, 0x3e4, %l0	! 400137e4 <cyg_libc_stdio_stderr>
4000a4c4:	92 10 00 08 	mov  %o0, %o1
4000a4c8:	c0 23 a0 5c 	clr  [ %sp + 0x5c ]
4000a4cc:	c0 23 a0 60 	clr  [ %sp + 0x60 ]
4000a4d0:	90 10 00 10 	mov  %l0, %o0
4000a4d4:	94 10 20 01 	mov  1, %o2
4000a4d8:	96 10 20 00 	clr  %o3
4000a4dc:	98 10 20 00 	clr  %o4
4000a4e0:	7f ff f3 b1 	call  400073a4 <_ZN15Cyg_StdioStreamC1EPvNS_8OpenModeEiiijPh>
4000a4e4:	9a 10 3f f8 	mov  -8, %o5
4000a4e8:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
4000a4ec:	10 bf ff d4 	b  4000a43c <_Z41__static_initialization_and_destruction_0ii+0x30>
4000a4f0:	e0 20 60 cc 	st  %l0, [ %g1 + 0xcc ]	! 4000dccc <_ZN20Cyg_libc_stdio_files5filesE+0x8>
4000a4f4:	b0 04 20 30 	add  %l0, 0x30, %i0
4000a4f8:	7f ff f1 43 	call  40006a04 <_ZN9Cyg_Mutex4lockEv>
4000a4fc:	90 10 00 18 	mov  %i0, %o0
4000a500:	80 a2 20 00 	cmp  %o0, 0
4000a504:	22 bf ff db 	be,a   4000a470 <_Z41__static_initialization_and_destruction_0ii+0x64>
4000a508:	a0 16 63 e4 	or  %i1, 0x3e4, %l0
4000a50c:	c2 04 20 08 	ld  [ %l0 + 8 ], %g1
4000a510:	80 a0 60 00 	cmp  %g1, 0
4000a514:	12 80 00 0a 	bne  4000a53c <_Z41__static_initialization_and_destruction_0ii+0x130>
4000a518:	01 00 00 00 	nop 
4000a51c:	7f ff f1 cd 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
4000a520:	90 10 00 18 	mov  %i0, %o0
4000a524:	10 bf ff d3 	b  4000a470 <_Z41__static_initialization_and_destruction_0ii+0x64>
4000a528:	a0 16 63 e4 	or  %i1, 0x3e4, %l0
4000a52c:	7f ff fe f4 	call  4000a0fc <free>
4000a530:	01 00 00 00 	nop 
4000a534:	10 bf ff da 	b  4000a49c <_Z41__static_initialization_and_destruction_0ii+0x90>
4000a538:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
4000a53c:	7f ff f3 11 	call  40007180 <_ZN15Cyg_StdioStream21flush_output_unlockedEv>
4000a540:	90 10 00 10 	mov  %l0, %o0
4000a544:	10 bf ff f6 	b  4000a51c <_Z41__static_initialization_and_destruction_0ii+0x110>
4000a548:	c0 24 20 08 	clr  [ %l0 + 8 ]
4000a54c:	81 c7 e0 08 	ret 
4000a550:	81 e8 00 00 	restore 

4000a554 <_GLOBAL__I.56002_cyg_libc_stdio_stderr>:
4000a554:	13 00 00 36 	sethi  %hi(0xd800), %o1
4000a558:	92 12 62 c2 	or  %o1, 0x2c2, %o1	! dac2 <rom_vectors-0x3fff253e>
4000a55c:	90 10 20 01 	mov  1, %o0
4000a560:	82 13 c0 00 	mov  %o7, %g1
4000a564:	7f ff ff aa 	call  4000a40c <_Z41__static_initialization_and_destruction_0ii>
4000a568:	9e 10 40 00 	mov  %g1, %o7
4000a56c:	01 00 00 00 	nop 

4000a570 <_GLOBAL__D.56002_cyg_libc_stdio_stderr>:
4000a570:	13 00 00 36 	sethi  %hi(0xd800), %o1
4000a574:	92 12 62 c2 	or  %o1, 0x2c2, %o1	! dac2 <rom_vectors-0x3fff253e>
4000a578:	90 10 20 00 	clr  %o0
4000a57c:	82 13 c0 00 	mov  %o7, %g1
4000a580:	7f ff ff a3 	call  4000a40c <_Z41__static_initialization_and_destruction_0ii>
4000a584:	9e 10 40 00 	mov  %g1, %o7
4000a588:	01 00 00 00 	nop 

4000a58c <_Z41__static_initialization_and_destruction_0ii>:
4000a58c:	9d e3 bf 90 	save  %sp, -112, %sp
4000a590:	03 00 00 36 	sethi  %hi(0xd800), %g1
4000a594:	82 10 62 c0 	or  %g1, 0x2c0, %g1	! dac0 <rom_vectors-0x3fff2540>
4000a598:	b2 1e 40 01 	xor  %i1, %g1, %i1
4000a59c:	80 a0 00 19 	cmp  %g0, %i1
4000a5a0:	b2 60 3f ff 	subx  %g0, -1, %i1
4000a5a4:	82 1e 20 01 	xor  %i0, 1, %g1
4000a5a8:	80 a0 00 01 	cmp  %g0, %g1
4000a5ac:	9a 60 3f ff 	subx  %g0, -1, %o5
4000a5b0:	80 8e 40 0d 	btst  %i1, %o5
4000a5b4:	12 80 00 1d 	bne  4000a628 <_Z41__static_initialization_and_destruction_0ii+0x9c>
4000a5b8:	11 10 00 35 	sethi  %hi(0x4000d400), %o0
4000a5bc:	80 a0 00 18 	cmp  %g0, %i0
4000a5c0:	82 60 3f ff 	subx  %g0, -1, %g1
4000a5c4:	80 8e 40 01 	btst  %i1, %g1
4000a5c8:	02 80 00 42 	be  4000a6d0 <_Z41__static_initialization_and_destruction_0ii+0x144>
4000a5cc:	33 10 00 4e 	sethi  %hi(0x40013800), %i1
4000a5d0:	a0 16 60 28 	or  %i1, 0x28, %l0	! 40013828 <cyg_libc_stdio_stdin>
4000a5d4:	03 10 00 33 	sethi  %hi(0x4000cc00), %g1
4000a5d8:	da 04 20 08 	ld  [ %l0 + 8 ], %o5
4000a5dc:	82 10 63 60 	or  %g1, 0x360, %g1
4000a5e0:	80 a3 60 00 	cmp  %o5, 0
4000a5e4:	12 80 00 25 	bne  4000a678 <_Z41__static_initialization_and_destruction_0ii+0xec>
4000a5e8:	c2 26 60 28 	st  %g1, [ %i1 + 0x28 ]
4000a5ec:	a0 16 60 28 	or  %i1, 0x28, %l0
4000a5f0:	7f ff f0 ef 	call  400069ac <_ZN9Cyg_MutexD1Ev>
4000a5f4:	90 04 20 30 	add  %l0, 0x30, %o0
4000a5f8:	d0 04 20 14 	ld  [ %l0 + 0x14 ], %o0
4000a5fc:	80 a2 20 00 	cmp  %o0, 0
4000a600:	02 80 00 07 	be  4000a61c <_Z41__static_initialization_and_destruction_0ii+0x90>
4000a604:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
4000a608:	c2 04 20 10 	ld  [ %l0 + 0x10 ], %g1
4000a60c:	80 a0 60 00 	cmp  %g1, 0
4000a610:	12 80 00 28 	bne  4000a6b0 <_Z41__static_initialization_and_destruction_0ii+0x124>
4000a614:	01 00 00 00 	nop 
4000a618:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
4000a61c:	82 10 61 10 	or  %g1, 0x110, %g1	! 4000d110 <_ZTV16Cyg_OutputStream+0x8>
4000a620:	10 80 00 2c 	b  4000a6d0 <_Z41__static_initialization_and_destruction_0ii+0x144>
4000a624:	c2 26 60 28 	st  %g1, [ %i1 + 0x28 ]
4000a628:	92 10 20 00 	clr  %o1
4000a62c:	94 10 20 00 	clr  %o2
4000a630:	96 10 20 00 	clr  %o3
4000a634:	40 00 00 60 	call  4000a7b4 <Cyg_libc_stdio_find_filename>
4000a638:	90 12 22 00 	or  %o0, 0x200, %o0
4000a63c:	21 10 00 4e 	sethi  %hi(0x40013800), %l0
4000a640:	82 10 21 00 	mov  0x100, %g1
4000a644:	a0 14 20 28 	or  %l0, 0x28, %l0
4000a648:	92 10 00 08 	mov  %o0, %o1
4000a64c:	c2 23 a0 5c 	st  %g1, [ %sp + 0x5c ]
4000a650:	c0 23 a0 60 	clr  [ %sp + 0x60 ]
4000a654:	90 10 00 10 	mov  %l0, %o0
4000a658:	94 10 20 00 	clr  %o2
4000a65c:	96 10 20 00 	clr  %o3
4000a660:	98 10 20 00 	clr  %o4
4000a664:	7f ff f3 50 	call  400073a4 <_ZN15Cyg_StdioStreamC1EPvNS_8OpenModeEiiijPh>
4000a668:	9a 10 3f fc 	mov  -4, %o5
4000a66c:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
4000a670:	10 bf ff d3 	b  4000a5bc <_Z41__static_initialization_and_destruction_0ii+0x30>
4000a674:	e0 20 60 c4 	st  %l0, [ %g1 + 0xc4 ]	! 4000dcc4 <_ZN20Cyg_libc_stdio_files5filesE>
4000a678:	b0 04 20 30 	add  %l0, 0x30, %i0
4000a67c:	7f ff f0 e2 	call  40006a04 <_ZN9Cyg_Mutex4lockEv>
4000a680:	90 10 00 18 	mov  %i0, %o0
4000a684:	80 a2 20 00 	cmp  %o0, 0
4000a688:	22 bf ff da 	be,a   4000a5f0 <_Z41__static_initialization_and_destruction_0ii+0x64>
4000a68c:	a0 16 60 28 	or  %i1, 0x28, %l0
4000a690:	c2 04 20 08 	ld  [ %l0 + 8 ], %g1
4000a694:	80 a0 60 00 	cmp  %g1, 0
4000a698:	12 80 00 0a 	bne  4000a6c0 <_Z41__static_initialization_and_destruction_0ii+0x134>
4000a69c:	01 00 00 00 	nop 
4000a6a0:	7f ff f1 6c 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
4000a6a4:	90 10 00 18 	mov  %i0, %o0
4000a6a8:	10 bf ff d2 	b  4000a5f0 <_Z41__static_initialization_and_destruction_0ii+0x64>
4000a6ac:	a0 16 60 28 	or  %i1, 0x28, %l0
4000a6b0:	7f ff fe 93 	call  4000a0fc <free>
4000a6b4:	01 00 00 00 	nop 
4000a6b8:	10 bf ff d9 	b  4000a61c <_Z41__static_initialization_and_destruction_0ii+0x90>
4000a6bc:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
4000a6c0:	7f ff f2 b0 	call  40007180 <_ZN15Cyg_StdioStream21flush_output_unlockedEv>
4000a6c4:	90 10 00 10 	mov  %l0, %o0
4000a6c8:	10 bf ff f6 	b  4000a6a0 <_Z41__static_initialization_and_destruction_0ii+0x114>
4000a6cc:	c0 24 20 08 	clr  [ %l0 + 8 ]
4000a6d0:	81 c7 e0 08 	ret 
4000a6d4:	81 e8 00 00 	restore 

4000a6d8 <_GLOBAL__I.56000_cyg_libc_stdio_stdin>:
4000a6d8:	13 00 00 36 	sethi  %hi(0xd800), %o1
4000a6dc:	92 12 62 c0 	or  %o1, 0x2c0, %o1	! dac0 <rom_vectors-0x3fff2540>
4000a6e0:	90 10 20 01 	mov  1, %o0
4000a6e4:	82 13 c0 00 	mov  %o7, %g1
4000a6e8:	7f ff ff a9 	call  4000a58c <_Z41__static_initialization_and_destruction_0ii>
4000a6ec:	9e 10 40 00 	mov  %g1, %o7
4000a6f0:	01 00 00 00 	nop 

4000a6f4 <_GLOBAL__D.56000_cyg_libc_stdio_stdin>:
4000a6f4:	13 00 00 36 	sethi  %hi(0xd800), %o1
4000a6f8:	92 12 62 c0 	or  %o1, 0x2c0, %o1	! dac0 <rom_vectors-0x3fff2540>
4000a6fc:	90 10 20 00 	clr  %o0
4000a700:	82 13 c0 00 	mov  %o7, %g1
4000a704:	7f ff ff a2 	call  4000a58c <_Z41__static_initialization_and_destruction_0ii>
4000a708:	9e 10 40 00 	mov  %g1, %o7
4000a70c:	01 00 00 00 	nop 

4000a710 <_Z41__static_initialization_and_destruction_0ii>:
4000a710:	9d e3 bf 98 	save  %sp, -104, %sp
4000a714:	03 00 00 36 	sethi  %hi(0xd800), %g1
4000a718:	82 10 62 c0 	or  %g1, 0x2c0, %g1	! dac0 <rom_vectors-0x3fff2540>
4000a71c:	b2 1e 40 01 	xor  %i1, %g1, %i1
4000a720:	80 a0 00 19 	cmp  %g0, %i1
4000a724:	b2 60 3f ff 	subx  %g0, -1, %i1
4000a728:	82 1e 20 01 	xor  %i0, 1, %g1
4000a72c:	80 a0 00 01 	cmp  %g0, %g1
4000a730:	9a 60 3f ff 	subx  %g0, -1, %o5
4000a734:	11 10 00 4e 	sethi  %hi(0x40013800), %o0
4000a738:	80 8e 40 0d 	btst  %i1, %o5
4000a73c:	12 80 00 0a 	bne  4000a764 <_Z41__static_initialization_and_destruction_0ii+0x54>
4000a740:	90 12 20 6c 	or  %o0, 0x6c, %o0
4000a744:	80 a0 00 18 	cmp  %g0, %i0
4000a748:	82 60 3f ff 	subx  %g0, -1, %g1
4000a74c:	31 10 00 4e 	sethi  %hi(0x40013800), %i0
4000a750:	80 8e 40 01 	btst  %i1, %g1
4000a754:	02 80 00 08 	be  4000a774 <_Z41__static_initialization_and_destruction_0ii+0x64>
4000a758:	b0 16 20 6c 	or  %i0, 0x6c, %i0
4000a75c:	7f ff f0 94 	call  400069ac <_ZN9Cyg_MutexD1Ev>
4000a760:	81 e8 00 00 	restore 
4000a764:	7f ff f0 8c 	call  40006994 <_ZN9Cyg_MutexC1Ev>
4000a768:	01 00 00 00 	nop 
4000a76c:	10 bf ff f7 	b  4000a748 <_Z41__static_initialization_and_destruction_0ii+0x38>
4000a770:	80 a0 00 18 	cmp  %g0, %i0
4000a774:	81 c7 e0 08 	ret 
4000a778:	81 e8 00 00 	restore 

4000a77c <_GLOBAL__I.56000__ZN20Cyg_libc_stdio_files5filesE>:
4000a77c:	13 00 00 36 	sethi  %hi(0xd800), %o1
4000a780:	92 12 62 c0 	or  %o1, 0x2c0, %o1	! dac0 <rom_vectors-0x3fff2540>
4000a784:	90 10 20 01 	mov  1, %o0
4000a788:	82 13 c0 00 	mov  %o7, %g1
4000a78c:	7f ff ff e1 	call  4000a710 <_Z41__static_initialization_and_destruction_0ii>
4000a790:	9e 10 40 00 	mov  %g1, %o7
4000a794:	01 00 00 00 	nop 

4000a798 <_GLOBAL__D.56000__ZN20Cyg_libc_stdio_files5filesE>:
4000a798:	13 00 00 36 	sethi  %hi(0xd800), %o1
4000a79c:	92 12 62 c0 	or  %o1, 0x2c0, %o1	! dac0 <rom_vectors-0x3fff2540>
4000a7a0:	90 10 20 00 	clr  %o0
4000a7a4:	82 13 c0 00 	mov  %o7, %g1
4000a7a8:	7f ff ff da 	call  4000a710 <_Z41__static_initialization_and_destruction_0ii>
4000a7ac:	9e 10 40 00 	mov  %g1, %o7
4000a7b0:	01 00 00 00 	nop 

4000a7b4 <Cyg_libc_stdio_find_filename>:
4000a7b4:	9d e3 bf 90 	save  %sp, -112, %sp
4000a7b8:	90 10 00 18 	mov  %i0, %o0
4000a7bc:	c0 27 bf f4 	clr  [ %fp + -12 ]
4000a7c0:	7f ff e5 aa 	call  40003e68 <cyg_io_lookup>
4000a7c4:	92 07 bf f4 	add  %fp, -12, %o1
4000a7c8:	f0 07 bf f4 	ld  [ %fp + -12 ], %i0
4000a7cc:	81 c7 e0 08 	ret 
4000a7d0:	81 e8 00 00 	restore 

4000a7d4 <_ZN35Cyg_Mempool_dlmalloc_ImplementationC1EPhij>:
4000a7d4:	d4 22 20 04 	st  %o2, [ %o0 + 4 ]
4000a7d8:	c0 22 20 0c 	clr  [ %o0 + 0xc ]
4000a7dc:	c0 22 20 08 	clr  [ %o0 + 8 ]
4000a7e0:	9a 10 00 08 	mov  %o0, %o5
4000a7e4:	98 10 20 7f 	mov  0x7f, %o4
4000a7e8:	82 03 60 08 	add  %o5, 8, %g1
4000a7ec:	c2 23 60 10 	st  %g1, [ %o5 + 0x10 ]
4000a7f0:	c2 23 60 14 	st  %g1, [ %o5 + 0x14 ]
4000a7f4:	98 83 3f ff 	addcc  %o4, -1, %o4
4000a7f8:	1c bf ff fc 	bpos  4000a7e8 <_ZN35Cyg_Mempool_dlmalloc_ImplementationC1EPhij+0x14>
4000a7fc:	9a 10 00 01 	mov  %g1, %o5
4000a800:	9a 8a 60 07 	andcc  %o1, 7, %o5
4000a804:	02 80 00 04 	be  4000a814 <_ZN35Cyg_Mempool_dlmalloc_ImplementationC1EPhij+0x40>
4000a808:	98 10 20 00 	clr  %o4
4000a80c:	82 10 20 08 	mov  8, %g1
4000a810:	98 20 40 0d 	sub  %g1, %o5, %o4
4000a814:	82 03 20 10 	add  %o4, 0x10, %g1
4000a818:	80 a0 40 0a 	cmp  %g1, %o2
4000a81c:	08 80 00 04 	bleu  4000a82c <_ZN35Cyg_Mempool_dlmalloc_ImplementationC1EPhij+0x58>
4000a820:	9a 02 40 0c 	add  %o1, %o4, %o5
4000a824:	10 80 00 06 	b  4000a83c <_ZN35Cyg_Mempool_dlmalloc_ImplementationC1EPhij+0x68>
4000a828:	c0 22 00 00 	clr  [ %o0 ]
4000a82c:	82 12 a0 01 	or  %o2, 1, %g1
4000a830:	c2 23 60 04 	st  %g1, [ %o5 + 4 ]
4000a834:	da 22 20 10 	st  %o5, [ %o0 + 0x10 ]
4000a838:	d2 22 00 00 	st  %o1, [ %o0 ]
4000a83c:	81 c3 e0 08 	retl 
4000a840:	01 00 00 00 	nop 

4000a844 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi>:
4000a844:	9d e3 bf 98 	save  %sp, -104, %sp
4000a848:	c2 06 00 00 	ld  [ %i0 ], %g1
4000a84c:	96 10 00 18 	mov  %i0, %o3
4000a850:	80 a0 60 00 	cmp  %g1, 0
4000a854:	02 80 01 1c 	be  4000acc4 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x480>
4000a858:	b0 10 20 00 	clr  %i0
4000a85c:	80 a6 60 00 	cmp  %i1, 0
4000a860:	06 80 01 19 	bl  4000acc4 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x480>
4000a864:	b2 06 60 0b 	add  %i1, 0xb, %i1
4000a868:	80 a6 60 16 	cmp  %i1, 0x16
4000a86c:	04 80 00 30 	ble  4000a92c <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0xe8>
4000a870:	98 10 20 10 	mov  0x10, %o4
4000a874:	98 0e 7f f8 	and  %i1, -8, %o4
4000a878:	80 a3 21 f7 	cmp  %o4, 0x1f7
4000a87c:	08 80 00 2d 	bleu  4000a930 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0xec>
4000a880:	82 03 00 0b 	add  %o4, %o3, %g1
4000a884:	bb 33 20 09 	srl  %o4, 9, %i5
4000a888:	80 a7 60 00 	cmp  %i5, 0
4000a88c:	12 80 00 40 	bne  4000a98c <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x148>
4000a890:	9b 33 20 03 	srl  %o4, 3, %o5
4000a894:	83 2b 60 03 	sll  %o5, 3, %g1
4000a898:	82 00 40 0b 	add  %g1, %o3, %g1
4000a89c:	ba 00 60 08 	add  %g1, 8, %i5
4000a8a0:	10 80 00 0a 	b  4000a8c8 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x84>
4000a8a4:	f0 07 60 0c 	ld  [ %i5 + 0xc ], %i0
4000a8a8:	b4 08 7f fe 	and  %g1, -2, %i2
4000a8ac:	b6 26 80 0c 	sub  %i2, %o4, %i3
4000a8b0:	80 a6 e0 0f 	cmp  %i3, 0xf
4000a8b4:	14 80 00 9a 	bg  4000ab1c <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x2d8>
4000a8b8:	80 a6 e0 00 	cmp  %i3, 0
4000a8bc:	36 80 00 25 	bge,a   4000a950 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x10c>
4000a8c0:	ba 06 00 1a 	add  %i0, %i2, %i5
4000a8c4:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
4000a8c8:	80 a6 00 1d 	cmp  %i0, %i5
4000a8cc:	32 bf ff f7 	bne,a   4000a8a8 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x64>
4000a8d0:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
4000a8d4:	9a 03 60 01 	inc  %o5
4000a8d8:	f0 02 e0 18 	ld  [ %o3 + 0x18 ], %i0
4000a8dc:	94 02 e0 10 	add  %o3, 0x10, %o2
4000a8e0:	80 a6 00 0a 	cmp  %i0, %o2
4000a8e4:	22 80 00 4e 	be,a   4000aa1c <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x1d8>
4000a8e8:	f8 02 e0 0c 	ld  [ %o3 + 0xc ], %i4
4000a8ec:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
4000a8f0:	b4 08 7f fe 	and  %g1, -2, %i2
4000a8f4:	b6 26 80 0c 	sub  %i2, %o4, %i3
4000a8f8:	80 a6 e0 0f 	cmp  %i3, 0xf
4000a8fc:	14 80 00 3e 	bg  4000a9f4 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x1b0>
4000a900:	82 13 20 01 	or  %o4, 1, %g1
4000a904:	80 a6 e0 00 	cmp  %i3, 0
4000a908:	d4 22 e0 1c 	st  %o2, [ %o3 + 0x1c ]
4000a90c:	06 80 00 9c 	bl  4000ab7c <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x338>
4000a910:	d4 22 e0 18 	st  %o2, [ %o3 + 0x18 ]
4000a914:	ba 06 00 1a 	add  %i0, %i2, %i5
4000a918:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
4000a91c:	82 10 60 01 	or  %g1, 1, %g1
4000a920:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
4000a924:	10 80 00 e8 	b  4000acc4 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x480>
4000a928:	b0 06 20 08 	add  %i0, 8, %i0
4000a92c:	82 03 00 0b 	add  %o4, %o3, %g1
4000a930:	b2 00 60 08 	add  %g1, 8, %i1
4000a934:	f0 06 60 0c 	ld  [ %i1 + 0xc ], %i0
4000a938:	80 a6 00 19 	cmp  %i0, %i1
4000a93c:	02 80 00 0d 	be  4000a970 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x12c>
4000a940:	9b 33 20 03 	srl  %o4, 3, %o5
4000a944:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
4000a948:	b4 08 7f fe 	and  %g1, -2, %i2
4000a94c:	ba 06 00 1a 	add  %i0, %i2, %i5
4000a950:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
4000a954:	de 06 20 0c 	ld  [ %i0 + 0xc ], %o7
4000a958:	f2 06 20 08 	ld  [ %i0 + 8 ], %i1
4000a95c:	82 10 60 01 	or  %g1, 1, %g1
4000a960:	f2 23 e0 08 	st  %i1, [ %o7 + 8 ]
4000a964:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
4000a968:	10 bf ff ef 	b  4000a924 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0xe0>
4000a96c:	de 26 60 0c 	st  %o7, [ %i1 + 0xc ]
4000a970:	b2 00 60 10 	add  %g1, 0x10, %i1
4000a974:	f0 06 60 0c 	ld  [ %i1 + 0xc ], %i0
4000a978:	80 a6 00 19 	cmp  %i0, %i1
4000a97c:	32 bf ff f3 	bne,a   4000a948 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x104>
4000a980:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
4000a984:	10 bf ff d5 	b  4000a8d8 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x94>
4000a988:	9a 03 60 02 	add  %o5, 2, %o5
4000a98c:	83 33 20 06 	srl  %o4, 6, %g1
4000a990:	80 a7 60 04 	cmp  %i5, 4
4000a994:	08 bf ff c0 	bleu  4000a894 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x50>
4000a998:	9a 00 60 38 	add  %g1, 0x38, %o5
4000a99c:	80 a7 60 14 	cmp  %i5, 0x14
4000a9a0:	08 bf ff bd 	bleu  4000a894 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x50>
4000a9a4:	9a 07 60 5b 	add  %i5, 0x5b, %o5
4000a9a8:	83 33 20 0c 	srl  %o4, 0xc, %g1
4000a9ac:	80 a7 60 54 	cmp  %i5, 0x54
4000a9b0:	08 bf ff b9 	bleu  4000a894 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x50>
4000a9b4:	9a 00 60 6e 	add  %g1, 0x6e, %o5
4000a9b8:	83 33 20 0f 	srl  %o4, 0xf, %g1
4000a9bc:	80 a7 61 54 	cmp  %i5, 0x154
4000a9c0:	08 bf ff b5 	bleu  4000a894 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x50>
4000a9c4:	9a 00 60 77 	add  %g1, 0x77, %o5
4000a9c8:	83 33 20 12 	srl  %o4, 0x12, %g1
4000a9cc:	80 a7 65 54 	cmp  %i5, 0x554
4000a9d0:	08 bf ff b1 	bleu  4000a894 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x50>
4000a9d4:	9a 00 60 7c 	add  %g1, 0x7c, %o5
4000a9d8:	10 bf ff af 	b  4000a894 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x50>
4000a9dc:	9a 10 20 7e 	mov  0x7e, %o5
4000a9e0:	de 06 20 0c 	ld  [ %i0 + 0xc ], %o7
4000a9e4:	f2 06 20 08 	ld  [ %i0 + 8 ], %i1
4000a9e8:	f2 23 e0 08 	st  %i1, [ %o7 + 8 ]
4000a9ec:	de 26 60 0c 	st  %o7, [ %i1 + 0xc ]
4000a9f0:	82 13 20 01 	or  %o4, 1, %g1
4000a9f4:	ba 06 00 0c 	add  %i0, %o4, %i5
4000a9f8:	c2 26 20 04 	st  %g1, [ %i0 + 4 ]
4000a9fc:	fa 22 e0 18 	st  %i5, [ %o3 + 0x18 ]
4000aa00:	fa 22 e0 1c 	st  %i5, [ %o3 + 0x1c ]
4000aa04:	82 16 e0 01 	or  %i3, 1, %g1
4000aa08:	f6 27 40 1b 	st  %i3, [ %i5 + %i3 ]
4000aa0c:	d4 27 60 08 	st  %o2, [ %i5 + 8 ]
4000aa10:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
4000aa14:	10 bf ff c4 	b  4000a924 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0xe0>
4000aa18:	d4 27 60 0c 	st  %o2, [ %i5 + 0xc ]
4000aa1c:	83 3b 60 1f 	sra  %o5, 0x1f, %g1
4000aa20:	83 30 60 1e 	srl  %g1, 0x1e, %g1
4000aa24:	82 03 40 01 	add  %o5, %g1, %g1
4000aa28:	83 38 60 02 	sra  %g1, 2, %g1
4000aa2c:	ba 10 20 01 	mov  1, %i5
4000aa30:	9f 2f 40 01 	sll  %i5, %g1, %o7
4000aa34:	80 a3 c0 1c 	cmp  %o7, %i4
4000aa38:	38 80 00 3c 	bgu,a   4000ab28 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x2e4>
4000aa3c:	f8 02 e0 10 	ld  [ %o3 + 0x10 ], %i4
4000aa40:	80 8f 00 0f 	btst  %i4, %o7
4000aa44:	12 80 00 0b 	bne  4000aa70 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x22c>
4000aa48:	83 2b 60 03 	sll  %o5, 3, %g1
4000aa4c:	82 0b 7f fc 	and  %o5, -4, %g1
4000aa50:	9e 03 c0 0f 	add  %o7, %o7, %o7
4000aa54:	10 80 00 03 	b  4000aa60 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x21c>
4000aa58:	9a 00 60 04 	add  %g1, 4, %o5
4000aa5c:	9a 03 60 04 	add  %o5, 4, %o5
4000aa60:	80 8f 00 0f 	btst  %i4, %o7
4000aa64:	22 bf ff fe 	be,a   4000aa5c <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x218>
4000aa68:	9e 03 c0 0f 	add  %o7, %o7, %o7
4000aa6c:	83 2b 60 03 	sll  %o5, 3, %g1
4000aa70:	82 00 40 0b 	add  %g1, %o3, %g1
4000aa74:	b2 00 60 08 	add  %g1, 8, %i1
4000aa78:	92 10 00 0d 	mov  %o5, %o1
4000aa7c:	ba 10 00 19 	mov  %i1, %i5
4000aa80:	10 80 00 0a 	b  4000aaa8 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x264>
4000aa84:	f0 07 60 0c 	ld  [ %i5 + 0xc ], %i0
4000aa88:	b4 08 7f fe 	and  %g1, -2, %i2
4000aa8c:	b6 26 80 0c 	sub  %i2, %o4, %i3
4000aa90:	80 a6 e0 0f 	cmp  %i3, 0xf
4000aa94:	14 bf ff d3 	bg  4000a9e0 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x19c>
4000aa98:	80 a6 e0 00 	cmp  %i3, 0
4000aa9c:	36 80 00 4b 	bge,a   4000abc8 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x384>
4000aaa0:	ba 06 00 1a 	add  %i0, %i2, %i5
4000aaa4:	f0 06 20 0c 	ld  [ %i0 + 0xc ], %i0
4000aaa8:	80 a6 00 1d 	cmp  %i0, %i5
4000aaac:	32 bf ff f7 	bne,a   4000aa88 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x244>
4000aab0:	c2 06 20 04 	ld  [ %i0 + 4 ], %g1
4000aab4:	9a 03 60 01 	inc  %o5
4000aab8:	80 8b 60 03 	btst  3, %o5
4000aabc:	12 bf ff f1 	bne  4000aa80 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x23c>
4000aac0:	ba 07 60 08 	add  %i5, 8, %i5
4000aac4:	80 8a 60 03 	btst  3, %o1
4000aac8:	b2 06 7f f8 	add  %i1, -8, %i1
4000aacc:	02 80 00 75 	be  4000aca0 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x45c>
4000aad0:	92 02 7f ff 	add  %o1, -1, %o1
4000aad4:	c2 06 60 08 	ld  [ %i1 + 8 ], %g1
4000aad8:	80 a0 40 19 	cmp  %g1, %i1
4000aadc:	02 bf ff fb 	be  4000aac8 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x284>
4000aae0:	80 8a 60 03 	btst  3, %o1
4000aae4:	9e 03 c0 0f 	add  %o7, %o7, %o7
4000aae8:	80 a3 c0 1c 	cmp  %o7, %i4
4000aaec:	18 80 00 0e 	bgu  4000ab24 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x2e0>
4000aaf0:	80 a3 e0 00 	cmp  %o7, 0
4000aaf4:	12 80 00 06 	bne  4000ab0c <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x2c8>
4000aaf8:	80 8f 00 0f 	btst  %i4, %o7
4000aafc:	10 80 00 0b 	b  4000ab28 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x2e4>
4000ab00:	f8 02 e0 10 	ld  [ %o3 + 0x10 ], %i4
4000ab04:	9a 03 60 04 	add  %o5, 4, %o5
4000ab08:	80 8f 00 0f 	btst  %i4, %o7
4000ab0c:	22 bf ff fe 	be,a   4000ab04 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x2c0>
4000ab10:	9e 03 c0 0f 	add  %o7, %o7, %o7
4000ab14:	10 bf ff d7 	b  4000aa70 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x22c>
4000ab18:	83 2b 60 03 	sll  %o5, 3, %g1
4000ab1c:	10 bf ff 6e 	b  4000a8d4 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x90>
4000ab20:	9a 03 7f ff 	add  %o5, -1, %o5
4000ab24:	f8 02 e0 10 	ld  [ %o3 + 0x10 ], %i4
4000ab28:	c2 07 20 04 	ld  [ %i4 + 4 ], %g1
4000ab2c:	82 08 7f fe 	and  %g1, -2, %g1
4000ab30:	80 a0 40 0c 	cmp  %g1, %o4
4000ab34:	b6 20 40 0c 	sub  %g1, %o4, %i3
4000ab38:	ba 40 20 00 	addx  %g0, 0, %i5
4000ab3c:	80 a6 e0 0f 	cmp  %i3, 0xf
4000ab40:	04 80 00 03 	ble  4000ab4c <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x308>
4000ab44:	82 10 20 01 	mov  1, %g1
4000ab48:	82 10 20 00 	clr  %g1
4000ab4c:	82 17 40 01 	or  %i5, %g1, %g1
4000ab50:	80 88 60 ff 	btst  0xff, %g1
4000ab54:	12 80 00 5c 	bne  4000acc4 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x480>
4000ab58:	b0 10 20 00 	clr  %i0
4000ab5c:	82 13 20 01 	or  %o4, 1, %g1
4000ab60:	c2 27 20 04 	st  %g1, [ %i4 + 4 ]
4000ab64:	ba 07 00 0c 	add  %i4, %o4, %i5
4000ab68:	82 16 e0 01 	or  %i3, 1, %g1
4000ab6c:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
4000ab70:	fa 22 e0 10 	st  %i5, [ %o3 + 0x10 ]
4000ab74:	10 80 00 54 	b  4000acc4 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x480>
4000ab78:	b0 07 20 08 	add  %i4, 8, %i0
4000ab7c:	80 a6 a1 ff 	cmp  %i2, 0x1ff
4000ab80:	38 80 00 1a 	bgu,a   4000abe8 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x3a4>
4000ab84:	b9 36 a0 09 	srl  %i2, 9, %i4
4000ab88:	bb 36 a0 03 	srl  %i2, 3, %i5
4000ab8c:	83 2f 60 03 	sll  %i5, 3, %g1
4000ab90:	82 00 40 0b 	add  %g1, %o3, %g1
4000ab94:	9e 00 60 08 	add  %g1, 8, %o7
4000ab98:	bb 37 60 02 	srl  %i5, 2, %i5
4000ab9c:	82 10 20 01 	mov  1, %g1
4000aba0:	83 28 40 1d 	sll  %g1, %i5, %g1
4000aba4:	f2 03 e0 08 	ld  [ %o7 + 8 ], %i1
4000aba8:	fa 02 e0 0c 	ld  [ %o3 + 0xc ], %i5
4000abac:	b8 17 40 01 	or  %i5, %g1, %i4
4000abb0:	de 26 20 0c 	st  %o7, [ %i0 + 0xc ]
4000abb4:	f2 26 20 08 	st  %i1, [ %i0 + 8 ]
4000abb8:	f0 26 60 0c 	st  %i0, [ %i1 + 0xc ]
4000abbc:	f0 23 e0 08 	st  %i0, [ %o7 + 8 ]
4000abc0:	10 bf ff 97 	b  4000aa1c <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x1d8>
4000abc4:	f8 22 e0 0c 	st  %i4, [ %o3 + 0xc ]
4000abc8:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
4000abcc:	de 06 20 0c 	ld  [ %i0 + 0xc ], %o7
4000abd0:	f2 06 20 08 	ld  [ %i0 + 8 ], %i1
4000abd4:	82 10 60 01 	or  %g1, 1, %g1
4000abd8:	c2 27 60 04 	st  %g1, [ %i5 + 4 ]
4000abdc:	f2 23 e0 08 	st  %i1, [ %o7 + 8 ]
4000abe0:	10 bf ff 51 	b  4000a924 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0xe0>
4000abe4:	de 26 60 0c 	st  %o7, [ %i1 + 0xc ]
4000abe8:	80 a7 20 00 	cmp  %i4, 0
4000abec:	02 80 00 16 	be  4000ac44 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x400>
4000abf0:	bb 36 a0 03 	srl  %i2, 3, %i5
4000abf4:	83 36 a0 06 	srl  %i2, 6, %g1
4000abf8:	80 a7 20 04 	cmp  %i4, 4
4000abfc:	08 80 00 12 	bleu  4000ac44 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x400>
4000ac00:	ba 00 60 38 	add  %g1, 0x38, %i5
4000ac04:	80 a7 20 14 	cmp  %i4, 0x14
4000ac08:	08 80 00 0f 	bleu  4000ac44 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x400>
4000ac0c:	ba 07 20 5b 	add  %i4, 0x5b, %i5
4000ac10:	83 36 a0 0c 	srl  %i2, 0xc, %g1
4000ac14:	80 a7 20 54 	cmp  %i4, 0x54
4000ac18:	08 80 00 0b 	bleu  4000ac44 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x400>
4000ac1c:	ba 00 60 6e 	add  %g1, 0x6e, %i5
4000ac20:	83 36 a0 0f 	srl  %i2, 0xf, %g1
4000ac24:	80 a7 21 54 	cmp  %i4, 0x154
4000ac28:	08 80 00 07 	bleu  4000ac44 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x400>
4000ac2c:	ba 00 60 77 	add  %g1, 0x77, %i5
4000ac30:	83 36 a0 12 	srl  %i2, 0x12, %g1
4000ac34:	80 a7 25 54 	cmp  %i4, 0x554
4000ac38:	08 80 00 03 	bleu  4000ac44 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x400>
4000ac3c:	ba 00 60 7c 	add  %g1, 0x7c, %i5
4000ac40:	ba 10 20 7e 	mov  0x7e, %i5
4000ac44:	83 2f 60 03 	sll  %i5, 3, %g1
4000ac48:	82 00 40 0b 	add  %g1, %o3, %g1
4000ac4c:	9e 00 60 08 	add  %g1, 8, %o7
4000ac50:	f2 03 e0 08 	ld  [ %o7 + 8 ], %i1
4000ac54:	80 a6 40 0f 	cmp  %i1, %o7
4000ac58:	02 80 00 15 	be  4000acac <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x468>
4000ac5c:	83 37 60 02 	srl  %i5, 2, %g1
4000ac60:	c2 06 60 04 	ld  [ %i1 + 4 ], %g1
4000ac64:	82 08 7f fe 	and  %g1, -2, %g1
4000ac68:	80 a0 40 1a 	cmp  %g1, %i2
4000ac6c:	28 80 00 07 	bleu,a   4000ac88 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x444>
4000ac70:	de 06 60 0c 	ld  [ %i1 + 0xc ], %o7
4000ac74:	f2 06 60 08 	ld  [ %i1 + 8 ], %i1
4000ac78:	80 a6 40 0f 	cmp  %i1, %o7
4000ac7c:	32 bf ff fa 	bne,a   4000ac64 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x420>
4000ac80:	c2 06 60 04 	ld  [ %i1 + 4 ], %g1
4000ac84:	de 06 60 0c 	ld  [ %i1 + 0xc ], %o7
4000ac88:	f8 02 e0 0c 	ld  [ %o3 + 0xc ], %i4
4000ac8c:	de 26 20 0c 	st  %o7, [ %i0 + 0xc ]
4000ac90:	f2 26 20 08 	st  %i1, [ %i0 + 8 ]
4000ac94:	f0 26 60 0c 	st  %i0, [ %i1 + 0xc ]
4000ac98:	10 bf ff 61 	b  4000aa1c <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x1d8>
4000ac9c:	f0 23 e0 08 	st  %i0, [ %o7 + 8 ]
4000aca0:	b8 2f 00 0f 	andn  %i4, %o7, %i4
4000aca4:	10 bf ff 90 	b  4000aae4 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x2a0>
4000aca8:	f8 22 e0 0c 	st  %i4, [ %o3 + 0xc ]
4000acac:	ba 10 20 01 	mov  1, %i5
4000acb0:	f8 02 e0 0c 	ld  [ %o3 + 0xc ], %i4
4000acb4:	bb 2f 40 01 	sll  %i5, %g1, %i5
4000acb8:	b8 17 00 1d 	or  %i4, %i5, %i4
4000acbc:	10 bf ff f4 	b  4000ac8c <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi+0x448>
4000acc0:	f8 22 e0 0c 	st  %i4, [ %o3 + 0xc ]
4000acc4:	81 c7 e0 08 	ret 
4000acc8:	81 e8 00 00 	restore 

4000accc <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi>:
4000accc:	9d e3 bf 98 	save  %sp, -104, %sp
4000acd0:	96 10 00 18 	mov  %i0, %o3
4000acd4:	80 a6 60 00 	cmp  %i1, 0
4000acd8:	02 80 00 8d 	be  4000af0c <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x240>
4000acdc:	b0 10 20 00 	clr  %i0
4000ace0:	9a 06 7f f8 	add  %i1, -8, %o5
4000ace4:	f8 03 60 04 	ld  [ %o5 + 4 ], %i4
4000ace8:	b0 0f 3f fe 	and  %i4, -2, %i0
4000acec:	b4 03 40 18 	add  %o5, %i0, %i2
4000acf0:	fa 06 a0 04 	ld  [ %i2 + 4 ], %i5
4000acf4:	c2 02 e0 10 	ld  [ %o3 + 0x10 ], %g1
4000acf8:	80 a0 40 1a 	cmp  %g1, %i2
4000acfc:	02 80 00 6d 	be  4000aeb0 <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x1e4>
4000ad00:	9e 0f 7f fe 	and  %i5, -2, %o7
4000ad04:	80 8f 20 01 	btst  1, %i4
4000ad08:	de 26 a0 04 	st  %o7, [ %i2 + 4 ]
4000ad0c:	12 80 00 0c 	bne  4000ad3c <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x70>
4000ad10:	98 10 20 00 	clr  %o4
4000ad14:	fa 06 7f f8 	ld  [ %i1 + -8 ], %i5
4000ad18:	9a 23 40 1d 	sub  %o5, %i5, %o5
4000ad1c:	82 02 e0 10 	add  %o3, 0x10, %g1
4000ad20:	f8 03 60 08 	ld  [ %o5 + 8 ], %i4
4000ad24:	80 a7 00 01 	cmp  %i4, %g1
4000ad28:	02 80 00 71 	be  4000aeec <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x220>
4000ad2c:	b0 06 00 1d 	add  %i0, %i5, %i0
4000ad30:	f2 03 60 0c 	ld  [ %o5 + 0xc ], %i1
4000ad34:	f8 26 60 08 	st  %i4, [ %i1 + 8 ]
4000ad38:	f2 27 20 0c 	st  %i1, [ %i4 + 0xc ]
4000ad3c:	82 06 80 0f 	add  %i2, %o7, %g1
4000ad40:	fa 00 60 04 	ld  [ %g1 + 4 ], %i5
4000ad44:	80 8f 60 01 	btst  1, %i5
4000ad48:	12 80 00 0a 	bne  4000ad70 <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0xa4>
4000ad4c:	82 16 20 01 	or  %i0, 1, %g1
4000ad50:	80 a3 20 00 	cmp  %o4, 0
4000ad54:	02 80 00 4c 	be  4000ae84 <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x1b8>
4000ad58:	b0 06 00 0f 	add  %i0, %o7, %i0
4000ad5c:	fa 06 a0 08 	ld  [ %i2 + 8 ], %i5
4000ad60:	f2 06 a0 0c 	ld  [ %i2 + 0xc ], %i1
4000ad64:	fa 26 60 08 	st  %i5, [ %i1 + 8 ]
4000ad68:	f2 27 60 0c 	st  %i1, [ %i5 + 0xc ]
4000ad6c:	82 16 20 01 	or  %i0, 1, %g1
4000ad70:	c2 23 60 04 	st  %g1, [ %o5 + 4 ]
4000ad74:	80 a3 20 00 	cmp  %o4, 0
4000ad78:	12 80 00 32 	bne  4000ae40 <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x174>
4000ad7c:	f0 23 40 18 	st  %i0, [ %o5 + %i0 ]
4000ad80:	80 a6 21 ff 	cmp  %i0, 0x1ff
4000ad84:	08 80 00 31 	bleu  4000ae48 <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x17c>
4000ad88:	b9 36 20 03 	srl  %i0, 3, %i4
4000ad8c:	b7 36 20 09 	srl  %i0, 9, %i3
4000ad90:	80 a6 e0 00 	cmp  %i3, 0
4000ad94:	02 80 00 17 	be  4000adf0 <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x124>
4000ad98:	83 2f 20 03 	sll  %i4, 3, %g1
4000ad9c:	83 36 20 06 	srl  %i0, 6, %g1
4000ada0:	80 a6 e0 04 	cmp  %i3, 4
4000ada4:	08 80 00 12 	bleu  4000adec <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x120>
4000ada8:	b8 00 60 38 	add  %g1, 0x38, %i4
4000adac:	80 a6 e0 14 	cmp  %i3, 0x14
4000adb0:	08 80 00 0f 	bleu  4000adec <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x120>
4000adb4:	b8 06 e0 5b 	add  %i3, 0x5b, %i4
4000adb8:	83 36 20 0c 	srl  %i0, 0xc, %g1
4000adbc:	80 a6 e0 54 	cmp  %i3, 0x54
4000adc0:	08 80 00 0b 	bleu  4000adec <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x120>
4000adc4:	b8 00 60 6e 	add  %g1, 0x6e, %i4
4000adc8:	83 36 20 0f 	srl  %i0, 0xf, %g1
4000adcc:	80 a6 e1 54 	cmp  %i3, 0x154
4000add0:	08 80 00 07 	bleu  4000adec <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x120>
4000add4:	b8 00 60 77 	add  %g1, 0x77, %i4
4000add8:	83 36 20 12 	srl  %i0, 0x12, %g1
4000addc:	80 a6 e5 54 	cmp  %i3, 0x554
4000ade0:	08 80 00 03 	bleu  4000adec <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x120>
4000ade4:	b8 00 60 7c 	add  %g1, 0x7c, %i4
4000ade8:	b8 10 20 7e 	mov  0x7e, %i4
4000adec:	83 2f 20 03 	sll  %i4, 3, %g1
4000adf0:	82 00 40 0b 	add  %g1, %o3, %g1
4000adf4:	b2 00 60 08 	add  %g1, 8, %i1
4000adf8:	f6 06 60 08 	ld  [ %i1 + 8 ], %i3
4000adfc:	80 a6 c0 19 	cmp  %i3, %i1
4000ae00:	22 80 00 3d 	be,a   4000aef4 <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x228>
4000ae04:	b9 37 20 02 	srl  %i4, 2, %i4
4000ae08:	c2 06 e0 04 	ld  [ %i3 + 4 ], %g1
4000ae0c:	82 08 7f fe 	and  %g1, -2, %g1
4000ae10:	80 a0 40 18 	cmp  %g1, %i0
4000ae14:	28 80 00 07 	bleu,a   4000ae30 <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x164>
4000ae18:	f2 06 e0 0c 	ld  [ %i3 + 0xc ], %i1
4000ae1c:	f6 06 e0 08 	ld  [ %i3 + 8 ], %i3
4000ae20:	80 a6 c0 19 	cmp  %i3, %i1
4000ae24:	32 bf ff fa 	bne,a   4000ae0c <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x140>
4000ae28:	c2 06 e0 04 	ld  [ %i3 + 4 ], %g1
4000ae2c:	f2 06 e0 0c 	ld  [ %i3 + 0xc ], %i1
4000ae30:	f2 23 60 0c 	st  %i1, [ %o5 + 0xc ]
4000ae34:	f6 23 60 08 	st  %i3, [ %o5 + 8 ]
4000ae38:	da 26 e0 0c 	st  %o5, [ %i3 + 0xc ]
4000ae3c:	da 26 60 08 	st  %o5, [ %i1 + 8 ]
4000ae40:	10 80 00 33 	b  4000af0c <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x240>
4000ae44:	b0 10 20 01 	mov  1, %i0
4000ae48:	83 2f 20 03 	sll  %i4, 3, %g1
4000ae4c:	82 00 40 0b 	add  %g1, %o3, %g1
4000ae50:	b2 00 60 08 	add  %g1, 8, %i1
4000ae54:	bb 37 20 02 	srl  %i4, 2, %i5
4000ae58:	82 10 20 01 	mov  1, %g1
4000ae5c:	83 28 40 1d 	sll  %g1, %i5, %g1
4000ae60:	f6 06 60 08 	ld  [ %i1 + 8 ], %i3
4000ae64:	fa 02 e0 0c 	ld  [ %o3 + 0xc ], %i5
4000ae68:	ba 17 40 01 	or  %i5, %g1, %i5
4000ae6c:	f2 23 60 0c 	st  %i1, [ %o5 + 0xc ]
4000ae70:	f6 23 60 08 	st  %i3, [ %o5 + 8 ]
4000ae74:	da 26 e0 0c 	st  %o5, [ %i3 + 0xc ]
4000ae78:	fa 22 e0 0c 	st  %i5, [ %o3 + 0xc ]
4000ae7c:	10 bf ff f1 	b  4000ae40 <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x174>
4000ae80:	da 26 60 08 	st  %o5, [ %i1 + 8 ]
4000ae84:	82 02 e0 10 	add  %o3, 0x10, %g1
4000ae88:	fa 06 a0 08 	ld  [ %i2 + 8 ], %i5
4000ae8c:	80 a7 40 01 	cmp  %i5, %g1
4000ae90:	32 bf ff b5 	bne,a   4000ad64 <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x98>
4000ae94:	f2 06 a0 0c 	ld  [ %i2 + 0xc ], %i1
4000ae98:	da 22 e0 1c 	st  %o5, [ %o3 + 0x1c ]
4000ae9c:	da 22 e0 18 	st  %o5, [ %o3 + 0x18 ]
4000aea0:	fa 23 60 08 	st  %i5, [ %o5 + 8 ]
4000aea4:	fa 23 60 0c 	st  %i5, [ %o5 + 0xc ]
4000aea8:	10 bf ff b1 	b  4000ad6c <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0xa0>
4000aeac:	98 10 20 01 	mov  1, %o4
4000aeb0:	80 8f 20 01 	btst  1, %i4
4000aeb4:	12 80 00 09 	bne  4000aed8 <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x20c>
4000aeb8:	b0 06 00 0f 	add  %i0, %o7, %i0
4000aebc:	fa 06 7f f8 	ld  [ %i1 + -8 ], %i5
4000aec0:	9a 23 40 1d 	sub  %o5, %i5, %o5
4000aec4:	f2 03 60 0c 	ld  [ %o5 + 0xc ], %i1
4000aec8:	f6 03 60 08 	ld  [ %o5 + 8 ], %i3
4000aecc:	f6 26 60 08 	st  %i3, [ %i1 + 8 ]
4000aed0:	b0 06 00 1d 	add  %i0, %i5, %i0
4000aed4:	f2 26 e0 0c 	st  %i1, [ %i3 + 0xc ]
4000aed8:	82 16 20 01 	or  %i0, 1, %g1
4000aedc:	da 22 e0 10 	st  %o5, [ %o3 + 0x10 ]
4000aee0:	c2 23 60 04 	st  %g1, [ %o5 + 4 ]
4000aee4:	10 80 00 0a 	b  4000af0c <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x240>
4000aee8:	b0 10 20 01 	mov  1, %i0
4000aeec:	10 bf ff 94 	b  4000ad3c <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x70>
4000aef0:	98 10 20 01 	mov  1, %o4
4000aef4:	ba 10 20 01 	mov  1, %i5
4000aef8:	c2 02 e0 0c 	ld  [ %o3 + 0xc ], %g1
4000aefc:	bb 2f 40 1c 	sll  %i5, %i4, %i5
4000af00:	82 10 40 1d 	or  %g1, %i5, %g1
4000af04:	10 bf ff cb 	b  4000ae30 <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi+0x164>
4000af08:	c2 22 e0 0c 	st  %g1, [ %o3 + 0xc ]
4000af0c:	81 c7 e0 08 	ret 
4000af10:	81 e8 00 00 	restore 

4000af14 <exit>:
4000af14:	9d e3 bf 98 	save  %sp, -104, %sp
4000af18:	40 00 00 0c 	call  4000af48 <cyg_libc_invoke_atexit_handlers>
4000af1c:	01 00 00 00 	nop 
4000af20:	7f ff fd 1c 	call  4000a390 <fflush>
4000af24:	90 10 20 00 	clr  %o0	! 0 <rom_vectors-0x40000000>
4000af28:	40 00 00 03 	call  4000af34 <_exit>
4000af2c:	90 10 00 18 	mov  %i0, %o0
4000af30:	01 00 00 00 	nop 

4000af34 <_exit>:
4000af34:	9d e3 bf 98 	save  %sp, -104, %sp
4000af38:	7f ff e9 c7 	call  40005654 <_ZN10Cyg_Thread4exitEv>
4000af3c:	01 00 00 00 	nop 
4000af40:	10 80 00 00 	b  4000af40 <_exit+0xc>
4000af44:	01 00 00 00 	nop 

4000af48 <cyg_libc_invoke_atexit_handlers>:
4000af48:	9d e3 bf 98 	save  %sp, -104, %sp
4000af4c:	03 10 00 4e 	sethi  %hi(0x40013800), %g1
4000af50:	e2 00 61 00 	ld  [ %g1 + 0x100 ], %l1	! 40013900 <cyg_libc_atexit_handlers_count>
4000af54:	80 a4 60 00 	cmp  %l1, 0
4000af58:	02 80 00 0c 	be  4000af88 <cyg_libc_invoke_atexit_handlers+0x40>
4000af5c:	03 10 00 4e 	sethi  %hi(0x40013800), %g1
4000af60:	9b 2c 60 02 	sll  %l1, 2, %o5
4000af64:	82 10 60 80 	or  %g1, 0x80, %g1
4000af68:	9a 03 40 01 	add  %o5, %g1, %o5
4000af6c:	a0 03 7f fc 	add  %o5, -4, %l0
4000af70:	c2 04 00 00 	ld  [ %l0 ], %g1
4000af74:	9f c0 40 00 	call  %g1
4000af78:	a0 04 3f fc 	add  %l0, -4, %l0
4000af7c:	a2 84 7f ff 	addcc  %l1, -1, %l1
4000af80:	32 bf ff fd 	bne,a   4000af74 <cyg_libc_invoke_atexit_handlers+0x2c>
4000af84:	c2 04 00 00 	ld  [ %l0 ], %g1
4000af88:	81 c7 e0 08 	ret 
4000af8c:	81 e8 00 00 	restore 

4000af90 <.umul>:
4000af90:	98 12 00 09 	or  %o0, %o1, %o4
4000af94:	81 82 00 00 	mov  %o0, %y
4000af98:	9a ab 2f ff 	andncc  %o4, 0xfff, %o5
4000af9c:	02 80 00 25 	be  4000b030 <mul_shortway>
4000afa0:	98 88 00 00 	andcc  %g0, %g0, %o4
4000afa4:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afa8:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afac:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afb0:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afb4:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afb8:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afbc:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afc0:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afc4:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afc8:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afcc:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afd0:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afd4:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afd8:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afdc:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afe0:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afe4:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afe8:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000afec:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000aff0:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000aff4:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000aff8:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000affc:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b000:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b004:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b008:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b00c:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b010:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b014:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b018:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b01c:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b020:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b024:	99 23 00 00 	mulscc  %o4, %g0, %o4
4000b028:	81 c3 e0 08 	retl 
4000b02c:	91 40 00 00 	rd  %y, %o0

4000b030 <mul_shortway>:
4000b030:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b034:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b038:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b03c:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b040:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b044:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b048:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b04c:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b050:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b054:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b058:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b05c:	99 23 00 09 	mulscc  %o4, %o1, %o4
4000b060:	99 23 00 00 	mulscc  %o4, %g0, %o4
4000b064:	9b 40 00 00 	rd  %y, %o5
4000b068:	99 2b 20 0c 	sll  %o4, 0xc, %o4
4000b06c:	9b 33 60 14 	srl  %o5, 0x14, %o5
4000b070:	81 c3 e0 08 	retl 
4000b074:	90 13 40 0c 	or  %o5, %o4, %o0

4000b078 <.udiv>:
4000b078:	10 80 00 0b 	b  4000b0a4 <ready_to_divide>
4000b07c:	86 10 20 00 	clr  %g3

4000b080 <.div>:
4000b080:	80 92 40 08 	orcc  %o1, %o0, %g0
4000b084:	16 80 00 08 	bge  4000b0a4 <ready_to_divide>
4000b088:	86 1a 40 08 	xor  %o1, %o0, %g3
4000b08c:	80 92 40 00 	tst  %o1
4000b090:	16 80 00 04 	bge  4000b0a0 <.div+0x20>
4000b094:	80 92 00 00 	tst  %o0
4000b098:	16 80 00 03 	bge  4000b0a4 <ready_to_divide>
4000b09c:	92 20 00 09 	neg  %o1
4000b0a0:	90 20 00 08 	neg  %o0

4000b0a4 <ready_to_divide>:
4000b0a4:	9a 92 40 00 	orcc  %o1, %g0, %o5
4000b0a8:	12 80 00 05 	bne  4000b0bc <ready_to_divide+0x18>
4000b0ac:	96 10 00 08 	mov  %o0, %o3
4000b0b0:	91 d0 20 02 	ta  2
4000b0b4:	81 c3 e0 08 	retl 
4000b0b8:	90 10 00 00 	mov  %g0, %o0
4000b0bc:	80 a2 c0 0d 	cmp  %o3, %o5
4000b0c0:	0a 80 00 95 	bcs  4000b314 <got_result>
4000b0c4:	94 10 00 00 	mov  %g0, %o2
4000b0c8:	03 02 00 00 	sethi  %hi(0x8000000), %g1
4000b0cc:	80 a2 c0 01 	cmp  %o3, %g1
4000b0d0:	0a 80 00 28 	bcs  4000b170 <not_really_big>
4000b0d4:	98 10 00 00 	mov  %g0, %o4
4000b0d8:	80 a3 40 01 	cmp  %o5, %g1
4000b0dc:	1a 80 00 0d 	bcc  4000b110 <not_too_big>
4000b0e0:	84 10 20 01 	mov  1, %g2
4000b0e4:	9b 2b 60 04 	sll  %o5, 4, %o5
4000b0e8:	10 bf ff fc 	b  4000b0d8 <ready_to_divide+0x34>
4000b0ec:	98 03 20 01 	inc  %o4
4000b0f0:	9a 83 40 0d 	addcc  %o5, %o5, %o5
4000b0f4:	1a 80 00 07 	bcc  4000b110 <not_too_big>
4000b0f8:	84 00 a0 01 	inc  %g2
4000b0fc:	83 28 60 04 	sll  %g1, 4, %g1
4000b100:	9b 33 60 01 	srl  %o5, 1, %o5
4000b104:	9a 03 40 01 	add  %o5, %g1, %o5
4000b108:	10 80 00 07 	b  4000b124 <do_single_div>
4000b10c:	84 20 a0 01 	dec  %g2

4000b110 <not_too_big>:
4000b110:	80 a3 40 0b 	cmp  %o5, %o3
4000b114:	0a bf ff f7 	bcs  4000b0f0 <ready_to_divide+0x4c>
4000b118:	01 00 00 00 	nop 
4000b11c:	02 80 00 02 	be  4000b124 <do_single_div>
4000b120:	01 00 00 00 	nop 

4000b124 <do_single_div>:
4000b124:	84 a0 a0 01 	deccc  %g2
4000b128:	06 80 00 76 	bl  4000b300 <end_regular_divide>
4000b12c:	01 00 00 00 	nop 
4000b130:	96 22 c0 0d 	sub  %o3, %o5, %o3
4000b134:	94 10 20 01 	mov  1, %o2
4000b138:	10 80 00 0a 	b  4000b160 <end_single_divloop>
4000b13c:	01 00 00 00 	nop 

4000b140 <single_divloop>:
4000b140:	95 2a a0 01 	sll  %o2, 1, %o2
4000b144:	06 80 00 05 	bl  4000b158 <single_divloop+0x18>
4000b148:	9b 33 60 01 	srl  %o5, 1, %o5
4000b14c:	96 22 c0 0d 	sub  %o3, %o5, %o3
4000b150:	10 80 00 04 	b  4000b160 <end_single_divloop>
4000b154:	94 02 a0 01 	inc  %o2
4000b158:	96 02 c0 0d 	add  %o3, %o5, %o3
4000b15c:	94 22 a0 01 	dec  %o2

4000b160 <end_single_divloop>:
4000b160:	84 a0 a0 01 	deccc  %g2
4000b164:	16 bf ff f7 	bge  4000b140 <single_divloop>
4000b168:	80 92 c0 00 	tst  %o3
4000b16c:	30 80 00 65 	b,a   4000b300 <end_regular_divide>

4000b170 <not_really_big>:
4000b170:	9b 2b 60 04 	sll  %o5, 4, %o5
4000b174:	80 a3 40 0b 	cmp  %o5, %o3
4000b178:	08 bf ff fe 	bleu  4000b170 <not_really_big>
4000b17c:	98 83 20 01 	inccc  %o4
4000b180:	02 80 00 65 	be  4000b314 <got_result>
4000b184:	98 23 20 01 	dec  %o4
4000b188:	80 92 c0 00 	tst  %o3

4000b18c <divloop>:
4000b18c:	95 2a a0 04 	sll  %o2, 4, %o2
4000b190:	06 80 00 2f 	bl  4000b24c <L1.16>
4000b194:	9b 33 60 01 	srl  %o5, 1, %o5
4000b198:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b19c:	06 80 00 17 	bl  4000b1f8 <L2.17>
4000b1a0:	9b 33 60 01 	srl  %o5, 1, %o5
4000b1a4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b1a8:	06 80 00 0b 	bl  4000b1d4 <L3.19>
4000b1ac:	9b 33 60 01 	srl  %o5, 1, %o5
4000b1b0:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b1b4:	06 80 00 05 	bl  4000b1c8 <L4.23>
4000b1b8:	9b 33 60 01 	srl  %o5, 1, %o5
4000b1bc:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b1c0:	10 80 00 50 	b  4000b300 <end_regular_divide>
4000b1c4:	94 02 a0 0f 	add  %o2, 0xf, %o2

4000b1c8 <L4.23>:
4000b1c8:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b1cc:	10 80 00 4d 	b  4000b300 <end_regular_divide>
4000b1d0:	94 02 a0 0d 	add  %o2, 0xd, %o2

4000b1d4 <L3.19>:
4000b1d4:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b1d8:	06 80 00 05 	bl  4000b1ec <L4.21>
4000b1dc:	9b 33 60 01 	srl  %o5, 1, %o5
4000b1e0:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b1e4:	10 80 00 47 	b  4000b300 <end_regular_divide>
4000b1e8:	94 02 a0 0b 	add  %o2, 0xb, %o2

4000b1ec <L4.21>:
4000b1ec:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b1f0:	10 80 00 44 	b  4000b300 <end_regular_divide>
4000b1f4:	94 02 a0 09 	add  %o2, 9, %o2

4000b1f8 <L2.17>:
4000b1f8:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b1fc:	06 80 00 0b 	bl  4000b228 <L3.17>
4000b200:	9b 33 60 01 	srl  %o5, 1, %o5
4000b204:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b208:	06 80 00 05 	bl  4000b21c <L4.19>
4000b20c:	9b 33 60 01 	srl  %o5, 1, %o5
4000b210:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b214:	10 80 00 3b 	b  4000b300 <end_regular_divide>
4000b218:	94 02 a0 07 	add  %o2, 7, %o2

4000b21c <L4.19>:
4000b21c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b220:	10 80 00 38 	b  4000b300 <end_regular_divide>
4000b224:	94 02 a0 05 	add  %o2, 5, %o2

4000b228 <L3.17>:
4000b228:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b22c:	06 80 00 05 	bl  4000b240 <L4.17>
4000b230:	9b 33 60 01 	srl  %o5, 1, %o5
4000b234:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b238:	10 80 00 32 	b  4000b300 <end_regular_divide>
4000b23c:	94 02 a0 03 	add  %o2, 3, %o2

4000b240 <L4.17>:
4000b240:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b244:	10 80 00 2f 	b  4000b300 <end_regular_divide>
4000b248:	94 02 a0 01 	inc  %o2

4000b24c <L1.16>:
4000b24c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b250:	06 80 00 17 	bl  4000b2ac <L2.15>
4000b254:	9b 33 60 01 	srl  %o5, 1, %o5
4000b258:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b25c:	06 80 00 0b 	bl  4000b288 <L3.15>
4000b260:	9b 33 60 01 	srl  %o5, 1, %o5
4000b264:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b268:	06 80 00 05 	bl  4000b27c <L4.15>
4000b26c:	9b 33 60 01 	srl  %o5, 1, %o5
4000b270:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b274:	10 80 00 23 	b  4000b300 <end_regular_divide>
4000b278:	94 02 bf ff 	add  %o2, -1, %o2

4000b27c <L4.15>:
4000b27c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b280:	10 80 00 20 	b  4000b300 <end_regular_divide>
4000b284:	94 02 bf fd 	add  %o2, -3, %o2

4000b288 <L3.15>:
4000b288:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b28c:	06 80 00 05 	bl  4000b2a0 <L4.13>
4000b290:	9b 33 60 01 	srl  %o5, 1, %o5
4000b294:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b298:	10 80 00 1a 	b  4000b300 <end_regular_divide>
4000b29c:	94 02 bf fb 	add  %o2, -5, %o2

4000b2a0 <L4.13>:
4000b2a0:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b2a4:	10 80 00 17 	b  4000b300 <end_regular_divide>
4000b2a8:	94 02 bf f9 	add  %o2, -7, %o2

4000b2ac <L2.15>:
4000b2ac:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b2b0:	06 80 00 0b 	bl  4000b2dc <L3.13>
4000b2b4:	9b 33 60 01 	srl  %o5, 1, %o5
4000b2b8:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b2bc:	06 80 00 05 	bl  4000b2d0 <L4.11>
4000b2c0:	9b 33 60 01 	srl  %o5, 1, %o5
4000b2c4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b2c8:	10 80 00 0e 	b  4000b300 <end_regular_divide>
4000b2cc:	94 02 bf f7 	add  %o2, -9, %o2

4000b2d0 <L4.11>:
4000b2d0:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b2d4:	10 80 00 0b 	b  4000b300 <end_regular_divide>
4000b2d8:	94 02 bf f5 	add  %o2, -11, %o2

4000b2dc <L3.13>:
4000b2dc:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b2e0:	06 80 00 05 	bl  4000b2f4 <L4.9>
4000b2e4:	9b 33 60 01 	srl  %o5, 1, %o5
4000b2e8:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b2ec:	10 80 00 05 	b  4000b300 <end_regular_divide>
4000b2f0:	94 02 bf f3 	add  %o2, -13, %o2

4000b2f4 <L4.9>:
4000b2f4:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b2f8:	10 80 00 02 	b  4000b300 <end_regular_divide>
4000b2fc:	94 02 bf f1 	add  %o2, -15, %o2

4000b300 <end_regular_divide>:
4000b300:	98 a3 20 01 	deccc  %o4
4000b304:	16 bf ff a2 	bge  4000b18c <divloop>
4000b308:	80 92 c0 00 	tst  %o3
4000b30c:	26 80 00 02 	bl,a   4000b314 <got_result>
4000b310:	94 22 a0 01 	dec  %o2

4000b314 <got_result>:
4000b314:	80 90 c0 00 	tst  %g3
4000b318:	26 80 00 02 	bl,a   4000b320 <got_result+0xc>
4000b31c:	94 20 00 0a 	neg  %o2
4000b320:	81 c3 e0 08 	retl 
4000b324:	90 10 00 0a 	mov  %o2, %o0

4000b328 <.urem>:
4000b328:	10 80 00 0b 	b  4000b354 <divide>
4000b32c:	86 10 20 00 	clr  %g3

4000b330 <.rem>:
4000b330:	80 92 40 08 	orcc  %o1, %o0, %g0
4000b334:	16 80 00 08 	bge  4000b354 <divide>
4000b338:	86 10 00 08 	mov  %o0, %g3
4000b33c:	80 92 40 00 	tst  %o1
4000b340:	16 80 00 04 	bge  4000b350 <.rem+0x20>
4000b344:	80 92 00 00 	tst  %o0
4000b348:	16 80 00 03 	bge  4000b354 <divide>
4000b34c:	92 20 00 09 	neg  %o1
4000b350:	90 20 00 08 	neg  %o0

4000b354 <divide>:
4000b354:	9a 92 40 00 	orcc  %o1, %g0, %o5
4000b358:	12 80 00 05 	bne  4000b36c <divide+0x18>
4000b35c:	96 10 00 08 	mov  %o0, %o3
4000b360:	91 d0 20 02 	ta  2
4000b364:	81 c3 e0 08 	retl 
4000b368:	90 10 00 00 	mov  %g0, %o0
4000b36c:	80 a2 c0 0d 	cmp  %o3, %o5
4000b370:	0a 80 00 95 	bcs  4000b5c4 <got_result>
4000b374:	94 10 00 00 	mov  %g0, %o2
4000b378:	03 02 00 00 	sethi  %hi(0x8000000), %g1
4000b37c:	80 a2 c0 01 	cmp  %o3, %g1
4000b380:	0a 80 00 28 	bcs  4000b420 <not_really_big>
4000b384:	98 10 00 00 	mov  %g0, %o4
4000b388:	80 a3 40 01 	cmp  %o5, %g1
4000b38c:	1a 80 00 0d 	bcc  4000b3c0 <not_too_big>
4000b390:	84 10 20 01 	mov  1, %g2
4000b394:	9b 2b 60 04 	sll  %o5, 4, %o5
4000b398:	10 bf ff fc 	b  4000b388 <divide+0x34>
4000b39c:	98 03 20 01 	inc  %o4
4000b3a0:	9a 83 40 0d 	addcc  %o5, %o5, %o5
4000b3a4:	1a 80 00 07 	bcc  4000b3c0 <not_too_big>
4000b3a8:	84 00 a0 01 	inc  %g2
4000b3ac:	83 28 60 04 	sll  %g1, 4, %g1
4000b3b0:	9b 33 60 01 	srl  %o5, 1, %o5
4000b3b4:	9a 03 40 01 	add  %o5, %g1, %o5
4000b3b8:	10 80 00 07 	b  4000b3d4 <do_single_div>
4000b3bc:	84 20 a0 01 	dec  %g2

4000b3c0 <not_too_big>:
4000b3c0:	80 a3 40 0b 	cmp  %o5, %o3
4000b3c4:	0a bf ff f7 	bcs  4000b3a0 <divide+0x4c>
4000b3c8:	01 00 00 00 	nop 
4000b3cc:	02 80 00 02 	be  4000b3d4 <do_single_div>
4000b3d0:	01 00 00 00 	nop 

4000b3d4 <do_single_div>:
4000b3d4:	84 a0 a0 01 	deccc  %g2
4000b3d8:	06 80 00 76 	bl  4000b5b0 <end_regular_divide>
4000b3dc:	01 00 00 00 	nop 
4000b3e0:	96 22 c0 0d 	sub  %o3, %o5, %o3
4000b3e4:	94 10 20 01 	mov  1, %o2
4000b3e8:	10 80 00 0a 	b  4000b410 <end_single_divloop>
4000b3ec:	01 00 00 00 	nop 

4000b3f0 <single_divloop>:
4000b3f0:	95 2a a0 01 	sll  %o2, 1, %o2
4000b3f4:	06 80 00 05 	bl  4000b408 <single_divloop+0x18>
4000b3f8:	9b 33 60 01 	srl  %o5, 1, %o5
4000b3fc:	96 22 c0 0d 	sub  %o3, %o5, %o3
4000b400:	10 80 00 04 	b  4000b410 <end_single_divloop>
4000b404:	94 02 a0 01 	inc  %o2
4000b408:	96 02 c0 0d 	add  %o3, %o5, %o3
4000b40c:	94 22 a0 01 	dec  %o2

4000b410 <end_single_divloop>:
4000b410:	84 a0 a0 01 	deccc  %g2
4000b414:	16 bf ff f7 	bge  4000b3f0 <single_divloop>
4000b418:	80 92 c0 00 	tst  %o3
4000b41c:	30 80 00 65 	b,a   4000b5b0 <end_regular_divide>

4000b420 <not_really_big>:
4000b420:	9b 2b 60 04 	sll  %o5, 4, %o5
4000b424:	80 a3 40 0b 	cmp  %o5, %o3
4000b428:	08 bf ff fe 	bleu  4000b420 <not_really_big>
4000b42c:	98 83 20 01 	inccc  %o4
4000b430:	02 80 00 65 	be  4000b5c4 <got_result>
4000b434:	98 23 20 01 	dec  %o4
4000b438:	80 92 c0 00 	tst  %o3

4000b43c <divloop>:
4000b43c:	95 2a a0 04 	sll  %o2, 4, %o2
4000b440:	06 80 00 2f 	bl  4000b4fc <L1.16>
4000b444:	9b 33 60 01 	srl  %o5, 1, %o5
4000b448:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b44c:	06 80 00 17 	bl  4000b4a8 <L2.17>
4000b450:	9b 33 60 01 	srl  %o5, 1, %o5
4000b454:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b458:	06 80 00 0b 	bl  4000b484 <L3.19>
4000b45c:	9b 33 60 01 	srl  %o5, 1, %o5
4000b460:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b464:	06 80 00 05 	bl  4000b478 <L4.23>
4000b468:	9b 33 60 01 	srl  %o5, 1, %o5
4000b46c:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b470:	10 80 00 50 	b  4000b5b0 <end_regular_divide>
4000b474:	94 02 a0 0f 	add  %o2, 0xf, %o2

4000b478 <L4.23>:
4000b478:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b47c:	10 80 00 4d 	b  4000b5b0 <end_regular_divide>
4000b480:	94 02 a0 0d 	add  %o2, 0xd, %o2

4000b484 <L3.19>:
4000b484:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b488:	06 80 00 05 	bl  4000b49c <L4.21>
4000b48c:	9b 33 60 01 	srl  %o5, 1, %o5
4000b490:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b494:	10 80 00 47 	b  4000b5b0 <end_regular_divide>
4000b498:	94 02 a0 0b 	add  %o2, 0xb, %o2

4000b49c <L4.21>:
4000b49c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b4a0:	10 80 00 44 	b  4000b5b0 <end_regular_divide>
4000b4a4:	94 02 a0 09 	add  %o2, 9, %o2

4000b4a8 <L2.17>:
4000b4a8:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b4ac:	06 80 00 0b 	bl  4000b4d8 <L3.17>
4000b4b0:	9b 33 60 01 	srl  %o5, 1, %o5
4000b4b4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b4b8:	06 80 00 05 	bl  4000b4cc <L4.19>
4000b4bc:	9b 33 60 01 	srl  %o5, 1, %o5
4000b4c0:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b4c4:	10 80 00 3b 	b  4000b5b0 <end_regular_divide>
4000b4c8:	94 02 a0 07 	add  %o2, 7, %o2

4000b4cc <L4.19>:
4000b4cc:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b4d0:	10 80 00 38 	b  4000b5b0 <end_regular_divide>
4000b4d4:	94 02 a0 05 	add  %o2, 5, %o2

4000b4d8 <L3.17>:
4000b4d8:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b4dc:	06 80 00 05 	bl  4000b4f0 <L4.17>
4000b4e0:	9b 33 60 01 	srl  %o5, 1, %o5
4000b4e4:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b4e8:	10 80 00 32 	b  4000b5b0 <end_regular_divide>
4000b4ec:	94 02 a0 03 	add  %o2, 3, %o2

4000b4f0 <L4.17>:
4000b4f0:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b4f4:	10 80 00 2f 	b  4000b5b0 <end_regular_divide>
4000b4f8:	94 02 a0 01 	inc  %o2

4000b4fc <L1.16>:
4000b4fc:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b500:	06 80 00 17 	bl  4000b55c <L2.15>
4000b504:	9b 33 60 01 	srl  %o5, 1, %o5
4000b508:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b50c:	06 80 00 0b 	bl  4000b538 <L3.15>
4000b510:	9b 33 60 01 	srl  %o5, 1, %o5
4000b514:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b518:	06 80 00 05 	bl  4000b52c <L4.15>
4000b51c:	9b 33 60 01 	srl  %o5, 1, %o5
4000b520:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b524:	10 80 00 23 	b  4000b5b0 <end_regular_divide>
4000b528:	94 02 bf ff 	add  %o2, -1, %o2

4000b52c <L4.15>:
4000b52c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b530:	10 80 00 20 	b  4000b5b0 <end_regular_divide>
4000b534:	94 02 bf fd 	add  %o2, -3, %o2

4000b538 <L3.15>:
4000b538:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b53c:	06 80 00 05 	bl  4000b550 <L4.13>
4000b540:	9b 33 60 01 	srl  %o5, 1, %o5
4000b544:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b548:	10 80 00 1a 	b  4000b5b0 <end_regular_divide>
4000b54c:	94 02 bf fb 	add  %o2, -5, %o2

4000b550 <L4.13>:
4000b550:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b554:	10 80 00 17 	b  4000b5b0 <end_regular_divide>
4000b558:	94 02 bf f9 	add  %o2, -7, %o2

4000b55c <L2.15>:
4000b55c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b560:	06 80 00 0b 	bl  4000b58c <L3.13>
4000b564:	9b 33 60 01 	srl  %o5, 1, %o5
4000b568:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b56c:	06 80 00 05 	bl  4000b580 <L4.11>
4000b570:	9b 33 60 01 	srl  %o5, 1, %o5
4000b574:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b578:	10 80 00 0e 	b  4000b5b0 <end_regular_divide>
4000b57c:	94 02 bf f7 	add  %o2, -9, %o2

4000b580 <L4.11>:
4000b580:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b584:	10 80 00 0b 	b  4000b5b0 <end_regular_divide>
4000b588:	94 02 bf f5 	add  %o2, -11, %o2

4000b58c <L3.13>:
4000b58c:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b590:	06 80 00 05 	bl  4000b5a4 <L4.9>
4000b594:	9b 33 60 01 	srl  %o5, 1, %o5
4000b598:	96 a2 c0 0d 	subcc  %o3, %o5, %o3
4000b59c:	10 80 00 05 	b  4000b5b0 <end_regular_divide>
4000b5a0:	94 02 bf f3 	add  %o2, -13, %o2

4000b5a4 <L4.9>:
4000b5a4:	96 82 c0 0d 	addcc  %o3, %o5, %o3
4000b5a8:	10 80 00 02 	b  4000b5b0 <end_regular_divide>
4000b5ac:	94 02 bf f1 	add  %o2, -15, %o2

4000b5b0 <end_regular_divide>:
4000b5b0:	98 a3 20 01 	deccc  %o4
4000b5b4:	16 bf ff a2 	bge  4000b43c <divloop>
4000b5b8:	80 92 c0 00 	tst  %o3
4000b5bc:	26 80 00 02 	bl,a   4000b5c4 <got_result>
4000b5c0:	96 02 c0 09 	add  %o3, %o1, %o3

4000b5c4 <got_result>:
4000b5c4:	80 90 c0 00 	tst  %g3
4000b5c8:	26 80 00 02 	bl,a   4000b5d0 <got_result+0xc>
4000b5cc:	96 20 00 0b 	neg  %o3
4000b5d0:	81 c3 e0 08 	retl 
4000b5d4:	90 10 00 0b 	mov  %o3, %o0

4000b5d8 <__muldi3>:
4000b5d8:	9d e3 bf 98 	save  %sp, -104, %sp
4000b5dc:	81 80 00 19 	wr  %g0, %i1, %y
4000b5e0:	9b 3e e0 1f 	sra  %i3, 0x1f, %o5
4000b5e4:	9a 0e 40 0d 	and  %i1, %o5, %o5
4000b5e8:	82 88 20 00 	andcc  %g0, 0, %g1
4000b5ec:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b5f0:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b5f4:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b5f8:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b5fc:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b600:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b604:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b608:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b60c:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b610:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b614:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b618:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b61c:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b620:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b624:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b628:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b62c:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b630:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b634:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b638:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b63c:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b640:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b644:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b648:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b64c:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b650:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b654:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b658:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b65c:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b660:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b664:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b668:	83 20 40 1b 	mulscc  %g1, %i3, %g1
4000b66c:	83 20 60 00 	mulscc  %g1, 0, %g1
4000b670:	a0 00 40 0d 	add  %g1, %o5, %l0
4000b674:	99 40 00 00 	rd  %y, %o4
4000b678:	92 10 00 1a 	mov  %i2, %o1
4000b67c:	a2 10 00 0c 	mov  %o4, %l1
4000b680:	7f ff fe 44 	call  4000af90 <.umul>
4000b684:	90 10 00 19 	mov  %i1, %o0
4000b688:	a4 10 00 08 	mov  %o0, %l2
4000b68c:	90 10 00 18 	mov  %i0, %o0
4000b690:	7f ff fe 40 	call  4000af90 <.umul>
4000b694:	92 10 00 1b 	mov  %i3, %o1
4000b698:	a4 04 80 08 	add  %l2, %o0, %l2
4000b69c:	b2 10 00 11 	mov  %l1, %i1
4000b6a0:	81 c7 e0 08 	ret 
4000b6a4:	91 ec 80 10 	restore  %l2, %l0, %o0

4000b6a8 <__ashrdi3>:
4000b6a8:	9d e3 bf 98 	save  %sp, -104, %sp
4000b6ac:	82 10 20 20 	mov  0x20, %g1
4000b6b0:	b8 10 00 18 	mov  %i0, %i4
4000b6b4:	ba 10 00 19 	mov  %i1, %i5
4000b6b8:	80 a6 a0 00 	cmp  %i2, 0
4000b6bc:	02 80 00 10 	be  4000b6fc <__ashrdi3+0x54>
4000b6c0:	82 20 40 1a 	sub  %g1, %i2, %g1
4000b6c4:	b0 20 00 01 	neg  %g1, %i0
4000b6c8:	80 a0 60 00 	cmp  %g1, 0
4000b6cc:	b3 37 40 1a 	srl  %i5, %i2, %i1
4000b6d0:	04 80 00 07 	ble  4000b6ec <__ashrdi3+0x44>
4000b6d4:	83 2f 00 01 	sll  %i4, %g1, %g1
4000b6d8:	b5 3f 00 1a 	sra  %i4, %i2, %i2
4000b6dc:	b6 16 40 01 	or  %i1, %g1, %i3
4000b6e0:	b0 10 00 1a 	mov  %i2, %i0
4000b6e4:	10 80 00 06 	b  4000b6fc <__ashrdi3+0x54>
4000b6e8:	b2 10 00 1b 	mov  %i3, %i1
4000b6ec:	b7 3f 00 18 	sra  %i4, %i0, %i3
4000b6f0:	b5 3f 20 1f 	sra  %i4, 0x1f, %i2
4000b6f4:	b0 10 00 1a 	mov  %i2, %i0
4000b6f8:	b2 10 00 1b 	mov  %i3, %i1
4000b6fc:	81 c7 e0 08 	ret 
4000b700:	81 e8 00 00 	restore 

4000b704 <__udivdi3>:
4000b704:	9d e3 bf 98 	save  %sp, -104, %sp
4000b708:	a0 10 00 18 	mov  %i0, %l0
4000b70c:	92 10 00 1a 	mov  %i2, %o1
4000b710:	80 a6 a0 00 	cmp  %i2, 0
4000b714:	a2 10 20 00 	clr  %l1
4000b718:	90 10 00 1b 	mov  %i3, %o0
4000b71c:	12 80 00 1e 	bne  4000b794 <__udivdi3+0x90>
4000b720:	b0 10 00 19 	mov  %i1, %i0
4000b724:	80 a6 c0 10 	cmp  %i3, %l0
4000b728:	08 80 00 3d 	bleu  4000b81c <__udivdi3+0x118>
4000b72c:	80 a6 e0 00 	cmp  %i3, 0
4000b730:	98 10 00 19 	mov  %i1, %o4
4000b734:	9a 10 20 00 	clr  %o5
4000b738:	82 10 20 20 	mov  0x20, %g1
4000b73c:	80 a4 00 1b 	cmp  %l0, %i3
4000b740:	0a 80 00 0c 	bcs  4000b770 <__udivdi3+0x6c>
4000b744:	98 c3 00 0c 	addxcc  %o4, %o4, %o4
4000b748:	a0 24 00 1b 	sub  %l0, %i3, %l0
4000b74c:	a0 44 00 10 	addx  %l0, %l0, %l0
4000b750:	82 a0 60 01 	deccc  %g1
4000b754:	12 bf ff fb 	bne  4000b740 <__udivdi3+0x3c>
4000b758:	80 a4 00 1b 	cmp  %l0, %i3
4000b75c:	0a 80 00 0b 	bcs  4000b788 <__udivdi3+0x84>
4000b760:	98 c3 00 0c 	addxcc  %o4, %o4, %o4
4000b764:	10 80 00 09 	b  4000b788 <__udivdi3+0x84>
4000b768:	a0 24 00 1b 	sub  %l0, %i3, %l0
4000b76c:	a0 24 00 1b 	sub  %l0, %i3, %l0
4000b770:	a0 c4 00 10 	addxcc  %l0, %l0, %l0
4000b774:	1a bf ff f8 	bcc  4000b754 <__udivdi3+0x50>
4000b778:	82 a0 60 01 	deccc  %g1
4000b77c:	12 bf ff fc 	bne  4000b76c <__udivdi3+0x68>
4000b780:	98 83 00 0c 	addcc  %o4, %o4, %o4
4000b784:	a0 24 00 1b 	sub  %l0, %i3, %l0
4000b788:	98 3b 20 00 	xnor  %o4, 0, %o4
4000b78c:	10 80 00 b1 	b  4000ba50 <__udivdi3+0x34c>
4000b790:	b0 10 00 0d 	mov  %o5, %i0
4000b794:	80 a6 80 10 	cmp  %i2, %l0
4000b798:	98 10 20 00 	clr  %o4
4000b79c:	18 80 00 ac 	bgu  4000ba4c <__udivdi3+0x348>
4000b7a0:	9a 10 20 00 	clr  %o5
4000b7a4:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
4000b7a8:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffff <rom_vectors-0x3fff0001>
4000b7ac:	80 a6 80 01 	cmp  %i2, %g1
4000b7b0:	08 80 00 4f 	bleu  4000b8ec <__udivdi3+0x1e8>
4000b7b4:	80 a6 a0 ff 	cmp  %i2, 0xff
4000b7b8:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
4000b7bc:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffffff <rom_vectors-0x3f000001>
4000b7c0:	80 a0 40 1a 	cmp  %g1, %i2
4000b7c4:	9a 60 20 00 	subx  %g0, 0, %o5
4000b7c8:	96 0b 60 08 	and  %o5, 8, %o3
4000b7cc:	96 02 e0 10 	add  %o3, 0x10, %o3
4000b7d0:	1b 10 00 35 	sethi  %hi(0x4000d400), %o5
4000b7d4:	9a 13 63 f8 	or  %o5, 0x3f8, %o5	! 4000d7f8 <__clz_tab>
4000b7d8:	83 32 40 0b 	srl  %o1, %o3, %g1
4000b7dc:	d8 0b 40 01 	ldub  [ %o5 + %g1 ], %o4
4000b7e0:	98 03 00 0b 	add  %o4, %o3, %o4
4000b7e4:	9a 10 20 20 	mov  0x20, %o5
4000b7e8:	9e a3 40 0c 	subcc  %o5, %o4, %o7
4000b7ec:	12 80 00 44 	bne  4000b8fc <__udivdi3+0x1f8>
4000b7f0:	9a 23 40 0f 	sub  %o5, %o7, %o5
4000b7f4:	80 a2 40 10 	cmp  %o1, %l0
4000b7f8:	9a 40 20 00 	addx  %g0, 0, %o5
4000b7fc:	80 a6 00 08 	cmp  %i0, %o0
4000b800:	82 60 3f ff 	subx  %g0, -1, %g1
4000b804:	80 93 40 01 	orcc  %o5, %g1, %g0
4000b808:	12 80 00 03 	bne  4000b814 <__udivdi3+0x110>
4000b80c:	98 10 20 01 	mov  1, %o4
4000b810:	98 10 20 00 	clr  %o4
4000b814:	10 80 00 8e 	b  4000ba4c <__udivdi3+0x348>
4000b818:	9a 10 20 00 	clr  %o5
4000b81c:	12 80 00 06 	bne  4000b834 <__udivdi3+0x130>
4000b820:	9a 10 00 10 	mov  %l0, %o5
4000b824:	90 10 20 01 	mov  1, %o0
4000b828:	7f ff fe 14 	call  4000b078 <.udiv>
4000b82c:	92 10 20 00 	clr  %o1
4000b830:	9a 10 00 10 	mov  %l0, %o5
4000b834:	98 10 00 18 	mov  %i0, %o4
4000b838:	82 10 20 20 	mov  0x20, %g1
4000b83c:	80 a4 40 08 	cmp  %l1, %o0
4000b840:	0a 80 00 0c 	bcs  4000b870 <__udivdi3+0x16c>
4000b844:	9a c3 40 0d 	addxcc  %o5, %o5, %o5
4000b848:	a2 24 40 08 	sub  %l1, %o0, %l1
4000b84c:	a2 44 40 11 	addx  %l1, %l1, %l1
4000b850:	82 a0 60 01 	deccc  %g1
4000b854:	12 bf ff fb 	bne  4000b840 <__udivdi3+0x13c>
4000b858:	80 a4 40 08 	cmp  %l1, %o0
4000b85c:	0a 80 00 0b 	bcs  4000b888 <__udivdi3+0x184>
4000b860:	9a c3 40 0d 	addxcc  %o5, %o5, %o5
4000b864:	10 80 00 09 	b  4000b888 <__udivdi3+0x184>
4000b868:	a2 24 40 08 	sub  %l1, %o0, %l1
4000b86c:	a2 24 40 08 	sub  %l1, %o0, %l1
4000b870:	a2 c4 40 11 	addxcc  %l1, %l1, %l1
4000b874:	1a bf ff f8 	bcc  4000b854 <__udivdi3+0x150>
4000b878:	82 a0 60 01 	deccc  %g1
4000b87c:	12 bf ff fc 	bne  4000b86c <__udivdi3+0x168>
4000b880:	9a 83 40 0d 	addcc  %o5, %o5, %o5
4000b884:	a2 24 40 08 	sub  %l1, %o0, %l1
4000b888:	9a 3b 60 00 	xnor  %o5, 0, %o5
4000b88c:	a0 10 00 11 	mov  %l1, %l0
4000b890:	82 10 20 20 	mov  0x20, %g1
4000b894:	80 a4 00 08 	cmp  %l0, %o0
4000b898:	0a 80 00 0c 	bcs  4000b8c8 <__udivdi3+0x1c4>
4000b89c:	98 c3 00 0c 	addxcc  %o4, %o4, %o4
4000b8a0:	a0 24 00 08 	sub  %l0, %o0, %l0
4000b8a4:	a0 44 00 10 	addx  %l0, %l0, %l0
4000b8a8:	82 a0 60 01 	deccc  %g1
4000b8ac:	12 bf ff fb 	bne  4000b898 <__udivdi3+0x194>
4000b8b0:	80 a4 00 08 	cmp  %l0, %o0
4000b8b4:	0a 80 00 0b 	bcs  4000b8e0 <__udivdi3+0x1dc>
4000b8b8:	98 c3 00 0c 	addxcc  %o4, %o4, %o4
4000b8bc:	10 80 00 09 	b  4000b8e0 <__udivdi3+0x1dc>
4000b8c0:	a0 24 00 08 	sub  %l0, %o0, %l0
4000b8c4:	a0 24 00 08 	sub  %l0, %o0, %l0
4000b8c8:	a0 c4 00 10 	addxcc  %l0, %l0, %l0
4000b8cc:	1a bf ff f8 	bcc  4000b8ac <__udivdi3+0x1a8>
4000b8d0:	82 a0 60 01 	deccc  %g1
4000b8d4:	12 bf ff fc 	bne  4000b8c4 <__udivdi3+0x1c0>
4000b8d8:	98 83 00 0c 	addcc  %o4, %o4, %o4
4000b8dc:	a0 24 00 08 	sub  %l0, %o0, %l0
4000b8e0:	98 3b 20 00 	xnor  %o4, 0, %o4
4000b8e4:	10 80 00 5b 	b  4000ba50 <__udivdi3+0x34c>
4000b8e8:	b0 10 00 0d 	mov  %o5, %i0
4000b8ec:	08 bf ff b9 	bleu  4000b7d0 <__udivdi3+0xcc>
4000b8f0:	96 10 20 00 	clr  %o3
4000b8f4:	10 bf ff b7 	b  4000b7d0 <__udivdi3+0xcc>
4000b8f8:	96 10 20 08 	mov  8, %o3
4000b8fc:	83 32 00 0d 	srl  %o0, %o5, %g1
4000b900:	95 36 00 0d 	srl  %i0, %o5, %o2
4000b904:	99 2a 40 0f 	sll  %o1, %o7, %o4
4000b908:	97 2c 00 0f 	sll  %l0, %o7, %o3
4000b90c:	9b 34 00 0d 	srl  %l0, %o5, %o5
4000b910:	92 13 00 01 	or  %o4, %g1, %o1
4000b914:	a0 12 c0 0a 	or  %o3, %o2, %l0
4000b918:	98 10 00 10 	mov  %l0, %o4
4000b91c:	82 10 20 20 	mov  0x20, %g1
4000b920:	80 a3 40 09 	cmp  %o5, %o1
4000b924:	0a 80 00 0c 	bcs  4000b954 <__udivdi3+0x250>
4000b928:	98 c3 00 0c 	addxcc  %o4, %o4, %o4
4000b92c:	9a 23 40 09 	sub  %o5, %o1, %o5
4000b930:	9a 43 40 0d 	addx  %o5, %o5, %o5
4000b934:	82 a0 60 01 	deccc  %g1
4000b938:	12 bf ff fb 	bne  4000b924 <__udivdi3+0x220>
4000b93c:	80 a3 40 09 	cmp  %o5, %o1
4000b940:	0a 80 00 0b 	bcs  4000b96c <__udivdi3+0x268>
4000b944:	98 c3 00 0c 	addxcc  %o4, %o4, %o4
4000b948:	10 80 00 09 	b  4000b96c <__udivdi3+0x268>
4000b94c:	9a 23 40 09 	sub  %o5, %o1, %o5
4000b950:	9a 23 40 09 	sub  %o5, %o1, %o5
4000b954:	9a c3 40 0d 	addxcc  %o5, %o5, %o5
4000b958:	1a bf ff f8 	bcc  4000b938 <__udivdi3+0x234>
4000b95c:	82 a0 60 01 	deccc  %g1
4000b960:	12 bf ff fc 	bne  4000b950 <__udivdi3+0x24c>
4000b964:	98 83 00 0c 	addcc  %o4, %o4, %o4
4000b968:	9a 23 40 09 	sub  %o5, %o1, %o5
4000b96c:	98 3b 20 00 	xnor  %o4, 0, %o4
4000b970:	a0 10 00 0d 	mov  %o5, %l0
4000b974:	91 2a 00 0f 	sll  %o0, %o7, %o0
4000b978:	b1 2e 00 0f 	sll  %i0, %o7, %i0
4000b97c:	81 80 00 0c 	wr  %g0, %o4, %y
4000b980:	9b 3a 20 1f 	sra  %o0, 0x1f, %o5
4000b984:	9a 0b 00 0d 	and  %o4, %o5, %o5
4000b988:	82 88 20 00 	andcc  %g0, 0, %g1
4000b98c:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b990:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b994:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b998:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b99c:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9a0:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9a4:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9a8:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9ac:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9b0:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9b4:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9b8:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9bc:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9c0:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9c4:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9c8:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9cc:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9d0:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9d4:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9d8:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9dc:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9e0:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9e4:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9e8:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9ec:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9f0:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9f4:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9f8:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000b9fc:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000ba00:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000ba04:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000ba08:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000ba0c:	83 20 60 00 	mulscc  %g1, 0, %g1
4000ba10:	96 00 40 0d 	add  %g1, %o5, %o3
4000ba14:	95 40 00 00 	rd  %y, %o2
4000ba18:	80 a2 c0 10 	cmp  %o3, %l0
4000ba1c:	38 80 00 0b 	bgu,a   4000ba48 <__udivdi3+0x344>
4000ba20:	98 03 3f ff 	add  %o4, -1, %o4
4000ba24:	82 1a c0 10 	xor  %o3, %l0, %g1
4000ba28:	80 a0 00 01 	cmp  %g0, %g1
4000ba2c:	9a 60 3f ff 	subx  %g0, -1, %o5
4000ba30:	80 a6 00 0a 	cmp  %i0, %o2
4000ba34:	82 40 20 00 	addx  %g0, 0, %g1
4000ba38:	80 8b 40 01 	btst  %o5, %g1
4000ba3c:	02 80 00 04 	be  4000ba4c <__udivdi3+0x348>
4000ba40:	9a 10 20 00 	clr  %o5
4000ba44:	98 03 3f ff 	add  %o4, -1, %o4
4000ba48:	9a 10 20 00 	clr  %o5
4000ba4c:	b0 10 00 0d 	mov  %o5, %i0
4000ba50:	81 c7 e0 08 	ret 
4000ba54:	93 e8 00 0c 	restore  %g0, %o4, %o1

4000ba58 <__umoddi3>:
4000ba58:	9d e3 bf 90 	save  %sp, -112, %sp
4000ba5c:	a2 96 a0 00 	orcc  %i2, 0, %l1
4000ba60:	a6 07 bf f0 	add  %fp, -16, %l3
4000ba64:	90 10 00 1b 	mov  %i3, %o0
4000ba68:	a4 10 00 19 	mov  %i1, %l2
4000ba6c:	12 80 00 22 	bne  4000baf4 <__umoddi3+0x9c>
4000ba70:	a0 10 00 18 	mov  %i0, %l0
4000ba74:	80 a6 c0 18 	cmp  %i3, %i0
4000ba78:	08 80 00 47 	bleu  4000bb94 <__umoddi3+0x13c>
4000ba7c:	80 a6 e0 00 	cmp  %i3, 0
4000ba80:	98 10 00 19 	mov  %i1, %o4
4000ba84:	82 10 20 20 	mov  0x20, %g1
4000ba88:	80 a4 00 1b 	cmp  %l0, %i3
4000ba8c:	0a 80 00 0c 	bcs  4000babc <__umoddi3+0x64>
4000ba90:	98 c3 00 0c 	addxcc  %o4, %o4, %o4
4000ba94:	a0 24 00 1b 	sub  %l0, %i3, %l0
4000ba98:	a0 44 00 10 	addx  %l0, %l0, %l0
4000ba9c:	82 a0 60 01 	deccc  %g1
4000baa0:	12 bf ff fb 	bne  4000ba8c <__umoddi3+0x34>
4000baa4:	80 a4 00 1b 	cmp  %l0, %i3
4000baa8:	0a 80 00 0b 	bcs  4000bad4 <__umoddi3+0x7c>
4000baac:	98 c3 00 0c 	addxcc  %o4, %o4, %o4
4000bab0:	10 80 00 09 	b  4000bad4 <__umoddi3+0x7c>
4000bab4:	a0 24 00 1b 	sub  %l0, %i3, %l0
4000bab8:	a0 24 00 1b 	sub  %l0, %i3, %l0
4000babc:	a0 c4 00 10 	addxcc  %l0, %l0, %l0
4000bac0:	1a bf ff f8 	bcc  4000baa0 <__umoddi3+0x48>
4000bac4:	82 a0 60 01 	deccc  %g1
4000bac8:	12 bf ff fc 	bne  4000bab8 <__umoddi3+0x60>
4000bacc:	98 83 00 0c 	addcc  %o4, %o4, %o4
4000bad0:	a0 24 00 1b 	sub  %l0, %i3, %l0
4000bad4:	98 3b 20 00 	xnor  %o4, 0, %o4
4000bad8:	aa 10 00 10 	mov  %l0, %l5
4000badc:	80 a4 e0 00 	cmp  %l3, 0
4000bae0:	02 80 00 03 	be  4000baec <__umoddi3+0x94>
4000bae4:	a8 10 20 00 	clr  %l4
4000bae8:	e8 3c c0 00 	std  %l4, [ %l3 ]
4000baec:	10 80 00 c1 	b  4000bdf0 <__umoddi3+0x398>
4000baf0:	f0 1f bf f0 	ldd  [ %fp + -16 ], %i0
4000baf4:	80 a4 40 18 	cmp  %l1, %i0
4000baf8:	08 80 00 04 	bleu  4000bb08 <__umoddi3+0xb0>
4000bafc:	03 00 00 3f 	sethi  %hi(0xfc00), %g1
4000bb00:	10 80 00 bc 	b  4000bdf0 <__umoddi3+0x398>
4000bb04:	f0 3f bf f0 	std  %i0, [ %fp + -16 ]
4000bb08:	82 10 63 ff 	or  %g1, 0x3ff, %g1
4000bb0c:	80 a4 40 01 	cmp  %l1, %g1
4000bb10:	08 80 00 55 	bleu  4000bc64 <__umoddi3+0x20c>
4000bb14:	80 a4 60 ff 	cmp  %l1, 0xff
4000bb18:	03 00 3f ff 	sethi  %hi(0xfffc00), %g1
4000bb1c:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! ffffff <rom_vectors-0x3f000001>
4000bb20:	80 a0 40 11 	cmp  %g1, %l1
4000bb24:	9a 60 20 00 	subx  %g0, 0, %o5
4000bb28:	96 0b 60 08 	and  %o5, 8, %o3
4000bb2c:	96 02 e0 10 	add  %o3, 0x10, %o3
4000bb30:	1b 10 00 35 	sethi  %hi(0x4000d400), %o5
4000bb34:	83 34 40 0b 	srl  %l1, %o3, %g1
4000bb38:	9a 13 63 f8 	or  %o5, 0x3f8, %o5
4000bb3c:	d8 0b 40 01 	ldub  [ %o5 + %g1 ], %o4
4000bb40:	98 03 00 0b 	add  %o4, %o3, %o4
4000bb44:	82 10 20 20 	mov  0x20, %g1
4000bb48:	92 a0 40 0c 	subcc  %g1, %o4, %o1
4000bb4c:	12 80 00 4a 	bne  4000bc74 <__umoddi3+0x21c>
4000bb50:	9e 20 40 09 	sub  %g1, %o1, %o7
4000bb54:	80 a4 40 10 	cmp  %l1, %l0
4000bb58:	9a 40 20 00 	addx  %g0, 0, %o5
4000bb5c:	80 a4 80 08 	cmp  %l2, %o0
4000bb60:	82 60 3f ff 	subx  %g0, -1, %g1
4000bb64:	80 93 40 01 	orcc  %o5, %g1, %g0
4000bb68:	02 80 00 06 	be  4000bb80 <__umoddi3+0x128>
4000bb6c:	aa 10 00 12 	mov  %l2, %l5
4000bb70:	82 a4 80 08 	subcc  %l2, %o0, %g1
4000bb74:	a0 64 00 11 	subx  %l0, %l1, %l0
4000bb78:	a4 10 00 01 	mov  %g1, %l2
4000bb7c:	aa 10 00 12 	mov  %l2, %l5
4000bb80:	80 a4 e0 00 	cmp  %l3, 0
4000bb84:	02 bf ff da 	be  4000baec <__umoddi3+0x94>
4000bb88:	a8 10 00 10 	mov  %l0, %l4
4000bb8c:	10 bf ff d8 	b  4000baec <__umoddi3+0x94>
4000bb90:	e8 3c c0 00 	std  %l4, [ %l3 ]
4000bb94:	12 80 00 06 	bne  4000bbac <__umoddi3+0x154>
4000bb98:	9a 10 00 10 	mov  %l0, %o5
4000bb9c:	90 10 20 01 	mov  1, %o0
4000bba0:	7f ff fd 36 	call  4000b078 <.udiv>
4000bba4:	92 10 20 00 	clr  %o1
4000bba8:	9a 10 00 10 	mov  %l0, %o5
4000bbac:	98 10 00 12 	mov  %l2, %o4
4000bbb0:	82 10 20 20 	mov  0x20, %g1
4000bbb4:	80 a4 40 08 	cmp  %l1, %o0
4000bbb8:	0a 80 00 0c 	bcs  4000bbe8 <__umoddi3+0x190>
4000bbbc:	9a c3 40 0d 	addxcc  %o5, %o5, %o5
4000bbc0:	a2 24 40 08 	sub  %l1, %o0, %l1
4000bbc4:	a2 44 40 11 	addx  %l1, %l1, %l1
4000bbc8:	82 a0 60 01 	deccc  %g1
4000bbcc:	12 bf ff fb 	bne  4000bbb8 <__umoddi3+0x160>
4000bbd0:	80 a4 40 08 	cmp  %l1, %o0
4000bbd4:	0a 80 00 0b 	bcs  4000bc00 <__umoddi3+0x1a8>
4000bbd8:	9a c3 40 0d 	addxcc  %o5, %o5, %o5
4000bbdc:	10 80 00 09 	b  4000bc00 <__umoddi3+0x1a8>
4000bbe0:	a2 24 40 08 	sub  %l1, %o0, %l1
4000bbe4:	a2 24 40 08 	sub  %l1, %o0, %l1
4000bbe8:	a2 c4 40 11 	addxcc  %l1, %l1, %l1
4000bbec:	1a bf ff f8 	bcc  4000bbcc <__umoddi3+0x174>
4000bbf0:	82 a0 60 01 	deccc  %g1
4000bbf4:	12 bf ff fc 	bne  4000bbe4 <__umoddi3+0x18c>
4000bbf8:	9a 83 40 0d 	addcc  %o5, %o5, %o5
4000bbfc:	a2 24 40 08 	sub  %l1, %o0, %l1
4000bc00:	9a 3b 60 00 	xnor  %o5, 0, %o5
4000bc04:	a0 10 00 11 	mov  %l1, %l0
4000bc08:	82 10 20 20 	mov  0x20, %g1
4000bc0c:	80 a4 00 08 	cmp  %l0, %o0
4000bc10:	0a 80 00 0c 	bcs  4000bc40 <__umoddi3+0x1e8>
4000bc14:	98 c3 00 0c 	addxcc  %o4, %o4, %o4
4000bc18:	a0 24 00 08 	sub  %l0, %o0, %l0
4000bc1c:	a0 44 00 10 	addx  %l0, %l0, %l0
4000bc20:	82 a0 60 01 	deccc  %g1
4000bc24:	12 bf ff fb 	bne  4000bc10 <__umoddi3+0x1b8>
4000bc28:	80 a4 00 08 	cmp  %l0, %o0
4000bc2c:	0a 80 00 0b 	bcs  4000bc58 <__umoddi3+0x200>
4000bc30:	98 c3 00 0c 	addxcc  %o4, %o4, %o4
4000bc34:	10 80 00 09 	b  4000bc58 <__umoddi3+0x200>
4000bc38:	a0 24 00 08 	sub  %l0, %o0, %l0
4000bc3c:	a0 24 00 08 	sub  %l0, %o0, %l0
4000bc40:	a0 c4 00 10 	addxcc  %l0, %l0, %l0
4000bc44:	1a bf ff f8 	bcc  4000bc24 <__umoddi3+0x1cc>
4000bc48:	82 a0 60 01 	deccc  %g1
4000bc4c:	12 bf ff fc 	bne  4000bc3c <__umoddi3+0x1e4>
4000bc50:	98 83 00 0c 	addcc  %o4, %o4, %o4
4000bc54:	a0 24 00 08 	sub  %l0, %o0, %l0
4000bc58:	98 3b 20 00 	xnor  %o4, 0, %o4
4000bc5c:	10 bf ff a0 	b  4000badc <__umoddi3+0x84>
4000bc60:	aa 10 00 10 	mov  %l0, %l5
4000bc64:	08 bf ff b3 	bleu  4000bb30 <__umoddi3+0xd8>
4000bc68:	96 10 20 00 	clr  %o3
4000bc6c:	10 bf ff b1 	b  4000bb30 <__umoddi3+0xd8>
4000bc70:	96 10 20 08 	mov  8, %o3
4000bc74:	99 34 80 0f 	srl  %l2, %o7, %o4
4000bc78:	9b 34 00 0f 	srl  %l0, %o7, %o5
4000bc7c:	95 2c 00 09 	sll  %l0, %o1, %o2
4000bc80:	a0 12 80 0c 	or  %o2, %o4, %l0
4000bc84:	83 32 00 0f 	srl  %o0, %o7, %g1
4000bc88:	97 2c 40 09 	sll  %l1, %o1, %o3
4000bc8c:	98 10 00 10 	mov  %l0, %o4
4000bc90:	a2 12 c0 01 	or  %o3, %g1, %l1
4000bc94:	82 10 20 20 	mov  0x20, %g1
4000bc98:	80 a3 40 11 	cmp  %o5, %l1
4000bc9c:	0a 80 00 0c 	bcs  4000bccc <__umoddi3+0x274>
4000bca0:	98 c3 00 0c 	addxcc  %o4, %o4, %o4
4000bca4:	9a 23 40 11 	sub  %o5, %l1, %o5
4000bca8:	9a 43 40 0d 	addx  %o5, %o5, %o5
4000bcac:	82 a0 60 01 	deccc  %g1
4000bcb0:	12 bf ff fb 	bne  4000bc9c <__umoddi3+0x244>
4000bcb4:	80 a3 40 11 	cmp  %o5, %l1
4000bcb8:	0a 80 00 0b 	bcs  4000bce4 <__umoddi3+0x28c>
4000bcbc:	98 c3 00 0c 	addxcc  %o4, %o4, %o4
4000bcc0:	10 80 00 09 	b  4000bce4 <__umoddi3+0x28c>
4000bcc4:	9a 23 40 11 	sub  %o5, %l1, %o5
4000bcc8:	9a 23 40 11 	sub  %o5, %l1, %o5
4000bccc:	9a c3 40 0d 	addxcc  %o5, %o5, %o5
4000bcd0:	1a bf ff f8 	bcc  4000bcb0 <__umoddi3+0x258>
4000bcd4:	82 a0 60 01 	deccc  %g1
4000bcd8:	12 bf ff fc 	bne  4000bcc8 <__umoddi3+0x270>
4000bcdc:	98 83 00 0c 	addcc  %o4, %o4, %o4
4000bce0:	9a 23 40 11 	sub  %o5, %l1, %o5
4000bce4:	98 3b 20 00 	xnor  %o4, 0, %o4
4000bce8:	a0 10 00 0d 	mov  %o5, %l0
4000bcec:	91 2a 00 09 	sll  %o0, %o1, %o0
4000bcf0:	a5 2c 80 09 	sll  %l2, %o1, %l2
4000bcf4:	81 80 00 0c 	wr  %g0, %o4, %y
4000bcf8:	9b 3a 20 1f 	sra  %o0, 0x1f, %o5
4000bcfc:	9a 0b 00 0d 	and  %o4, %o5, %o5
4000bd00:	82 88 20 00 	andcc  %g0, 0, %g1
4000bd04:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd08:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd0c:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd10:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd14:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd18:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd1c:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd20:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd24:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd28:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd2c:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd30:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd34:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd38:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd3c:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd40:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd44:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd48:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd4c:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd50:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd54:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd58:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd5c:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd60:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd64:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd68:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd6c:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd70:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd74:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd78:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd7c:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd80:	83 20 40 08 	mulscc  %g1, %o0, %g1
4000bd84:	83 20 60 00 	mulscc  %g1, 0, %g1
4000bd88:	98 00 40 0d 	add  %g1, %o5, %o4
4000bd8c:	97 40 00 00 	rd  %y, %o3
4000bd90:	80 a3 00 10 	cmp  %o4, %l0
4000bd94:	18 80 00 09 	bgu  4000bdb8 <__umoddi3+0x360>
4000bd98:	82 1b 00 10 	xor  %o4, %l0, %g1
4000bd9c:	80 a0 00 01 	cmp  %g0, %g1
4000bda0:	9a 60 3f ff 	subx  %g0, -1, %o5
4000bda4:	80 a4 80 0b 	cmp  %l2, %o3
4000bda8:	82 40 20 00 	addx  %g0, 0, %g1
4000bdac:	80 8b 40 01 	btst  %o5, %g1
4000bdb0:	02 80 00 06 	be  4000bdc8 <__umoddi3+0x370>
4000bdb4:	80 a4 e0 00 	cmp  %l3, 0
4000bdb8:	82 a2 c0 08 	subcc  %o3, %o0, %g1
4000bdbc:	98 63 00 11 	subx  %o4, %l1, %o4
4000bdc0:	96 10 00 01 	mov  %g1, %o3
4000bdc4:	80 a4 e0 00 	cmp  %l3, 0
4000bdc8:	22 80 00 0a 	be,a   4000bdf0 <__umoddi3+0x398>
4000bdcc:	f0 1f bf f0 	ldd  [ %fp + -16 ], %i0
4000bdd0:	82 a4 80 0b 	subcc  %l2, %o3, %g1
4000bdd4:	a0 64 00 0c 	subx  %l0, %o4, %l0
4000bdd8:	9b 2c 00 0f 	sll  %l0, %o7, %o5
4000bddc:	83 30 40 09 	srl  %g1, %o1, %g1
4000bde0:	aa 13 40 01 	or  %o5, %g1, %l5
4000bde4:	a9 34 00 09 	srl  %l0, %o1, %l4
4000bde8:	10 bf ff 41 	b  4000baec <__umoddi3+0x94>
4000bdec:	e8 3c c0 00 	std  %l4, [ %l3 ]
4000bdf0:	81 c7 e0 08 	ret 
4000bdf4:	81 e8 00 00 	restore 

4000bdf8 <_fpadd_parts>:
4000bdf8:	9d e3 bf 98 	save  %sp, -104, %sp
4000bdfc:	c2 06 00 00 	ld  [ %i0 ], %g1
4000be00:	9e 10 00 18 	mov  %i0, %o7
4000be04:	80 a0 60 01 	cmp  %g1, 1
4000be08:	08 80 00 ad 	bleu  4000c0bc <_fpadd_parts+0x2c4>
4000be0c:	92 10 00 1a 	mov  %i2, %o1
4000be10:	fa 06 40 00 	ld  [ %i1 ], %i5
4000be14:	80 a7 60 01 	cmp  %i5, 1
4000be18:	08 80 00 a9 	bleu  4000c0bc <_fpadd_parts+0x2c4>
4000be1c:	b0 10 00 19 	mov  %i1, %i0
4000be20:	80 a0 60 04 	cmp  %g1, 4
4000be24:	12 80 00 0c 	bne  4000be54 <_fpadd_parts+0x5c>
4000be28:	80 a7 60 04 	cmp  %i5, 4
4000be2c:	12 80 00 a4 	bne  4000c0bc <_fpadd_parts+0x2c4>
4000be30:	b0 10 00 0f 	mov  %o7, %i0
4000be34:	c2 06 60 04 	ld  [ %i1 + 4 ], %g1
4000be38:	fa 03 e0 04 	ld  [ %o7 + 4 ], %i5
4000be3c:	39 10 00 35 	sethi  %hi(0x4000d400), %i4
4000be40:	80 a7 40 01 	cmp  %i5, %g1
4000be44:	12 80 00 9e 	bne  4000c0bc <_fpadd_parts+0x2c4>
4000be48:	b0 17 23 e0 	or  %i4, 0x3e0, %i0
4000be4c:	10 80 00 9c 	b  4000c0bc <_fpadd_parts+0x2c4>
4000be50:	b0 10 00 0f 	mov  %o7, %i0
4000be54:	02 80 00 9a 	be  4000c0bc <_fpadd_parts+0x2c4>
4000be58:	b0 10 00 19 	mov  %i1, %i0
4000be5c:	80 a7 60 02 	cmp  %i5, 2
4000be60:	02 80 00 58 	be  4000bfc0 <_fpadd_parts+0x1c8>
4000be64:	80 a0 60 02 	cmp  %g1, 2
4000be68:	02 80 00 95 	be  4000c0bc <_fpadd_parts+0x2c4>
4000be6c:	01 00 00 00 	nop 
4000be70:	d0 03 e0 08 	ld  [ %o7 + 8 ], %o0
4000be74:	f0 06 60 08 	ld  [ %i1 + 8 ], %i0
4000be78:	82 22 00 18 	sub  %o0, %i0, %g1
4000be7c:	bb 38 60 1f 	sra  %g1, 0x1f, %i5
4000be80:	82 18 40 1d 	xor  %g1, %i5, %g1
4000be84:	82 20 40 1d 	sub  %g1, %i5, %g1
4000be88:	80 a0 60 3f 	cmp  %g1, 0x3f
4000be8c:	d8 1b e0 10 	ldd  [ %o7 + 0x10 ], %o4
4000be90:	14 80 00 67 	bg  4000c02c <_fpadd_parts+0x234>
4000be94:	d4 1e 60 10 	ldd  [ %i1 + 0x10 ], %o2
4000be98:	80 a2 00 18 	cmp  %o0, %i0
4000be9c:	04 80 00 0f 	ble  4000bed8 <_fpadd_parts+0xe0>
4000bea0:	80 a6 00 08 	cmp  %i0, %o0
4000bea4:	b0 22 00 18 	sub  %o0, %i0, %i0
4000bea8:	b7 2a a0 1f 	sll  %o2, 0x1f, %i3
4000beac:	83 32 e0 01 	srl  %o3, 1, %g1
4000beb0:	ba 16 c0 01 	or  %i3, %g1, %i5
4000beb4:	b9 32 a0 01 	srl  %o2, 1, %i4
4000beb8:	b4 0a a0 00 	and  %o2, 0, %i2
4000bebc:	b6 0a e0 01 	and  %o3, 1, %i3
4000bec0:	94 16 80 1c 	or  %i2, %i4, %o2
4000bec4:	b0 86 3f ff 	addcc  %i0, -1, %i0
4000bec8:	12 bf ff f8 	bne  4000bea8 <_fpadd_parts+0xb0>
4000becc:	96 16 c0 1d 	or  %i3, %i5, %o3
4000bed0:	b0 10 00 08 	mov  %o0, %i0
4000bed4:	80 a6 00 08 	cmp  %i0, %o0
4000bed8:	24 80 00 0f 	ble,a   4000bf14 <_fpadd_parts+0x11c>
4000bedc:	f8 03 e0 04 	ld  [ %o7 + 4 ], %i4
4000bee0:	90 26 00 08 	sub  %i0, %o0, %o0
4000bee4:	b7 2b 20 1f 	sll  %o4, 0x1f, %i3
4000bee8:	83 33 60 01 	srl  %o5, 1, %g1
4000beec:	ba 16 c0 01 	or  %i3, %g1, %i5
4000bef0:	b9 33 20 01 	srl  %o4, 1, %i4
4000bef4:	b4 0b 20 00 	and  %o4, 0, %i2
4000bef8:	b6 0b 60 01 	and  %o5, 1, %i3
4000befc:	98 16 80 1c 	or  %i2, %i4, %o4
4000bf00:	90 82 3f ff 	addcc  %o0, -1, %o0
4000bf04:	12 bf ff f8 	bne  4000bee4 <_fpadd_parts+0xec>
4000bf08:	9a 16 c0 1d 	or  %i3, %i5, %o5
4000bf0c:	90 10 00 18 	mov  %i0, %o0
4000bf10:	f8 03 e0 04 	ld  [ %o7 + 4 ], %i4
4000bf14:	c2 06 60 04 	ld  [ %i1 + 4 ], %g1
4000bf18:	80 a7 00 01 	cmp  %i4, %g1
4000bf1c:	02 80 00 59 	be  4000c080 <_fpadd_parts+0x288>
4000bf20:	80 a7 20 00 	cmp  %i4, 0
4000bf24:	02 80 00 55 	be  4000c078 <_fpadd_parts+0x280>
4000bf28:	ba a3 40 0b 	subcc  %o5, %o3, %i5
4000bf2c:	ba a2 c0 0d 	subcc  %o3, %o5, %i5
4000bf30:	b8 62 80 0c 	subx  %o2, %o4, %i4
4000bf34:	80 a7 20 00 	cmp  %i4, 0
4000bf38:	06 80 00 5c 	bl  4000c0a8 <_fpadd_parts+0x2b0>
4000bf3c:	b2 a0 00 1d 	subcc  %g0, %i5, %i1
4000bf40:	9e 10 00 08 	mov  %o0, %o7
4000bf44:	b0 10 00 1c 	mov  %i4, %i0
4000bf48:	b2 10 00 1d 	mov  %i5, %i1
4000bf4c:	c0 22 60 04 	clr  [ %o1 + 4 ]
4000bf50:	ba 86 7f ff 	addcc  %i1, -1, %i5
4000bf54:	03 03 ff ff 	sethi  %hi(0xffffc00), %g1
4000bf58:	b8 46 3f ff 	addx  %i0, -1, %i4
4000bf5c:	82 10 63 ff 	or  %g1, 0x3ff, %g1
4000bf60:	9a 10 00 0f 	mov  %o7, %o5
4000bf64:	b4 10 00 18 	mov  %i0, %i2
4000bf68:	b6 10 00 19 	mov  %i1, %i3
4000bf6c:	80 a7 00 01 	cmp  %i4, %g1
4000bf70:	18 80 00 24 	bgu  4000c000 <_fpadd_parts+0x208>
4000bf74:	80 a7 00 01 	cmp  %i4, %g1
4000bf78:	22 80 00 20 	be,a   4000bff8 <_fpadd_parts+0x200>
4000bf7c:	80 a7 7f fe 	cmp  %i5, -2
4000bf80:	b7 36 60 1f 	srl  %i1, 0x1f, %i3
4000bf84:	82 06 00 18 	add  %i0, %i0, %g1
4000bf88:	ba 06 40 19 	add  %i1, %i1, %i5
4000bf8c:	b8 16 c0 01 	or  %i3, %g1, %i4
4000bf90:	b2 10 00 1d 	mov  %i5, %i1
4000bf94:	b0 10 00 1c 	mov  %i4, %i0
4000bf98:	ba 87 7f ff 	addcc  %i5, -1, %i5
4000bf9c:	03 03 ff ff 	sethi  %hi(0xffffc00), %g1
4000bfa0:	b8 47 3f ff 	addx  %i4, -1, %i4
4000bfa4:	82 10 63 ff 	or  %g1, 0x3ff, %g1
4000bfa8:	9e 03 ff ff 	add  %o7, -1, %o7
4000bfac:	80 a7 00 01 	cmp  %i4, %g1
4000bfb0:	b4 10 00 18 	mov  %i0, %i2
4000bfb4:	b6 10 00 19 	mov  %i1, %i3
4000bfb8:	10 bf ff ee 	b  4000bf70 <_fpadd_parts+0x178>
4000bfbc:	9a 10 00 0f 	mov  %o7, %o5
4000bfc0:	12 80 00 3f 	bne  4000c0bc <_fpadd_parts+0x2c4>
4000bfc4:	b0 10 00 0f 	mov  %o7, %i0
4000bfc8:	f8 1b c0 00 	ldd  [ %o7 ], %i4
4000bfcc:	f8 3e 80 00 	std  %i4, [ %i2 ]
4000bfd0:	f4 1b e0 08 	ldd  [ %o7 + 8 ], %i2
4000bfd4:	f4 3a 60 08 	std  %i2, [ %o1 + 8 ]
4000bfd8:	f8 1b e0 10 	ldd  [ %o7 + 0x10 ], %i4
4000bfdc:	f8 3a 60 10 	std  %i4, [ %o1 + 0x10 ]
4000bfe0:	c2 03 e0 04 	ld  [ %o7 + 4 ], %g1
4000bfe4:	fa 06 60 04 	ld  [ %i1 + 4 ], %i5
4000bfe8:	82 08 40 1d 	and  %g1, %i5, %g1
4000bfec:	c2 22 60 04 	st  %g1, [ %o1 + 4 ]
4000bff0:	10 80 00 33 	b  4000c0bc <_fpadd_parts+0x2c4>
4000bff4:	b0 10 00 09 	mov  %o1, %i0
4000bff8:	28 bf ff e3 	bleu,a   4000bf84 <_fpadd_parts+0x18c>
4000bffc:	b7 36 60 1f 	srl  %i1, 0x1f, %i3
4000c000:	f4 3a 60 10 	std  %i2, [ %o1 + 0x10 ]
4000c004:	3b 07 ff ff 	sethi  %hi(0x1ffffc00), %i5
4000c008:	c2 02 60 10 	ld  [ %o1 + 0x10 ], %g1
4000c00c:	ba 17 63 ff 	or  %i5, 0x3ff, %i5
4000c010:	b8 10 20 03 	mov  3, %i4
4000c014:	80 a0 40 1d 	cmp  %g1, %i5
4000c018:	18 80 00 0b 	bgu  4000c044 <_fpadd_parts+0x24c>
4000c01c:	f8 22 40 00 	st  %i4, [ %o1 ]
4000c020:	da 22 60 08 	st  %o5, [ %o1 + 8 ]
4000c024:	10 80 00 26 	b  4000c0bc <_fpadd_parts+0x2c4>
4000c028:	b0 10 00 09 	mov  %o1, %i0
4000c02c:	80 a2 00 18 	cmp  %o0, %i0
4000c030:	24 80 00 1b 	ble,a   4000c09c <_fpadd_parts+0x2a4>
4000c034:	90 10 00 18 	mov  %i0, %o0
4000c038:	94 10 20 00 	clr  %o2
4000c03c:	10 bf ff b5 	b  4000bf10 <_fpadd_parts+0x118>
4000c040:	96 10 20 00 	clr  %o3
4000c044:	b7 2e 20 1f 	sll  %i0, 0x1f, %i3
4000c048:	83 36 60 01 	srl  %i1, 1, %g1
4000c04c:	ba 16 c0 01 	or  %i3, %g1, %i5
4000c050:	b9 36 20 01 	srl  %i0, 1, %i4
4000c054:	b4 0e 20 00 	and  %i0, 0, %i2
4000c058:	b6 0e 60 01 	and  %i1, 1, %i3
4000c05c:	b4 16 80 1c 	or  %i2, %i4, %i2
4000c060:	b6 16 c0 1d 	or  %i3, %i5, %i3
4000c064:	82 03 e0 01 	add  %o7, 1, %g1
4000c068:	f4 3a 60 10 	std  %i2, [ %o1 + 0x10 ]
4000c06c:	c2 22 60 08 	st  %g1, [ %o1 + 8 ]
4000c070:	10 80 00 13 	b  4000c0bc <_fpadd_parts+0x2c4>
4000c074:	b0 10 00 09 	mov  %o1, %i0
4000c078:	10 bf ff af 	b  4000bf34 <_fpadd_parts+0x13c>
4000c07c:	b8 63 00 0a 	subx  %o4, %o2, %i4
4000c080:	b2 83 40 0b 	addcc  %o5, %o3, %i1
4000c084:	b0 43 00 0a 	addx  %o4, %o2, %i0
4000c088:	9e 10 00 08 	mov  %o0, %o7
4000c08c:	f8 22 60 04 	st  %i4, [ %o1 + 4 ]
4000c090:	f0 3a 60 10 	std  %i0, [ %o1 + 0x10 ]
4000c094:	10 bf ff dc 	b  4000c004 <_fpadd_parts+0x20c>
4000c098:	9a 10 00 08 	mov  %o0, %o5
4000c09c:	98 10 20 00 	clr  %o4
4000c0a0:	10 bf ff 9c 	b  4000bf10 <_fpadd_parts+0x118>
4000c0a4:	9a 10 20 00 	clr  %o5
4000c0a8:	82 10 20 01 	mov  1, %g1
4000c0ac:	b0 60 00 1c 	subx  %g0, %i4, %i0
4000c0b0:	9e 10 00 08 	mov  %o0, %o7
4000c0b4:	10 bf ff a7 	b  4000bf50 <_fpadd_parts+0x158>
4000c0b8:	c2 22 60 04 	st  %g1, [ %o1 + 4 ]
4000c0bc:	81 c7 e0 08 	ret 
4000c0c0:	81 e8 00 00 	restore 

4000c0c4 <__adddf3>:
4000c0c4:	9d e3 bf 40 	save  %sp, -192, %sp
4000c0c8:	a2 07 bf e0 	add  %fp, -32, %l1
4000c0cc:	f0 3f bf a8 	std  %i0, [ %fp + -88 ]
4000c0d0:	90 07 bf a8 	add  %fp, -88, %o0
4000c0d4:	92 10 00 11 	mov  %l1, %o1
4000c0d8:	40 00 02 df 	call  4000cc54 <__unpack_d>
4000c0dc:	f4 3f bf a0 	std  %i2, [ %fp + -96 ]
4000c0e0:	a0 07 bf c8 	add  %fp, -56, %l0
4000c0e4:	90 07 bf a0 	add  %fp, -96, %o0
4000c0e8:	40 00 02 db 	call  4000cc54 <__unpack_d>
4000c0ec:	92 10 00 10 	mov  %l0, %o1
4000c0f0:	92 10 00 10 	mov  %l0, %o1
4000c0f4:	94 07 bf b0 	add  %fp, -80, %o2
4000c0f8:	7f ff ff 40 	call  4000bdf8 <_fpadd_parts>
4000c0fc:	90 10 00 11 	mov  %l1, %o0
4000c100:	40 00 02 55 	call  4000ca54 <__pack_d>
4000c104:	01 00 00 00 	nop 
4000c108:	b0 10 00 08 	mov  %o0, %i0
4000c10c:	81 c7 e0 08 	ret 
4000c110:	93 e8 00 09 	restore  %g0, %o1, %o1

4000c114 <__subdf3>:
4000c114:	9d e3 bf 40 	save  %sp, -192, %sp
4000c118:	a2 07 bf e0 	add  %fp, -32, %l1
4000c11c:	f0 3f bf a8 	std  %i0, [ %fp + -88 ]
4000c120:	90 07 bf a8 	add  %fp, -88, %o0
4000c124:	92 10 00 11 	mov  %l1, %o1
4000c128:	40 00 02 cb 	call  4000cc54 <__unpack_d>
4000c12c:	f4 3f bf a0 	std  %i2, [ %fp + -96 ]
4000c130:	a0 07 bf c8 	add  %fp, -56, %l0
4000c134:	90 07 bf a0 	add  %fp, -96, %o0
4000c138:	40 00 02 c7 	call  4000cc54 <__unpack_d>
4000c13c:	92 10 00 10 	mov  %l0, %o1
4000c140:	c2 07 bf cc 	ld  [ %fp + -52 ], %g1
4000c144:	82 18 60 01 	xor  %g1, 1, %g1
4000c148:	c2 27 bf cc 	st  %g1, [ %fp + -52 ]
4000c14c:	92 10 00 10 	mov  %l0, %o1
4000c150:	94 07 bf b0 	add  %fp, -80, %o2
4000c154:	7f ff ff 29 	call  4000bdf8 <_fpadd_parts>
4000c158:	90 10 00 11 	mov  %l1, %o0
4000c15c:	40 00 02 3e 	call  4000ca54 <__pack_d>
4000c160:	01 00 00 00 	nop 
4000c164:	b0 10 00 08 	mov  %o0, %i0
4000c168:	81 c7 e0 08 	ret 
4000c16c:	93 e8 00 09 	restore  %g0, %o1, %o1

4000c170 <__muldf3>:
4000c170:	9d e3 bf 38 	save  %sp, -200, %sp
4000c174:	ba 07 bf e0 	add  %fp, -32, %i5
4000c178:	90 07 bf a8 	add  %fp, -88, %o0
4000c17c:	92 10 00 1d 	mov  %i5, %o1
4000c180:	f0 3f bf a8 	std  %i0, [ %fp + -88 ]
4000c184:	40 00 02 b4 	call  4000cc54 <__unpack_d>
4000c188:	f4 3f bf a0 	std  %i2, [ %fp + -96 ]
4000c18c:	b8 07 bf c8 	add  %fp, -56, %i4
4000c190:	90 07 bf a0 	add  %fp, -96, %o0
4000c194:	40 00 02 b0 	call  4000cc54 <__unpack_d>
4000c198:	92 10 00 1c 	mov  %i4, %o1
4000c19c:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
4000c1a0:	80 a0 60 01 	cmp  %g1, 1
4000c1a4:	08 80 00 1a 	bleu  4000c20c <__muldf3+0x9c>
4000c1a8:	aa 07 bf b0 	add  %fp, -80, %l5
4000c1ac:	da 07 bf c8 	ld  [ %fp + -56 ], %o5
4000c1b0:	80 a3 60 01 	cmp  %o5, 1
4000c1b4:	28 80 00 0c 	bleu,a   4000c1e4 <__muldf3+0x74>
4000c1b8:	da 07 bf cc 	ld  [ %fp + -52 ], %o5
4000c1bc:	80 a0 60 04 	cmp  %g1, 4
4000c1c0:	22 80 00 10 	be,a   4000c200 <__muldf3+0x90>
4000c1c4:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
4000c1c8:	80 a3 60 04 	cmp  %o5, 4
4000c1cc:	12 80 00 18 	bne  4000c22c <__muldf3+0xbc>
4000c1d0:	80 a0 60 02 	cmp  %g1, 2
4000c1d4:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
4000c1d8:	02 80 00 b7 	be  4000c4b4 <__muldf3+0x344>
4000c1dc:	90 10 63 e0 	or  %g1, 0x3e0, %o0	! 4000d7e0 <__thenan_df>
4000c1e0:	da 07 bf cc 	ld  [ %fp + -52 ], %o5
4000c1e4:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
4000c1e8:	82 18 40 0d 	xor  %g1, %o5, %g1
4000c1ec:	80 a0 00 01 	cmp  %g0, %g1
4000c1f0:	9a 40 20 00 	addx  %g0, 0, %o5
4000c1f4:	da 27 bf cc 	st  %o5, [ %fp + -52 ]
4000c1f8:	10 80 00 af 	b  4000c4b4 <__muldf3+0x344>
4000c1fc:	90 10 00 1c 	mov  %i4, %o0
4000c200:	80 a3 60 02 	cmp  %o5, 2
4000c204:	02 80 00 ac 	be  4000c4b4 <__muldf3+0x344>
4000c208:	90 10 63 e0 	or  %g1, 0x3e0, %o0
4000c20c:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
4000c210:	da 07 bf cc 	ld  [ %fp + -52 ], %o5
4000c214:	82 18 40 0d 	xor  %g1, %o5, %g1
4000c218:	80 a0 00 01 	cmp  %g0, %g1
4000c21c:	9a 40 20 00 	addx  %g0, 0, %o5
4000c220:	da 27 bf e4 	st  %o5, [ %fp + -28 ]
4000c224:	10 80 00 a4 	b  4000c4b4 <__muldf3+0x344>
4000c228:	90 10 00 1d 	mov  %i5, %o0
4000c22c:	02 bf ff f9 	be  4000c210 <__muldf3+0xa0>
4000c230:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
4000c234:	80 a3 60 02 	cmp  %o5, 2
4000c238:	02 bf ff ec 	be  4000c1e8 <__muldf3+0x78>
4000c23c:	da 07 bf cc 	ld  [ %fp + -52 ], %o5
4000c240:	e0 07 bf f4 	ld  [ %fp + -12 ], %l0
4000c244:	a2 10 00 10 	mov  %l0, %l1
4000c248:	d6 07 bf f0 	ld  [ %fp + -16 ], %o3
4000c24c:	e8 07 bf dc 	ld  [ %fp + -36 ], %l4
4000c250:	da 07 bf d8 	ld  [ %fp + -40 ], %o5
4000c254:	a0 10 20 00 	clr  %l0
4000c258:	ac 10 00 0b 	mov  %o3, %l6
4000c25c:	90 10 20 00 	clr  %o0
4000c260:	92 10 00 14 	mov  %l4, %o1
4000c264:	a4 10 00 0d 	mov  %o5, %l2
4000c268:	94 10 00 10 	mov  %l0, %o2
4000c26c:	96 10 00 11 	mov  %l1, %o3
4000c270:	7f ff fc da 	call  4000b5d8 <__muldi3>
4000c274:	d0 3f bf 98 	std  %o0, [ %fp + -104 ]
4000c278:	a6 10 00 12 	mov  %l2, %l3
4000c27c:	a4 10 20 00 	clr  %l2
4000c280:	b0 10 00 08 	mov  %o0, %i0
4000c284:	b2 10 00 09 	mov  %o1, %i1
4000c288:	94 10 00 10 	mov  %l0, %o2
4000c28c:	96 10 00 11 	mov  %l1, %o3
4000c290:	90 10 00 12 	mov  %l2, %o0
4000c294:	7f ff fc d1 	call  4000b5d8 <__muldi3>
4000c298:	92 10 00 13 	mov  %l3, %o1
4000c29c:	ae 10 00 16 	mov  %l6, %l7
4000c2a0:	b4 10 00 08 	mov  %o0, %i2
4000c2a4:	b6 10 00 09 	mov  %o1, %i3
4000c2a8:	ac 10 20 00 	clr  %l6
4000c2ac:	94 10 00 16 	mov  %l6, %o2
4000c2b0:	96 10 00 17 	mov  %l7, %o3
4000c2b4:	7f ff fc c9 	call  4000b5d8 <__muldi3>
4000c2b8:	d0 1f bf 98 	ldd  [ %fp + -104 ], %o0
4000c2bc:	a0 10 00 08 	mov  %o0, %l0
4000c2c0:	a2 10 00 09 	mov  %o1, %l1
4000c2c4:	90 10 00 12 	mov  %l2, %o0
4000c2c8:	92 10 00 13 	mov  %l3, %o1
4000c2cc:	94 10 00 16 	mov  %l6, %o2
4000c2d0:	7f ff fc c2 	call  4000b5d8 <__muldi3>
4000c2d4:	96 10 00 17 	mov  %l7, %o3
4000c2d8:	a2 86 c0 11 	addcc  %i3, %l1, %l1
4000c2dc:	a0 46 80 10 	addx  %i2, %l0, %l0
4000c2e0:	94 10 00 08 	mov  %o0, %o2
4000c2e4:	96 10 00 09 	mov  %o1, %o3
4000c2e8:	80 a6 80 10 	cmp  %i2, %l0
4000c2ec:	a4 10 20 00 	clr  %l2
4000c2f0:	18 80 00 65 	bgu  4000c484 <__muldf3+0x314>
4000c2f4:	a6 10 20 00 	clr  %l3
4000c2f8:	80 a6 80 10 	cmp  %i2, %l0
4000c2fc:	02 80 00 60 	be  4000c47c <__muldf3+0x30c>
4000c300:	80 a6 c0 11 	cmp  %i3, %l1
4000c304:	b6 10 20 00 	clr  %i3
4000c308:	92 86 40 1b 	addcc  %i1, %i3, %o1
4000c30c:	90 46 00 11 	addx  %i0, %l1, %o0
4000c310:	80 a6 00 08 	cmp  %i0, %o0
4000c314:	38 80 00 58 	bgu,a   4000c474 <__muldf3+0x304>
4000c318:	a6 84 e0 01 	inccc  %l3
4000c31c:	80 a6 00 08 	cmp  %i0, %o0
4000c320:	02 80 00 52 	be  4000c468 <__muldf3+0x2f8>
4000c324:	80 a6 40 09 	cmp  %i1, %o1
4000c328:	9a 84 00 0b 	addcc  %l0, %o3, %o5
4000c32c:	98 10 20 00 	clr  %o4
4000c330:	98 43 00 0a 	addx  %o4, %o2, %o4
4000c334:	d6 07 20 04 	ld  [ %i4 + 4 ], %o3
4000c338:	b2 84 c0 0d 	addcc  %l3, %o5, %i1
4000c33c:	c2 07 60 04 	ld  [ %i5 + 4 ], %g1
4000c340:	b0 44 80 0c 	addx  %l2, %o4, %i0
4000c344:	82 18 40 0b 	xor  %g1, %o3, %g1
4000c348:	80 a0 00 01 	cmp  %g0, %g1
4000c34c:	da 07 60 08 	ld  [ %i5 + 8 ], %o5
4000c350:	d8 07 20 08 	ld  [ %i4 + 8 ], %o4
4000c354:	9a 03 40 0c 	add  %o5, %o4, %o5
4000c358:	03 07 ff ff 	sethi  %hi(0x1ffffc00), %g1
4000c35c:	96 40 20 00 	addx  %g0, 0, %o3
4000c360:	9e 03 60 04 	add  %o5, 4, %o7
4000c364:	82 10 63 ff 	or  %g1, 0x3ff, %g1
4000c368:	a2 10 00 09 	mov  %o1, %l1
4000c36c:	d6 25 60 04 	st  %o3, [ %l5 + 4 ]
4000c370:	a0 10 00 08 	mov  %o0, %l0
4000c374:	80 a6 00 01 	cmp  %i0, %g1
4000c378:	08 80 00 18 	bleu  4000c3d8 <__muldf3+0x268>
4000c37c:	92 10 00 0f 	mov  %o7, %o1
4000c380:	94 10 00 01 	mov  %g1, %o2
4000c384:	25 20 00 00 	sethi  %hi(0x80000000), %l2
4000c388:	a6 10 20 00 	clr  %l3
4000c38c:	97 2e 20 1f 	sll  %i0, 0x1f, %o3
4000c390:	83 36 60 01 	srl  %i1, 1, %g1
4000c394:	9a 12 c0 01 	or  %o3, %g1, %o5
4000c398:	99 36 20 01 	srl  %i0, 1, %o4
4000c39c:	97 2c 20 1f 	sll  %l0, 0x1f, %o3
4000c3a0:	83 34 60 01 	srl  %l1, 1, %g1
4000c3a4:	9e 03 e0 01 	inc  %o7
4000c3a8:	80 8e 60 01 	btst  1, %i1
4000c3ac:	b6 12 c0 01 	or  %o3, %g1, %i3
4000c3b0:	b5 34 20 01 	srl  %l0, 1, %i2
4000c3b4:	b0 10 00 0c 	mov  %o4, %i0
4000c3b8:	b2 10 00 0d 	mov  %o5, %i1
4000c3bc:	02 80 00 04 	be  4000c3cc <__muldf3+0x25c>
4000c3c0:	92 10 00 0f 	mov  %o7, %o1
4000c3c4:	a0 16 80 12 	or  %i2, %l2, %l0
4000c3c8:	a2 16 c0 13 	or  %i3, %l3, %l1
4000c3cc:	80 a6 00 0a 	cmp  %i0, %o2
4000c3d0:	18 bf ff f0 	bgu  4000c390 <__muldf3+0x220>
4000c3d4:	97 2e 20 1f 	sll  %i0, 0x1f, %o3
4000c3d8:	03 03 ff ff 	sethi  %hi(0xffffc00), %g1
4000c3dc:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! fffffff <rom_vectors-0x30000001>
4000c3e0:	80 a6 00 01 	cmp  %i0, %g1
4000c3e4:	18 80 00 14 	bgu  4000c434 <__muldf3+0x2c4>
4000c3e8:	9b 34 60 1f 	srl  %l1, 0x1f, %o5
4000c3ec:	82 04 00 10 	add  %l0, %l0, %g1
4000c3f0:	9f 36 60 1f 	srl  %i1, 0x1f, %o7
4000c3f4:	90 06 00 18 	add  %i0, %i0, %o0
4000c3f8:	94 13 40 01 	or  %o5, %g1, %o2
4000c3fc:	98 13 c0 08 	or  %o7, %o0, %o4
4000c400:	92 02 7f ff 	add  %o1, -1, %o1
4000c404:	96 04 40 11 	add  %l1, %l1, %o3
4000c408:	9a 06 40 19 	add  %i1, %i1, %o5
4000c40c:	80 a4 20 00 	cmp  %l0, 0
4000c410:	b0 10 00 0c 	mov  %o4, %i0
4000c414:	b2 10 00 0d 	mov  %o5, %i1
4000c418:	a0 10 00 0a 	mov  %o2, %l0
4000c41c:	a2 10 00 0b 	mov  %o3, %l1
4000c420:	16 bf ff ee 	bge  4000c3d8 <__muldf3+0x268>
4000c424:	9e 10 00 09 	mov  %o1, %o7
4000c428:	b0 13 20 00 	mov  %o4, %i0
4000c42c:	10 bf ff eb 	b  4000c3d8 <__muldf3+0x268>
4000c430:	b2 13 60 01 	or  %o5, 1, %i1
4000c434:	98 0e 20 00 	and  %i0, 0, %o4
4000c438:	9a 0e 60 ff 	and  %i1, 0xff, %o5
4000c43c:	80 a3 20 00 	cmp  %o4, 0
4000c440:	12 80 00 05 	bne  4000c454 <__muldf3+0x2e4>
4000c444:	de 25 60 08 	st  %o7, [ %l5 + 8 ]
4000c448:	80 a3 60 80 	cmp  %o5, 0x80
4000c44c:	02 80 00 11 	be  4000c490 <__muldf3+0x320>
4000c450:	9a 0e 61 00 	and  %i1, 0x100, %o5
4000c454:	82 10 20 03 	mov  3, %g1
4000c458:	f0 3d 60 10 	std  %i0, [ %l5 + 0x10 ]
4000c45c:	c2 25 40 00 	st  %g1, [ %l5 ]
4000c460:	10 80 00 15 	b  4000c4b4 <__muldf3+0x344>
4000c464:	90 10 00 15 	mov  %l5, %o0
4000c468:	08 bf ff b1 	bleu  4000c32c <__muldf3+0x1bc>
4000c46c:	9a 84 00 0b 	addcc  %l0, %o3, %o5
4000c470:	a6 84 e0 01 	inccc  %l3
4000c474:	10 bf ff ad 	b  4000c328 <__muldf3+0x1b8>
4000c478:	a4 44 a0 00 	addx  %l2, 0, %l2
4000c47c:	08 bf ff a3 	bleu  4000c308 <__muldf3+0x198>
4000c480:	b6 10 20 00 	clr  %i3
4000c484:	a4 10 20 01 	mov  1, %l2
4000c488:	10 bf ff 9f 	b  4000c304 <__muldf3+0x194>
4000c48c:	a6 10 20 00 	clr  %l3
4000c490:	80 93 00 0d 	orcc  %o4, %o5, %g0
4000c494:	32 80 00 06 	bne,a   4000c4ac <__muldf3+0x33c>
4000c498:	b2 86 60 80 	addcc  %i1, 0x80, %i1
4000c49c:	80 94 00 11 	orcc  %l0, %l1, %g0
4000c4a0:	02 bf ff ee 	be  4000c458 <__muldf3+0x2e8>
4000c4a4:	82 10 20 03 	mov  3, %g1
4000c4a8:	b2 86 60 80 	addcc  %i1, 0x80, %i1
4000c4ac:	10 bf ff ea 	b  4000c454 <__muldf3+0x2e4>
4000c4b0:	b0 46 20 00 	addx  %i0, 0, %i0
4000c4b4:	40 00 01 68 	call  4000ca54 <__pack_d>
4000c4b8:	01 00 00 00 	nop 
4000c4bc:	b0 10 00 08 	mov  %o0, %i0
4000c4c0:	81 c7 e0 08 	ret 
4000c4c4:	93 e8 00 09 	restore  %g0, %o1, %o1

4000c4c8 <__divdf3>:
4000c4c8:	9d e3 bf 58 	save  %sp, -168, %sp
4000c4cc:	a4 07 bf e0 	add  %fp, -32, %l2
4000c4d0:	f4 3f bf b8 	std  %i2, [ %fp + -72 ]
4000c4d4:	90 07 bf c0 	add  %fp, -64, %o0
4000c4d8:	92 10 00 12 	mov  %l2, %o1
4000c4dc:	40 00 01 de 	call  4000cc54 <__unpack_d>
4000c4e0:	f0 3f bf c0 	std  %i0, [ %fp + -64 ]
4000c4e4:	b6 07 bf c8 	add  %fp, -56, %i3
4000c4e8:	90 07 bf b8 	add  %fp, -72, %o0
4000c4ec:	40 00 01 da 	call  4000cc54 <__unpack_d>
4000c4f0:	92 10 00 1b 	mov  %i3, %o1
4000c4f4:	d8 07 bf e0 	ld  [ %fp + -32 ], %o4
4000c4f8:	80 a3 20 01 	cmp  %o4, 1
4000c4fc:	08 80 00 6e 	bleu  4000c6b4 <__divdf3+0x1ec>
4000c500:	90 10 00 12 	mov  %l2, %o0
4000c504:	d6 07 bf c8 	ld  [ %fp + -56 ], %o3
4000c508:	80 a2 e0 01 	cmp  %o3, 1
4000c50c:	08 80 00 6a 	bleu  4000c6b4 <__divdf3+0x1ec>
4000c510:	90 10 00 1b 	mov  %i3, %o0
4000c514:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
4000c518:	da 07 bf cc 	ld  [ %fp + -52 ], %o5
4000c51c:	82 18 40 0d 	xor  %g1, %o5, %g1
4000c520:	80 a3 20 04 	cmp  %o4, 4
4000c524:	02 80 00 0f 	be  4000c560 <__divdf3+0x98>
4000c528:	c2 27 bf e4 	st  %g1, [ %fp + -28 ]
4000c52c:	80 a3 20 02 	cmp  %o4, 2
4000c530:	22 80 00 0d 	be,a   4000c564 <__divdf3+0x9c>
4000c534:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
4000c538:	80 a2 e0 04 	cmp  %o3, 4
4000c53c:	22 80 00 0f 	be,a   4000c578 <__divdf3+0xb0>
4000c540:	98 10 20 00 	clr  %o4
4000c544:	80 a2 e0 02 	cmp  %o3, 2
4000c548:	12 80 00 11 	bne  4000c58c <__divdf3+0xc4>
4000c54c:	da 07 bf e8 	ld  [ %fp + -24 ], %o5
4000c550:	82 10 20 04 	mov  4, %g1
4000c554:	c2 27 bf e0 	st  %g1, [ %fp + -32 ]
4000c558:	10 80 00 57 	b  4000c6b4 <__divdf3+0x1ec>
4000c55c:	90 10 00 12 	mov  %l2, %o0
4000c560:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
4000c564:	80 a3 00 0b 	cmp  %o4, %o3
4000c568:	02 80 00 53 	be  4000c6b4 <__divdf3+0x1ec>
4000c56c:	90 10 63 e0 	or  %g1, 0x3e0, %o0
4000c570:	10 80 00 51 	b  4000c6b4 <__divdf3+0x1ec>
4000c574:	90 10 00 12 	mov  %l2, %o0
4000c578:	9a 10 20 00 	clr  %o5
4000c57c:	d8 3f bf f0 	std  %o4, [ %fp + -16 ]
4000c580:	c0 27 bf e8 	clr  [ %fp + -24 ]
4000c584:	10 80 00 4c 	b  4000c6b4 <__divdf3+0x1ec>
4000c588:	90 10 00 12 	mov  %l2, %o0
4000c58c:	c2 07 bf d0 	ld  [ %fp + -48 ], %g1
4000c590:	9a 23 40 01 	sub  %o5, %g1, %o5
4000c594:	d0 1f bf f0 	ldd  [ %fp + -16 ], %o0
4000c598:	e0 1f bf d8 	ldd  [ %fp + -40 ], %l0
4000c59c:	80 a4 00 08 	cmp  %l0, %o0
4000c5a0:	18 80 00 3b 	bgu  4000c68c <__divdf3+0x1c4>
4000c5a4:	da 27 bf e8 	st  %o5, [ %fp + -24 ]
4000c5a8:	80 a4 00 08 	cmp  %l0, %o0
4000c5ac:	02 80 00 36 	be  4000c684 <__divdf3+0x1bc>
4000c5b0:	80 a4 40 09 	cmp  %l1, %o1
4000c5b4:	31 04 00 00 	sethi  %hi(0x10000000), %i0
4000c5b8:	b2 10 20 00 	clr  %i1
4000c5bc:	a8 10 20 00 	clr  %l4
4000c5c0:	10 80 00 0f 	b  4000c5fc <__divdf3+0x134>
4000c5c4:	aa 10 20 00 	clr  %l5
4000c5c8:	90 62 00 10 	subx  %o0, %l0, %o0
4000c5cc:	a8 15 00 18 	or  %l4, %i0, %l4
4000c5d0:	aa 15 40 19 	or  %l5, %i1, %l5
4000c5d4:	9b 32 60 1f 	srl  %o1, 0x1f, %o5
4000c5d8:	82 02 00 08 	add  %o0, %o0, %g1
4000c5dc:	94 13 40 01 	or  %o5, %g1, %o2
4000c5e0:	96 02 40 09 	add  %o1, %o1, %o3
4000c5e4:	b0 10 00 1a 	mov  %i2, %i0
4000c5e8:	b2 10 00 1b 	mov  %i3, %i1
4000c5ec:	90 10 00 0a 	mov  %o2, %o0
4000c5f0:	80 96 80 1b 	orcc  %i2, %i3, %g0
4000c5f4:	02 80 00 10 	be  4000c634 <__divdf3+0x16c>
4000c5f8:	92 10 00 0b 	mov  %o3, %o1
4000c5fc:	9b 2e 20 1f 	sll  %i0, 0x1f, %o5
4000c600:	83 36 60 01 	srl  %i1, 1, %g1
4000c604:	b6 13 40 01 	or  %o5, %g1, %i3
4000c608:	80 a4 00 08 	cmp  %l0, %o0
4000c60c:	18 bf ff f2 	bgu  4000c5d4 <__divdf3+0x10c>
4000c610:	b5 36 20 01 	srl  %i0, 1, %i2
4000c614:	80 a4 00 08 	cmp  %l0, %o0
4000c618:	32 bf ff ec 	bne,a   4000c5c8 <__divdf3+0x100>
4000c61c:	92 a2 40 11 	subcc  %o1, %l1, %o1
4000c620:	80 a4 40 09 	cmp  %l1, %o1
4000c624:	18 bf ff ed 	bgu  4000c5d8 <__divdf3+0x110>
4000c628:	9b 32 60 1f 	srl  %o1, 0x1f, %o5
4000c62c:	10 bf ff e7 	b  4000c5c8 <__divdf3+0x100>
4000c630:	92 a2 40 11 	subcc  %o1, %l1, %o1
4000c634:	98 0d 20 00 	and  %l4, 0, %o4
4000c638:	80 a3 20 00 	cmp  %o4, 0
4000c63c:	12 80 00 05 	bne  4000c650 <__divdf3+0x188>
4000c640:	9a 0d 60 ff 	and  %l5, 0xff, %o5
4000c644:	80 a3 60 80 	cmp  %o5, 0x80
4000c648:	02 80 00 05 	be  4000c65c <__divdf3+0x194>
4000c64c:	9a 0d 61 00 	and  %l5, 0x100, %o5
4000c650:	e8 3c a0 10 	std  %l4, [ %l2 + 0x10 ]
4000c654:	10 80 00 18 	b  4000c6b4 <__divdf3+0x1ec>
4000c658:	90 10 00 12 	mov  %l2, %o0
4000c65c:	80 93 00 0d 	orcc  %o4, %o5, %g0
4000c660:	32 80 00 06 	bne,a   4000c678 <__divdf3+0x1b0>
4000c664:	aa 85 60 80 	addcc  %l5, 0x80, %l5
4000c668:	80 92 80 0b 	orcc  %o2, %o3, %g0
4000c66c:	22 bf ff fa 	be,a   4000c654 <__divdf3+0x18c>
4000c670:	e8 3c a0 10 	std  %l4, [ %l2 + 0x10 ]
4000c674:	aa 85 60 80 	addcc  %l5, 0x80, %l5
4000c678:	a8 45 20 00 	addx  %l4, 0, %l4
4000c67c:	10 bf ff f6 	b  4000c654 <__divdf3+0x18c>
4000c680:	e8 3c a0 10 	std  %l4, [ %l2 + 0x10 ]
4000c684:	28 bf ff cd 	bleu,a   4000c5b8 <__divdf3+0xf0>
4000c688:	31 04 00 00 	sethi  %hi(0x10000000), %i0
4000c68c:	95 32 60 1f 	srl  %o1, 0x1f, %o2
4000c690:	96 02 00 08 	add  %o0, %o0, %o3
4000c694:	c2 04 a0 08 	ld  [ %l2 + 8 ], %g1
4000c698:	98 12 80 0b 	or  %o2, %o3, %o4
4000c69c:	9a 02 40 09 	add  %o1, %o1, %o5
4000c6a0:	82 00 7f ff 	add  %g1, -1, %g1
4000c6a4:	c2 24 a0 08 	st  %g1, [ %l2 + 8 ]
4000c6a8:	90 10 00 0c 	mov  %o4, %o0
4000c6ac:	10 bf ff c2 	b  4000c5b4 <__divdf3+0xec>
4000c6b0:	92 10 00 0d 	mov  %o5, %o1
4000c6b4:	40 00 00 e8 	call  4000ca54 <__pack_d>
4000c6b8:	01 00 00 00 	nop 
4000c6bc:	b0 10 00 08 	mov  %o0, %i0
4000c6c0:	81 c7 e0 08 	ret 
4000c6c4:	93 e8 00 09 	restore  %g0, %o1, %o1

4000c6c8 <__eqdf2>:
4000c6c8:	9d e3 bf 58 	save  %sp, -168, %sp
4000c6cc:	a0 07 bf e0 	add  %fp, -32, %l0
4000c6d0:	f0 3f bf c0 	std  %i0, [ %fp + -64 ]
4000c6d4:	f4 3f bf b8 	std  %i2, [ %fp + -72 ]
4000c6d8:	90 07 bf c0 	add  %fp, -64, %o0
4000c6dc:	40 00 01 5e 	call  4000cc54 <__unpack_d>
4000c6e0:	92 10 00 10 	mov  %l0, %o1
4000c6e4:	b6 07 bf c8 	add  %fp, -56, %i3
4000c6e8:	90 07 bf b8 	add  %fp, -72, %o0
4000c6ec:	40 00 01 5a 	call  4000cc54 <__unpack_d>
4000c6f0:	92 10 00 1b 	mov  %i3, %o1
4000c6f4:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
4000c6f8:	80 a0 60 01 	cmp  %g1, 1
4000c6fc:	08 80 00 0a 	bleu  4000c724 <__eqdf2+0x5c>
4000c700:	b0 10 20 01 	mov  1, %i0
4000c704:	c2 07 bf c8 	ld  [ %fp + -56 ], %g1
4000c708:	90 10 00 10 	mov  %l0, %o0
4000c70c:	80 a0 60 01 	cmp  %g1, 1
4000c710:	08 80 00 05 	bleu  4000c724 <__eqdf2+0x5c>
4000c714:	92 10 00 1b 	mov  %i3, %o1
4000c718:	40 00 01 9c 	call  4000cd88 <__fpcmp_parts_d>
4000c71c:	01 00 00 00 	nop 
4000c720:	b0 10 00 08 	mov  %o0, %i0
4000c724:	81 c7 e0 08 	ret 
4000c728:	81 e8 00 00 	restore 

4000c72c <__nedf2>:
4000c72c:	9d e3 bf 58 	save  %sp, -168, %sp
4000c730:	a0 07 bf e0 	add  %fp, -32, %l0
4000c734:	f0 3f bf c0 	std  %i0, [ %fp + -64 ]
4000c738:	f4 3f bf b8 	std  %i2, [ %fp + -72 ]
4000c73c:	90 07 bf c0 	add  %fp, -64, %o0
4000c740:	40 00 01 45 	call  4000cc54 <__unpack_d>
4000c744:	92 10 00 10 	mov  %l0, %o1
4000c748:	b6 07 bf c8 	add  %fp, -56, %i3
4000c74c:	90 07 bf b8 	add  %fp, -72, %o0
4000c750:	40 00 01 41 	call  4000cc54 <__unpack_d>
4000c754:	92 10 00 1b 	mov  %i3, %o1
4000c758:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
4000c75c:	80 a0 60 01 	cmp  %g1, 1
4000c760:	08 80 00 0a 	bleu  4000c788 <__nedf2+0x5c>
4000c764:	b0 10 20 01 	mov  1, %i0
4000c768:	c2 07 bf c8 	ld  [ %fp + -56 ], %g1
4000c76c:	90 10 00 10 	mov  %l0, %o0
4000c770:	80 a0 60 01 	cmp  %g1, 1
4000c774:	08 80 00 05 	bleu  4000c788 <__nedf2+0x5c>
4000c778:	92 10 00 1b 	mov  %i3, %o1
4000c77c:	40 00 01 83 	call  4000cd88 <__fpcmp_parts_d>
4000c780:	01 00 00 00 	nop 
4000c784:	b0 10 00 08 	mov  %o0, %i0
4000c788:	81 c7 e0 08 	ret 
4000c78c:	81 e8 00 00 	restore 

4000c790 <__gtdf2>:
4000c790:	9d e3 bf 58 	save  %sp, -168, %sp
4000c794:	a0 07 bf e0 	add  %fp, -32, %l0
4000c798:	f0 3f bf c0 	std  %i0, [ %fp + -64 ]
4000c79c:	f4 3f bf b8 	std  %i2, [ %fp + -72 ]
4000c7a0:	90 07 bf c0 	add  %fp, -64, %o0
4000c7a4:	40 00 01 2c 	call  4000cc54 <__unpack_d>
4000c7a8:	92 10 00 10 	mov  %l0, %o1
4000c7ac:	b6 07 bf c8 	add  %fp, -56, %i3
4000c7b0:	90 07 bf b8 	add  %fp, -72, %o0
4000c7b4:	40 00 01 28 	call  4000cc54 <__unpack_d>
4000c7b8:	92 10 00 1b 	mov  %i3, %o1
4000c7bc:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
4000c7c0:	80 a0 60 01 	cmp  %g1, 1
4000c7c4:	08 80 00 0a 	bleu  4000c7ec <__gtdf2+0x5c>
4000c7c8:	b0 10 3f ff 	mov  -1, %i0
4000c7cc:	c2 07 bf c8 	ld  [ %fp + -56 ], %g1
4000c7d0:	90 10 00 10 	mov  %l0, %o0
4000c7d4:	80 a0 60 01 	cmp  %g1, 1
4000c7d8:	08 80 00 05 	bleu  4000c7ec <__gtdf2+0x5c>
4000c7dc:	92 10 00 1b 	mov  %i3, %o1
4000c7e0:	40 00 01 6a 	call  4000cd88 <__fpcmp_parts_d>
4000c7e4:	01 00 00 00 	nop 
4000c7e8:	b0 10 00 08 	mov  %o0, %i0
4000c7ec:	81 c7 e0 08 	ret 
4000c7f0:	81 e8 00 00 	restore 

4000c7f4 <__ltdf2>:
4000c7f4:	9d e3 bf 58 	save  %sp, -168, %sp
4000c7f8:	a0 07 bf e0 	add  %fp, -32, %l0
4000c7fc:	f0 3f bf c0 	std  %i0, [ %fp + -64 ]
4000c800:	f4 3f bf b8 	std  %i2, [ %fp + -72 ]
4000c804:	90 07 bf c0 	add  %fp, -64, %o0
4000c808:	40 00 01 13 	call  4000cc54 <__unpack_d>
4000c80c:	92 10 00 10 	mov  %l0, %o1
4000c810:	b6 07 bf c8 	add  %fp, -56, %i3
4000c814:	90 07 bf b8 	add  %fp, -72, %o0
4000c818:	40 00 01 0f 	call  4000cc54 <__unpack_d>
4000c81c:	92 10 00 1b 	mov  %i3, %o1
4000c820:	c2 07 bf e0 	ld  [ %fp + -32 ], %g1
4000c824:	80 a0 60 01 	cmp  %g1, 1
4000c828:	08 80 00 0a 	bleu  4000c850 <__ltdf2+0x5c>
4000c82c:	b0 10 20 01 	mov  1, %i0
4000c830:	c2 07 bf c8 	ld  [ %fp + -56 ], %g1
4000c834:	90 10 00 10 	mov  %l0, %o0
4000c838:	80 a0 60 01 	cmp  %g1, 1
4000c83c:	08 80 00 05 	bleu  4000c850 <__ltdf2+0x5c>
4000c840:	92 10 00 1b 	mov  %i3, %o1
4000c844:	40 00 01 51 	call  4000cd88 <__fpcmp_parts_d>
4000c848:	01 00 00 00 	nop 
4000c84c:	b0 10 00 08 	mov  %o0, %i0
4000c850:	81 c7 e0 08 	ret 
4000c854:	81 e8 00 00 	restore 

4000c858 <__floatsidf>:
4000c858:	9d e3 bf 80 	save  %sp, -128, %sp
4000c85c:	9b 36 20 1f 	srl  %i0, 0x1f, %o5
4000c860:	80 a6 20 00 	cmp  %i0, 0
4000c864:	12 80 00 08 	bne  4000c884 <__floatsidf+0x2c>
4000c868:	da 27 bf e4 	st  %o5, [ %fp + -28 ]
4000c86c:	82 10 20 02 	mov  2, %g1
4000c870:	c2 27 bf e0 	st  %g1, [ %fp + -32 ]
4000c874:	40 00 00 78 	call  4000ca54 <__pack_d>
4000c878:	90 07 bf e0 	add  %fp, -32, %o0
4000c87c:	10 80 00 36 	b  4000c954 <__floatsidf+0xfc>
4000c880:	b0 10 00 08 	mov  %o0, %i0
4000c884:	82 10 20 03 	mov  3, %g1
4000c888:	c2 27 bf e0 	st  %g1, [ %fp + -32 ]
4000c88c:	80 a3 60 00 	cmp  %o5, 0
4000c890:	94 10 20 3c 	mov  0x3c, %o2
4000c894:	02 80 00 22 	be  4000c91c <__floatsidf+0xc4>
4000c898:	96 10 20 3c 	mov  0x3c, %o3
4000c89c:	03 20 00 00 	sethi  %hi(0x80000000), %g1
4000c8a0:	80 a6 00 01 	cmp  %i0, %g1
4000c8a4:	02 80 00 28 	be  4000c944 <__floatsidf+0xec>
4000c8a8:	82 20 00 18 	neg  %i0, %g1
4000c8ac:	9a 10 00 01 	mov  %g1, %o5
4000c8b0:	99 38 60 1f 	sra  %g1, 0x1f, %o4
4000c8b4:	92 10 00 0d 	mov  %o5, %o1
4000c8b8:	90 10 00 0c 	mov  %o4, %o0
4000c8bc:	d0 3f bf f0 	std  %o0, [ %fp + -16 ]
4000c8c0:	03 03 ff ff 	sethi  %hi(0xffffc00), %g1
4000c8c4:	da 07 bf f0 	ld  [ %fp + -16 ], %o5
4000c8c8:	82 10 63 ff 	or  %g1, 0x3ff, %g1
4000c8cc:	80 a3 40 01 	cmp  %o5, %g1
4000c8d0:	38 bf ff e9 	bgu,a   4000c874 <__floatsidf+0x1c>
4000c8d4:	d6 27 bf e8 	st  %o3, [ %fp + -24 ]
4000c8d8:	97 32 60 1f 	srl  %o1, 0x1f, %o3
4000c8dc:	82 02 00 08 	add  %o0, %o0, %g1
4000c8e0:	98 12 c0 01 	or  %o3, %g1, %o4
4000c8e4:	9a 02 40 09 	add  %o1, %o1, %o5
4000c8e8:	82 02 bf ff 	add  %o2, -1, %g1
4000c8ec:	92 10 00 0d 	mov  %o5, %o1
4000c8f0:	94 10 00 01 	mov  %g1, %o2
4000c8f4:	90 10 00 0c 	mov  %o4, %o0
4000c8f8:	d0 3f bf f0 	std  %o0, [ %fp + -16 ]
4000c8fc:	03 03 ff ff 	sethi  %hi(0xffffc00), %g1
4000c900:	da 07 bf f0 	ld  [ %fp + -16 ], %o5
4000c904:	82 10 63 ff 	or  %g1, 0x3ff, %g1
4000c908:	80 a3 40 01 	cmp  %o5, %g1
4000c90c:	08 bf ff f3 	bleu  4000c8d8 <__floatsidf+0x80>
4000c910:	96 10 00 0a 	mov  %o2, %o3
4000c914:	10 bf ff d8 	b  4000c874 <__floatsidf+0x1c>
4000c918:	d6 27 bf e8 	st  %o3, [ %fp + -24 ]
4000c91c:	9a 10 00 18 	mov  %i0, %o5
4000c920:	99 3e 20 1f 	sra  %i0, 0x1f, %o4
4000c924:	92 10 00 0d 	mov  %o5, %o1
4000c928:	90 10 00 0c 	mov  %o4, %o0
4000c92c:	d0 3f bf f0 	std  %o0, [ %fp + -16 ]
4000c930:	03 03 ff ff 	sethi  %hi(0xffffc00), %g1
4000c934:	da 07 bf f0 	ld  [ %fp + -16 ], %o5
4000c938:	82 10 63 ff 	or  %g1, 0x3ff, %g1
4000c93c:	10 bf ff e5 	b  4000c8d0 <__floatsidf+0x78>
4000c940:	80 a3 40 01 	cmp  %o5, %g1
4000c944:	03 10 00 35 	sethi  %hi(0x4000d400), %g1
4000c948:	d6 27 bf e8 	st  %o3, [ %fp + -24 ]
4000c94c:	d0 18 63 d8 	ldd  [ %g1 + 0x3d8 ], %o0
4000c950:	b0 10 00 08 	mov  %o0, %i0
4000c954:	81 c7 e0 08 	ret 
4000c958:	93 e8 00 09 	restore  %g0, %o1, %o1

4000c95c <__fixdfsi>:
4000c95c:	9d e3 bf 78 	save  %sp, -136, %sp
4000c960:	92 07 bf e0 	add  %fp, -32, %o1
4000c964:	f0 3f bf d8 	std  %i0, [ %fp + -40 ]
4000c968:	40 00 00 bb 	call  4000cc54 <__unpack_d>
4000c96c:	90 07 bf d8 	add  %fp, -40, %o0
4000c970:	da 07 bf e0 	ld  [ %fp + -32 ], %o5
4000c974:	80 a3 60 02 	cmp  %o5, 2
4000c978:	02 80 00 1e 	be  4000c9f0 <__fixdfsi+0x94>
4000c97c:	92 10 20 00 	clr  %o1
4000c980:	80 a3 60 01 	cmp  %o5, 1
4000c984:	08 80 00 1b 	bleu  4000c9f0 <__fixdfsi+0x94>
4000c988:	80 a3 60 04 	cmp  %o5, 4
4000c98c:	12 80 00 0a 	bne  4000c9b4 <__fixdfsi+0x58>
4000c990:	c2 07 bf e8 	ld  [ %fp + -24 ], %g1
4000c994:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
4000c998:	80 a0 60 00 	cmp  %g1, 0
4000c99c:	12 80 00 04 	bne  4000c9ac <__fixdfsi+0x50>
4000c9a0:	31 20 00 00 	sethi  %hi(0x80000000), %i0
4000c9a4:	03 1f ff ff 	sethi  %hi(0x7ffffc00), %g1
4000c9a8:	b0 10 63 ff 	or  %g1, 0x3ff, %i0	! 7fffffff <__heap1+0x3ffec6f7>
4000c9ac:	10 80 00 11 	b  4000c9f0 <__fixdfsi+0x94>
4000c9b0:	92 10 00 18 	mov  %i0, %o1
4000c9b4:	80 a0 60 00 	cmp  %g1, 0
4000c9b8:	06 80 00 0e 	bl  4000c9f0 <__fixdfsi+0x94>
4000c9bc:	92 10 20 00 	clr  %o1
4000c9c0:	80 a0 60 1e 	cmp  %g1, 0x1e
4000c9c4:	34 bf ff f5 	bg,a   4000c998 <__fixdfsi+0x3c>
4000c9c8:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
4000c9cc:	94 10 20 3c 	mov  0x3c, %o2
4000c9d0:	94 22 80 01 	sub  %o2, %g1, %o2
4000c9d4:	40 00 00 09 	call  4000c9f8 <__lshrdi3>
4000c9d8:	d0 1f bf f0 	ldd  [ %fp + -16 ], %o0
4000c9dc:	c2 07 bf e4 	ld  [ %fp + -28 ], %g1
4000c9e0:	80 a0 60 00 	cmp  %g1, 0
4000c9e4:	02 80 00 03 	be  4000c9f0 <__fixdfsi+0x94>
4000c9e8:	01 00 00 00 	nop 
4000c9ec:	92 20 00 09 	neg  %o1
4000c9f0:	81 c7 e0 08 	ret 
4000c9f4:	91 e8 00 09 	restore  %g0, %o1, %o0

4000c9f8 <__lshrdi3>:
4000c9f8:	9d e3 bf 98 	save  %sp, -104, %sp
4000c9fc:	82 10 20 20 	mov  0x20, %g1
4000ca00:	b8 10 00 18 	mov  %i0, %i4
4000ca04:	ba 10 00 19 	mov  %i1, %i5
4000ca08:	80 a6 a0 00 	cmp  %i2, 0
4000ca0c:	02 80 00 10 	be  4000ca4c <__lshrdi3+0x54>
4000ca10:	82 20 40 1a 	sub  %g1, %i2, %g1
4000ca14:	b0 20 00 01 	neg  %g1, %i0
4000ca18:	80 a0 60 00 	cmp  %g1, 0
4000ca1c:	b3 37 40 1a 	srl  %i5, %i2, %i1
4000ca20:	04 80 00 07 	ble  4000ca3c <__lshrdi3+0x44>
4000ca24:	83 2f 00 01 	sll  %i4, %g1, %g1
4000ca28:	b5 37 00 1a 	srl  %i4, %i2, %i2
4000ca2c:	b6 16 40 01 	or  %i1, %g1, %i3
4000ca30:	b0 10 00 1a 	mov  %i2, %i0
4000ca34:	10 80 00 06 	b  4000ca4c <__lshrdi3+0x54>
4000ca38:	b2 10 00 1b 	mov  %i3, %i1
4000ca3c:	b7 37 00 18 	srl  %i4, %i0, %i3
4000ca40:	b4 10 20 00 	clr  %i2
4000ca44:	b0 10 00 1a 	mov  %i2, %i0
4000ca48:	b2 10 00 1b 	mov  %i3, %i1
4000ca4c:	81 c7 e0 08 	ret 
4000ca50:	81 e8 00 00 	restore 

4000ca54 <__pack_d>:
4000ca54:	9d e3 bf 98 	save  %sp, -104, %sp
4000ca58:	c2 06 00 00 	ld  [ %i0 ], %g1
4000ca5c:	80 a0 60 01 	cmp  %g1, 1
4000ca60:	e0 1e 20 10 	ldd  [ %i0 + 0x10 ], %l0
4000ca64:	e4 06 20 04 	ld  [ %i0 + 4 ], %l2
4000ca68:	18 80 00 08 	bgu  4000ca88 <__pack_d+0x34>
4000ca6c:	b2 10 20 00 	clr  %i1
4000ca70:	19 00 02 00 	sethi  %hi(0x80000), %o4
4000ca74:	9a 10 20 00 	clr  %o5
4000ca78:	a0 14 00 0c 	or  %l0, %o4, %l0
4000ca7c:	a2 14 40 0d 	or  %l1, %o5, %l1
4000ca80:	10 80 00 64 	b  4000cc10 <__pack_d+0x1bc>
4000ca84:	b2 10 27 ff 	mov  0x7ff, %i1
4000ca88:	80 a0 60 04 	cmp  %g1, 4
4000ca8c:	12 80 00 06 	bne  4000caa4 <__pack_d+0x50>
4000ca90:	80 a0 60 02 	cmp  %g1, 2
4000ca94:	b2 10 27 ff 	mov  0x7ff, %i1
4000ca98:	a0 10 20 00 	clr  %l0
4000ca9c:	10 80 00 5d 	b  4000cc10 <__pack_d+0x1bc>
4000caa0:	a2 10 20 00 	clr  %l1
4000caa4:	22 bf ff fe 	be,a   4000ca9c <__pack_d+0x48>
4000caa8:	a0 10 20 00 	clr  %l0
4000caac:	80 94 00 11 	orcc  %l0, %l1, %g0
4000cab0:	02 80 00 59 	be  4000cc14 <__pack_d+0x1c0>
4000cab4:	92 0e 67 ff 	and  %i1, 0x7ff, %o1
4000cab8:	d4 06 20 08 	ld  [ %i0 + 8 ], %o2
4000cabc:	80 a2 bc 02 	cmp  %o2, -1022
4000cac0:	16 80 00 1e 	bge  4000cb38 <__pack_d+0xe4>
4000cac4:	80 a2 a3 ff 	cmp  %o2, 0x3ff
4000cac8:	82 10 3c 02 	mov  -1022, %g1
4000cacc:	b0 20 40 0a 	sub  %g1, %o2, %i0
4000cad0:	80 a6 20 38 	cmp  %i0, 0x38
4000cad4:	04 80 00 3c 	ble  4000cbc4 <__pack_d+0x170>
4000cad8:	90 10 20 00 	clr  %o0
4000cadc:	a0 10 20 00 	clr  %l0
4000cae0:	a2 10 20 00 	clr  %l1
4000cae4:	98 0c 20 00 	and  %l0, 0, %o4
4000cae8:	80 a3 20 00 	cmp  %o4, 0
4000caec:	12 80 00 05 	bne  4000cb00 <__pack_d+0xac>
4000caf0:	9a 0c 60 ff 	and  %l1, 0xff, %o5
4000caf4:	80 a3 60 80 	cmp  %o5, 0x80
4000caf8:	02 80 00 29 	be  4000cb9c <__pack_d+0x148>
4000cafc:	9a 0c 61 00 	and  %l1, 0x100, %o5
4000cb00:	a2 84 60 7f 	addcc  %l1, 0x7f, %l1
4000cb04:	a0 44 20 00 	addx  %l0, 0, %l0
4000cb08:	03 03 ff ff 	sethi  %hi(0xffffc00), %g1
4000cb0c:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! fffffff <rom_vectors-0x30000001>
4000cb10:	80 a4 00 01 	cmp  %l0, %g1
4000cb14:	38 80 00 02 	bgu,a   4000cb1c <__pack_d+0xc8>
4000cb18:	b2 10 20 01 	mov  1, %i1
4000cb1c:	97 2c 20 18 	sll  %l0, 0x18, %o3
4000cb20:	83 34 60 08 	srl  %l1, 8, %g1
4000cb24:	9a 12 c0 01 	or  %o3, %g1, %o5
4000cb28:	99 34 20 08 	srl  %l0, 8, %o4
4000cb2c:	a0 10 00 0c 	mov  %o4, %l0
4000cb30:	10 80 00 38 	b  4000cc10 <__pack_d+0x1bc>
4000cb34:	a2 10 00 0d 	mov  %o5, %l1
4000cb38:	14 bf ff d8 	bg  4000ca98 <__pack_d+0x44>
4000cb3c:	b2 10 27 ff 	mov  0x7ff, %i1
4000cb40:	98 0c 20 00 	and  %l0, 0, %o4
4000cb44:	9a 0c 60 ff 	and  %l1, 0xff, %o5
4000cb48:	80 a3 20 00 	cmp  %o4, 0
4000cb4c:	12 80 00 05 	bne  4000cb60 <__pack_d+0x10c>
4000cb50:	b2 02 a3 ff 	add  %o2, 0x3ff, %i1
4000cb54:	80 a3 60 80 	cmp  %o5, 0x80
4000cb58:	02 80 00 16 	be  4000cbb0 <__pack_d+0x15c>
4000cb5c:	9a 0c 61 00 	and  %l1, 0x100, %o5
4000cb60:	a2 84 60 7f 	addcc  %l1, 0x7f, %l1
4000cb64:	a0 44 20 00 	addx  %l0, 0, %l0
4000cb68:	03 07 ff ff 	sethi  %hi(0x1ffffc00), %g1
4000cb6c:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! 1fffffff <rom_vectors-0x20000001>
4000cb70:	80 a4 00 01 	cmp  %l0, %g1
4000cb74:	08 bf ff eb 	bleu  4000cb20 <__pack_d+0xcc>
4000cb78:	97 2c 20 18 	sll  %l0, 0x18, %o3
4000cb7c:	97 2c 20 1f 	sll  %l0, 0x1f, %o3
4000cb80:	83 34 60 01 	srl  %l1, 1, %g1
4000cb84:	9a 12 c0 01 	or  %o3, %g1, %o5
4000cb88:	99 34 20 01 	srl  %l0, 1, %o4
4000cb8c:	a0 10 00 0c 	mov  %o4, %l0
4000cb90:	a2 10 00 0d 	mov  %o5, %l1
4000cb94:	10 bf ff e2 	b  4000cb1c <__pack_d+0xc8>
4000cb98:	b2 06 60 01 	inc  %i1
4000cb9c:	80 93 00 0d 	orcc  %o4, %o5, %g0
4000cba0:	02 bf ff db 	be  4000cb0c <__pack_d+0xb8>
4000cba4:	03 03 ff ff 	sethi  %hi(0xffffc00), %g1
4000cba8:	10 bf ff d7 	b  4000cb04 <__pack_d+0xb0>
4000cbac:	a2 84 60 80 	addcc  %l1, 0x80, %l1
4000cbb0:	80 93 00 0d 	orcc  %o4, %o5, %g0
4000cbb4:	02 bf ff ee 	be  4000cb6c <__pack_d+0x118>
4000cbb8:	03 07 ff ff 	sethi  %hi(0x1ffffc00), %g1
4000cbbc:	10 bf ff ea 	b  4000cb64 <__pack_d+0x110>
4000cbc0:	a2 84 60 80 	addcc  %l1, 0x80, %l1
4000cbc4:	92 10 20 01 	mov  1, %o1
4000cbc8:	40 00 00 cd 	call  4000cefc <__ashldi3>
4000cbcc:	94 10 00 18 	mov  %i0, %o2
4000cbd0:	92 82 7f ff 	addcc  %o1, -1, %o1
4000cbd4:	90 42 3f ff 	addx  %o0, -1, %o0
4000cbd8:	90 0a 00 10 	and  %o0, %l0, %o0
4000cbdc:	92 0a 40 11 	and  %o1, %l1, %o1
4000cbe0:	80 92 00 09 	orcc  %o0, %o1, %g0
4000cbe4:	02 80 00 03 	be  4000cbf0 <__pack_d+0x19c>
4000cbe8:	a6 10 20 00 	clr  %l3
4000cbec:	a6 10 20 01 	mov  1, %l3
4000cbf0:	90 10 00 10 	mov  %l0, %o0
4000cbf4:	92 10 00 11 	mov  %l1, %o1
4000cbf8:	7f ff ff 80 	call  4000c9f8 <__lshrdi3>
4000cbfc:	94 10 00 18 	mov  %i0, %o2
4000cc00:	98 10 20 00 	clr  %o4
4000cc04:	a0 12 00 0c 	or  %o0, %o4, %l0
4000cc08:	10 bf ff b7 	b  4000cae4 <__pack_d+0x90>
4000cc0c:	a2 12 40 13 	or  %o1, %l3, %l1
4000cc10:	92 0e 67 ff 	and  %i1, 0x7ff, %o1
4000cc14:	19 00 03 ff 	sethi  %hi(0xffc00), %o4
4000cc18:	96 0c a0 01 	and  %l2, 1, %o3
4000cc1c:	91 2a 60 14 	sll  %o1, 0x14, %o0
4000cc20:	98 13 23 ff 	or  %o4, 0x3ff, %o4
4000cc24:	9a 10 3f ff 	mov  -1, %o5
4000cc28:	95 2a e0 1f 	sll  %o3, 0x1f, %o2
4000cc2c:	92 10 20 00 	clr  %o1
4000cc30:	98 0c 00 0c 	and  %l0, %o4, %o4
4000cc34:	9a 0c 40 0d 	and  %l1, %o5, %o5
4000cc38:	96 10 20 00 	clr  %o3
4000cc3c:	98 13 00 08 	or  %o4, %o0, %o4
4000cc40:	9a 13 40 09 	or  %o5, %o1, %o5
4000cc44:	b0 13 00 0a 	or  %o4, %o2, %i0
4000cc48:	b2 13 40 0b 	or  %o5, %o3, %i1
4000cc4c:	81 c7 e0 08 	ret 
4000cc50:	81 e8 00 00 	restore 

4000cc54 <__unpack_d>:
4000cc54:	9d e3 bf 98 	save  %sp, -104, %sp
4000cc58:	d8 1e 00 00 	ldd  [ %i0 ], %o4
4000cc5c:	b7 33 20 1f 	srl  %o4, 0x1f, %i3
4000cc60:	82 0e e0 01 	and  %i3, 1, %g1
4000cc64:	35 00 03 ff 	sethi  %hi(0xffc00), %i2
4000cc68:	bb 33 20 14 	srl  %o4, 0x14, %i5
4000cc6c:	b0 10 00 19 	mov  %i1, %i0
4000cc70:	c2 26 60 04 	st  %g1, [ %i1 + 4 ]
4000cc74:	b4 16 a3 ff 	or  %i2, 0x3ff, %i2
4000cc78:	b6 10 3f ff 	mov  -1, %i3
4000cc7c:	98 0b 00 1a 	and  %o4, %i2, %o4
4000cc80:	b2 8f 67 ff 	andcc  %i5, 0x7ff, %i1
4000cc84:	12 80 00 07 	bne  4000cca0 <__unpack_d+0x4c>
4000cc88:	9a 0b 40 1b 	and  %o5, %i3, %o5
4000cc8c:	80 93 00 0d 	orcc  %o4, %o5, %g0
4000cc90:	12 80 00 13 	bne  4000ccdc <__unpack_d+0x88>
4000cc94:	82 10 20 02 	mov  2, %g1
4000cc98:	10 80 00 3a 	b  4000cd80 <__unpack_d+0x12c>
4000cc9c:	c2 26 00 00 	st  %g1, [ %i0 ]
4000cca0:	80 a6 67 ff 	cmp  %i1, 0x7ff
4000cca4:	02 80 00 2b 	be  4000cd50 <__unpack_d+0xfc>
4000cca8:	b7 33 60 18 	srl  %o5, 0x18, %i3
4000ccac:	83 2b 20 08 	sll  %o4, 8, %g1
4000ccb0:	b8 16 c0 01 	or  %i3, %g1, %i4
4000ccb4:	bb 2b 60 08 	sll  %o5, 8, %i5
4000ccb8:	35 04 00 00 	sethi  %hi(0x10000000), %i2
4000ccbc:	b6 10 20 00 	clr  %i3
4000ccc0:	b8 17 00 1a 	or  %i4, %i2, %i4
4000ccc4:	ba 17 40 1b 	or  %i5, %i3, %i5
4000ccc8:	b2 06 7c 01 	add  %i1, -1023, %i1
4000cccc:	f8 3e 20 10 	std  %i4, [ %i0 + 0x10 ]
4000ccd0:	f2 26 20 08 	st  %i1, [ %i0 + 8 ]
4000ccd4:	10 bf ff f1 	b  4000cc98 <__unpack_d+0x44>
4000ccd8:	82 10 20 03 	mov  3, %g1
4000ccdc:	b7 33 60 18 	srl  %o5, 0x18, %i3
4000cce0:	83 2b 20 08 	sll  %o4, 8, %g1
4000cce4:	b8 16 c0 01 	or  %i3, %g1, %i4
4000cce8:	03 03 ff ff 	sethi  %hi(0xffffc00), %g1
4000ccec:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! fffffff <rom_vectors-0x30000001>
4000ccf0:	bb 2b 60 08 	sll  %o5, 8, %i5
4000ccf4:	b6 10 20 03 	mov  3, %i3
4000ccf8:	80 a7 00 01 	cmp  %i4, %g1
4000ccfc:	98 10 00 1c 	mov  %i4, %o4
4000cd00:	9a 10 00 1d 	mov  %i5, %o5
4000cd04:	f6 26 00 00 	st  %i3, [ %i0 ]
4000cd08:	b4 10 3c 02 	mov  -1022, %i2
4000cd0c:	18 80 00 0e 	bgu  4000cd44 <__unpack_d+0xf0>
4000cd10:	82 10 3c 02 	mov  -1022, %g1
4000cd14:	82 03 00 0c 	add  %o4, %o4, %g1
4000cd18:	b7 33 60 1f 	srl  %o5, 0x1f, %i3
4000cd1c:	b8 16 c0 01 	or  %i3, %g1, %i4
4000cd20:	03 03 ff ff 	sethi  %hi(0xffffc00), %g1
4000cd24:	82 10 63 ff 	or  %g1, 0x3ff, %g1	! fffffff <rom_vectors-0x30000001>
4000cd28:	ba 03 40 0d 	add  %o5, %o5, %i5
4000cd2c:	b4 06 bf ff 	add  %i2, -1, %i2
4000cd30:	80 a7 00 01 	cmp  %i4, %g1
4000cd34:	98 10 00 1c 	mov  %i4, %o4
4000cd38:	9a 10 00 1d 	mov  %i5, %o5
4000cd3c:	08 bf ff f6 	bleu  4000cd14 <__unpack_d+0xc0>
4000cd40:	82 10 00 1a 	mov  %i2, %g1
4000cd44:	d8 3e 20 10 	std  %o4, [ %i0 + 0x10 ]
4000cd48:	10 80 00 0e 	b  4000cd80 <__unpack_d+0x12c>
4000cd4c:	c2 26 20 08 	st  %g1, [ %i0 + 8 ]
4000cd50:	80 93 00 0d 	orcc  %o4, %o5, %g0
4000cd54:	02 bf ff d1 	be  4000cc98 <__unpack_d+0x44>
4000cd58:	82 10 20 04 	mov  4, %g1
4000cd5c:	bb 33 20 13 	srl  %o4, 0x13, %i5
4000cd60:	80 8f 60 01 	btst  1, %i5
4000cd64:	22 80 00 06 	be,a   4000cd7c <__unpack_d+0x128>
4000cd68:	c0 26 00 00 	clr  [ %i0 ]
4000cd6c:	82 10 20 01 	mov  1, %g1
4000cd70:	c2 26 00 00 	st  %g1, [ %i0 ]
4000cd74:	10 80 00 03 	b  4000cd80 <__unpack_d+0x12c>
4000cd78:	d8 3e 20 10 	std  %o4, [ %i0 + 0x10 ]
4000cd7c:	d8 3e 20 10 	std  %o4, [ %i0 + 0x10 ]
4000cd80:	81 c7 e0 08 	ret 
4000cd84:	81 e8 00 00 	restore 

4000cd88 <__fpcmp_parts_d>:
4000cd88:	d8 02 00 00 	ld  [ %o0 ], %o4
4000cd8c:	80 a3 20 01 	cmp  %o4, 1
4000cd90:	08 80 00 06 	bleu  4000cda8 <__fpcmp_parts_d+0x20>
4000cd94:	94 10 00 08 	mov  %o0, %o2
4000cd98:	d6 02 40 00 	ld  [ %o1 ], %o3
4000cd9c:	80 a2 e0 01 	cmp  %o3, 1
4000cda0:	18 80 00 04 	bgu  4000cdb0 <__fpcmp_parts_d+0x28>
4000cda4:	80 a3 20 04 	cmp  %o4, 4
4000cda8:	10 80 00 53 	b  4000cef4 <__fpcmp_parts_d+0x16c>
4000cdac:	90 10 20 01 	mov  1, %o0
4000cdb0:	12 80 00 09 	bne  4000cdd4 <__fpcmp_parts_d+0x4c>
4000cdb4:	80 a3 20 04 	cmp  %o4, 4
4000cdb8:	80 a2 e0 04 	cmp  %o3, 4
4000cdbc:	12 80 00 06 	bne  4000cdd4 <__fpcmp_parts_d+0x4c>
4000cdc0:	80 a3 20 04 	cmp  %o4, 4
4000cdc4:	da 02 60 04 	ld  [ %o1 + 4 ], %o5
4000cdc8:	c2 02 20 04 	ld  [ %o0 + 4 ], %g1
4000cdcc:	10 80 00 4a 	b  4000cef4 <__fpcmp_parts_d+0x16c>
4000cdd0:	90 23 40 01 	sub  %o5, %g1, %o0
4000cdd4:	22 80 00 1a 	be,a   4000ce3c <__fpcmp_parts_d+0xb4>
4000cdd8:	c2 02 a0 04 	ld  [ %o2 + 4 ], %g1
4000cddc:	80 a2 e0 04 	cmp  %o3, 4
4000cde0:	22 80 00 1b 	be,a   4000ce4c <__fpcmp_parts_d+0xc4>
4000cde4:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
4000cde8:	80 a3 20 02 	cmp  %o4, 2
4000cdec:	12 80 00 06 	bne  4000ce04 <__fpcmp_parts_d+0x7c>
4000cdf0:	01 00 00 00 	nop 
4000cdf4:	80 a2 e0 02 	cmp  %o3, 2
4000cdf8:	02 80 00 3f 	be  4000cef4 <__fpcmp_parts_d+0x16c>
4000cdfc:	90 10 20 00 	clr  %o0
4000ce00:	80 a3 20 02 	cmp  %o4, 2
4000ce04:	22 80 00 12 	be,a   4000ce4c <__fpcmp_parts_d+0xc4>
4000ce08:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
4000ce0c:	80 a2 e0 02 	cmp  %o3, 2
4000ce10:	22 80 00 0b 	be,a   4000ce3c <__fpcmp_parts_d+0xb4>
4000ce14:	c2 02 a0 04 	ld  [ %o2 + 4 ], %g1
4000ce18:	d8 02 a0 04 	ld  [ %o2 + 4 ], %o4
4000ce1c:	c2 02 60 04 	ld  [ %o1 + 4 ], %g1
4000ce20:	80 a3 00 01 	cmp  %o4, %g1
4000ce24:	22 80 00 0e 	be,a   4000ce5c <__fpcmp_parts_d+0xd4>
4000ce28:	da 02 a0 08 	ld  [ %o2 + 8 ], %o5
4000ce2c:	80 a0 00 0c 	cmp  %g0, %o4
4000ce30:	82 60 20 00 	subx  %g0, 0, %g1
4000ce34:	10 80 00 30 	b  4000cef4 <__fpcmp_parts_d+0x16c>
4000ce38:	90 10 60 01 	or  %g1, 1, %o0
4000ce3c:	80 a0 00 01 	cmp  %g0, %g1
4000ce40:	9a 60 20 00 	subx  %g0, 0, %o5
4000ce44:	10 80 00 2c 	b  4000cef4 <__fpcmp_parts_d+0x16c>
4000ce48:	90 13 60 01 	or  %o5, 1, %o0
4000ce4c:	80 a0 00 01 	cmp  %g0, %g1
4000ce50:	9a 40 3f ff 	addx  %g0, -1, %o5
4000ce54:	10 80 00 28 	b  4000cef4 <__fpcmp_parts_d+0x16c>
4000ce58:	90 13 60 01 	or  %o5, 1, %o0
4000ce5c:	c2 02 60 08 	ld  [ %o1 + 8 ], %g1
4000ce60:	80 a3 40 01 	cmp  %o5, %g1
4000ce64:	14 bf ff f3 	bg  4000ce30 <__fpcmp_parts_d+0xa8>
4000ce68:	80 a0 00 0c 	cmp  %g0, %o4
4000ce6c:	80 a3 40 01 	cmp  %o5, %g1
4000ce70:	06 80 00 17 	bl  4000cecc <__fpcmp_parts_d+0x144>
4000ce74:	80 a0 00 0c 	cmp  %g0, %o4
4000ce78:	d0 02 a0 10 	ld  [ %o2 + 0x10 ], %o0
4000ce7c:	d6 02 60 10 	ld  [ %o1 + 0x10 ], %o3
4000ce80:	80 a2 00 0b 	cmp  %o0, %o3
4000ce84:	18 bf ff eb 	bgu  4000ce30 <__fpcmp_parts_d+0xa8>
4000ce88:	80 a0 00 0c 	cmp  %g0, %o4
4000ce8c:	80 a2 00 0b 	cmp  %o0, %o3
4000ce90:	22 80 00 12 	be,a   4000ced8 <__fpcmp_parts_d+0x150>
4000ce94:	da 02 a0 14 	ld  [ %o2 + 0x14 ], %o5
4000ce98:	80 a2 c0 08 	cmp  %o3, %o0
4000ce9c:	18 80 00 0c 	bgu  4000cecc <__fpcmp_parts_d+0x144>
4000cea0:	80 a0 00 0c 	cmp  %g0, %o4
4000cea4:	80 a2 c0 08 	cmp  %o3, %o0
4000cea8:	22 80 00 04 	be,a   4000ceb8 <__fpcmp_parts_d+0x130>
4000ceac:	da 02 60 14 	ld  [ %o1 + 0x14 ], %o5
4000ceb0:	10 80 00 11 	b  4000cef4 <__fpcmp_parts_d+0x16c>
4000ceb4:	90 10 20 00 	clr  %o0
4000ceb8:	c2 02 a0 14 	ld  [ %o2 + 0x14 ], %g1
4000cebc:	80 a3 40 01 	cmp  %o5, %g1
4000cec0:	28 80 00 0d 	bleu,a   4000cef4 <__fpcmp_parts_d+0x16c>
4000cec4:	90 10 20 00 	clr  %o0
4000cec8:	80 a0 00 0c 	cmp  %g0, %o4
4000cecc:	82 40 3f ff 	addx  %g0, -1, %g1
4000ced0:	10 80 00 09 	b  4000cef4 <__fpcmp_parts_d+0x16c>
4000ced4:	90 10 60 01 	or  %g1, 1, %o0
4000ced8:	c2 02 60 14 	ld  [ %o1 + 0x14 ], %g1
4000cedc:	80 a3 40 01 	cmp  %o5, %g1
4000cee0:	08 bf ff ef 	bleu  4000ce9c <__fpcmp_parts_d+0x114>
4000cee4:	80 a2 c0 08 	cmp  %o3, %o0
4000cee8:	80 a0 00 0c 	cmp  %g0, %o4
4000ceec:	10 bf ff d2 	b  4000ce34 <__fpcmp_parts_d+0xac>
4000cef0:	82 60 20 00 	subx  %g0, 0, %g1
4000cef4:	81 c3 e0 08 	retl 
4000cef8:	01 00 00 00 	nop 

4000cefc <__ashldi3>:
4000cefc:	9d e3 bf 98 	save  %sp, -104, %sp
4000cf00:	82 10 20 20 	mov  0x20, %g1
4000cf04:	b8 10 00 18 	mov  %i0, %i4
4000cf08:	ba 10 00 19 	mov  %i1, %i5
4000cf0c:	80 a6 a0 00 	cmp  %i2, 0
4000cf10:	02 80 00 10 	be  4000cf50 <__ashldi3+0x54>
4000cf14:	82 20 40 1a 	sub  %g1, %i2, %g1
4000cf18:	b0 20 00 01 	neg  %g1, %i0
4000cf1c:	80 a0 60 00 	cmp  %g1, 0
4000cf20:	b3 2f 00 1a 	sll  %i4, %i2, %i1
4000cf24:	04 80 00 07 	ble  4000cf40 <__ashldi3+0x44>
4000cf28:	83 37 40 01 	srl  %i5, %g1, %g1
4000cf2c:	b7 2f 40 1a 	sll  %i5, %i2, %i3
4000cf30:	b4 16 40 01 	or  %i1, %g1, %i2
4000cf34:	b0 10 00 1a 	mov  %i2, %i0
4000cf38:	10 80 00 06 	b  4000cf50 <__ashldi3+0x54>
4000cf3c:	b2 10 00 1b 	mov  %i3, %i1
4000cf40:	b6 10 20 00 	clr  %i3
4000cf44:	b5 2f 40 18 	sll  %i5, %i0, %i2
4000cf48:	b0 10 00 1a 	mov  %i2, %i0
4000cf4c:	b2 10 00 1b 	mov  %i3, %i1
4000cf50:	81 c7 e0 08 	ret 
4000cf54:	81 e8 00 00 	restore 

4000cf58 <_ZTV15Cyg_StdioStream>:
	...
4000cf60:	40 00 cf 70 40 00 d0 1c 40 00 74 18 40 00 d0 d4     @..p@...@.t.@...

4000cf70 <_ZN15Cyg_StdioStreamD1Ev>:
4000cf70:	9d e3 bf 98 	save  %sp, -104, %sp
4000cf74:	03 10 00 33 	sethi  %hi(0x4000cc00), %g1
4000cf78:	da 06 20 08 	ld  [ %i0 + 8 ], %o5
4000cf7c:	82 10 63 60 	or  %g1, 0x360, %g1
4000cf80:	80 a3 60 00 	cmp  %o5, 0
4000cf84:	c2 26 00 00 	st  %g1, [ %i0 ]
4000cf88:	12 80 00 0d 	bne  4000cfbc <_ZN15Cyg_StdioStreamD1Ev+0x4c>
4000cf8c:	a0 06 20 30 	add  %i0, 0x30, %l0
4000cf90:	7f ff e6 87 	call  400069ac <_ZN9Cyg_MutexD1Ev>
4000cf94:	90 10 00 10 	mov  %l0, %o0
4000cf98:	d0 06 20 14 	ld  [ %i0 + 0x14 ], %o0
4000cf9c:	80 a2 20 00 	cmp  %o0, 0
4000cfa0:	02 80 00 1b 	be  4000d00c <_ZN15Cyg_StdioStreamD1Ev+0x9c>
4000cfa4:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
4000cfa8:	c2 06 20 10 	ld  [ %i0 + 0x10 ], %g1
4000cfac:	80 a0 60 00 	cmp  %g1, 0
4000cfb0:	22 80 00 17 	be,a   4000d00c <_ZN15Cyg_StdioStreamD1Ev+0x9c>
4000cfb4:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
4000cfb8:	30 80 00 0d 	b,a   4000cfec <_ZN15Cyg_StdioStreamD1Ev+0x7c>
4000cfbc:	7f ff e6 92 	call  40006a04 <_ZN9Cyg_Mutex4lockEv>
4000cfc0:	90 10 00 10 	mov  %l0, %o0
4000cfc4:	80 a2 20 00 	cmp  %o0, 0
4000cfc8:	02 bf ff f2 	be  4000cf90 <_ZN15Cyg_StdioStreamD1Ev+0x20>
4000cfcc:	01 00 00 00 	nop 
4000cfd0:	c2 06 20 08 	ld  [ %i0 + 8 ], %g1
4000cfd4:	80 a0 60 00 	cmp  %g1, 0
4000cfd8:	12 80 00 09 	bne  4000cffc <_ZN15Cyg_StdioStreamD1Ev+0x8c>
4000cfdc:	90 10 00 18 	mov  %i0, %o0
4000cfe0:	7f ff e7 1c 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
4000cfe4:	90 10 00 10 	mov  %l0, %o0
4000cfe8:	30 bf ff ea 	b,a   4000cf90 <_ZN15Cyg_StdioStreamD1Ev+0x20>
4000cfec:	7f ff f4 44 	call  4000a0fc <free>
4000cff0:	01 00 00 00 	nop 
4000cff4:	10 80 00 06 	b  4000d00c <_ZN15Cyg_StdioStreamD1Ev+0x9c>
4000cff8:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
4000cffc:	7f ff e8 61 	call  40007180 <_ZN15Cyg_StdioStream21flush_output_unlockedEv>
4000d000:	01 00 00 00 	nop 
4000d004:	10 bf ff f7 	b  4000cfe0 <_ZN15Cyg_StdioStreamD1Ev+0x70>
4000d008:	c0 26 20 08 	clr  [ %i0 + 8 ]
4000d00c:	82 10 61 10 	or  %g1, 0x110, %g1
4000d010:	c2 26 00 00 	st  %g1, [ %i0 ]
4000d014:	81 c7 e0 08 	ret 
4000d018:	81 e8 00 00 	restore 

4000d01c <_ZN15Cyg_StdioStreamD0Ev>:
4000d01c:	9d e3 bf 98 	save  %sp, -104, %sp
4000d020:	a0 10 00 18 	mov  %i0, %l0
4000d024:	03 10 00 33 	sethi  %hi(0x4000cc00), %g1
4000d028:	da 04 20 08 	ld  [ %l0 + 8 ], %o5
4000d02c:	82 10 63 60 	or  %g1, 0x360, %g1
4000d030:	80 a3 60 00 	cmp  %o5, 0
4000d034:	c2 24 00 00 	st  %g1, [ %l0 ]
4000d038:	12 80 00 10 	bne  4000d078 <_ZN15Cyg_StdioStreamD0Ev+0x5c>
4000d03c:	a2 04 20 30 	add  %l0, 0x30, %l1
4000d040:	7f ff e6 5b 	call  400069ac <_ZN9Cyg_MutexD1Ev>
4000d044:	90 10 00 11 	mov  %l1, %o0
4000d048:	d0 04 20 14 	ld  [ %l0 + 0x14 ], %o0
4000d04c:	80 a2 20 00 	cmp  %o0, 0
4000d050:	02 80 00 06 	be  4000d068 <_ZN15Cyg_StdioStreamD0Ev+0x4c>
4000d054:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
4000d058:	c2 04 20 10 	ld  [ %l0 + 0x10 ], %g1
4000d05c:	80 a0 60 00 	cmp  %g1, 0
4000d060:	12 80 00 12 	bne  4000d0a8 <_ZN15Cyg_StdioStreamD0Ev+0x8c>
4000d064:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
4000d068:	82 10 61 10 	or  %g1, 0x110, %g1	! 4000d110 <_ZTV16Cyg_OutputStream+0x8>
4000d06c:	c2 24 00 00 	st  %g1, [ %l0 ]
4000d070:	7f ff f2 72 	call  40009a38 <_ZdlPv>
4000d074:	81 e8 00 00 	restore 
4000d078:	7f ff e6 63 	call  40006a04 <_ZN9Cyg_Mutex4lockEv>
4000d07c:	90 10 00 11 	mov  %l1, %o0
4000d080:	80 a2 20 00 	cmp  %o0, 0
4000d084:	02 bf ff ef 	be  4000d040 <_ZN15Cyg_StdioStreamD0Ev+0x24>
4000d088:	01 00 00 00 	nop 
4000d08c:	c2 04 20 08 	ld  [ %l0 + 8 ], %g1
4000d090:	80 a0 60 00 	cmp  %g1, 0
4000d094:	12 80 00 0c 	bne  4000d0c4 <_ZN15Cyg_StdioStreamD0Ev+0xa8>
4000d098:	90 10 00 10 	mov  %l0, %o0
4000d09c:	7f ff e6 ed 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
4000d0a0:	90 10 00 11 	mov  %l1, %o0
4000d0a4:	30 bf ff e7 	b,a   4000d040 <_ZN15Cyg_StdioStreamD0Ev+0x24>
4000d0a8:	7f ff f4 15 	call  4000a0fc <free>
4000d0ac:	01 00 00 00 	nop 
4000d0b0:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
4000d0b4:	82 10 61 10 	or  %g1, 0x110, %g1	! 4000d110 <_ZTV16Cyg_OutputStream+0x8>
4000d0b8:	c2 24 00 00 	st  %g1, [ %l0 ]
4000d0bc:	7f ff f2 5f 	call  40009a38 <_ZdlPv>
4000d0c0:	81 e8 00 00 	restore 
4000d0c4:	7f ff e8 2f 	call  40007180 <_ZN15Cyg_StdioStream21flush_output_unlockedEv>
4000d0c8:	01 00 00 00 	nop 
4000d0cc:	10 bf ff f4 	b  4000d09c <_ZN15Cyg_StdioStreamD0Ev+0x80>
4000d0d0:	c0 24 20 08 	clr  [ %l0 + 8 ]

4000d0d4 <_ZN15Cyg_StdioStream9get_errorEv>:
4000d0d4:	9d e3 bf 98 	save  %sp, -104, %sp
4000d0d8:	a0 06 20 30 	add  %i0, 0x30, %l0
4000d0dc:	7f ff e6 4a 	call  40006a04 <_ZN9Cyg_Mutex4lockEv>
4000d0e0:	90 10 00 10 	mov  %l0, %o0
4000d0e4:	80 a2 20 00 	cmp  %o0, 0
4000d0e8:	90 10 00 10 	mov  %l0, %o0
4000d0ec:	02 80 00 04 	be  4000d0fc <_ZN15Cyg_StdioStream9get_errorEv+0x28>
4000d0f0:	a0 10 20 09 	mov  9, %l0
4000d0f4:	7f ff e6 d7 	call  40006c50 <_ZN9Cyg_Mutex6unlockEv>
4000d0f8:	e0 06 20 04 	ld  [ %i0 + 4 ], %l0
4000d0fc:	81 c7 e0 08 	ret 
4000d100:	91 e8 00 10 	restore  %g0, %l0, %o0
4000d104:	00 00 00 00 	unimp  0

4000d108 <_ZTV16Cyg_OutputStream>:
	...
4000d110:	40 00 d1 20 40 00 d1 30 40 00 76 2c 40 00 76 34     @.. @..0@.v,@.v4

4000d120 <_ZN16Cyg_OutputStreamD1Ev>:
4000d120:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
4000d124:	82 10 61 10 	or  %g1, 0x110, %g1	! 4000d110 <_ZTV16Cyg_OutputStream+0x8>
4000d128:	81 c3 e0 08 	retl 
4000d12c:	c2 22 00 00 	st  %g1, [ %o0 ]

4000d130 <_ZN16Cyg_OutputStreamD0Ev>:
4000d130:	03 10 00 34 	sethi  %hi(0x4000d000), %g1
4000d134:	82 10 61 10 	or  %g1, 0x110, %g1	! 4000d110 <_ZTV16Cyg_OutputStream+0x8>
4000d138:	c2 22 00 00 	st  %g1, [ %o0 ]
4000d13c:	82 13 c0 00 	mov  %o7, %g1
4000d140:	7f ff f2 3e 	call  40009a38 <_ZdlPv>
4000d144:	9e 10 40 00 	mov  %g1, %o7
4000d148:	01 00 00 00 	nop 

4000d14c <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationE4freeEPhi>:
4000d14c:	9d e3 bf 90 	save  %sp, -112, %sp
4000d150:	92 10 00 19 	mov  %i1, %o1
4000d154:	94 10 00 1a 	mov  %i2, %o2
4000d158:	29 10 00 37 	sethi  %hi(0x4000dc00), %l4
4000d15c:	c2 05 20 88 	ld  [ %l4 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
4000d160:	82 00 60 01 	inc  %g1
4000d164:	c2 25 20 88 	st  %g1, [ %l4 + 0x88 ]
4000d168:	7f ff f6 d9 	call  4000accc <_ZN35Cyg_Mempool_dlmalloc_Implementation4freeEPhi>
4000d16c:	90 10 00 18 	mov  %i0, %o0
4000d170:	c2 06 24 10 	ld  [ %i0 + 0x410 ], %g1
4000d174:	80 a0 60 00 	cmp  %g1, 0
4000d178:	02 80 00 41 	be  4000d27c <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationE4freeEPhi+0x130>
4000d17c:	aa 10 00 08 	mov  %o0, %l5
4000d180:	c0 27 bf f0 	clr  [ %fp + -16 ]
4000d184:	a2 06 24 10 	add  %i0, 0x410, %l1
4000d188:	a6 07 bf f0 	add  %fp, -16, %l3
4000d18c:	10 80 00 09 	b  4000d1b0 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationE4freeEPhi+0x64>
4000d190:	a4 10 20 07 	mov  7, %l2
4000d194:	c0 26 a0 80 	clr  [ %i2 + 0x80 ]
4000d198:	7f ff e1 74 	call  40005768 <_ZN10Cyg_Thread4wakeEv>
4000d19c:	e4 26 a0 84 	st  %l2, [ %i2 + 0x84 ]
4000d1a0:	c2 06 24 10 	ld  [ %i0 + 0x410 ], %g1
4000d1a4:	80 a0 60 00 	cmp  %g1, 0
4000d1a8:	02 80 00 14 	be  4000d1f8 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationE4freeEPhi+0xac>
4000d1ac:	f2 24 20 04 	st  %i1, [ %l0 + 4 ]
4000d1b0:	7f ff e4 d4 	call  40006500 <_ZN30Cyg_ThreadQueue_Implementation7dequeueEv>
4000d1b4:	90 10 00 11 	mov  %l1, %o0
4000d1b8:	b4 10 00 08 	mov  %o0, %i2
4000d1bc:	e0 02 20 48 	ld  [ %o0 + 0x48 ], %l0
4000d1c0:	d2 04 00 00 	ld  [ %l0 ], %o1
4000d1c4:	7f ff f5 a0 	call  4000a844 <_ZN35Cyg_Mempool_dlmalloc_Implementation9try_allocEi>
4000d1c8:	90 10 00 18 	mov  %i0, %o0
4000d1cc:	b2 10 00 08 	mov  %o0, %i1
4000d1d0:	90 10 00 1a 	mov  %i2, %o0
4000d1d4:	80 a6 60 00 	cmp  %i1, 0
4000d1d8:	12 bf ff ef 	bne  4000d194 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationE4freeEPhi+0x48>
4000d1dc:	92 10 00 1a 	mov  %i2, %o1
4000d1e0:	7f ff e3 bd 	call  400060d4 <_ZN30Cyg_ThreadQueue_Implementation7enqueueEP10Cyg_Thread>
4000d1e4:	90 10 00 13 	mov  %l3, %o0
4000d1e8:	c2 06 24 10 	ld  [ %i0 + 0x410 ], %g1
4000d1ec:	80 a0 60 00 	cmp  %g1, 0
4000d1f0:	12 bf ff f0 	bne  4000d1b0 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationE4freeEPhi+0x64>
4000d1f4:	01 00 00 00 	nop 
4000d1f8:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
4000d1fc:	80 a0 60 00 	cmp  %g1, 0
4000d200:	02 80 00 0b 	be  4000d22c <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationE4freeEPhi+0xe0>
4000d204:	01 00 00 00 	nop 
4000d208:	7f ff e4 be 	call  40006500 <_ZN30Cyg_ThreadQueue_Implementation7dequeueEv>
4000d20c:	90 10 00 13 	mov  %l3, %o0
4000d210:	92 10 00 08 	mov  %o0, %o1
4000d214:	7f ff e3 b0 	call  400060d4 <_ZN30Cyg_ThreadQueue_Implementation7enqueueEP10Cyg_Thread>
4000d218:	90 10 00 11 	mov  %l1, %o0
4000d21c:	c2 07 bf f0 	ld  [ %fp + -16 ], %g1
4000d220:	80 a0 60 00 	cmp  %g1, 0
4000d224:	12 bf ff f9 	bne  4000d208 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationE4freeEPhi+0xbc>
4000d228:	01 00 00 00 	nop 
4000d22c:	02 80 00 14 	be  4000d27c <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationE4freeEPhi+0x130>
4000d230:	01 00 00 00 	nop 
4000d234:	d8 04 c0 00 	ld  [ %l3 ], %o4
4000d238:	80 a3 20 00 	cmp  %o4, 0
4000d23c:	02 80 00 10 	be  4000d27c <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationE4freeEPhi+0x130>
4000d240:	01 00 00 00 	nop 
4000d244:	d6 03 00 00 	ld  [ %o4 ], %o3
4000d248:	80 a2 c0 0c 	cmp  %o3, %o4
4000d24c:	22 80 00 0c 	be,a   4000d27c <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationE4freeEPhi+0x130>
4000d250:	c0 24 c0 00 	clr  [ %l3 ]
4000d254:	c2 03 20 04 	ld  [ %o4 + 4 ], %g1
4000d258:	c2 22 e0 04 	st  %g1, [ %o3 + 4 ]
4000d25c:	da 03 20 04 	ld  [ %o4 + 4 ], %o5
4000d260:	d6 23 40 00 	st  %o3, [ %o5 ]
4000d264:	d8 23 00 00 	st  %o4, [ %o4 ]
4000d268:	d8 23 20 04 	st  %o4, [ %o4 + 4 ]
4000d26c:	98 10 00 0b 	mov  %o3, %o4
4000d270:	80 a3 20 00 	cmp  %o4, 0
4000d274:	12 bf ff f4 	bne  4000d244 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationE4freeEPhi+0xf8>
4000d278:	d6 24 c0 00 	st  %o3, [ %l3 ]
4000d27c:	c2 05 20 88 	ld  [ %l4 + 0x88 ], %g1
4000d280:	9a 80 7f ff 	addcc  %g1, -1, %o5
4000d284:	02 80 00 04 	be  4000d294 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationE4freeEPhi+0x148>
4000d288:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
4000d28c:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
4000d290:	30 80 00 03 	b,a   4000d29c <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationE4freeEPhi+0x150>
4000d294:	7f ff e4 b2 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
4000d298:	90 10 20 00 	clr  %o0
4000d29c:	81 c7 e0 08 	ret 
4000d2a0:	91 e8 00 15 	restore  %g0, %l5, %o0

4000d2a4 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationEC1EPhij>:
4000d2a4:	9d e3 bf 98 	save  %sp, -104, %sp
4000d2a8:	92 10 00 19 	mov  %i1, %o1
4000d2ac:	94 10 00 1a 	mov  %i2, %o2
4000d2b0:	96 10 00 1b 	mov  %i3, %o3
4000d2b4:	7f ff f5 48 	call  4000a7d4 <_ZN35Cyg_Mempool_dlmalloc_ImplementationC1EPhij>
4000d2b8:	90 10 00 18 	mov  %i0, %o0
4000d2bc:	c0 26 24 10 	clr  [ %i0 + 0x410 ]
4000d2c0:	81 c7 e0 08 	ret 
4000d2c4:	81 e8 00 00 	restore 

4000d2c8 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationED1Ev>:
4000d2c8:	9d e3 bf 98 	save  %sp, -104, %sp
4000d2cc:	25 10 00 37 	sethi  %hi(0x4000dc00), %l2
4000d2d0:	c2 04 a0 88 	ld  [ %l2 + 0x88 ], %g1	! 4000dc88 <cyg_scheduler_sched_lock>
4000d2d4:	82 00 60 01 	inc  %g1
4000d2d8:	c2 24 a0 88 	st  %g1, [ %l2 + 0x88 ]
4000d2dc:	c2 06 24 10 	ld  [ %i0 + 0x410 ], %g1
4000d2e0:	80 a0 60 00 	cmp  %g1, 0
4000d2e4:	02 80 00 0c 	be  4000d314 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationED1Ev+0x4c>
4000d2e8:	a0 06 24 10 	add  %i0, 0x410, %l0
4000d2ec:	a2 10 20 05 	mov  5, %l1
4000d2f0:	7f ff e4 84 	call  40006500 <_ZN30Cyg_ThreadQueue_Implementation7dequeueEv>
4000d2f4:	90 10 00 10 	mov  %l0, %o0
4000d2f8:	e2 22 20 84 	st  %l1, [ %o0 + 0x84 ]
4000d2fc:	7f ff e1 1b 	call  40005768 <_ZN10Cyg_Thread4wakeEv>
4000d300:	c0 22 20 80 	clr  [ %o0 + 0x80 ]
4000d304:	c2 06 24 10 	ld  [ %i0 + 0x410 ], %g1
4000d308:	80 a0 60 00 	cmp  %g1, 0
4000d30c:	12 bf ff f9 	bne  4000d2f0 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationED1Ev+0x28>
4000d310:	01 00 00 00 	nop 
4000d314:	c2 04 a0 88 	ld  [ %l2 + 0x88 ], %g1
4000d318:	9a 80 7f ff 	addcc  %g1, -1, %o5
4000d31c:	02 80 00 19 	be  4000d380 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationED1Ev+0xb8>
4000d320:	03 10 00 37 	sethi  %hi(0x4000dc00), %g1
4000d324:	da 20 60 88 	st  %o5, [ %g1 + 0x88 ]	! 4000dc88 <cyg_scheduler_sched_lock>
4000d328:	c2 06 24 10 	ld  [ %i0 + 0x410 ], %g1
4000d32c:	80 a0 60 00 	cmp  %g1, 0
4000d330:	02 80 00 18 	be  4000d390 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationED1Ev+0xc8>
4000d334:	01 00 00 00 	nop 
4000d338:	d8 04 00 00 	ld  [ %l0 ], %o4
4000d33c:	80 a3 20 00 	cmp  %o4, 0
4000d340:	02 80 00 14 	be  4000d390 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationED1Ev+0xc8>
4000d344:	01 00 00 00 	nop 
4000d348:	d6 03 00 00 	ld  [ %o4 ], %o3
4000d34c:	80 a2 c0 0c 	cmp  %o3, %o4
4000d350:	02 80 00 0f 	be  4000d38c <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationED1Ev+0xc4>
4000d354:	80 a2 e0 00 	cmp  %o3, 0
4000d358:	c2 03 20 04 	ld  [ %o4 + 4 ], %g1
4000d35c:	c2 22 e0 04 	st  %g1, [ %o3 + 4 ]
4000d360:	da 03 20 04 	ld  [ %o4 + 4 ], %o5
4000d364:	d6 23 40 00 	st  %o3, [ %o5 ]
4000d368:	d8 23 00 00 	st  %o4, [ %o4 ]
4000d36c:	d8 23 20 04 	st  %o4, [ %o4 + 4 ]
4000d370:	98 10 00 0b 	mov  %o3, %o4
4000d374:	12 bf ff f5 	bne  4000d348 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationED1Ev+0x80>
4000d378:	d6 24 00 00 	st  %o3, [ %l0 ]
4000d37c:	30 80 00 05 	b,a   4000d390 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationED1Ev+0xc8>
4000d380:	7f ff e4 77 	call  4000655c <_ZN13Cyg_Scheduler12unlock_innerEj>
4000d384:	90 10 20 00 	clr  %o0
4000d388:	30 bf ff e8 	b,a   4000d328 <_ZN12Cyg_Mempolt2I35Cyg_Mempool_dlmalloc_ImplementationED1Ev+0x60>
4000d38c:	c0 24 00 00 	clr  [ %l0 ]
4000d390:	81 c7 e0 08 	ret 
4000d394:	81 e8 00 00 	restore 
