# Makefile

# defaults
SIM ?= icarus
TOPLEVEL_LANG ?= verilog
SRC_DIR = $(PWD)/../../src
PROJECT_SOURCES = tt_um_mayrmichael_wave_generator.v

WAVES = 1
SIM_BUILD				= sim_build/rtl
VERILOG_SOURCES += $(addprefix $(SRC_DIR)/,$(PROJECT_SOURCES))
COMPILE_ARGS 		+= -I$(SRC_DIR)


# Include the testbench sources:
VERILOG_SOURCES += $(PWD)/../tb.v 
TOPLEVEL = tb


# MODULE is the basename of the Python test file
MODULE = cosim_tb

# include cocotb's make rules to take care of the simulator setup
include $(shell cocotb-config --makefiles)/Makefile.sim