VID_PLL_EN	,	V_16
CTS_ENCI_SEL_MASK	,	V_24
freq	,	V_36
VCLK2_DIV1_EN	,	V_30
MESON_VCLK_CVBS	,	V_38
"amlogic,meson-gxm-vpu"	,	L_2
VCLK2_EN	,	V_14
VCLK2_SEL_SHIFT	,	V_22
meson_venci_cvbs_clock_config	,	F_1
VCLK2_DIV_MASK	,	V_20
HHI_VIID_CLK_CNTL	,	V_13
VCLK2_SEL_MASK	,	V_21
meson_drm	,	V_1
HHI_VID_CLK_DIV	,	V_23
HHI_VID_CLK_CNTL2	,	V_32
VCLK2_DIV_EN	,	V_28
HHI_VIID_CLK_DIV	,	V_19
HHI_VID_PLL_CLK_DIV	,	V_15
regmap_write	,	F_3
priv	,	V_2
HHI_HDMI_PLL_CNTL	,	V_5
CTS_ENCI_SEL_SHIFT	,	V_25
VID_PLL_PRESET	,	V_17
"amlogic,meson-gxbb-vpu"	,	L_1
val	,	V_3
VID_PLL_BYPASS	,	V_18
HHI_HDMI_PLL_CNTL2	,	V_6
CTS_VDAC_SEL_MASK	,	V_26
hhi	,	V_4
regmap_update_bits	,	F_4
target	,	V_35
regmap_read_poll_timeout	,	F_5
HDMI_PLL_LOCK	,	V_12
HDMI_PLL_RESET	,	V_11
VCLK2_DIV_RESET	,	V_29
CTS_ENCI_EN	,	V_33
CTS_VDAC_EN	,	V_34
meson_vclk_setup	,	F_6
VCLK2_SOFT_RESET	,	V_31
CTS_VDAC_SEL_SHIFT	,	V_27
MESON_VCLK_TARGET_CVBS	,	V_37
HHI_HDMI_PLL_CNTL5	,	V_9
HHI_HDMI_PLL_CNTL6	,	V_10
"amlogic,meson-gxl-vpu"	,	L_3
meson_vpu_is_compatible	,	F_2
HHI_HDMI_PLL_CNTL3	,	V_7
HHI_HDMI_PLL_CNTL4	,	V_8
