library ieee;
use ieee.std_logic_1164.all;
use ieee.std_logic_unsigned.all;
entity and_logic is
port (a,b : in std_logic;
 c : out std_logic);
end and_logic;
architecture struct_and of and_logic is
begin
c <= a and b;
end struct_and;
