Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue May  7 08:08:41 2024
| Host         : DESKTOP-TMPSA9I running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file musicTOP_timing_summary_routed.rpt -pb musicTOP_timing_summary_routed.pb -rpx musicTOP_timing_summary_routed.rpx -warn_on_violation
| Design       : musicTOP
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.619     -102.465                     42                  186        0.172        0.000                      0                  186        4.500        0.000                       0                    76  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.619     -102.465                     42                  186        0.172        0.000                      0                  186        4.500        0.000                       0                    76  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           42  Failing Endpoints,  Worst Slack       -2.619ns,  Total Violation     -102.465ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.619ns  (required time - arrival time)
  Source:                 u1/number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/time1_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.015ns  (logic 6.338ns (52.750%)  route 5.677ns (47.250%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.233    u1/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  u1/number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  u1/number_reg[4]/Q
                         net (fo=119, routed)         0.907     6.596    u1/sel0[4]
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     6.720 f  u1/time12_i_29/O
                         net (fo=1, routed)           0.407     7.127    u1/time12_i_29_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.251 f  u1/time12_i_13/O
                         net (fo=4, routed)           0.991     8.242    u1/time12_i_13_n_0
    SLICE_X11Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.366 r  u1/time12_i_2/O
                         net (fo=6, routed)           0.541     8.907    u1/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.656    12.563 r  u1/time12/P[24]
                         net (fo=2, routed)           0.742    13.306    u1/time12_n_81
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    13.430 r  u1/i__carry_i_4/O
                         net (fo=1, routed)           0.000    13.430    u1/i__carry_i_4_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.962 r  u1/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.962    u1/time12_inferred__0/i__carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.201 r  u1/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.830    15.030    u1/time120_out[6]
    SLICE_X12Y104        LUT4 (Prop_lut4_I0_O)        0.302    15.332 r  u1/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.332    u1/time10_carry__2_i_7_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.865 r  u1/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.603    16.468    u1/time10_carry__2_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.592 r  u1/time1[0]_i_1/O
                         net (fo=32, routed)          0.657    17.248    u1/time1[0]_i_1_n_0
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.930    u1/clk_IBUF_BUFG
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[0]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X14Y104        FDRE (Setup_fdre_C_R)       -0.524    14.630    u1/time1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                 -2.619    

Slack (VIOLATED) :        -2.619ns  (required time - arrival time)
  Source:                 u1/number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/time1_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.015ns  (logic 6.338ns (52.750%)  route 5.677ns (47.250%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.233    u1/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  u1/number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  u1/number_reg[4]/Q
                         net (fo=119, routed)         0.907     6.596    u1/sel0[4]
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     6.720 f  u1/time12_i_29/O
                         net (fo=1, routed)           0.407     7.127    u1/time12_i_29_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.251 f  u1/time12_i_13/O
                         net (fo=4, routed)           0.991     8.242    u1/time12_i_13_n_0
    SLICE_X11Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.366 r  u1/time12_i_2/O
                         net (fo=6, routed)           0.541     8.907    u1/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.656    12.563 r  u1/time12/P[24]
                         net (fo=2, routed)           0.742    13.306    u1/time12_n_81
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    13.430 r  u1/i__carry_i_4/O
                         net (fo=1, routed)           0.000    13.430    u1/i__carry_i_4_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.962 r  u1/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.962    u1/time12_inferred__0/i__carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.201 r  u1/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.830    15.030    u1/time120_out[6]
    SLICE_X12Y104        LUT4 (Prop_lut4_I0_O)        0.302    15.332 r  u1/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.332    u1/time10_carry__2_i_7_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.865 r  u1/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.603    16.468    u1/time10_carry__2_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.592 r  u1/time1[0]_i_1/O
                         net (fo=32, routed)          0.657    17.248    u1/time1[0]_i_1_n_0
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.930    u1/clk_IBUF_BUFG
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[16]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X14Y104        FDRE (Setup_fdre_C_R)       -0.524    14.630    u1/time1_reg[16]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                 -2.619    

Slack (VIOLATED) :        -2.619ns  (required time - arrival time)
  Source:                 u1/number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/time1_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.015ns  (logic 6.338ns (52.750%)  route 5.677ns (47.250%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.233    u1/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  u1/number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  u1/number_reg[4]/Q
                         net (fo=119, routed)         0.907     6.596    u1/sel0[4]
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     6.720 f  u1/time12_i_29/O
                         net (fo=1, routed)           0.407     7.127    u1/time12_i_29_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.251 f  u1/time12_i_13/O
                         net (fo=4, routed)           0.991     8.242    u1/time12_i_13_n_0
    SLICE_X11Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.366 r  u1/time12_i_2/O
                         net (fo=6, routed)           0.541     8.907    u1/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.656    12.563 r  u1/time12/P[24]
                         net (fo=2, routed)           0.742    13.306    u1/time12_n_81
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    13.430 r  u1/i__carry_i_4/O
                         net (fo=1, routed)           0.000    13.430    u1/i__carry_i_4_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.962 r  u1/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.962    u1/time12_inferred__0/i__carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.201 r  u1/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.830    15.030    u1/time120_out[6]
    SLICE_X12Y104        LUT4 (Prop_lut4_I0_O)        0.302    15.332 r  u1/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.332    u1/time10_carry__2_i_7_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.865 r  u1/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.603    16.468    u1/time10_carry__2_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.592 r  u1/time1[0]_i_1/O
                         net (fo=32, routed)          0.657    17.248    u1/time1[0]_i_1_n_0
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.930    u1/clk_IBUF_BUFG
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[17]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X14Y104        FDRE (Setup_fdre_C_R)       -0.524    14.630    u1/time1_reg[17]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                 -2.619    

Slack (VIOLATED) :        -2.619ns  (required time - arrival time)
  Source:                 u1/number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/time1_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.015ns  (logic 6.338ns (52.750%)  route 5.677ns (47.250%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.233    u1/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  u1/number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  u1/number_reg[4]/Q
                         net (fo=119, routed)         0.907     6.596    u1/sel0[4]
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     6.720 f  u1/time12_i_29/O
                         net (fo=1, routed)           0.407     7.127    u1/time12_i_29_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.251 f  u1/time12_i_13/O
                         net (fo=4, routed)           0.991     8.242    u1/time12_i_13_n_0
    SLICE_X11Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.366 r  u1/time12_i_2/O
                         net (fo=6, routed)           0.541     8.907    u1/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.656    12.563 r  u1/time12/P[24]
                         net (fo=2, routed)           0.742    13.306    u1/time12_n_81
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    13.430 r  u1/i__carry_i_4/O
                         net (fo=1, routed)           0.000    13.430    u1/i__carry_i_4_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.962 r  u1/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.962    u1/time12_inferred__0/i__carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.201 r  u1/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.830    15.030    u1/time120_out[6]
    SLICE_X12Y104        LUT4 (Prop_lut4_I0_O)        0.302    15.332 r  u1/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.332    u1/time10_carry__2_i_7_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.865 r  u1/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.603    16.468    u1/time10_carry__2_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.592 r  u1/time1[0]_i_1/O
                         net (fo=32, routed)          0.657    17.248    u1/time1[0]_i_1_n_0
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.930    u1/clk_IBUF_BUFG
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[18]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X14Y104        FDRE (Setup_fdre_C_R)       -0.524    14.630    u1/time1_reg[18]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                 -2.619    

Slack (VIOLATED) :        -2.619ns  (required time - arrival time)
  Source:                 u1/number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/time1_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.015ns  (logic 6.338ns (52.750%)  route 5.677ns (47.250%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.233    u1/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  u1/number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  u1/number_reg[4]/Q
                         net (fo=119, routed)         0.907     6.596    u1/sel0[4]
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     6.720 f  u1/time12_i_29/O
                         net (fo=1, routed)           0.407     7.127    u1/time12_i_29_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.251 f  u1/time12_i_13/O
                         net (fo=4, routed)           0.991     8.242    u1/time12_i_13_n_0
    SLICE_X11Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.366 r  u1/time12_i_2/O
                         net (fo=6, routed)           0.541     8.907    u1/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.656    12.563 r  u1/time12/P[24]
                         net (fo=2, routed)           0.742    13.306    u1/time12_n_81
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    13.430 r  u1/i__carry_i_4/O
                         net (fo=1, routed)           0.000    13.430    u1/i__carry_i_4_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.962 r  u1/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.962    u1/time12_inferred__0/i__carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.201 r  u1/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.830    15.030    u1/time120_out[6]
    SLICE_X12Y104        LUT4 (Prop_lut4_I0_O)        0.302    15.332 r  u1/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.332    u1/time10_carry__2_i_7_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.865 r  u1/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.603    16.468    u1/time10_carry__2_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.592 r  u1/time1[0]_i_1/O
                         net (fo=32, routed)          0.657    17.248    u1/time1[0]_i_1_n_0
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.930    u1/clk_IBUF_BUFG
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[19]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X14Y104        FDRE (Setup_fdre_C_R)       -0.524    14.630    u1/time1_reg[19]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                 -2.619    

Slack (VIOLATED) :        -2.619ns  (required time - arrival time)
  Source:                 u1/number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/time1_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.015ns  (logic 6.338ns (52.750%)  route 5.677ns (47.250%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.233    u1/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  u1/number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  u1/number_reg[4]/Q
                         net (fo=119, routed)         0.907     6.596    u1/sel0[4]
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     6.720 f  u1/time12_i_29/O
                         net (fo=1, routed)           0.407     7.127    u1/time12_i_29_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.251 f  u1/time12_i_13/O
                         net (fo=4, routed)           0.991     8.242    u1/time12_i_13_n_0
    SLICE_X11Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.366 r  u1/time12_i_2/O
                         net (fo=6, routed)           0.541     8.907    u1/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.656    12.563 r  u1/time12/P[24]
                         net (fo=2, routed)           0.742    13.306    u1/time12_n_81
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    13.430 r  u1/i__carry_i_4/O
                         net (fo=1, routed)           0.000    13.430    u1/i__carry_i_4_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.962 r  u1/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.962    u1/time12_inferred__0/i__carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.201 r  u1/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.830    15.030    u1/time120_out[6]
    SLICE_X12Y104        LUT4 (Prop_lut4_I0_O)        0.302    15.332 r  u1/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.332    u1/time10_carry__2_i_7_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.865 r  u1/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.603    16.468    u1/time10_carry__2_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.592 r  u1/time1[0]_i_1/O
                         net (fo=32, routed)          0.657    17.248    u1/time1[0]_i_1_n_0
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.930    u1/clk_IBUF_BUFG
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[1]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X14Y104        FDRE (Setup_fdre_C_R)       -0.524    14.630    u1/time1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                 -2.619    

Slack (VIOLATED) :        -2.619ns  (required time - arrival time)
  Source:                 u1/number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/time1_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.015ns  (logic 6.338ns (52.750%)  route 5.677ns (47.250%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.233    u1/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  u1/number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  u1/number_reg[4]/Q
                         net (fo=119, routed)         0.907     6.596    u1/sel0[4]
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     6.720 f  u1/time12_i_29/O
                         net (fo=1, routed)           0.407     7.127    u1/time12_i_29_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.251 f  u1/time12_i_13/O
                         net (fo=4, routed)           0.991     8.242    u1/time12_i_13_n_0
    SLICE_X11Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.366 r  u1/time12_i_2/O
                         net (fo=6, routed)           0.541     8.907    u1/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.656    12.563 r  u1/time12/P[24]
                         net (fo=2, routed)           0.742    13.306    u1/time12_n_81
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    13.430 r  u1/i__carry_i_4/O
                         net (fo=1, routed)           0.000    13.430    u1/i__carry_i_4_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.962 r  u1/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.962    u1/time12_inferred__0/i__carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.201 r  u1/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.830    15.030    u1/time120_out[6]
    SLICE_X12Y104        LUT4 (Prop_lut4_I0_O)        0.302    15.332 r  u1/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.332    u1/time10_carry__2_i_7_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.865 r  u1/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.603    16.468    u1/time10_carry__2_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.592 r  u1/time1[0]_i_1/O
                         net (fo=32, routed)          0.657    17.248    u1/time1[0]_i_1_n_0
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.930    u1/clk_IBUF_BUFG
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[2]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X14Y104        FDRE (Setup_fdre_C_R)       -0.524    14.630    u1/time1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                 -2.619    

Slack (VIOLATED) :        -2.619ns  (required time - arrival time)
  Source:                 u1/number_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/time1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.015ns  (logic 6.338ns (52.750%)  route 5.677ns (47.250%))
  Logic Levels:           10  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.930ns = ( 14.930 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.233    u1/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  u1/number_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y100         FDRE (Prop_fdre_C_Q)         0.456     5.689 f  u1/number_reg[4]/Q
                         net (fo=119, routed)         0.907     6.596    u1/sel0[4]
    SLICE_X9Y101         LUT5 (Prop_lut5_I0_O)        0.124     6.720 f  u1/time12_i_29/O
                         net (fo=1, routed)           0.407     7.127    u1/time12_i_29_n_0
    SLICE_X11Y100        LUT6 (Prop_lut6_I0_O)        0.124     7.251 f  u1/time12_i_13/O
                         net (fo=4, routed)           0.991     8.242    u1/time12_i_13_n_0
    SLICE_X11Y98         LUT6 (Prop_lut6_I4_O)        0.124     8.366 r  u1/time12_i_2/O
                         net (fo=6, routed)           0.541     8.907    u1/time12_i_2_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[2]_P[24])
                                                      3.656    12.563 r  u1/time12/P[24]
                         net (fo=2, routed)           0.742    13.306    u1/time12_n_81
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    13.430 r  u1/i__carry_i_4/O
                         net (fo=1, routed)           0.000    13.430    u1/i__carry_i_4_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.962 r  u1/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.962    u1/time12_inferred__0/i__carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.201 r  u1/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.830    15.030    u1/time120_out[6]
    SLICE_X12Y104        LUT4 (Prop_lut4_I0_O)        0.302    15.332 r  u1/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.332    u1/time10_carry__2_i_7_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.865 r  u1/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.603    16.468    u1/time10_carry__2_n_0
    SLICE_X15Y104        LUT4 (Prop_lut4_I3_O)        0.124    16.592 r  u1/time1[0]_i_1/O
                         net (fo=32, routed)          0.657    17.248    u1/time1[0]_i_1_n_0
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.508    14.930    u1/clk_IBUF_BUFG
    SLICE_X14Y104        FDRE                                         r  u1/time1_reg[3]/C
                         clock pessimism              0.259    15.189    
                         clock uncertainty           -0.035    15.154    
    SLICE_X14Y104        FDRE (Setup_fdre_C_R)       -0.524    14.630    u1/time1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.630    
                         arrival time                         -17.248    
  -------------------------------------------------------------------
                         slack                                 -2.619    

Slack (VIOLATED) :        -2.550ns  (required time - arrival time)
  Source:                 u1/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/number_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.285ns  (logic 6.462ns (52.602%)  route 5.823ns (47.398%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.233    u1/clk_IBUF_BUFG
    SLICE_X9Y101         FDRE                                         r  u1/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  u1/number_reg[5]/Q
                         net (fo=115, routed)         1.079     6.768    u1/sel0[5]
    SLICE_X10Y99         LUT6 (Prop_lut6_I3_O)        0.124     6.892 f  u1/time12_i_35/O
                         net (fo=1, routed)           0.460     7.353    u1/time12_i_35_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.477 f  u1/time12_i_24/O
                         net (fo=1, routed)           0.282     7.759    u1/time12_i_24_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  u1/time12_i_6/O
                         net (fo=5, routed)           0.505     8.388    u1/time12_i_6_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I2_O)        0.124     8.512 r  u1/time12_i_3/O
                         net (fo=6, routed)           0.391     8.903    u1/time12_i_3_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.559 r  u1/time12/P[24]
                         net (fo=2, routed)           0.742    13.301    u1/time12_n_81
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    13.425 r  u1/i__carry_i_4/O
                         net (fo=1, routed)           0.000    13.425    u1/i__carry_i_4_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.957 r  u1/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.957    u1/time12_inferred__0/i__carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.196 r  u1/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.830    15.026    u1/time120_out[6]
    SLICE_X12Y104        LUT4 (Prop_lut4_I0_O)        0.302    15.328 r  u1/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.328    u1/time10_carry__2_i_7_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.861 r  u1/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.781    16.642    u1/time10_carry__2_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124    16.766 r  u1/number[9]_i_2/O
                         net (fo=10, routed)          0.752    17.518    u1/number[9]_i_2_n_0
    SLICE_X9Y100         FDRE                                         r  u1/number_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509    14.931    u1/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  u1/number_reg[0]/C
                         clock pessimism              0.277    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X9Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.968    u1/number_reg[0]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -17.518    
  -------------------------------------------------------------------
                         slack                                 -2.550    

Slack (VIOLATED) :        -2.550ns  (required time - arrival time)
  Source:                 u1/number_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/number_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.285ns  (logic 6.462ns (52.602%)  route 5.823ns (47.398%))
  Logic Levels:           11  (CARRY4=3 DSP48E1=1 LUT2=1 LUT4=1 LUT6=5)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.931ns = ( 14.931 - 10.000 ) 
    Source Clock Delay      (SCD):    5.233ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.631     5.233    u1/clk_IBUF_BUFG
    SLICE_X9Y101         FDRE                                         r  u1/number_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y101         FDRE (Prop_fdre_C_Q)         0.456     5.689 r  u1/number_reg[5]/Q
                         net (fo=115, routed)         1.079     6.768    u1/sel0[5]
    SLICE_X10Y99         LUT6 (Prop_lut6_I3_O)        0.124     6.892 f  u1/time12_i_35/O
                         net (fo=1, routed)           0.460     7.353    u1/time12_i_35_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I0_O)        0.124     7.477 f  u1/time12_i_24/O
                         net (fo=1, routed)           0.282     7.759    u1/time12_i_24_n_0
    SLICE_X8Y98          LUT6 (Prop_lut6_I4_O)        0.124     7.883 r  u1/time12_i_6/O
                         net (fo=5, routed)           0.505     8.388    u1/time12_i_6_n_0
    SLICE_X10Y100        LUT6 (Prop_lut6_I2_O)        0.124     8.512 r  u1/time12_i_3/O
                         net (fo=6, routed)           0.391     8.903    u1/time12_i_3_n_0
    DSP48_X0Y40          DSP48E1 (Prop_dsp48e1_B[1]_P[24])
                                                      3.656    12.559 r  u1/time12/P[24]
                         net (fo=2, routed)           0.742    13.301    u1/time12_n_81
    SLICE_X11Y101        LUT2 (Prop_lut2_I0_O)        0.124    13.425 r  u1/i__carry_i_4/O
                         net (fo=1, routed)           0.000    13.425    u1/i__carry_i_4_n_0
    SLICE_X11Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532    13.957 r  u1/time12_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000    13.957    u1/time12_inferred__0/i__carry_n_0
    SLICE_X11Y102        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    14.196 r  u1/time12_inferred__0/i__carry__0/O[2]
                         net (fo=2, routed)           0.830    15.026    u1/time120_out[6]
    SLICE_X12Y104        LUT4 (Prop_lut4_I0_O)        0.302    15.328 r  u1/time10_carry__2_i_7/O
                         net (fo=1, routed)           0.000    15.328    u1/time10_carry__2_i_7_n_0
    SLICE_X12Y104        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    15.861 r  u1/time10_carry__2/CO[3]
                         net (fo=2, routed)           0.781    16.642    u1/time10_carry__2_n_0
    SLICE_X10Y103        LUT6 (Prop_lut6_I0_O)        0.124    16.766 r  u1/number[9]_i_2/O
                         net (fo=10, routed)          0.752    17.518    u1/number[9]_i_2_n_0
    SLICE_X9Y100         FDRE                                         r  u1/number_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          1.509    14.931    u1/clk_IBUF_BUFG
    SLICE_X9Y100         FDRE                                         r  u1/number_reg[3]/C
                         clock pessimism              0.277    15.208    
                         clock uncertainty           -0.035    15.173    
    SLICE_X9Y100         FDRE (Setup_fdre_C_CE)      -0.205    14.968    u1/number_reg[3]
  -------------------------------------------------------------------
                         required time                         14.968    
                         arrival time                         -17.518    
  -------------------------------------------------------------------
                         slack                                 -2.550    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 isPaused_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/counter_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.493%)  route 0.256ns (64.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  isPaused_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  isPaused_reg_inv/Q
                         net (fo=57, routed)          0.256     1.922    u1/isPaused
    SLICE_X4Y101         FDRE                                         r  u1/counter_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.034    u1/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  u1/counter_reg[0]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_CE)       -0.039     1.749    u1/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 isPaused_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/counter_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.493%)  route 0.256ns (64.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  isPaused_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  isPaused_reg_inv/Q
                         net (fo=57, routed)          0.256     1.922    u1/isPaused
    SLICE_X4Y101         FDRE                                         r  u1/counter_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.034    u1/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  u1/counter_reg[1]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_CE)       -0.039     1.749    u1/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 isPaused_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/counter_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.493%)  route 0.256ns (64.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  isPaused_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  isPaused_reg_inv/Q
                         net (fo=57, routed)          0.256     1.922    u1/isPaused
    SLICE_X4Y101         FDRE                                         r  u1/counter_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.034    u1/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  u1/counter_reg[2]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_CE)       -0.039     1.749    u1/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 isPaused_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/counter_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.493%)  route 0.256ns (64.507%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  isPaused_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  isPaused_reg_inv/Q
                         net (fo=57, routed)          0.256     1.922    u1/isPaused
    SLICE_X4Y101         FDRE                                         r  u1/counter_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.034    u1/clk_IBUF_BUFG
    SLICE_X4Y101         FDRE                                         r  u1/counter_reg[3]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y101         FDRE (Hold_fdre_C_CE)       -0.039     1.749    u1/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 btnc_prev_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            isPaused_reg_inv/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  btnc_prev_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.128     1.652 r  btnc_prev_reg/Q
                         net (fo=1, routed)           0.062     1.714    db_btnc/btnc_prev
    SLICE_X0Y99          LUT3 (Prop_lut3_I0_O)        0.099     1.813 r  db_btnc/isPaused_inv_i_1/O
                         net (fo=1, routed)           0.000     1.813    db_btnc_n_1
    SLICE_X0Y99          FDRE                                         r  isPaused_reg_inv/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.878     2.043    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  isPaused_reg_inv/C
                         clock pessimism             -0.518     1.524    
    SLICE_X0Y99          FDRE (Hold_fdre_C_D)         0.091     1.615    isPaused_reg_inv
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u1/number_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/number_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.627ns  (logic 0.209ns (33.347%)  route 0.418ns (66.653%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.489ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.570     1.489    u1/clk_IBUF_BUFG
    SLICE_X8Y101         FDRE                                         r  u1/number_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y101         FDRE (Prop_fdre_C_Q)         0.164     1.653 r  u1/number_reg[8]/Q
                         net (fo=16, routed)          0.418     2.071    u1/sel0[8]
    SLICE_X8Y97          LUT5 (Prop_lut5_I1_O)        0.045     2.116 r  u1/number[9]_i_3/O
                         net (fo=1, routed)           0.000     2.116    u1/number[9]
    SLICE_X8Y97          FDRE                                         r  u1/number_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.847     2.012    u1/clk_IBUF_BUFG
    SLICE_X8Y97          FDRE                                         r  u1/number_reg[9]/C
                         clock pessimism             -0.245     1.766    
    SLICE_X8Y97          FDRE (Hold_fdre_C_D)         0.121     1.887    u1/number_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.887    
                         arrival time                           2.116    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 isPaused_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/counter_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.961%)  route 0.314ns (69.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  isPaused_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  isPaused_reg_inv/Q
                         net (fo=57, routed)          0.314     1.980    u1/isPaused
    SLICE_X4Y102         FDRE                                         r  u1/counter_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.034    u1/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u1/counter_reg[4]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y102         FDRE (Hold_fdre_C_CE)       -0.039     1.749    u1/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 isPaused_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/counter_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.961%)  route 0.314ns (69.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  isPaused_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  isPaused_reg_inv/Q
                         net (fo=57, routed)          0.314     1.980    u1/isPaused
    SLICE_X4Y102         FDRE                                         r  u1/counter_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.034    u1/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u1/counter_reg[5]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y102         FDRE (Hold_fdre_C_CE)       -0.039     1.749    u1/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 isPaused_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/counter_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.961%)  route 0.314ns (69.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  isPaused_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  isPaused_reg_inv/Q
                         net (fo=57, routed)          0.314     1.980    u1/isPaused
    SLICE_X4Y102         FDRE                                         r  u1/counter_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.034    u1/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u1/counter_reg[6]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y102         FDRE (Hold_fdre_C_CE)       -0.039     1.749    u1/counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 isPaused_reg_inv/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u1/counter_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.455ns  (logic 0.141ns (30.961%)  route 0.314ns (69.039%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.245ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.605     1.524    clk_IBUF_BUFG
    SLICE_X0Y99          FDRE                                         r  isPaused_reg_inv/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y99          FDRE (Prop_fdre_C_Q)         0.141     1.665 r  isPaused_reg_inv/Q
                         net (fo=57, routed)          0.314     1.980    u1/isPaused
    SLICE_X4Y102         FDRE                                         r  u1/counter_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=75, routed)          0.868     2.034    u1/clk_IBUF_BUFG
    SLICE_X4Y102         FDRE                                         r  u1/counter_reg[7]/C
                         clock pessimism             -0.245     1.788    
    SLICE_X4Y102         FDRE (Hold_fdre_C_CE)       -0.039     1.749    u1/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.749    
                         arrival time                           1.980    
  -------------------------------------------------------------------
                         slack                                  0.231    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     btnc_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y97     btnl_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y97     btnr_prev_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     db_btnc/button_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     db_btnc/w1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     db_btnl/button_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     db_btnl/w1_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     db_btnr/button_out_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X6Y97     db_btnr/w1_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104   u1/time1_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y104   u1/time1_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X12Y104   u1/time1_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y103   u1/time1_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y103   u1/time1_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y103   u1/time1_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y103   u1/time1_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104   u1/time1_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104   u1/time1_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y104   u1/time1_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     btnl_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     btnr_prev_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    songSelect_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y97    songSelect_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y97     u1/number_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     btnc_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     btnl_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y97     btnr_prev_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     db_btnc/button_out_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     db_btnc/w1_reg/C



