# compile vhdl design source files
vhdl xil_defaultlib  "../../../T14_CaseWhenTb.srcs/sim_1/imports/exercises/T14_CaseWhenTb.vhd"

# Do not sort compile order
nosort
