// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#include "depthwise_conv2d_fix_2.h"
#include "AESL_pkg.h"

using namespace std;

namespace ap_rtl {

const sc_logic depthwise_conv2d_fix_2::ap_const_logic_1 = sc_dt::Log_1;
const sc_logic depthwise_conv2d_fix_2::ap_const_logic_0 = sc_dt::Log_0;
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_state1 = "1";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage0 = "10";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage1 = "100";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage2 = "1000";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage3 = "10000";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_pp0_stage4 = "100000";
const sc_lv<7> depthwise_conv2d_fix_2::ap_ST_fsm_state20 = "1000000";
const bool depthwise_conv2d_fix_2::ap_const_boolean_1 = true;
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_0 = "00000000000000000000000000000000";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_5 = "101";
const bool depthwise_conv2d_fix_2::ap_const_boolean_0 = false;
const sc_lv<1> depthwise_conv2d_fix_2::ap_const_lv1_0 = "0";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_1 = "1";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_2 = "10";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_3 = "11";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_4 = "100";
const sc_lv<1> depthwise_conv2d_fix_2::ap_const_lv1_1 = "1";
const sc_lv<14> depthwise_conv2d_fix_2::ap_const_lv14_0 = "00000000000000";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_0 = "00000";
const sc_lv<10> depthwise_conv2d_fix_2::ap_const_lv10_0 = "0000000000";
const sc_lv<64> depthwise_conv2d_fix_2::ap_const_lv64_0 = "0000000000000000000000000000000000000000000000000000000000000000";
const sc_lv<4> depthwise_conv2d_fix_2::ap_const_lv4_0 = "0000";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_1 = "1";
const sc_lv<10> depthwise_conv2d_fix_2::ap_const_lv10_1 = "1";
const sc_lv<14> depthwise_conv2d_fix_2::ap_const_lv14_1 = "1";
const sc_lv<9> depthwise_conv2d_fix_2::ap_const_lv9_2 = "10";
const sc_lv<2> depthwise_conv2d_fix_2::ap_const_lv2_1 = "1";
const sc_lv<2> depthwise_conv2d_fix_2::ap_const_lv2_2 = "10";
const sc_lv<2> depthwise_conv2d_fix_2::ap_const_lv2_3 = "11";
const sc_lv<9> depthwise_conv2d_fix_2::ap_const_lv9_1 = "1";
const sc_lv<5> depthwise_conv2d_fix_2::ap_const_lv5_2 = "10";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_E = "1110";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_1D = "11101";
const sc_lv<32> depthwise_conv2d_fix_2::ap_const_lv32_6 = "110";

depthwise_conv2d_fix_2::depthwise_conv2d_fix_2(sc_module_name name) : sc_module(name), mVcdFile(0) {
    network_mux_32_16_3_1_x_U41 = new network_mux_32_16_3_1_x<1,3,16,16,16,2,16>("network_mux_32_16_3_1_x_U41");
    network_mux_32_16_3_1_x_U41->clk(ap_clk);
    network_mux_32_16_3_1_x_U41->reset(ap_rst);
    network_mux_32_16_3_1_x_U41->din0(kernel_load_reg_1240);
    network_mux_32_16_3_1_x_U41->din1(kernel1_load_reg_1248);
    network_mux_32_16_3_1_x_U41->din2(kernel2_load_reg_1256);
    network_mux_32_16_3_1_x_U41->din3(trunc_ln28_reg_1085_pp0_iter1_reg);
    network_mux_32_16_3_1_x_U41->ce(ap_var_for_const0);
    network_mux_32_16_3_1_x_U41->dout(grp_fu_618_p5);
    network_mux_32_16_3_1_x_U42 = new network_mux_32_16_3_1_x<1,3,16,16,16,2,16>("network_mux_32_16_3_1_x_U42");
    network_mux_32_16_3_1_x_U42->clk(ap_clk);
    network_mux_32_16_3_1_x_U42->reset(ap_rst);
    network_mux_32_16_3_1_x_U42->din0(kernel_load_reg_1240);
    network_mux_32_16_3_1_x_U42->din1(kernel1_load_reg_1248);
    network_mux_32_16_3_1_x_U42->din2(kernel2_load_reg_1256);
    network_mux_32_16_3_1_x_U42->din3(add_ln28_reg_1201);
    network_mux_32_16_3_1_x_U42->ce(ap_var_for_const0);
    network_mux_32_16_3_1_x_U42->dout(grp_fu_630_p5);
    network_mux_32_16_3_1_x_U43 = new network_mux_32_16_3_1_x<1,3,16,16,16,2,16>("network_mux_32_16_3_1_x_U43");
    network_mux_32_16_3_1_x_U43->clk(ap_clk);
    network_mux_32_16_3_1_x_U43->reset(ap_rst);
    network_mux_32_16_3_1_x_U43->din0(kernel_load_reg_1240);
    network_mux_32_16_3_1_x_U43->din1(kernel1_load_reg_1248);
    network_mux_32_16_3_1_x_U43->din2(kernel2_load_reg_1256);
    network_mux_32_16_3_1_x_U43->din3(xor_ln28_reg_1206);
    network_mux_32_16_3_1_x_U43->ce(ap_var_for_const0);
    network_mux_32_16_3_1_x_U43->dout(grp_fu_643_p5);
    network_mux_32_16_3_1_x_U44 = new network_mux_32_16_3_1_x<1,3,16,16,16,2,16>("network_mux_32_16_3_1_x_U44");
    network_mux_32_16_3_1_x_U44->clk(ap_clk);
    network_mux_32_16_3_1_x_U44->reset(ap_rst);
    network_mux_32_16_3_1_x_U44->din0(kernel_load_reg_1240);
    network_mux_32_16_3_1_x_U44->din1(kernel1_load_reg_1248);
    network_mux_32_16_3_1_x_U44->din2(kernel2_load_reg_1256);
    network_mux_32_16_3_1_x_U44->din3(add_ln28_5_reg_1211);
    network_mux_32_16_3_1_x_U44->ce(ap_var_for_const0);
    network_mux_32_16_3_1_x_U44->dout(grp_fu_651_p5);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U45 = new network_mac_muladd_6ns_9ns_5ns_14_1_1<1,1,6,9,5,14>("network_mac_muladd_6ns_9ns_5ns_14_1_1_U45");
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U45->din0(grp_fu_903_p0);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U45->din1(grp_fu_903_p1);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U45->din2(grp_fu_903_p2);
    network_mac_muladd_6ns_9ns_5ns_14_1_1_U45->dout(grp_fu_903_p3);
    network_mul_mul_16s_16s_30_1_1_U46 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U46");
    network_mul_mul_16s_16s_30_1_1_U46->din0(reg_312);
    network_mul_mul_16s_16s_30_1_1_U46->din1(tmp_s_reg_1332);
    network_mul_mul_16s_16s_30_1_1_U46->dout(mul_ln34_3_fu_909_p2);
    network_mul_mul_16s_16s_30_1_1_U47 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U47");
    network_mul_mul_16s_16s_30_1_1_U47->din0(reg_317);
    network_mul_mul_16s_16s_30_1_1_U47->din1(tmp_1_reg_1337);
    network_mul_mul_16s_16s_30_1_1_U47->dout(mul_ln34_4_fu_915_p2);
    network_mul_mul_16s_16s_30_1_1_U48 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U48");
    network_mul_mul_16s_16s_30_1_1_U48->din0(reg_312);
    network_mul_mul_16s_16s_30_1_1_U48->din1(tmp_2_reg_1347);
    network_mul_mul_16s_16s_30_1_1_U48->dout(mul_ln34_9_fu_921_p2);
    network_mul_mul_16s_16s_30_1_1_U49 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U49");
    network_mul_mul_16s_16s_30_1_1_U49->din0(reg_317);
    network_mul_mul_16s_16s_30_1_1_U49->din1(tmp_3_reg_1357);
    network_mul_mul_16s_16s_30_1_1_U49->dout(mul_ln34_10_fu_927_p2);
    network_mul_mul_16s_16s_30_1_1_U50 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U50");
    network_mul_mul_16s_16s_30_1_1_U50->din0(reg_312);
    network_mul_mul_16s_16s_30_1_1_U50->din1(mul_ln34_5_fu_933_p1);
    network_mul_mul_16s_16s_30_1_1_U50->dout(mul_ln34_5_fu_933_p2);
    network_mul_mul_16s_16s_30_1_1_U51 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U51");
    network_mul_mul_16s_16s_30_1_1_U51->din0(reg_317);
    network_mul_mul_16s_16s_30_1_1_U51->din1(mul_ln34_11_fu_938_p1);
    network_mul_mul_16s_16s_30_1_1_U51->dout(mul_ln34_11_fu_938_p2);
    network_mul_mul_16s_16s_30_1_1_U52 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U52");
    network_mul_mul_16s_16s_30_1_1_U52->din0(reg_312);
    network_mul_mul_16s_16s_30_1_1_U52->din1(mul_ln34_6_fu_943_p1);
    network_mul_mul_16s_16s_30_1_1_U52->dout(mul_ln34_6_fu_943_p2);
    network_mul_mul_16s_16s_30_1_1_U53 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U53");
    network_mul_mul_16s_16s_30_1_1_U53->din0(reg_317);
    network_mul_mul_16s_16s_30_1_1_U53->din1(mul_ln34_7_fu_948_p1);
    network_mul_mul_16s_16s_30_1_1_U53->dout(mul_ln34_7_fu_948_p2);
    network_mul_mul_16s_16s_30_1_1_U54 = new network_mul_mul_16s_16s_30_1_1<1,1,16,16,30>("network_mul_mul_16s_16s_30_1_1_U54");
    network_mul_mul_16s_16s_30_1_1_U54->din0(reg_312);
    network_mul_mul_16s_16s_30_1_1_U54->din1(mul_ln34_8_fu_953_p1);
    network_mul_mul_16s_16s_30_1_1_U54->dout(mul_ln34_8_fu_953_p2);

    SC_METHOD(thread_ap_clk_no_reset_);
    dont_initialize();
    sensitive << ( ap_clk.pos() );

    SC_METHOD(thread_add_ln21_fu_465_p2);
    sensitive << ( indvar_flatten39_reg_254 );

    SC_METHOD(thread_add_ln22_1_fu_403_p2);
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_282_p4 );

    SC_METHOD(thread_add_ln28_5_fu_572_p2);
    sensitive << ( trunc_ln28_reg_1085 );

    SC_METHOD(thread_add_ln28_fu_562_p2);
    sensitive << ( trunc_ln28_reg_1085 );

    SC_METHOD(thread_add_ln34_10_fu_659_p2);
    sensitive << ( tmp5_2_0_mid2_reg_1221 );
    sensitive << ( zext_ln34_10_reg_1228 );

    SC_METHOD(thread_add_ln34_11_fu_663_p2);
    sensitive << ( tmp5_2_0_mid2_reg_1221 );
    sensitive << ( zext_ln34_12_reg_1264 );

    SC_METHOD(thread_add_ln34_12_fu_683_p2);
    sensitive << ( tmp5_2_0_mid2_reg_1221 );
    sensitive << ( zext_ln34_14_fu_667_p1 );

    SC_METHOD(thread_add_ln34_4_fu_601_p2);
    sensitive << ( tmp5_0_0_mid2_reg_1178 );
    sensitive << ( zext_ln34_12_fu_598_p1 );

    SC_METHOD(thread_add_ln34_5_fu_638_p2);
    sensitive << ( out_w_0_mid2_reg_1139 );

    SC_METHOD(thread_add_ln34_6_fu_670_p2);
    sensitive << ( tmp5_0_0_mid2_reg_1178 );
    sensitive << ( zext_ln34_14_fu_667_p1 );

    SC_METHOD(thread_add_ln34_7_fu_695_p2);
    sensitive << ( zext_ln34_10_reg_1228 );
    sensitive << ( tmp5_1_0_mid2_reg_1275 );

    SC_METHOD(thread_add_ln34_8_fu_699_p2);
    sensitive << ( zext_ln34_12_reg_1264 );
    sensitive << ( tmp5_1_0_mid2_reg_1275 );

    SC_METHOD(thread_add_ln34_9_fu_703_p2);
    sensitive << ( tmp5_1_0_mid2_reg_1275 );
    sensitive << ( zext_ln34_14_reg_1307 );

    SC_METHOD(thread_add_ln34_fu_593_p2);
    sensitive << ( tmp5_0_0_mid2_reg_1178 );
    sensitive << ( zext_ln34_10_fu_590_p1 );

    SC_METHOD(thread_add_ln40_1_fu_857_p2);
    sensitive << ( trunc_ln_reg_1413 );
    sensitive << ( bias_load_reg_1473 );

    SC_METHOD(thread_add_ln40_2_fu_861_p2);
    sensitive << ( trunc_ln40_1_reg_1478 );
    sensitive << ( trunc_ln40_2_fu_835_p4 );

    SC_METHOD(thread_add_ln40_3_fu_866_p2);
    sensitive << ( trunc_ln40_s_reg_1418 );
    sensitive << ( add_ln40_2_fu_861_p2 );

    SC_METHOD(thread_add_ln40_4_fu_890_p2);
    sensitive << ( add_ln40_1_reg_1508 );
    sensitive << ( add_ln40_3_reg_1513 );

    SC_METHOD(thread_add_ln40_5_fu_880_p2);
    sensitive << ( trunc_ln40_3_reg_1498 );
    sensitive << ( trunc_ln40_4_fu_871_p4 );

    SC_METHOD(thread_add_ln40_6_fu_825_p2);
    sensitive << ( trunc_ln40_6_reg_1463 );
    sensitive << ( trunc_ln40_7_fu_816_p4 );

    SC_METHOD(thread_add_ln40_7_fu_830_p2);
    sensitive << ( trunc_ln40_5_reg_1458 );
    sensitive << ( add_ln40_6_fu_825_p2 );

    SC_METHOD(thread_add_ln40_8_fu_885_p2);
    sensitive << ( add_ln40_7_reg_1493 );
    sensitive << ( add_ln40_5_fu_880_p2 );

    SC_METHOD(thread_add_ln40_9_fu_894_p2);
    sensitive << ( add_ln40_8_reg_1518 );
    sensitive << ( add_ln40_4_fu_890_p2 );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage0);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage2);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage3);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_pp0_stage4);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state1);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_CS_fsm_state20);
    sensitive << ( ap_CS_fsm );

    SC_METHOD(thread_ap_block_pp0_stage0);

    SC_METHOD(thread_ap_block_pp0_stage0_11001);

    SC_METHOD(thread_ap_block_pp0_stage0_subdone);

    SC_METHOD(thread_ap_block_pp0_stage1);

    SC_METHOD(thread_ap_block_pp0_stage1_11001);

    SC_METHOD(thread_ap_block_pp0_stage1_subdone);

    SC_METHOD(thread_ap_block_pp0_stage2);

    SC_METHOD(thread_ap_block_pp0_stage2_11001);

    SC_METHOD(thread_ap_block_pp0_stage2_subdone);

    SC_METHOD(thread_ap_block_pp0_stage3);

    SC_METHOD(thread_ap_block_pp0_stage3_11001);

    SC_METHOD(thread_ap_block_pp0_stage3_subdone);

    SC_METHOD(thread_ap_block_pp0_stage4);

    SC_METHOD(thread_ap_block_pp0_stage4_11001);

    SC_METHOD(thread_ap_block_pp0_stage4_subdone);

    SC_METHOD(thread_ap_block_state10_pp0_stage3_iter1);

    SC_METHOD(thread_ap_block_state11_pp0_stage4_iter1);

    SC_METHOD(thread_ap_block_state12_pp0_stage0_iter2);

    SC_METHOD(thread_ap_block_state13_pp0_stage1_iter2);

    SC_METHOD(thread_ap_block_state14_pp0_stage2_iter2);

    SC_METHOD(thread_ap_block_state15_pp0_stage3_iter2);

    SC_METHOD(thread_ap_block_state16_pp0_stage4_iter2);

    SC_METHOD(thread_ap_block_state17_pp0_stage0_iter3);

    SC_METHOD(thread_ap_block_state18_pp0_stage1_iter3);

    SC_METHOD(thread_ap_block_state19_pp0_stage2_iter3);

    SC_METHOD(thread_ap_block_state2_pp0_stage0_iter0);

    SC_METHOD(thread_ap_block_state3_pp0_stage1_iter0);

    SC_METHOD(thread_ap_block_state4_pp0_stage2_iter0);

    SC_METHOD(thread_ap_block_state5_pp0_stage3_iter0);

    SC_METHOD(thread_ap_block_state6_pp0_stage4_iter0);

    SC_METHOD(thread_ap_block_state7_pp0_stage0_iter1);

    SC_METHOD(thread_ap_block_state8_pp0_stage1_iter1);

    SC_METHOD(thread_ap_block_state9_pp0_stage2_iter1);

    SC_METHOD(thread_ap_condition_pp0_exit_iter0_state5);
    sensitive << ( icmp_ln21_reg_1028 );

    SC_METHOD(thread_ap_done);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_CS_fsm_state20 );

    SC_METHOD(thread_ap_enable_pp0);
    sensitive << ( ap_idle_pp0 );

    SC_METHOD(thread_ap_idle);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );

    SC_METHOD(thread_ap_idle_pp0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten39_phi_fu_258_p4);
    sensitive << ( indvar_flatten39_reg_254 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1028 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( add_ln21_reg_1128 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_indvar_flatten_phi_fu_282_p4);
    sensitive << ( indvar_flatten_reg_278 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1028 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln22_1_reg_1173 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_d_0_phi_fu_270_p4);
    sensitive << ( out_d_0_reg_266 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1028 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( select_ln28_3_reg_1068 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_ap_phi_mux_out_h_0_phi_fu_293_p4);
    sensitive << ( out_h_0_reg_289 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1028_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( select_ln22_reg_1156 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_ap_phi_mux_out_w_0_phi_fu_304_p4);
    sensitive << ( out_w_0_reg_300 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1028_pp0_iter1_reg );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( out_w_reg_1195 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_ap_ready);
    sensitive << ( ap_CS_fsm_state20 );

    SC_METHOD(thread_bias_address0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln28_fu_769_p1 );

    SC_METHOD(thread_bias_ce0);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );

    SC_METHOD(thread_empty_46_fu_346_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_empty_48_fu_480_p2);
    sensitive << ( icmp_ln22_reg_1038 );
    sensitive << ( select_ln28_8_reg_1104 );

    SC_METHOD(thread_empty_fu_342_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_grp_fu_903_p0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1028_pp0_iter1_reg );
    sensitive << ( zext_ln40_1_cast_reg_992 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_grp_fu_903_p1);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1028_pp0_iter1_reg );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( grp_fu_903_p10 );

    SC_METHOD(thread_grp_fu_903_p10);
    sensitive << ( tmp7_mid2_v_v_reg_1190 );

    SC_METHOD(thread_grp_fu_903_p2);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1028_pp0_iter1_reg );
    sensitive << ( zext_ln34_10_reg_1228 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_icmp_ln21_fu_387_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( tmp_4_reg_1007 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvar_flatten39_phi_fu_258_p4 );

    SC_METHOD(thread_icmp_ln22_fu_398_p2);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( mul_ln5_reg_1002 );
    sensitive << ( icmp_ln21_fu_387_p2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_indvar_flatten_phi_fu_282_p4 );

    SC_METHOD(thread_icmp_ln23_1_fu_438_p2);
    sensitive << ( icmp_ln21_reg_1028 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( empty_reg_997 );
    sensitive << ( icmp_ln22_reg_1038 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_phi_mux_out_w_0_phi_fu_304_p4 );

    SC_METHOD(thread_icmp_ln23_fu_372_p2);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( empty_fu_342_p1 );

    SC_METHOD(thread_input_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln34_13_fu_626_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln34_20_fu_679_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln34_21_fu_707_p1 );
    sensitive << ( zext_ln34_16_fu_725_p1 );
    sensitive << ( zext_ln34_18_fu_757_p1 );

    SC_METHOD(thread_input_r_address1);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( zext_ln34_11_fu_614_p1 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln34_19_fu_675_p1 );
    sensitive << ( ap_block_pp0_stage3 );
    sensitive << ( zext_ln34_15_fu_691_p1 );
    sensitive << ( ap_block_pp0_stage4 );
    sensitive << ( zext_ln34_17_fu_729_p1 );

    SC_METHOD(thread_input_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_input_r_ce1);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_block_pp0_stage4_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_block_pp0_stage0_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_block_pp0_stage3_11001 );

    SC_METHOD(thread_kernel1_address0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_kernel1_ce0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_kernel2_address0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_kernel2_ce0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_kernel_address0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_kernel_ce0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0_11001 );

    SC_METHOD(thread_mul_ln34_11_fu_938_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( sext_ln34_2_reg_1382 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln34_2_fu_429_p0);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( zext_ln34_reg_973 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_mul_ln34_2_fu_429_p1);
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( mul_ln34_2_fu_429_p10 );

    SC_METHOD(thread_mul_ln34_2_fu_429_p10);
    sensitive << ( out_d_reg_1032 );

    SC_METHOD(thread_mul_ln34_2_fu_429_p2);
    sensitive << ( mul_ln34_2_fu_429_p0 );
    sensitive << ( mul_ln34_2_fu_429_p1 );

    SC_METHOD(thread_mul_ln34_5_fu_933_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( sext_ln34_6_reg_1423 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln34_6_fu_943_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( sext_ln34_8_reg_1428 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln34_7_fu_948_p1);
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( sext_ln34_2_reg_1382 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln34_8_fu_953_p1);
    sensitive << ( ap_CS_fsm_pp0_stage4 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( sext_ln34_4_reg_1393 );
    sensitive << ( ap_block_pp0_stage4 );

    SC_METHOD(thread_mul_ln34_fu_382_p0);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( mul_ln34_fu_382_p00 );

    SC_METHOD(thread_mul_ln34_fu_382_p00);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_270_p4 );

    SC_METHOD(thread_mul_ln34_fu_382_p1);
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln34_reg_973 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_mul_ln34_fu_382_p2);
    sensitive << ( mul_ln34_fu_382_p0 );
    sensitive << ( mul_ln34_fu_382_p1 );

    SC_METHOD(thread_mul_ln40_1_fu_476_p0);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( zext_ln40_reg_986 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln40_1_fu_476_p1);
    sensitive << ( ap_CS_fsm_pp0_stage3 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( zext_ln40_2_reg_1074 );
    sensitive << ( ap_block_pp0_stage3 );

    SC_METHOD(thread_mul_ln40_1_fu_476_p2);
    sensitive << ( mul_ln40_1_fu_476_p0 );
    sensitive << ( mul_ln40_1_fu_476_p1 );

    SC_METHOD(thread_mul_ln40_fu_443_p0);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln40_1_reg_1017 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln40_fu_443_p1);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln40_reg_986 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_mul_ln40_fu_443_p2);
    sensitive << ( mul_ln40_fu_443_p0 );
    sensitive << ( mul_ln40_fu_443_p1 );

    SC_METHOD(thread_mul_ln5_fu_358_p0);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln5_fu_358_p00 );

    SC_METHOD(thread_mul_ln5_fu_358_p00);
    sensitive << ( empty_46_fu_346_p1 );

    SC_METHOD(thread_mul_ln5_fu_358_p1);
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( mul_ln5_fu_358_p10 );

    SC_METHOD(thread_mul_ln5_fu_358_p10);
    sensitive << ( empty_fu_342_p1 );

    SC_METHOD(thread_mul_ln5_fu_358_p2);
    sensitive << ( mul_ln5_fu_358_p0 );
    sensitive << ( mul_ln5_fu_358_p1 );

    SC_METHOD(thread_out_d_fu_392_p2);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_270_p4 );

    SC_METHOD(thread_out_h_fu_452_p2);
    sensitive << ( select_ln28_reg_1062 );

    SC_METHOD(thread_out_w_0_mid2_fu_484_p3);
    sensitive << ( out_w_0_reg_300 );
    sensitive << ( empty_48_fu_480_p2 );

    SC_METHOD(thread_out_w_fu_557_p2);
    sensitive << ( out_w_0_mid2_reg_1139 );

    SC_METHOD(thread_output_r_address0);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( zext_ln40_3_fu_899_p1 );

    SC_METHOD(thread_output_r_ce0);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_output_r_d0);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( add_ln40_9_reg_1523 );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_output_r_we0);
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2_11001 );
    sensitive << ( icmp_ln21_reg_1028_pp0_iter3_reg );
    sensitive << ( ap_enable_reg_pp0_iter3 );

    SC_METHOD(thread_select_ln22_1_fu_527_p3);
    sensitive << ( icmp_ln22_reg_1038 );
    sensitive << ( add_ln22_1_reg_1051 );

    SC_METHOD(thread_select_ln22_fu_501_p3);
    sensitive << ( select_ln28_reg_1062 );
    sensitive << ( select_ln28_8_reg_1104 );
    sensitive << ( out_h_reg_1112 );

    SC_METHOD(thread_select_ln28_3_fu_420_p3);
    sensitive << ( out_d_0_reg_266 );
    sensitive << ( out_d_reg_1032 );
    sensitive << ( icmp_ln22_reg_1038 );

    SC_METHOD(thread_select_ln28_4_fu_471_p3);
    sensitive << ( mul_ln34_reg_1022 );
    sensitive << ( icmp_ln22_reg_1038 );
    sensitive << ( mul_ln34_2_reg_1079 );

    SC_METHOD(thread_select_ln28_5_fu_506_p3);
    sensitive << ( icmp_ln22_reg_1038 );
    sensitive << ( mul_ln40_reg_1098 );
    sensitive << ( mul_ln40_1_reg_1133 );

    SC_METHOD(thread_select_ln28_6_fu_511_p3);
    sensitive << ( icmp_ln22_reg_1038 );
    sensitive << ( mul_ln34_2_reg_1079 );
    sensitive << ( tmp_0_0_reg_1118 );

    SC_METHOD(thread_select_ln28_7_fu_533_p3);
    sensitive << ( icmp_ln22_reg_1038 );
    sensitive << ( tmp6_reg_1123 );
    sensitive << ( mul_ln40_1_reg_1133 );

    SC_METHOD(thread_select_ln28_8_fu_447_p3);
    sensitive << ( icmp_ln23_reg_1012 );
    sensitive << ( icmp_ln22_reg_1038 );
    sensitive << ( icmp_ln23_1_reg_1093 );

    SC_METHOD(thread_select_ln28_fu_413_p3);
    sensitive << ( icmp_ln22_reg_1038 );
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_293_p4 );

    SC_METHOD(thread_sext_ln34_14_fu_322_p1);
    sensitive << ( input_width );

    SC_METHOD(thread_sext_ln34_2_fu_715_p1);
    sensitive << ( tmp_s_reg_1332 );

    SC_METHOD(thread_sext_ln34_4_fu_722_p1);
    sensitive << ( tmp_1_reg_1337 );

    SC_METHOD(thread_sext_ln34_6_fu_751_p1);
    sensitive << ( tmp_2_reg_1347 );

    SC_METHOD(thread_sext_ln34_8_fu_754_p1);
    sensitive << ( tmp_3_reg_1357 );

    SC_METHOD(thread_tmp5_0_0_mid2_fu_541_p0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( zext_ln34_2_cast14_reg_979 );
    sensitive << ( ap_block_pp0_stage0 );

    SC_METHOD(thread_tmp5_0_0_mid2_fu_541_p1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage0 );
    sensitive << ( ap_block_pp0_stage0 );
    sensitive << ( tmp5_0_0_mid2_fu_541_p10 );

    SC_METHOD(thread_tmp5_0_0_mid2_fu_541_p10);
    sensitive << ( tmp5_0_0_mid2_v_v_reg_1161 );

    SC_METHOD(thread_tmp5_0_0_mid2_fu_541_p2);
    sensitive << ( tmp5_0_0_mid2_fu_541_p0 );
    sensitive << ( tmp5_0_0_mid2_fu_541_p1 );

    SC_METHOD(thread_tmp5_0_0_mid2_v_v_fu_516_p3);
    sensitive << ( select_ln28_8_reg_1104 );
    sensitive << ( tmp_0_0_mid1_reg_1151 );
    sensitive << ( select_ln28_6_fu_511_p3 );

    SC_METHOD(thread_tmp5_1_0_mid2_fu_609_p0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( zext_ln34_2_cast14_reg_979 );
    sensitive << ( ap_block_pp0_stage2 );

    SC_METHOD(thread_tmp5_1_0_mid2_fu_609_p1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_block_pp0_stage2 );
    sensitive << ( tmp5_1_0_mid2_fu_609_p10 );

    SC_METHOD(thread_tmp5_1_0_mid2_fu_609_p10);
    sensitive << ( tmp5_1_0_mid2_v_v_reg_1216 );

    SC_METHOD(thread_tmp5_1_0_mid2_fu_609_p2);
    sensitive << ( tmp5_1_0_mid2_fu_609_p0 );
    sensitive << ( tmp5_1_0_mid2_fu_609_p1 );

    SC_METHOD(thread_tmp5_1_0_mid2_v_v_fu_577_p2);
    sensitive << ( tmp5_0_0_mid2_v_v_reg_1161 );

    SC_METHOD(thread_tmp5_2_0_mid2_fu_585_p0);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( zext_ln34_2_cast14_reg_979 );
    sensitive << ( ap_block_pp0_stage1 );

    SC_METHOD(thread_tmp5_2_0_mid2_fu_585_p1);
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( ap_CS_fsm_pp0_stage1 );
    sensitive << ( ap_block_pp0_stage1 );
    sensitive << ( tmp5_2_0_mid2_fu_585_p10 );

    SC_METHOD(thread_tmp5_2_0_mid2_fu_585_p10);
    sensitive << ( tmp5_2_0_mid2_v_v_reg_1185 );

    SC_METHOD(thread_tmp5_2_0_mid2_fu_585_p2);
    sensitive << ( tmp5_2_0_mid2_fu_585_p0 );
    sensitive << ( tmp5_2_0_mid2_fu_585_p1 );

    SC_METHOD(thread_tmp5_2_0_mid2_v_v_fu_546_p2);
    sensitive << ( tmp5_0_0_mid2_v_v_reg_1161 );

    SC_METHOD(thread_tmp6_fu_461_p2);
    sensitive << ( zext_ln34_4_cast_reg_1056 );
    sensitive << ( mul_ln40_reg_1098 );

    SC_METHOD(thread_tmp6_mid1_fu_522_p2);
    sensitive << ( zext_ln34_4_cast_mid_reg_1146 );
    sensitive << ( select_ln28_5_fu_506_p3 );

    SC_METHOD(thread_tmp7_mid2_v_v_fu_551_p3);
    sensitive << ( select_ln28_8_reg_1104 );
    sensitive << ( tmp6_mid1_reg_1168 );
    sensitive << ( select_ln28_7_fu_533_p3 );

    SC_METHOD(thread_tmp_0_0_fu_457_p2);
    sensitive << ( mul_ln34_reg_1022 );
    sensitive << ( zext_ln34_4_cast_reg_1056 );

    SC_METHOD(thread_tmp_0_0_mid1_fu_495_p2);
    sensitive << ( zext_ln34_4_cast_mid_fu_492_p1 );
    sensitive << ( select_ln28_4_fu_471_p3 );

    SC_METHOD(thread_tmp_4_fu_364_p3);
    sensitive << ( mul_ln5_fu_358_p2 );

    SC_METHOD(thread_trunc_ln28_fu_434_p1);
    sensitive << ( select_ln28_3_fu_420_p3 );

    SC_METHOD(thread_trunc_ln40_2_fu_835_p4);
    sensitive << ( mul_ln34_6_reg_1483 );

    SC_METHOD(thread_trunc_ln40_4_fu_871_p4);
    sensitive << ( mul_ln34_8_reg_1503 );

    SC_METHOD(thread_trunc_ln40_7_fu_816_p4);
    sensitive << ( mul_ln34_11_reg_1468 );

    SC_METHOD(thread_xor_ln28_fu_567_p2);
    sensitive << ( trunc_ln28_reg_1085 );

    SC_METHOD(thread_zext_ln28_fu_769_p1);
    sensitive << ( select_ln28_3_reg_1068_pp0_iter2_reg );

    SC_METHOD(thread_zext_ln34_10_fu_590_p1);
    sensitive << ( out_w_0_mid2_reg_1139 );

    SC_METHOD(thread_zext_ln34_11_fu_614_p1);
    sensitive << ( add_ln34_reg_1235 );

    SC_METHOD(thread_zext_ln34_12_fu_598_p1);
    sensitive << ( out_w_reg_1195 );

    SC_METHOD(thread_zext_ln34_13_fu_626_p1);
    sensitive << ( add_ln34_4_reg_1270 );

    SC_METHOD(thread_zext_ln34_14_fu_667_p1);
    sensitive << ( add_ln34_5_reg_1292 );

    SC_METHOD(thread_zext_ln34_15_fu_691_p1);
    sensitive << ( add_ln34_6_reg_1312 );

    SC_METHOD(thread_zext_ln34_16_fu_725_p1);
    sensitive << ( add_ln34_7_reg_1352 );

    SC_METHOD(thread_zext_ln34_17_fu_729_p1);
    sensitive << ( add_ln34_8_reg_1362 );

    SC_METHOD(thread_zext_ln34_18_fu_757_p1);
    sensitive << ( add_ln34_9_reg_1367 );

    SC_METHOD(thread_zext_ln34_19_fu_675_p1);
    sensitive << ( add_ln34_10_reg_1297 );

    SC_METHOD(thread_zext_ln34_20_fu_679_p1);
    sensitive << ( add_ln34_11_reg_1302 );

    SC_METHOD(thread_zext_ln34_21_fu_707_p1);
    sensitive << ( add_ln34_12_reg_1327 );

    SC_METHOD(thread_zext_ln34_2_cast14_fu_330_p1);
    sensitive << ( sext_ln34_14_fu_322_p1 );

    SC_METHOD(thread_zext_ln34_4_cast_fu_409_p1);
    sensitive << ( ap_phi_mux_out_h_0_phi_fu_293_p4 );

    SC_METHOD(thread_zext_ln34_4_cast_mid_fu_492_p1);
    sensitive << ( out_h_reg_1112 );

    SC_METHOD(thread_zext_ln34_fu_326_p1);
    sensitive << ( input_height );

    SC_METHOD(thread_zext_ln40_1_cast_fu_338_p1);
    sensitive << ( output_width );

    SC_METHOD(thread_zext_ln40_1_fu_378_p1);
    sensitive << ( ap_phi_mux_out_d_0_phi_fu_270_p4 );

    SC_METHOD(thread_zext_ln40_2_fu_426_p1);
    sensitive << ( out_d_reg_1032 );

    SC_METHOD(thread_zext_ln40_3_fu_899_p1);
    sensitive << ( add_ln40_reg_1377_pp0_iter2_reg );

    SC_METHOD(thread_zext_ln40_fu_334_p1);
    sensitive << ( output_height );

    SC_METHOD(thread_ap_NS_fsm);
    sensitive << ( ap_start );
    sensitive << ( ap_CS_fsm );
    sensitive << ( ap_CS_fsm_state1 );
    sensitive << ( ap_enable_reg_pp0_iter1 );
    sensitive << ( icmp_ln21_reg_1028 );
    sensitive << ( ap_enable_reg_pp0_iter2 );
    sensitive << ( ap_CS_fsm_pp0_stage2 );
    sensitive << ( ap_enable_reg_pp0_iter0 );
    sensitive << ( ap_block_pp0_stage3_subdone );
    sensitive << ( ap_block_pp0_stage4_subdone );
    sensitive << ( ap_block_pp0_stage2_subdone );
    sensitive << ( ap_enable_reg_pp0_iter3 );
    sensitive << ( ap_block_pp0_stage0_subdone );
    sensitive << ( ap_block_pp0_stage1_subdone );

    SC_THREAD(thread_ap_var_for_const0);

    ap_CS_fsm = "0000001";
    ap_enable_reg_pp0_iter1 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter2 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter0 = SC_LOGIC_0;
    ap_enable_reg_pp0_iter3 = SC_LOGIC_0;
    static int apTFileNum = 0;
    stringstream apTFilenSS;
    apTFilenSS << "depthwise_conv2d_fix_2_sc_trace_" << apTFileNum ++;
    string apTFn = apTFilenSS.str();
    mVcdFile = sc_create_vcd_trace_file(apTFn.c_str());
    mVcdFile->set_time_unit(1, SC_PS);
    if (1) {
#ifdef __HLS_TRACE_LEVEL_PORT_HIER__
    sc_trace(mVcdFile, ap_clk, "(port)ap_clk");
    sc_trace(mVcdFile, ap_rst, "(port)ap_rst");
    sc_trace(mVcdFile, ap_start, "(port)ap_start");
    sc_trace(mVcdFile, ap_done, "(port)ap_done");
    sc_trace(mVcdFile, ap_idle, "(port)ap_idle");
    sc_trace(mVcdFile, ap_ready, "(port)ap_ready");
    sc_trace(mVcdFile, input_height, "(port)input_height");
    sc_trace(mVcdFile, input_width, "(port)input_width");
    sc_trace(mVcdFile, input_r_address0, "(port)input_r_address0");
    sc_trace(mVcdFile, input_r_ce0, "(port)input_r_ce0");
    sc_trace(mVcdFile, input_r_q0, "(port)input_r_q0");
    sc_trace(mVcdFile, input_r_address1, "(port)input_r_address1");
    sc_trace(mVcdFile, input_r_ce1, "(port)input_r_ce1");
    sc_trace(mVcdFile, input_r_q1, "(port)input_r_q1");
    sc_trace(mVcdFile, output_height, "(port)output_height");
    sc_trace(mVcdFile, output_width, "(port)output_width");
    sc_trace(mVcdFile, output_r_address0, "(port)output_r_address0");
    sc_trace(mVcdFile, output_r_ce0, "(port)output_r_ce0");
    sc_trace(mVcdFile, output_r_we0, "(port)output_r_we0");
    sc_trace(mVcdFile, output_r_d0, "(port)output_r_d0");
    sc_trace(mVcdFile, bias_address0, "(port)bias_address0");
    sc_trace(mVcdFile, bias_ce0, "(port)bias_ce0");
    sc_trace(mVcdFile, bias_q0, "(port)bias_q0");
    sc_trace(mVcdFile, kernel_address0, "(port)kernel_address0");
    sc_trace(mVcdFile, kernel_ce0, "(port)kernel_ce0");
    sc_trace(mVcdFile, kernel_q0, "(port)kernel_q0");
    sc_trace(mVcdFile, kernel1_address0, "(port)kernel1_address0");
    sc_trace(mVcdFile, kernel1_ce0, "(port)kernel1_ce0");
    sc_trace(mVcdFile, kernel1_q0, "(port)kernel1_q0");
    sc_trace(mVcdFile, kernel2_address0, "(port)kernel2_address0");
    sc_trace(mVcdFile, kernel2_ce0, "(port)kernel2_ce0");
    sc_trace(mVcdFile, kernel2_q0, "(port)kernel2_q0");
#endif
#ifdef __HLS_TRACE_LEVEL_INT__
    sc_trace(mVcdFile, ap_CS_fsm, "ap_CS_fsm");
    sc_trace(mVcdFile, ap_CS_fsm_state1, "ap_CS_fsm_state1");
    sc_trace(mVcdFile, indvar_flatten39_reg_254, "indvar_flatten39_reg_254");
    sc_trace(mVcdFile, out_d_0_reg_266, "out_d_0_reg_266");
    sc_trace(mVcdFile, indvar_flatten_reg_278, "indvar_flatten_reg_278");
    sc_trace(mVcdFile, out_h_0_reg_289, "out_h_0_reg_289");
    sc_trace(mVcdFile, out_w_0_reg_300, "out_w_0_reg_300");
    sc_trace(mVcdFile, reg_312, "reg_312");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage4, "ap_CS_fsm_pp0_stage4");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter1, "ap_enable_reg_pp0_iter1");
    sc_trace(mVcdFile, ap_block_state6_pp0_stage4_iter0, "ap_block_state6_pp0_stage4_iter0");
    sc_trace(mVcdFile, ap_block_state11_pp0_stage4_iter1, "ap_block_state11_pp0_stage4_iter1");
    sc_trace(mVcdFile, ap_block_state16_pp0_stage4_iter2, "ap_block_state16_pp0_stage4_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage4_11001, "ap_block_pp0_stage4_11001");
    sc_trace(mVcdFile, icmp_ln21_reg_1028, "icmp_ln21_reg_1028");
    sc_trace(mVcdFile, icmp_ln21_reg_1028_pp0_iter1_reg, "icmp_ln21_reg_1028_pp0_iter1_reg");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage0, "ap_CS_fsm_pp0_stage0");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter2, "ap_enable_reg_pp0_iter2");
    sc_trace(mVcdFile, ap_block_state2_pp0_stage0_iter0, "ap_block_state2_pp0_stage0_iter0");
    sc_trace(mVcdFile, ap_block_state7_pp0_stage0_iter1, "ap_block_state7_pp0_stage0_iter1");
    sc_trace(mVcdFile, ap_block_state12_pp0_stage0_iter2, "ap_block_state12_pp0_stage0_iter2");
    sc_trace(mVcdFile, ap_block_state17_pp0_stage0_iter3, "ap_block_state17_pp0_stage0_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage0_11001, "ap_block_pp0_stage0_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage1, "ap_CS_fsm_pp0_stage1");
    sc_trace(mVcdFile, ap_block_state3_pp0_stage1_iter0, "ap_block_state3_pp0_stage1_iter0");
    sc_trace(mVcdFile, ap_block_state8_pp0_stage1_iter1, "ap_block_state8_pp0_stage1_iter1");
    sc_trace(mVcdFile, ap_block_state13_pp0_stage1_iter2, "ap_block_state13_pp0_stage1_iter2");
    sc_trace(mVcdFile, ap_block_state18_pp0_stage1_iter3, "ap_block_state18_pp0_stage1_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage1_11001, "ap_block_pp0_stage1_11001");
    sc_trace(mVcdFile, icmp_ln21_reg_1028_pp0_iter2_reg, "icmp_ln21_reg_1028_pp0_iter2_reg");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage2, "ap_CS_fsm_pp0_stage2");
    sc_trace(mVcdFile, ap_block_state4_pp0_stage2_iter0, "ap_block_state4_pp0_stage2_iter0");
    sc_trace(mVcdFile, ap_block_state9_pp0_stage2_iter1, "ap_block_state9_pp0_stage2_iter1");
    sc_trace(mVcdFile, ap_block_state14_pp0_stage2_iter2, "ap_block_state14_pp0_stage2_iter2");
    sc_trace(mVcdFile, ap_block_state19_pp0_stage2_iter3, "ap_block_state19_pp0_stage2_iter3");
    sc_trace(mVcdFile, ap_block_pp0_stage2_11001, "ap_block_pp0_stage2_11001");
    sc_trace(mVcdFile, ap_CS_fsm_pp0_stage3, "ap_CS_fsm_pp0_stage3");
    sc_trace(mVcdFile, ap_block_state5_pp0_stage3_iter0, "ap_block_state5_pp0_stage3_iter0");
    sc_trace(mVcdFile, ap_block_state10_pp0_stage3_iter1, "ap_block_state10_pp0_stage3_iter1");
    sc_trace(mVcdFile, ap_block_state15_pp0_stage3_iter2, "ap_block_state15_pp0_stage3_iter2");
    sc_trace(mVcdFile, ap_block_pp0_stage3_11001, "ap_block_pp0_stage3_11001");
    sc_trace(mVcdFile, reg_317, "reg_317");
    sc_trace(mVcdFile, zext_ln34_fu_326_p1, "zext_ln34_fu_326_p1");
    sc_trace(mVcdFile, zext_ln34_reg_973, "zext_ln34_reg_973");
    sc_trace(mVcdFile, zext_ln34_2_cast14_fu_330_p1, "zext_ln34_2_cast14_fu_330_p1");
    sc_trace(mVcdFile, zext_ln34_2_cast14_reg_979, "zext_ln34_2_cast14_reg_979");
    sc_trace(mVcdFile, zext_ln40_fu_334_p1, "zext_ln40_fu_334_p1");
    sc_trace(mVcdFile, zext_ln40_reg_986, "zext_ln40_reg_986");
    sc_trace(mVcdFile, zext_ln40_1_cast_fu_338_p1, "zext_ln40_1_cast_fu_338_p1");
    sc_trace(mVcdFile, zext_ln40_1_cast_reg_992, "zext_ln40_1_cast_reg_992");
    sc_trace(mVcdFile, empty_fu_342_p1, "empty_fu_342_p1");
    sc_trace(mVcdFile, empty_reg_997, "empty_reg_997");
    sc_trace(mVcdFile, mul_ln5_fu_358_p2, "mul_ln5_fu_358_p2");
    sc_trace(mVcdFile, mul_ln5_reg_1002, "mul_ln5_reg_1002");
    sc_trace(mVcdFile, tmp_4_fu_364_p3, "tmp_4_fu_364_p3");
    sc_trace(mVcdFile, tmp_4_reg_1007, "tmp_4_reg_1007");
    sc_trace(mVcdFile, icmp_ln23_fu_372_p2, "icmp_ln23_fu_372_p2");
    sc_trace(mVcdFile, icmp_ln23_reg_1012, "icmp_ln23_reg_1012");
    sc_trace(mVcdFile, zext_ln40_1_fu_378_p1, "zext_ln40_1_fu_378_p1");
    sc_trace(mVcdFile, zext_ln40_1_reg_1017, "zext_ln40_1_reg_1017");
    sc_trace(mVcdFile, mul_ln34_fu_382_p2, "mul_ln34_fu_382_p2");
    sc_trace(mVcdFile, mul_ln34_reg_1022, "mul_ln34_reg_1022");
    sc_trace(mVcdFile, icmp_ln21_fu_387_p2, "icmp_ln21_fu_387_p2");
    sc_trace(mVcdFile, icmp_ln21_reg_1028_pp0_iter3_reg, "icmp_ln21_reg_1028_pp0_iter3_reg");
    sc_trace(mVcdFile, out_d_fu_392_p2, "out_d_fu_392_p2");
    sc_trace(mVcdFile, out_d_reg_1032, "out_d_reg_1032");
    sc_trace(mVcdFile, icmp_ln22_fu_398_p2, "icmp_ln22_fu_398_p2");
    sc_trace(mVcdFile, icmp_ln22_reg_1038, "icmp_ln22_reg_1038");
    sc_trace(mVcdFile, add_ln22_1_fu_403_p2, "add_ln22_1_fu_403_p2");
    sc_trace(mVcdFile, add_ln22_1_reg_1051, "add_ln22_1_reg_1051");
    sc_trace(mVcdFile, zext_ln34_4_cast_fu_409_p1, "zext_ln34_4_cast_fu_409_p1");
    sc_trace(mVcdFile, zext_ln34_4_cast_reg_1056, "zext_ln34_4_cast_reg_1056");
    sc_trace(mVcdFile, select_ln28_fu_413_p3, "select_ln28_fu_413_p3");
    sc_trace(mVcdFile, select_ln28_reg_1062, "select_ln28_reg_1062");
    sc_trace(mVcdFile, select_ln28_3_fu_420_p3, "select_ln28_3_fu_420_p3");
    sc_trace(mVcdFile, select_ln28_3_reg_1068, "select_ln28_3_reg_1068");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter0, "ap_enable_reg_pp0_iter0");
    sc_trace(mVcdFile, select_ln28_3_reg_1068_pp0_iter1_reg, "select_ln28_3_reg_1068_pp0_iter1_reg");
    sc_trace(mVcdFile, select_ln28_3_reg_1068_pp0_iter2_reg, "select_ln28_3_reg_1068_pp0_iter2_reg");
    sc_trace(mVcdFile, zext_ln40_2_fu_426_p1, "zext_ln40_2_fu_426_p1");
    sc_trace(mVcdFile, zext_ln40_2_reg_1074, "zext_ln40_2_reg_1074");
    sc_trace(mVcdFile, mul_ln34_2_fu_429_p2, "mul_ln34_2_fu_429_p2");
    sc_trace(mVcdFile, mul_ln34_2_reg_1079, "mul_ln34_2_reg_1079");
    sc_trace(mVcdFile, trunc_ln28_fu_434_p1, "trunc_ln28_fu_434_p1");
    sc_trace(mVcdFile, trunc_ln28_reg_1085, "trunc_ln28_reg_1085");
    sc_trace(mVcdFile, trunc_ln28_reg_1085_pp0_iter1_reg, "trunc_ln28_reg_1085_pp0_iter1_reg");
    sc_trace(mVcdFile, icmp_ln23_1_fu_438_p2, "icmp_ln23_1_fu_438_p2");
    sc_trace(mVcdFile, icmp_ln23_1_reg_1093, "icmp_ln23_1_reg_1093");
    sc_trace(mVcdFile, mul_ln40_fu_443_p2, "mul_ln40_fu_443_p2");
    sc_trace(mVcdFile, mul_ln40_reg_1098, "mul_ln40_reg_1098");
    sc_trace(mVcdFile, select_ln28_8_fu_447_p3, "select_ln28_8_fu_447_p3");
    sc_trace(mVcdFile, select_ln28_8_reg_1104, "select_ln28_8_reg_1104");
    sc_trace(mVcdFile, out_h_fu_452_p2, "out_h_fu_452_p2");
    sc_trace(mVcdFile, out_h_reg_1112, "out_h_reg_1112");
    sc_trace(mVcdFile, tmp_0_0_fu_457_p2, "tmp_0_0_fu_457_p2");
    sc_trace(mVcdFile, tmp_0_0_reg_1118, "tmp_0_0_reg_1118");
    sc_trace(mVcdFile, tmp6_fu_461_p2, "tmp6_fu_461_p2");
    sc_trace(mVcdFile, tmp6_reg_1123, "tmp6_reg_1123");
    sc_trace(mVcdFile, add_ln21_fu_465_p2, "add_ln21_fu_465_p2");
    sc_trace(mVcdFile, add_ln21_reg_1128, "add_ln21_reg_1128");
    sc_trace(mVcdFile, mul_ln40_1_fu_476_p2, "mul_ln40_1_fu_476_p2");
    sc_trace(mVcdFile, mul_ln40_1_reg_1133, "mul_ln40_1_reg_1133");
    sc_trace(mVcdFile, out_w_0_mid2_fu_484_p3, "out_w_0_mid2_fu_484_p3");
    sc_trace(mVcdFile, out_w_0_mid2_reg_1139, "out_w_0_mid2_reg_1139");
    sc_trace(mVcdFile, zext_ln34_4_cast_mid_fu_492_p1, "zext_ln34_4_cast_mid_fu_492_p1");
    sc_trace(mVcdFile, zext_ln34_4_cast_mid_reg_1146, "zext_ln34_4_cast_mid_reg_1146");
    sc_trace(mVcdFile, tmp_0_0_mid1_fu_495_p2, "tmp_0_0_mid1_fu_495_p2");
    sc_trace(mVcdFile, tmp_0_0_mid1_reg_1151, "tmp_0_0_mid1_reg_1151");
    sc_trace(mVcdFile, select_ln22_fu_501_p3, "select_ln22_fu_501_p3");
    sc_trace(mVcdFile, select_ln22_reg_1156, "select_ln22_reg_1156");
    sc_trace(mVcdFile, tmp5_0_0_mid2_v_v_fu_516_p3, "tmp5_0_0_mid2_v_v_fu_516_p3");
    sc_trace(mVcdFile, tmp5_0_0_mid2_v_v_reg_1161, "tmp5_0_0_mid2_v_v_reg_1161");
    sc_trace(mVcdFile, tmp6_mid1_fu_522_p2, "tmp6_mid1_fu_522_p2");
    sc_trace(mVcdFile, tmp6_mid1_reg_1168, "tmp6_mid1_reg_1168");
    sc_trace(mVcdFile, select_ln22_1_fu_527_p3, "select_ln22_1_fu_527_p3");
    sc_trace(mVcdFile, select_ln22_1_reg_1173, "select_ln22_1_reg_1173");
    sc_trace(mVcdFile, tmp5_0_0_mid2_fu_541_p2, "tmp5_0_0_mid2_fu_541_p2");
    sc_trace(mVcdFile, tmp5_0_0_mid2_reg_1178, "tmp5_0_0_mid2_reg_1178");
    sc_trace(mVcdFile, tmp5_2_0_mid2_v_v_fu_546_p2, "tmp5_2_0_mid2_v_v_fu_546_p2");
    sc_trace(mVcdFile, tmp5_2_0_mid2_v_v_reg_1185, "tmp5_2_0_mid2_v_v_reg_1185");
    sc_trace(mVcdFile, tmp7_mid2_v_v_fu_551_p3, "tmp7_mid2_v_v_fu_551_p3");
    sc_trace(mVcdFile, tmp7_mid2_v_v_reg_1190, "tmp7_mid2_v_v_reg_1190");
    sc_trace(mVcdFile, out_w_fu_557_p2, "out_w_fu_557_p2");
    sc_trace(mVcdFile, out_w_reg_1195, "out_w_reg_1195");
    sc_trace(mVcdFile, add_ln28_fu_562_p2, "add_ln28_fu_562_p2");
    sc_trace(mVcdFile, add_ln28_reg_1201, "add_ln28_reg_1201");
    sc_trace(mVcdFile, xor_ln28_fu_567_p2, "xor_ln28_fu_567_p2");
    sc_trace(mVcdFile, xor_ln28_reg_1206, "xor_ln28_reg_1206");
    sc_trace(mVcdFile, add_ln28_5_fu_572_p2, "add_ln28_5_fu_572_p2");
    sc_trace(mVcdFile, add_ln28_5_reg_1211, "add_ln28_5_reg_1211");
    sc_trace(mVcdFile, tmp5_1_0_mid2_v_v_fu_577_p2, "tmp5_1_0_mid2_v_v_fu_577_p2");
    sc_trace(mVcdFile, tmp5_1_0_mid2_v_v_reg_1216, "tmp5_1_0_mid2_v_v_reg_1216");
    sc_trace(mVcdFile, tmp5_2_0_mid2_fu_585_p2, "tmp5_2_0_mid2_fu_585_p2");
    sc_trace(mVcdFile, tmp5_2_0_mid2_reg_1221, "tmp5_2_0_mid2_reg_1221");
    sc_trace(mVcdFile, zext_ln34_10_fu_590_p1, "zext_ln34_10_fu_590_p1");
    sc_trace(mVcdFile, zext_ln34_10_reg_1228, "zext_ln34_10_reg_1228");
    sc_trace(mVcdFile, add_ln34_fu_593_p2, "add_ln34_fu_593_p2");
    sc_trace(mVcdFile, add_ln34_reg_1235, "add_ln34_reg_1235");
    sc_trace(mVcdFile, kernel_load_reg_1240, "kernel_load_reg_1240");
    sc_trace(mVcdFile, kernel1_load_reg_1248, "kernel1_load_reg_1248");
    sc_trace(mVcdFile, kernel2_load_reg_1256, "kernel2_load_reg_1256");
    sc_trace(mVcdFile, zext_ln34_12_fu_598_p1, "zext_ln34_12_fu_598_p1");
    sc_trace(mVcdFile, zext_ln34_12_reg_1264, "zext_ln34_12_reg_1264");
    sc_trace(mVcdFile, add_ln34_4_fu_601_p2, "add_ln34_4_fu_601_p2");
    sc_trace(mVcdFile, add_ln34_4_reg_1270, "add_ln34_4_reg_1270");
    sc_trace(mVcdFile, tmp5_1_0_mid2_fu_609_p2, "tmp5_1_0_mid2_fu_609_p2");
    sc_trace(mVcdFile, tmp5_1_0_mid2_reg_1275, "tmp5_1_0_mid2_reg_1275");
    sc_trace(mVcdFile, add_ln34_5_fu_638_p2, "add_ln34_5_fu_638_p2");
    sc_trace(mVcdFile, add_ln34_5_reg_1292, "add_ln34_5_reg_1292");
    sc_trace(mVcdFile, add_ln34_10_fu_659_p2, "add_ln34_10_fu_659_p2");
    sc_trace(mVcdFile, add_ln34_10_reg_1297, "add_ln34_10_reg_1297");
    sc_trace(mVcdFile, add_ln34_11_fu_663_p2, "add_ln34_11_fu_663_p2");
    sc_trace(mVcdFile, add_ln34_11_reg_1302, "add_ln34_11_reg_1302");
    sc_trace(mVcdFile, zext_ln34_14_fu_667_p1, "zext_ln34_14_fu_667_p1");
    sc_trace(mVcdFile, zext_ln34_14_reg_1307, "zext_ln34_14_reg_1307");
    sc_trace(mVcdFile, add_ln34_6_fu_670_p2, "add_ln34_6_fu_670_p2");
    sc_trace(mVcdFile, add_ln34_6_reg_1312, "add_ln34_6_reg_1312");
    sc_trace(mVcdFile, add_ln34_12_fu_683_p2, "add_ln34_12_fu_683_p2");
    sc_trace(mVcdFile, add_ln34_12_reg_1327, "add_ln34_12_reg_1327");
    sc_trace(mVcdFile, grp_fu_618_p5, "grp_fu_618_p5");
    sc_trace(mVcdFile, tmp_s_reg_1332, "tmp_s_reg_1332");
    sc_trace(mVcdFile, grp_fu_630_p5, "grp_fu_630_p5");
    sc_trace(mVcdFile, tmp_1_reg_1337, "tmp_1_reg_1337");
    sc_trace(mVcdFile, grp_fu_643_p5, "grp_fu_643_p5");
    sc_trace(mVcdFile, tmp_2_reg_1347, "tmp_2_reg_1347");
    sc_trace(mVcdFile, add_ln34_7_fu_695_p2, "add_ln34_7_fu_695_p2");
    sc_trace(mVcdFile, add_ln34_7_reg_1352, "add_ln34_7_reg_1352");
    sc_trace(mVcdFile, grp_fu_651_p5, "grp_fu_651_p5");
    sc_trace(mVcdFile, tmp_3_reg_1357, "tmp_3_reg_1357");
    sc_trace(mVcdFile, add_ln34_8_fu_699_p2, "add_ln34_8_fu_699_p2");
    sc_trace(mVcdFile, add_ln34_8_reg_1362, "add_ln34_8_reg_1362");
    sc_trace(mVcdFile, add_ln34_9_fu_703_p2, "add_ln34_9_fu_703_p2");
    sc_trace(mVcdFile, add_ln34_9_reg_1367, "add_ln34_9_reg_1367");
    sc_trace(mVcdFile, grp_fu_903_p3, "grp_fu_903_p3");
    sc_trace(mVcdFile, add_ln40_reg_1377, "add_ln40_reg_1377");
    sc_trace(mVcdFile, add_ln40_reg_1377_pp0_iter2_reg, "add_ln40_reg_1377_pp0_iter2_reg");
    sc_trace(mVcdFile, sext_ln34_2_fu_715_p1, "sext_ln34_2_fu_715_p1");
    sc_trace(mVcdFile, sext_ln34_2_reg_1382, "sext_ln34_2_reg_1382");
    sc_trace(mVcdFile, mul_ln34_3_fu_909_p2, "mul_ln34_3_fu_909_p2");
    sc_trace(mVcdFile, mul_ln34_3_reg_1388, "mul_ln34_3_reg_1388");
    sc_trace(mVcdFile, sext_ln34_4_fu_722_p1, "sext_ln34_4_fu_722_p1");
    sc_trace(mVcdFile, sext_ln34_4_reg_1393, "sext_ln34_4_reg_1393");
    sc_trace(mVcdFile, mul_ln34_4_fu_915_p2, "mul_ln34_4_fu_915_p2");
    sc_trace(mVcdFile, mul_ln34_4_reg_1398, "mul_ln34_4_reg_1398");
    sc_trace(mVcdFile, trunc_ln_reg_1413, "trunc_ln_reg_1413");
    sc_trace(mVcdFile, trunc_ln40_s_reg_1418, "trunc_ln40_s_reg_1418");
    sc_trace(mVcdFile, sext_ln34_6_fu_751_p1, "sext_ln34_6_fu_751_p1");
    sc_trace(mVcdFile, sext_ln34_6_reg_1423, "sext_ln34_6_reg_1423");
    sc_trace(mVcdFile, sext_ln34_8_fu_754_p1, "sext_ln34_8_fu_754_p1");
    sc_trace(mVcdFile, sext_ln34_8_reg_1428, "sext_ln34_8_reg_1428");
    sc_trace(mVcdFile, mul_ln34_9_fu_921_p2, "mul_ln34_9_fu_921_p2");
    sc_trace(mVcdFile, mul_ln34_9_reg_1438, "mul_ln34_9_reg_1438");
    sc_trace(mVcdFile, mul_ln34_10_fu_927_p2, "mul_ln34_10_fu_927_p2");
    sc_trace(mVcdFile, mul_ln34_10_reg_1443, "mul_ln34_10_reg_1443");
    sc_trace(mVcdFile, mul_ln34_5_fu_933_p2, "mul_ln34_5_fu_933_p2");
    sc_trace(mVcdFile, mul_ln34_5_reg_1453, "mul_ln34_5_reg_1453");
    sc_trace(mVcdFile, trunc_ln40_5_reg_1458, "trunc_ln40_5_reg_1458");
    sc_trace(mVcdFile, trunc_ln40_6_reg_1463, "trunc_ln40_6_reg_1463");
    sc_trace(mVcdFile, mul_ln34_11_fu_938_p2, "mul_ln34_11_fu_938_p2");
    sc_trace(mVcdFile, mul_ln34_11_reg_1468, "mul_ln34_11_reg_1468");
    sc_trace(mVcdFile, bias_load_reg_1473, "bias_load_reg_1473");
    sc_trace(mVcdFile, trunc_ln40_1_reg_1478, "trunc_ln40_1_reg_1478");
    sc_trace(mVcdFile, mul_ln34_6_fu_943_p2, "mul_ln34_6_fu_943_p2");
    sc_trace(mVcdFile, mul_ln34_6_reg_1483, "mul_ln34_6_reg_1483");
    sc_trace(mVcdFile, mul_ln34_7_fu_948_p2, "mul_ln34_7_fu_948_p2");
    sc_trace(mVcdFile, mul_ln34_7_reg_1488, "mul_ln34_7_reg_1488");
    sc_trace(mVcdFile, add_ln40_7_fu_830_p2, "add_ln40_7_fu_830_p2");
    sc_trace(mVcdFile, add_ln40_7_reg_1493, "add_ln40_7_reg_1493");
    sc_trace(mVcdFile, trunc_ln40_3_reg_1498, "trunc_ln40_3_reg_1498");
    sc_trace(mVcdFile, mul_ln34_8_fu_953_p2, "mul_ln34_8_fu_953_p2");
    sc_trace(mVcdFile, mul_ln34_8_reg_1503, "mul_ln34_8_reg_1503");
    sc_trace(mVcdFile, add_ln40_1_fu_857_p2, "add_ln40_1_fu_857_p2");
    sc_trace(mVcdFile, add_ln40_1_reg_1508, "add_ln40_1_reg_1508");
    sc_trace(mVcdFile, add_ln40_3_fu_866_p2, "add_ln40_3_fu_866_p2");
    sc_trace(mVcdFile, add_ln40_3_reg_1513, "add_ln40_3_reg_1513");
    sc_trace(mVcdFile, add_ln40_8_fu_885_p2, "add_ln40_8_fu_885_p2");
    sc_trace(mVcdFile, add_ln40_8_reg_1518, "add_ln40_8_reg_1518");
    sc_trace(mVcdFile, add_ln40_9_fu_894_p2, "add_ln40_9_fu_894_p2");
    sc_trace(mVcdFile, add_ln40_9_reg_1523, "add_ln40_9_reg_1523");
    sc_trace(mVcdFile, ap_block_pp0_stage3_subdone, "ap_block_pp0_stage3_subdone");
    sc_trace(mVcdFile, ap_condition_pp0_exit_iter0_state5, "ap_condition_pp0_exit_iter0_state5");
    sc_trace(mVcdFile, ap_block_pp0_stage4_subdone, "ap_block_pp0_stage4_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage2_subdone, "ap_block_pp0_stage2_subdone");
    sc_trace(mVcdFile, ap_enable_reg_pp0_iter3, "ap_enable_reg_pp0_iter3");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten39_phi_fu_258_p4, "ap_phi_mux_indvar_flatten39_phi_fu_258_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage0, "ap_block_pp0_stage0");
    sc_trace(mVcdFile, ap_phi_mux_out_d_0_phi_fu_270_p4, "ap_phi_mux_out_d_0_phi_fu_270_p4");
    sc_trace(mVcdFile, ap_phi_mux_indvar_flatten_phi_fu_282_p4, "ap_phi_mux_indvar_flatten_phi_fu_282_p4");
    sc_trace(mVcdFile, ap_phi_mux_out_h_0_phi_fu_293_p4, "ap_phi_mux_out_h_0_phi_fu_293_p4");
    sc_trace(mVcdFile, ap_block_pp0_stage1, "ap_block_pp0_stage1");
    sc_trace(mVcdFile, ap_phi_mux_out_w_0_phi_fu_304_p4, "ap_phi_mux_out_w_0_phi_fu_304_p4");
    sc_trace(mVcdFile, zext_ln34_11_fu_614_p1, "zext_ln34_11_fu_614_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage2, "ap_block_pp0_stage2");
    sc_trace(mVcdFile, zext_ln34_13_fu_626_p1, "zext_ln34_13_fu_626_p1");
    sc_trace(mVcdFile, zext_ln34_19_fu_675_p1, "zext_ln34_19_fu_675_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage3, "ap_block_pp0_stage3");
    sc_trace(mVcdFile, zext_ln34_20_fu_679_p1, "zext_ln34_20_fu_679_p1");
    sc_trace(mVcdFile, zext_ln34_15_fu_691_p1, "zext_ln34_15_fu_691_p1");
    sc_trace(mVcdFile, ap_block_pp0_stage4, "ap_block_pp0_stage4");
    sc_trace(mVcdFile, zext_ln34_21_fu_707_p1, "zext_ln34_21_fu_707_p1");
    sc_trace(mVcdFile, zext_ln34_16_fu_725_p1, "zext_ln34_16_fu_725_p1");
    sc_trace(mVcdFile, zext_ln34_17_fu_729_p1, "zext_ln34_17_fu_729_p1");
    sc_trace(mVcdFile, zext_ln34_18_fu_757_p1, "zext_ln34_18_fu_757_p1");
    sc_trace(mVcdFile, zext_ln28_fu_769_p1, "zext_ln28_fu_769_p1");
    sc_trace(mVcdFile, zext_ln40_3_fu_899_p1, "zext_ln40_3_fu_899_p1");
    sc_trace(mVcdFile, sext_ln34_14_fu_322_p1, "sext_ln34_14_fu_322_p1");
    sc_trace(mVcdFile, empty_46_fu_346_p1, "empty_46_fu_346_p1");
    sc_trace(mVcdFile, mul_ln5_fu_358_p0, "mul_ln5_fu_358_p0");
    sc_trace(mVcdFile, mul_ln5_fu_358_p1, "mul_ln5_fu_358_p1");
    sc_trace(mVcdFile, mul_ln34_fu_382_p0, "mul_ln34_fu_382_p0");
    sc_trace(mVcdFile, mul_ln34_fu_382_p1, "mul_ln34_fu_382_p1");
    sc_trace(mVcdFile, mul_ln34_2_fu_429_p0, "mul_ln34_2_fu_429_p0");
    sc_trace(mVcdFile, mul_ln34_2_fu_429_p1, "mul_ln34_2_fu_429_p1");
    sc_trace(mVcdFile, mul_ln40_fu_443_p0, "mul_ln40_fu_443_p0");
    sc_trace(mVcdFile, mul_ln40_fu_443_p1, "mul_ln40_fu_443_p1");
    sc_trace(mVcdFile, mul_ln40_1_fu_476_p0, "mul_ln40_1_fu_476_p0");
    sc_trace(mVcdFile, mul_ln40_1_fu_476_p1, "mul_ln40_1_fu_476_p1");
    sc_trace(mVcdFile, empty_48_fu_480_p2, "empty_48_fu_480_p2");
    sc_trace(mVcdFile, select_ln28_4_fu_471_p3, "select_ln28_4_fu_471_p3");
    sc_trace(mVcdFile, select_ln28_6_fu_511_p3, "select_ln28_6_fu_511_p3");
    sc_trace(mVcdFile, select_ln28_5_fu_506_p3, "select_ln28_5_fu_506_p3");
    sc_trace(mVcdFile, tmp5_0_0_mid2_fu_541_p0, "tmp5_0_0_mid2_fu_541_p0");
    sc_trace(mVcdFile, tmp5_0_0_mid2_fu_541_p1, "tmp5_0_0_mid2_fu_541_p1");
    sc_trace(mVcdFile, select_ln28_7_fu_533_p3, "select_ln28_7_fu_533_p3");
    sc_trace(mVcdFile, tmp5_2_0_mid2_fu_585_p0, "tmp5_2_0_mid2_fu_585_p0");
    sc_trace(mVcdFile, tmp5_2_0_mid2_fu_585_p1, "tmp5_2_0_mid2_fu_585_p1");
    sc_trace(mVcdFile, tmp5_1_0_mid2_fu_609_p0, "tmp5_1_0_mid2_fu_609_p0");
    sc_trace(mVcdFile, tmp5_1_0_mid2_fu_609_p1, "tmp5_1_0_mid2_fu_609_p1");
    sc_trace(mVcdFile, trunc_ln40_7_fu_816_p4, "trunc_ln40_7_fu_816_p4");
    sc_trace(mVcdFile, add_ln40_6_fu_825_p2, "add_ln40_6_fu_825_p2");
    sc_trace(mVcdFile, trunc_ln40_2_fu_835_p4, "trunc_ln40_2_fu_835_p4");
    sc_trace(mVcdFile, add_ln40_2_fu_861_p2, "add_ln40_2_fu_861_p2");
    sc_trace(mVcdFile, trunc_ln40_4_fu_871_p4, "trunc_ln40_4_fu_871_p4");
    sc_trace(mVcdFile, add_ln40_5_fu_880_p2, "add_ln40_5_fu_880_p2");
    sc_trace(mVcdFile, add_ln40_4_fu_890_p2, "add_ln40_4_fu_890_p2");
    sc_trace(mVcdFile, grp_fu_903_p0, "grp_fu_903_p0");
    sc_trace(mVcdFile, grp_fu_903_p1, "grp_fu_903_p1");
    sc_trace(mVcdFile, grp_fu_903_p2, "grp_fu_903_p2");
    sc_trace(mVcdFile, mul_ln34_5_fu_933_p1, "mul_ln34_5_fu_933_p1");
    sc_trace(mVcdFile, mul_ln34_11_fu_938_p1, "mul_ln34_11_fu_938_p1");
    sc_trace(mVcdFile, mul_ln34_6_fu_943_p1, "mul_ln34_6_fu_943_p1");
    sc_trace(mVcdFile, mul_ln34_7_fu_948_p1, "mul_ln34_7_fu_948_p1");
    sc_trace(mVcdFile, mul_ln34_8_fu_953_p1, "mul_ln34_8_fu_953_p1");
    sc_trace(mVcdFile, ap_CS_fsm_state20, "ap_CS_fsm_state20");
    sc_trace(mVcdFile, ap_NS_fsm, "ap_NS_fsm");
    sc_trace(mVcdFile, ap_block_pp0_stage0_subdone, "ap_block_pp0_stage0_subdone");
    sc_trace(mVcdFile, ap_block_pp0_stage1_subdone, "ap_block_pp0_stage1_subdone");
    sc_trace(mVcdFile, ap_idle_pp0, "ap_idle_pp0");
    sc_trace(mVcdFile, ap_enable_pp0, "ap_enable_pp0");
    sc_trace(mVcdFile, grp_fu_903_p10, "grp_fu_903_p10");
    sc_trace(mVcdFile, mul_ln34_2_fu_429_p10, "mul_ln34_2_fu_429_p10");
    sc_trace(mVcdFile, mul_ln34_fu_382_p00, "mul_ln34_fu_382_p00");
    sc_trace(mVcdFile, mul_ln5_fu_358_p00, "mul_ln5_fu_358_p00");
    sc_trace(mVcdFile, mul_ln5_fu_358_p10, "mul_ln5_fu_358_p10");
    sc_trace(mVcdFile, tmp5_0_0_mid2_fu_541_p10, "tmp5_0_0_mid2_fu_541_p10");
    sc_trace(mVcdFile, tmp5_1_0_mid2_fu_609_p10, "tmp5_1_0_mid2_fu_609_p10");
    sc_trace(mVcdFile, tmp5_2_0_mid2_fu_585_p10, "tmp5_2_0_mid2_fu_585_p10");
#endif

    }
}

depthwise_conv2d_fix_2::~depthwise_conv2d_fix_2() {
    if (mVcdFile) 
        sc_close_vcd_trace_file(mVcdFile);

    delete network_mux_32_16_3_1_x_U41;
    delete network_mux_32_16_3_1_x_U42;
    delete network_mux_32_16_3_1_x_U43;
    delete network_mux_32_16_3_1_x_U44;
    delete network_mac_muladd_6ns_9ns_5ns_14_1_1_U45;
    delete network_mul_mul_16s_16s_30_1_1_U46;
    delete network_mul_mul_16s_16s_30_1_1_U47;
    delete network_mul_mul_16s_16s_30_1_1_U48;
    delete network_mul_mul_16s_16s_30_1_1_U49;
    delete network_mul_mul_16s_16s_30_1_1_U50;
    delete network_mul_mul_16s_16s_30_1_1_U51;
    delete network_mul_mul_16s_16s_30_1_1_U52;
    delete network_mul_mul_16s_16s_30_1_1_U53;
    delete network_mul_mul_16s_16s_30_1_1_U54;
}

void depthwise_conv2d_fix_2::thread_ap_var_for_const0() {
    ap_var_for_const0 = ap_const_logic_1;
}

void depthwise_conv2d_fix_2::thread_ap_clk_no_reset_() {
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_CS_fsm = ap_ST_fsm_state1;
    } else {
        ap_CS_fsm = ap_NS_fsm.read();
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter0 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0) && 
             esl_seteq<1,1,1>(ap_const_logic_1, ap_condition_pp0_exit_iter0_state5.read()))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_0;
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter0 = ap_const_logic_1;
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter1 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter1 = ap_enable_reg_pp0_iter0.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter2 = ap_const_logic_0;
    } else {
        if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
             esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0))) {
            ap_enable_reg_pp0_iter2 = ap_enable_reg_pp0_iter1.read();
        }
    }
    if ( ap_rst.read() == ap_const_logic_1) {
        ap_enable_reg_pp0_iter3 = ap_const_logic_0;
    } else {
        if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) || 
             (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
              esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0)))) {
            ap_enable_reg_pp0_iter3 = ap_enable_reg_pp0_iter2.read();
        } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                    esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
            ap_enable_reg_pp0_iter3 = ap_const_logic_0;
        }
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0))) {
        indvar_flatten39_reg_254 = add_ln21_reg_1128.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten39_reg_254 = ap_const_lv14_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0))) {
        indvar_flatten_reg_278 = select_ln22_1_reg_1173.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        indvar_flatten_reg_278 = ap_const_lv10_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0))) {
        out_d_0_reg_266 = select_ln28_3_reg_1068.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_d_0_reg_266 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1028_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        out_h_0_reg_289 = select_ln22_reg_1156.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_h_0_reg_289 = ap_const_lv5_0;
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1028_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        out_w_0_reg_300 = out_w_reg_1195.read();
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && 
                esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        out_w_0_reg_300 = ap_const_lv5_0;
    }
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1028_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1028_pp0_iter2_reg.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)))) {
        reg_312 = input_r_q0.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(icmp_ln21_reg_1028_pp0_iter1_reg.read(), ap_const_lv1_0)) || 
                (esl_seteq<1,1,1>(icmp_ln21_reg_1028_pp0_iter1_reg.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1028_pp0_iter2_reg.read())))) {
        reg_312 = input_r_q1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1028_pp0_iter2_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        reg_317 = input_r_q1.read();
    } else if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(icmp_ln21_reg_1028_pp0_iter1_reg.read(), ap_const_lv1_0)) || 
                (esl_seteq<1,1,1>(icmp_ln21_reg_1028_pp0_iter1_reg.read(), ap_const_lv1_0) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
                (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                 esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
                 esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && 
                 esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1028_pp0_iter2_reg.read())))) {
        reg_317 = input_r_q0.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        add_ln21_reg_1128 = add_ln21_fu_465_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_fu_387_p2.read()))) {
        add_ln22_1_reg_1051 = add_ln22_1_fu_403_p2.read();
        icmp_ln22_reg_1038 = icmp_ln22_fu_398_p2.read();
        out_d_reg_1032 = out_d_fu_392_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln21_reg_1028_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        add_ln28_5_reg_1211 = add_ln28_5_fu_572_p2.read();
        add_ln28_reg_1201 = add_ln28_fu_562_p2.read();
        add_ln34_4_reg_1270 = add_ln34_4_fu_601_p2.read();
        add_ln34_reg_1235 = add_ln34_fu_593_p2.read();
        kernel1_load_reg_1248 = kernel1_q0.read();
        kernel2_load_reg_1256 = kernel2_q0.read();
        kernel_load_reg_1240 = kernel_q0.read();
        tmp5_1_0_mid2_v_v_reg_1216 = tmp5_1_0_mid2_v_v_fu_577_p2.read();
        tmp5_2_0_mid2_reg_1221 = tmp5_2_0_mid2_fu_585_p2.read();
        xor_ln28_reg_1206 = xor_ln28_fu_567_p2.read();
        zext_ln34_10_reg_1228 = zext_ln34_10_fu_590_p1.read();
        zext_ln34_12_reg_1264 = zext_ln34_12_fu_598_p1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln21_reg_1028_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        add_ln34_10_reg_1297 = add_ln34_10_fu_659_p2.read();
        add_ln34_11_reg_1302 = add_ln34_11_fu_663_p2.read();
        add_ln34_5_reg_1292 = add_ln34_5_fu_638_p2.read();
        tmp5_1_0_mid2_reg_1275 = tmp5_1_0_mid2_fu_609_p2.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln21_reg_1028_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        add_ln34_12_reg_1327 = add_ln34_12_fu_683_p2.read();
        add_ln34_6_reg_1312 = add_ln34_6_fu_670_p2.read();
        zext_ln34_14_reg_1307 = zext_ln34_14_fu_667_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        add_ln34_7_reg_1352 = add_ln34_7_fu_695_p2.read();
        add_ln34_8_reg_1362 = add_ln34_8_fu_699_p2.read();
        add_ln34_9_reg_1367 = add_ln34_9_fu_703_p2.read();
        tmp_1_reg_1337 = grp_fu_630_p5.read();
        tmp_2_reg_1347 = grp_fu_643_p5.read();
        tmp_3_reg_1357 = grp_fu_651_p5.read();
        tmp_s_reg_1332 = grp_fu_618_p5.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1028_pp0_iter2_reg.read()))) {
        add_ln40_1_reg_1508 = add_ln40_1_fu_857_p2.read();
        add_ln40_3_reg_1513 = add_ln40_3_fu_866_p2.read();
        mul_ln34_8_reg_1503 = mul_ln34_8_fu_953_p2.read();
        trunc_ln40_3_reg_1498 = mul_ln34_7_reg_1488.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1028_pp0_iter2_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0))) {
        add_ln40_7_reg_1493 = add_ln40_7_fu_830_p2.read();
        bias_load_reg_1473 = bias_q0.read();
        mul_ln34_6_reg_1483 = mul_ln34_6_fu_943_p2.read();
        mul_ln34_7_reg_1488 = mul_ln34_7_fu_948_p2.read();
        trunc_ln40_1_reg_1478 = mul_ln34_5_reg_1453.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1028_pp0_iter2_reg.read()))) {
        add_ln40_8_reg_1518 = add_ln40_8_fu_885_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1028_pp0_iter3_reg.read()))) {
        add_ln40_9_reg_1523 = add_ln40_9_fu_894_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028_pp0_iter1_reg.read(), ap_const_lv1_0))) {
        add_ln40_reg_1377 = grp_fu_903_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0))) {
        add_ln40_reg_1377_pp0_iter2_reg = add_ln40_reg_1377.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
        empty_reg_997 = empty_fu_342_p1.read();
        icmp_ln23_reg_1012 = icmp_ln23_fu_372_p2.read();
        mul_ln5_reg_1002 = mul_ln5_fu_358_p2.read();
        tmp_4_reg_1007 = tmp_4_fu_364_p3.read();
        zext_ln34_2_cast14_reg_979 = zext_ln34_2_cast14_fu_330_p1.read();
        zext_ln34_reg_973 = zext_ln34_fu_326_p1.read();
        zext_ln40_1_cast_reg_992 = zext_ln40_1_cast_fu_338_p1.read();
        zext_ln40_reg_986 = zext_ln40_fu_334_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        icmp_ln21_reg_1028 = icmp_ln21_fu_387_p2.read();
        icmp_ln21_reg_1028_pp0_iter1_reg = icmp_ln21_reg_1028.read();
        icmp_ln21_reg_1028_pp0_iter2_reg = icmp_ln21_reg_1028_pp0_iter1_reg.read();
        icmp_ln21_reg_1028_pp0_iter3_reg = icmp_ln21_reg_1028_pp0_iter2_reg.read();
        mul_ln34_reg_1022 = mul_ln34_fu_382_p2.read();
        zext_ln40_1_reg_1017 = zext_ln40_1_fu_378_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1038.read()))) {
        icmp_ln23_1_reg_1093 = icmp_ln23_1_fu_438_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1028_pp0_iter2_reg.read()))) {
        mul_ln34_10_reg_1443 = mul_ln34_10_fu_927_p2.read();
        mul_ln34_9_reg_1438 = mul_ln34_9_fu_921_p2.read();
        sext_ln34_6_reg_1423 = sext_ln34_6_fu_751_p1.read();
        sext_ln34_8_reg_1428 = sext_ln34_8_fu_754_p1.read();
        trunc_ln40_s_reg_1418 = mul_ln34_4_reg_1398.read().range(29, 14);
        trunc_ln_reg_1413 = mul_ln34_3_reg_1388.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1028_pp0_iter2_reg.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        mul_ln34_11_reg_1468 = mul_ln34_11_fu_938_p2.read();
        mul_ln34_5_reg_1453 = mul_ln34_5_fu_933_p2.read();
        trunc_ln40_5_reg_1458 = mul_ln34_9_reg_1438.read().range(29, 14);
        trunc_ln40_6_reg_1463 = mul_ln34_10_reg_1443.read().range(29, 14);
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0))) {
        mul_ln34_2_reg_1079 = mul_ln34_2_fu_429_p2.read();
        select_ln28_reg_1062 = select_ln28_fu_413_p3.read();
        trunc_ln28_reg_1085 = trunc_ln28_fu_434_p1.read();
        zext_ln40_2_reg_1074 = zext_ln40_2_fu_426_p1.read();
    }
    if ((esl_seteq<1,1,1>(icmp_ln21_reg_1028_pp0_iter1_reg.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        mul_ln34_3_reg_1388 = mul_ln34_3_fu_909_p2.read();
        mul_ln34_4_reg_1398 = mul_ln34_4_fu_915_p2.read();
        sext_ln34_2_reg_1382 = sext_ln34_2_fu_715_p1.read();
        sext_ln34_4_reg_1393 = sext_ln34_4_fu_722_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0))) {
        mul_ln40_1_reg_1133 = mul_ln40_1_fu_476_p2.read();
        out_w_0_mid2_reg_1139 = out_w_0_mid2_fu_484_p3.read();
        zext_ln34_4_cast_mid_reg_1146 = zext_ln34_4_cast_mid_fu_492_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        mul_ln40_reg_1098 = mul_ln40_fu_443_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0))) {
        out_h_reg_1112 = out_h_fu_452_p2.read();
        select_ln28_8_reg_1104 = select_ln28_8_fu_447_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0))) {
        out_w_reg_1195 = out_w_fu_557_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        select_ln22_1_reg_1173 = select_ln22_1_fu_527_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        select_ln22_reg_1156 = select_ln22_fu_501_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()))) {
        select_ln28_3_reg_1068 = select_ln28_3_fu_420_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0))) {
        select_ln28_3_reg_1068_pp0_iter1_reg = select_ln28_3_reg_1068.read();
        select_ln28_3_reg_1068_pp0_iter2_reg = select_ln28_3_reg_1068_pp0_iter1_reg.read();
        trunc_ln28_reg_1085_pp0_iter1_reg = trunc_ln28_reg_1085.read();
        zext_ln34_4_cast_reg_1056 = zext_ln34_4_cast_fu_409_p1.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0))) {
        tmp5_0_0_mid2_reg_1178 = tmp5_0_0_mid2_fu_541_p2.read();
        tmp5_2_0_mid2_v_v_reg_1185 = tmp5_2_0_mid2_v_v_fu_546_p2.read();
        tmp7_mid2_v_v_reg_1190 = tmp7_mid2_v_v_fu_551_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0))) {
        tmp5_0_0_mid2_v_v_reg_1161 = tmp5_0_0_mid2_v_v_fu_516_p3.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(select_ln28_8_reg_1104.read(), ap_const_lv1_1))) {
        tmp6_mid1_reg_1168 = tmp6_mid1_fu_522_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln22_reg_1038.read()) && esl_seteq<1,1,1>(ap_const_lv1_0, select_ln28_8_reg_1104.read()))) {
        tmp6_reg_1123 = tmp6_fu_461_p2.read();
        tmp_0_0_reg_1118 = tmp_0_0_fu_457_p2.read();
    }
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0) && esl_seteq<1,1,1>(select_ln28_8_reg_1104.read(), ap_const_lv1_1))) {
        tmp_0_0_mid1_reg_1151 = tmp_0_0_mid1_fu_495_p2.read();
    }
}

void depthwise_conv2d_fix_2::thread_add_ln21_fu_465_p2() {
    add_ln21_fu_465_p2 = (!indvar_flatten39_reg_254.read().is_01() || !ap_const_lv14_1.is_01())? sc_lv<14>(): (sc_biguint<14>(indvar_flatten39_reg_254.read()) + sc_biguint<14>(ap_const_lv14_1));
}

void depthwise_conv2d_fix_2::thread_add_ln22_1_fu_403_p2() {
    add_ln22_1_fu_403_p2 = (!ap_const_lv10_1.is_01() || !ap_phi_mux_indvar_flatten_phi_fu_282_p4.read().is_01())? sc_lv<10>(): (sc_biguint<10>(ap_const_lv10_1) + sc_biguint<10>(ap_phi_mux_indvar_flatten_phi_fu_282_p4.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln28_5_fu_572_p2() {
    add_ln28_5_fu_572_p2 = (!ap_const_lv2_3.is_01() || !trunc_ln28_reg_1085.read().is_01())? sc_lv<2>(): (sc_bigint<2>(ap_const_lv2_3) + sc_biguint<2>(trunc_ln28_reg_1085.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln28_fu_562_p2() {
    add_ln28_fu_562_p2 = (!ap_const_lv2_1.is_01() || !trunc_ln28_reg_1085.read().is_01())? sc_lv<2>(): (sc_biguint<2>(ap_const_lv2_1) + sc_biguint<2>(trunc_ln28_reg_1085.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln34_10_fu_659_p2() {
    add_ln34_10_fu_659_p2 = (!tmp5_2_0_mid2_reg_1221.read().is_01() || !zext_ln34_10_reg_1228.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_2_0_mid2_reg_1221.read()) + sc_biguint<14>(zext_ln34_10_reg_1228.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln34_11_fu_663_p2() {
    add_ln34_11_fu_663_p2 = (!tmp5_2_0_mid2_reg_1221.read().is_01() || !zext_ln34_12_reg_1264.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_2_0_mid2_reg_1221.read()) + sc_biguint<14>(zext_ln34_12_reg_1264.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln34_12_fu_683_p2() {
    add_ln34_12_fu_683_p2 = (!tmp5_2_0_mid2_reg_1221.read().is_01() || !zext_ln34_14_fu_667_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_2_0_mid2_reg_1221.read()) + sc_biguint<14>(zext_ln34_14_fu_667_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln34_4_fu_601_p2() {
    add_ln34_4_fu_601_p2 = (!tmp5_0_0_mid2_reg_1178.read().is_01() || !zext_ln34_12_fu_598_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_0_0_mid2_reg_1178.read()) + sc_biguint<14>(zext_ln34_12_fu_598_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln34_5_fu_638_p2() {
    add_ln34_5_fu_638_p2 = (!ap_const_lv5_2.is_01() || !out_w_0_mid2_reg_1139.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_2) + sc_biguint<5>(out_w_0_mid2_reg_1139.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln34_6_fu_670_p2() {
    add_ln34_6_fu_670_p2 = (!tmp5_0_0_mid2_reg_1178.read().is_01() || !zext_ln34_14_fu_667_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_0_0_mid2_reg_1178.read()) + sc_biguint<14>(zext_ln34_14_fu_667_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln34_7_fu_695_p2() {
    add_ln34_7_fu_695_p2 = (!tmp5_1_0_mid2_reg_1275.read().is_01() || !zext_ln34_10_reg_1228.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_1_0_mid2_reg_1275.read()) + sc_biguint<14>(zext_ln34_10_reg_1228.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln34_8_fu_699_p2() {
    add_ln34_8_fu_699_p2 = (!tmp5_1_0_mid2_reg_1275.read().is_01() || !zext_ln34_12_reg_1264.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_1_0_mid2_reg_1275.read()) + sc_biguint<14>(zext_ln34_12_reg_1264.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln34_9_fu_703_p2() {
    add_ln34_9_fu_703_p2 = (!tmp5_1_0_mid2_reg_1275.read().is_01() || !zext_ln34_14_reg_1307.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_1_0_mid2_reg_1275.read()) + sc_biguint<14>(zext_ln34_14_reg_1307.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln34_fu_593_p2() {
    add_ln34_fu_593_p2 = (!tmp5_0_0_mid2_reg_1178.read().is_01() || !zext_ln34_10_fu_590_p1.read().is_01())? sc_lv<14>(): (sc_biguint<14>(tmp5_0_0_mid2_reg_1178.read()) + sc_biguint<14>(zext_ln34_10_fu_590_p1.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_1_fu_857_p2() {
    add_ln40_1_fu_857_p2 = (!bias_load_reg_1473.read().is_01() || !trunc_ln_reg_1413.read().is_01())? sc_lv<16>(): (sc_biguint<16>(bias_load_reg_1473.read()) + sc_biguint<16>(trunc_ln_reg_1413.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_2_fu_861_p2() {
    add_ln40_2_fu_861_p2 = (!trunc_ln40_1_reg_1478.read().is_01() || !trunc_ln40_2_fu_835_p4.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln40_1_reg_1478.read()) + sc_biguint<16>(trunc_ln40_2_fu_835_p4.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_3_fu_866_p2() {
    add_ln40_3_fu_866_p2 = (!add_ln40_2_fu_861_p2.read().is_01() || !trunc_ln40_s_reg_1418.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln40_2_fu_861_p2.read()) + sc_biguint<16>(trunc_ln40_s_reg_1418.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_4_fu_890_p2() {
    add_ln40_4_fu_890_p2 = (!add_ln40_3_reg_1513.read().is_01() || !add_ln40_1_reg_1508.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln40_3_reg_1513.read()) + sc_biguint<16>(add_ln40_1_reg_1508.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_5_fu_880_p2() {
    add_ln40_5_fu_880_p2 = (!trunc_ln40_3_reg_1498.read().is_01() || !trunc_ln40_4_fu_871_p4.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln40_3_reg_1498.read()) + sc_biguint<16>(trunc_ln40_4_fu_871_p4.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_6_fu_825_p2() {
    add_ln40_6_fu_825_p2 = (!trunc_ln40_6_reg_1463.read().is_01() || !trunc_ln40_7_fu_816_p4.read().is_01())? sc_lv<16>(): (sc_biguint<16>(trunc_ln40_6_reg_1463.read()) + sc_biguint<16>(trunc_ln40_7_fu_816_p4.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_7_fu_830_p2() {
    add_ln40_7_fu_830_p2 = (!add_ln40_6_fu_825_p2.read().is_01() || !trunc_ln40_5_reg_1458.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln40_6_fu_825_p2.read()) + sc_biguint<16>(trunc_ln40_5_reg_1458.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_8_fu_885_p2() {
    add_ln40_8_fu_885_p2 = (!add_ln40_7_reg_1493.read().is_01() || !add_ln40_5_fu_880_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln40_7_reg_1493.read()) + sc_biguint<16>(add_ln40_5_fu_880_p2.read()));
}

void depthwise_conv2d_fix_2::thread_add_ln40_9_fu_894_p2() {
    add_ln40_9_fu_894_p2 = (!add_ln40_8_reg_1518.read().is_01() || !add_ln40_4_fu_890_p2.read().is_01())? sc_lv<16>(): (sc_biguint<16>(add_ln40_8_reg_1518.read()) + sc_biguint<16>(add_ln40_4_fu_890_p2.read()));
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage0() {
    ap_CS_fsm_pp0_stage0 = ap_CS_fsm.read()[1];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage1() {
    ap_CS_fsm_pp0_stage1 = ap_CS_fsm.read()[2];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage2() {
    ap_CS_fsm_pp0_stage2 = ap_CS_fsm.read()[3];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage3() {
    ap_CS_fsm_pp0_stage3 = ap_CS_fsm.read()[4];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_pp0_stage4() {
    ap_CS_fsm_pp0_stage4 = ap_CS_fsm.read()[5];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state1() {
    ap_CS_fsm_state1 = ap_CS_fsm.read()[0];
}

void depthwise_conv2d_fix_2::thread_ap_CS_fsm_state20() {
    ap_CS_fsm_state20 = ap_CS_fsm.read()[6];
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage0() {
    ap_block_pp0_stage0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage0_11001() {
    ap_block_pp0_stage0_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage0_subdone() {
    ap_block_pp0_stage0_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage1() {
    ap_block_pp0_stage1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage1_11001() {
    ap_block_pp0_stage1_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage1_subdone() {
    ap_block_pp0_stage1_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage2() {
    ap_block_pp0_stage2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage2_11001() {
    ap_block_pp0_stage2_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage2_subdone() {
    ap_block_pp0_stage2_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage3() {
    ap_block_pp0_stage3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage3_11001() {
    ap_block_pp0_stage3_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage3_subdone() {
    ap_block_pp0_stage3_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage4() {
    ap_block_pp0_stage4 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage4_11001() {
    ap_block_pp0_stage4_11001 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_pp0_stage4_subdone() {
    ap_block_pp0_stage4_subdone = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state10_pp0_stage3_iter1() {
    ap_block_state10_pp0_stage3_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state11_pp0_stage4_iter1() {
    ap_block_state11_pp0_stage4_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state12_pp0_stage0_iter2() {
    ap_block_state12_pp0_stage0_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state13_pp0_stage1_iter2() {
    ap_block_state13_pp0_stage1_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state14_pp0_stage2_iter2() {
    ap_block_state14_pp0_stage2_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state15_pp0_stage3_iter2() {
    ap_block_state15_pp0_stage3_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state16_pp0_stage4_iter2() {
    ap_block_state16_pp0_stage4_iter2 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state17_pp0_stage0_iter3() {
    ap_block_state17_pp0_stage0_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state18_pp0_stage1_iter3() {
    ap_block_state18_pp0_stage1_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state19_pp0_stage2_iter3() {
    ap_block_state19_pp0_stage2_iter3 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state2_pp0_stage0_iter0() {
    ap_block_state2_pp0_stage0_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state3_pp0_stage1_iter0() {
    ap_block_state3_pp0_stage1_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state4_pp0_stage2_iter0() {
    ap_block_state4_pp0_stage2_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state5_pp0_stage3_iter0() {
    ap_block_state5_pp0_stage3_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state6_pp0_stage4_iter0() {
    ap_block_state6_pp0_stage4_iter0 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state7_pp0_stage0_iter1() {
    ap_block_state7_pp0_stage0_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state8_pp0_stage1_iter1() {
    ap_block_state8_pp0_stage1_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_block_state9_pp0_stage2_iter1() {
    ap_block_state9_pp0_stage2_iter1 = !esl_seteq<1,1,1>(ap_const_boolean_1, ap_const_boolean_1);
}

void depthwise_conv2d_fix_2::thread_ap_condition_pp0_exit_iter0_state5() {
    if (esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_1)) {
        ap_condition_pp0_exit_iter0_state5 = ap_const_logic_1;
    } else {
        ap_condition_pp0_exit_iter0_state5 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_done() {
    if (((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read())) || 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read()))) {
        ap_done = ap_const_logic_1;
    } else {
        ap_done = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_enable_pp0() {
    ap_enable_pp0 = (ap_idle_pp0.read() ^ ap_const_logic_1);
}

void depthwise_conv2d_fix_2::thread_ap_idle() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_start.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()))) {
        ap_idle = ap_const_logic_1;
    } else {
        ap_idle = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_idle_pp0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_0, ap_enable_reg_pp0_iter3.read()))) {
        ap_idle_pp0 = ap_const_logic_1;
    } else {
        ap_idle_pp0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_indvar_flatten39_phi_fu_258_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten39_phi_fu_258_p4 = add_ln21_reg_1128.read();
    } else {
        ap_phi_mux_indvar_flatten39_phi_fu_258_p4 = indvar_flatten39_reg_254.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_indvar_flatten_phi_fu_282_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_indvar_flatten_phi_fu_282_p4 = select_ln22_1_reg_1173.read();
    } else {
        ap_phi_mux_indvar_flatten_phi_fu_282_p4 = indvar_flatten_reg_278.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_out_d_0_phi_fu_270_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_d_0_phi_fu_270_p4 = select_ln28_3_reg_1068.read();
    } else {
        ap_phi_mux_out_d_0_phi_fu_270_p4 = out_d_0_reg_266.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_out_h_0_phi_fu_293_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1028_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_h_0_phi_fu_293_p4 = select_ln22_reg_1156.read();
    } else {
        ap_phi_mux_out_h_0_phi_fu_293_p4 = out_h_0_reg_289.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_phi_mux_out_w_0_phi_fu_304_p4() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(icmp_ln21_reg_1028_pp0_iter1_reg.read(), ap_const_lv1_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        ap_phi_mux_out_w_0_phi_fu_304_p4 = out_w_reg_1195.read();
    } else {
        ap_phi_mux_out_w_0_phi_fu_304_p4 = out_w_0_reg_300.read();
    }
}

void depthwise_conv2d_fix_2::thread_ap_ready() {
    if (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state20.read())) {
        ap_ready = ap_const_logic_1;
    } else {
        ap_ready = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_bias_address0() {
    bias_address0 =  (sc_lv<4>) (zext_ln28_fu_769_p1.read());
}

void depthwise_conv2d_fix_2::thread_bias_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0))) {
        bias_ce0 = ap_const_logic_1;
    } else {
        bias_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_empty_46_fu_346_p1() {
    empty_46_fu_346_p1 = output_height.read().range(5-1, 0);
}

void depthwise_conv2d_fix_2::thread_empty_48_fu_480_p2() {
    empty_48_fu_480_p2 = (select_ln28_8_reg_1104.read() | icmp_ln22_reg_1038.read());
}

void depthwise_conv2d_fix_2::thread_empty_fu_342_p1() {
    empty_fu_342_p1 = output_width.read().range(5-1, 0);
}

void depthwise_conv2d_fix_2::thread_grp_fu_903_p0() {
    grp_fu_903_p0 =  (sc_lv<6>) (zext_ln40_1_cast_reg_992.read());
}

void depthwise_conv2d_fix_2::thread_grp_fu_903_p1() {
    grp_fu_903_p1 =  (sc_lv<9>) (grp_fu_903_p10.read());
}

void depthwise_conv2d_fix_2::thread_grp_fu_903_p10() {
    grp_fu_903_p10 = esl_zext<14,9>(tmp7_mid2_v_v_reg_1190.read());
}

void depthwise_conv2d_fix_2::thread_grp_fu_903_p2() {
    grp_fu_903_p2 =  (sc_lv<5>) (zext_ln34_10_reg_1228.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln21_fu_387_p2() {
    icmp_ln21_fu_387_p2 = (!ap_phi_mux_indvar_flatten39_phi_fu_258_p4.read().is_01() || !tmp_4_reg_1007.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten39_phi_fu_258_p4.read() == tmp_4_reg_1007.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln22_fu_398_p2() {
    icmp_ln22_fu_398_p2 = (!ap_phi_mux_indvar_flatten_phi_fu_282_p4.read().is_01() || !mul_ln5_reg_1002.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_indvar_flatten_phi_fu_282_p4.read() == mul_ln5_reg_1002.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln23_1_fu_438_p2() {
    icmp_ln23_1_fu_438_p2 = (!ap_phi_mux_out_w_0_phi_fu_304_p4.read().is_01() || !empty_reg_997.read().is_01())? sc_lv<1>(): sc_lv<1>(ap_phi_mux_out_w_0_phi_fu_304_p4.read() == empty_reg_997.read());
}

void depthwise_conv2d_fix_2::thread_icmp_ln23_fu_372_p2() {
    icmp_ln23_fu_372_p2 = (!empty_fu_342_p1.read().is_01() || !ap_const_lv5_0.is_01())? sc_lv<1>(): sc_lv<1>(empty_fu_342_p1.read() == ap_const_lv5_0);
}

void depthwise_conv2d_fix_2::thread_input_r_address0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage1.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln34_18_fu_757_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln34_16_fu_725_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln34_21_fu_707_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln34_20_fu_679_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address0 =  (sc_lv<14>) (zext_ln34_13_fu_626_p1.read());
    } else {
        input_r_address0 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_2::thread_input_r_address1() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln34_17_fu_729_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage4.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln34_15_fu_691_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage3.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln34_19_fu_675_p1.read());
    } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
                esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
                esl_seteq<1,1,1>(ap_block_pp0_stage2.read(), ap_const_boolean_0))) {
        input_r_address1 =  (sc_lv<14>) (zext_ln34_11_fu_614_p1.read());
    } else {
        input_r_address1 = "XXXXXXXXXXXXXX";
    }
}

void depthwise_conv2d_fix_2::thread_input_r_ce0() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)))) {
        input_r_ce0 = ap_const_logic_1;
    } else {
        input_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_input_r_ce1() {
    if (((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage4.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage4_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage1.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage1_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter2.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0)) || 
         (esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
          esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage3.read()) && 
          esl_seteq<1,1,1>(ap_block_pp0_stage3_11001.read(), ap_const_boolean_0)))) {
        input_r_ce1 = ap_const_logic_1;
    } else {
        input_r_ce1 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_kernel1_address0() {
    kernel1_address0 =  (sc_lv<6>) (ap_const_lv64_0);
}

void depthwise_conv2d_fix_2::thread_kernel1_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        kernel1_ce0 = ap_const_logic_1;
    } else {
        kernel1_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_kernel2_address0() {
    kernel2_address0 =  (sc_lv<6>) (ap_const_lv64_0);
}

void depthwise_conv2d_fix_2::thread_kernel2_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        kernel2_ce0 = ap_const_logic_1;
    } else {
        kernel2_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_kernel_address0() {
    kernel_address0 =  (sc_lv<6>) (ap_const_lv64_0);
}

void depthwise_conv2d_fix_2::thread_kernel_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter1.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage0.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage0_11001.read(), ap_const_boolean_0))) {
        kernel_ce0 = ap_const_logic_1;
    } else {
        kernel_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_mul_ln34_11_fu_938_p1() {
    mul_ln34_11_fu_938_p1 =  (sc_lv<16>) (sext_ln34_2_reg_1382.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln34_2_fu_429_p0() {
    mul_ln34_2_fu_429_p0 =  (sc_lv<7>) (zext_ln34_reg_973.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln34_2_fu_429_p1() {
    mul_ln34_2_fu_429_p1 =  (sc_lv<5>) (mul_ln34_2_fu_429_p10.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln34_2_fu_429_p10() {
    mul_ln34_2_fu_429_p10 = esl_zext<9,5>(out_d_reg_1032.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln34_2_fu_429_p2() {
    mul_ln34_2_fu_429_p2 = (!mul_ln34_2_fu_429_p0.read().is_01() || !mul_ln34_2_fu_429_p1.read().is_01())? sc_lv<9>(): sc_biguint<7>(mul_ln34_2_fu_429_p0.read()) * sc_biguint<5>(mul_ln34_2_fu_429_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln34_5_fu_933_p1() {
    mul_ln34_5_fu_933_p1 =  (sc_lv<16>) (sext_ln34_6_reg_1423.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln34_6_fu_943_p1() {
    mul_ln34_6_fu_943_p1 =  (sc_lv<16>) (sext_ln34_8_reg_1428.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln34_7_fu_948_p1() {
    mul_ln34_7_fu_948_p1 =  (sc_lv<16>) (sext_ln34_2_reg_1382.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln34_8_fu_953_p1() {
    mul_ln34_8_fu_953_p1 =  (sc_lv<16>) (sext_ln34_4_reg_1393.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln34_fu_382_p0() {
    mul_ln34_fu_382_p0 =  (sc_lv<5>) (mul_ln34_fu_382_p00.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln34_fu_382_p00() {
    mul_ln34_fu_382_p00 = esl_zext<9,5>(ap_phi_mux_out_d_0_phi_fu_270_p4.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln34_fu_382_p1() {
    mul_ln34_fu_382_p1 =  (sc_lv<7>) (zext_ln34_reg_973.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln34_fu_382_p2() {
    mul_ln34_fu_382_p2 = (!mul_ln34_fu_382_p0.read().is_01() || !mul_ln34_fu_382_p1.read().is_01())? sc_lv<9>(): sc_biguint<5>(mul_ln34_fu_382_p0.read()) * sc_biguint<7>(mul_ln34_fu_382_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_1_fu_476_p0() {
    mul_ln40_1_fu_476_p0 =  (sc_lv<6>) (zext_ln40_reg_986.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_1_fu_476_p1() {
    mul_ln40_1_fu_476_p1 =  (sc_lv<5>) (zext_ln40_2_reg_1074.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_1_fu_476_p2() {
    mul_ln40_1_fu_476_p2 = (!mul_ln40_1_fu_476_p0.read().is_01() || !mul_ln40_1_fu_476_p1.read().is_01())? sc_lv<9>(): sc_biguint<6>(mul_ln40_1_fu_476_p0.read()) * sc_biguint<5>(mul_ln40_1_fu_476_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_fu_443_p0() {
    mul_ln40_fu_443_p0 =  (sc_lv<5>) (zext_ln40_1_reg_1017.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_fu_443_p1() {
    mul_ln40_fu_443_p1 =  (sc_lv<6>) (zext_ln40_reg_986.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln40_fu_443_p2() {
    mul_ln40_fu_443_p2 = (!mul_ln40_fu_443_p0.read().is_01() || !mul_ln40_fu_443_p1.read().is_01())? sc_lv<9>(): sc_biguint<5>(mul_ln40_fu_443_p0.read()) * sc_biguint<6>(mul_ln40_fu_443_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln5_fu_358_p0() {
    mul_ln5_fu_358_p0 =  (sc_lv<5>) (mul_ln5_fu_358_p00.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln5_fu_358_p00() {
    mul_ln5_fu_358_p00 = esl_zext<10,5>(empty_46_fu_346_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln5_fu_358_p1() {
    mul_ln5_fu_358_p1 =  (sc_lv<5>) (mul_ln5_fu_358_p10.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln5_fu_358_p10() {
    mul_ln5_fu_358_p10 = esl_zext<10,5>(empty_fu_342_p1.read());
}

void depthwise_conv2d_fix_2::thread_mul_ln5_fu_358_p2() {
    mul_ln5_fu_358_p2 = (!mul_ln5_fu_358_p0.read().is_01() || !mul_ln5_fu_358_p1.read().is_01())? sc_lv<10>(): sc_biguint<5>(mul_ln5_fu_358_p0.read()) * sc_biguint<5>(mul_ln5_fu_358_p1.read());
}

void depthwise_conv2d_fix_2::thread_out_d_fu_392_p2() {
    out_d_fu_392_p2 = (!ap_const_lv5_1.is_01() || !ap_phi_mux_out_d_0_phi_fu_270_p4.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(ap_phi_mux_out_d_0_phi_fu_270_p4.read()));
}

void depthwise_conv2d_fix_2::thread_out_h_fu_452_p2() {
    out_h_fu_452_p2 = (!ap_const_lv5_1.is_01() || !select_ln28_reg_1062.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(select_ln28_reg_1062.read()));
}

void depthwise_conv2d_fix_2::thread_out_w_0_mid2_fu_484_p3() {
    out_w_0_mid2_fu_484_p3 = (!empty_48_fu_480_p2.read()[0].is_01())? sc_lv<5>(): ((empty_48_fu_480_p2.read()[0].to_bool())? ap_const_lv5_0: out_w_0_reg_300.read());
}

void depthwise_conv2d_fix_2::thread_out_w_fu_557_p2() {
    out_w_fu_557_p2 = (!ap_const_lv5_1.is_01() || !out_w_0_mid2_reg_1139.read().is_01())? sc_lv<5>(): (sc_biguint<5>(ap_const_lv5_1) + sc_biguint<5>(out_w_0_mid2_reg_1139.read()));
}

void depthwise_conv2d_fix_2::thread_output_r_address0() {
    output_r_address0 =  (sc_lv<14>) (zext_ln40_3_fu_899_p1.read());
}

void depthwise_conv2d_fix_2::thread_output_r_ce0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        output_r_ce0 = ap_const_logic_1;
    } else {
        output_r_ce0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_output_r_d0() {
    output_r_d0 = add_ln40_9_reg_1523.read();
}

void depthwise_conv2d_fix_2::thread_output_r_we0() {
    if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && 
         esl_seteq<1,1,1>(ap_block_pp0_stage2_11001.read(), ap_const_boolean_0) && 
         esl_seteq<1,1,1>(ap_const_lv1_0, icmp_ln21_reg_1028_pp0_iter3_reg.read()) && 
         esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()))) {
        output_r_we0 = ap_const_logic_1;
    } else {
        output_r_we0 = ap_const_logic_0;
    }
}

void depthwise_conv2d_fix_2::thread_select_ln22_1_fu_527_p3() {
    select_ln22_1_fu_527_p3 = (!icmp_ln22_reg_1038.read()[0].is_01())? sc_lv<10>(): ((icmp_ln22_reg_1038.read()[0].to_bool())? ap_const_lv10_1: add_ln22_1_reg_1051.read());
}

void depthwise_conv2d_fix_2::thread_select_ln22_fu_501_p3() {
    select_ln22_fu_501_p3 = (!select_ln28_8_reg_1104.read()[0].is_01())? sc_lv<5>(): ((select_ln28_8_reg_1104.read()[0].to_bool())? out_h_reg_1112.read(): select_ln28_reg_1062.read());
}

void depthwise_conv2d_fix_2::thread_select_ln28_3_fu_420_p3() {
    select_ln28_3_fu_420_p3 = (!icmp_ln22_reg_1038.read()[0].is_01())? sc_lv<5>(): ((icmp_ln22_reg_1038.read()[0].to_bool())? out_d_reg_1032.read(): out_d_0_reg_266.read());
}

void depthwise_conv2d_fix_2::thread_select_ln28_4_fu_471_p3() {
    select_ln28_4_fu_471_p3 = (!icmp_ln22_reg_1038.read()[0].is_01())? sc_lv<9>(): ((icmp_ln22_reg_1038.read()[0].to_bool())? mul_ln34_2_reg_1079.read(): mul_ln34_reg_1022.read());
}

void depthwise_conv2d_fix_2::thread_select_ln28_5_fu_506_p3() {
    select_ln28_5_fu_506_p3 = (!icmp_ln22_reg_1038.read()[0].is_01())? sc_lv<9>(): ((icmp_ln22_reg_1038.read()[0].to_bool())? mul_ln40_1_reg_1133.read(): mul_ln40_reg_1098.read());
}

void depthwise_conv2d_fix_2::thread_select_ln28_6_fu_511_p3() {
    select_ln28_6_fu_511_p3 = (!icmp_ln22_reg_1038.read()[0].is_01())? sc_lv<9>(): ((icmp_ln22_reg_1038.read()[0].to_bool())? mul_ln34_2_reg_1079.read(): tmp_0_0_reg_1118.read());
}

void depthwise_conv2d_fix_2::thread_select_ln28_7_fu_533_p3() {
    select_ln28_7_fu_533_p3 = (!icmp_ln22_reg_1038.read()[0].is_01())? sc_lv<9>(): ((icmp_ln22_reg_1038.read()[0].to_bool())? mul_ln40_1_reg_1133.read(): tmp6_reg_1123.read());
}

void depthwise_conv2d_fix_2::thread_select_ln28_8_fu_447_p3() {
    select_ln28_8_fu_447_p3 = (!icmp_ln22_reg_1038.read()[0].is_01())? sc_lv<1>(): ((icmp_ln22_reg_1038.read()[0].to_bool())? icmp_ln23_reg_1012.read(): icmp_ln23_1_reg_1093.read());
}

void depthwise_conv2d_fix_2::thread_select_ln28_fu_413_p3() {
    select_ln28_fu_413_p3 = (!icmp_ln22_reg_1038.read()[0].is_01())? sc_lv<5>(): ((icmp_ln22_reg_1038.read()[0].to_bool())? ap_const_lv5_0: ap_phi_mux_out_h_0_phi_fu_293_p4.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln34_14_fu_322_p1() {
    sext_ln34_14_fu_322_p1 = esl_sext<7,6>(input_width.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln34_2_fu_715_p1() {
    sext_ln34_2_fu_715_p1 = esl_sext<30,16>(tmp_s_reg_1332.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln34_4_fu_722_p1() {
    sext_ln34_4_fu_722_p1 = esl_sext<30,16>(tmp_1_reg_1337.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln34_6_fu_751_p1() {
    sext_ln34_6_fu_751_p1 = esl_sext<30,16>(tmp_2_reg_1347.read());
}

void depthwise_conv2d_fix_2::thread_sext_ln34_8_fu_754_p1() {
    sext_ln34_8_fu_754_p1 = esl_sext<30,16>(tmp_3_reg_1357.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_0_0_mid2_fu_541_p0() {
    tmp5_0_0_mid2_fu_541_p0 =  (sc_lv<7>) (zext_ln34_2_cast14_reg_979.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_0_0_mid2_fu_541_p1() {
    tmp5_0_0_mid2_fu_541_p1 =  (sc_lv<9>) (tmp5_0_0_mid2_fu_541_p10.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_0_0_mid2_fu_541_p10() {
    tmp5_0_0_mid2_fu_541_p10 = esl_zext<14,9>(tmp5_0_0_mid2_v_v_reg_1161.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_0_0_mid2_fu_541_p2() {
    tmp5_0_0_mid2_fu_541_p2 = (!tmp5_0_0_mid2_fu_541_p0.read().is_01() || !tmp5_0_0_mid2_fu_541_p1.read().is_01())? sc_lv<14>(): sc_biguint<7>(tmp5_0_0_mid2_fu_541_p0.read()) * sc_biguint<9>(tmp5_0_0_mid2_fu_541_p1.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_0_0_mid2_v_v_fu_516_p3() {
    tmp5_0_0_mid2_v_v_fu_516_p3 = (!select_ln28_8_reg_1104.read()[0].is_01())? sc_lv<9>(): ((select_ln28_8_reg_1104.read()[0].to_bool())? tmp_0_0_mid1_reg_1151.read(): select_ln28_6_fu_511_p3.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_1_0_mid2_fu_609_p0() {
    tmp5_1_0_mid2_fu_609_p0 =  (sc_lv<7>) (zext_ln34_2_cast14_reg_979.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_1_0_mid2_fu_609_p1() {
    tmp5_1_0_mid2_fu_609_p1 =  (sc_lv<9>) (tmp5_1_0_mid2_fu_609_p10.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_1_0_mid2_fu_609_p10() {
    tmp5_1_0_mid2_fu_609_p10 = esl_zext<14,9>(tmp5_1_0_mid2_v_v_reg_1216.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_1_0_mid2_fu_609_p2() {
    tmp5_1_0_mid2_fu_609_p2 = (!tmp5_1_0_mid2_fu_609_p0.read().is_01() || !tmp5_1_0_mid2_fu_609_p1.read().is_01())? sc_lv<14>(): sc_biguint<7>(tmp5_1_0_mid2_fu_609_p0.read()) * sc_biguint<9>(tmp5_1_0_mid2_fu_609_p1.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_1_0_mid2_v_v_fu_577_p2() {
    tmp5_1_0_mid2_v_v_fu_577_p2 = (!ap_const_lv9_1.is_01() || !tmp5_0_0_mid2_v_v_reg_1161.read().is_01())? sc_lv<9>(): (sc_biguint<9>(ap_const_lv9_1) + sc_biguint<9>(tmp5_0_0_mid2_v_v_reg_1161.read()));
}

void depthwise_conv2d_fix_2::thread_tmp5_2_0_mid2_fu_585_p0() {
    tmp5_2_0_mid2_fu_585_p0 =  (sc_lv<7>) (zext_ln34_2_cast14_reg_979.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_2_0_mid2_fu_585_p1() {
    tmp5_2_0_mid2_fu_585_p1 =  (sc_lv<9>) (tmp5_2_0_mid2_fu_585_p10.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_2_0_mid2_fu_585_p10() {
    tmp5_2_0_mid2_fu_585_p10 = esl_zext<14,9>(tmp5_2_0_mid2_v_v_reg_1185.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_2_0_mid2_fu_585_p2() {
    tmp5_2_0_mid2_fu_585_p2 = (!tmp5_2_0_mid2_fu_585_p0.read().is_01() || !tmp5_2_0_mid2_fu_585_p1.read().is_01())? sc_lv<14>(): sc_biguint<7>(tmp5_2_0_mid2_fu_585_p0.read()) * sc_biguint<9>(tmp5_2_0_mid2_fu_585_p1.read());
}

void depthwise_conv2d_fix_2::thread_tmp5_2_0_mid2_v_v_fu_546_p2() {
    tmp5_2_0_mid2_v_v_fu_546_p2 = (!ap_const_lv9_2.is_01() || !tmp5_0_0_mid2_v_v_reg_1161.read().is_01())? sc_lv<9>(): (sc_biguint<9>(ap_const_lv9_2) + sc_biguint<9>(tmp5_0_0_mid2_v_v_reg_1161.read()));
}

void depthwise_conv2d_fix_2::thread_tmp6_fu_461_p2() {
    tmp6_fu_461_p2 = (!mul_ln40_reg_1098.read().is_01() || !zext_ln34_4_cast_reg_1056.read().is_01())? sc_lv<9>(): (sc_biguint<9>(mul_ln40_reg_1098.read()) + sc_biguint<9>(zext_ln34_4_cast_reg_1056.read()));
}

void depthwise_conv2d_fix_2::thread_tmp6_mid1_fu_522_p2() {
    tmp6_mid1_fu_522_p2 = (!zext_ln34_4_cast_mid_reg_1146.read().is_01() || !select_ln28_5_fu_506_p3.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln34_4_cast_mid_reg_1146.read()) + sc_biguint<9>(select_ln28_5_fu_506_p3.read()));
}

void depthwise_conv2d_fix_2::thread_tmp7_mid2_v_v_fu_551_p3() {
    tmp7_mid2_v_v_fu_551_p3 = (!select_ln28_8_reg_1104.read()[0].is_01())? sc_lv<9>(): ((select_ln28_8_reg_1104.read()[0].to_bool())? tmp6_mid1_reg_1168.read(): select_ln28_7_fu_533_p3.read());
}

void depthwise_conv2d_fix_2::thread_tmp_0_0_fu_457_p2() {
    tmp_0_0_fu_457_p2 = (!mul_ln34_reg_1022.read().is_01() || !zext_ln34_4_cast_reg_1056.read().is_01())? sc_lv<9>(): (sc_biguint<9>(mul_ln34_reg_1022.read()) + sc_biguint<9>(zext_ln34_4_cast_reg_1056.read()));
}

void depthwise_conv2d_fix_2::thread_tmp_0_0_mid1_fu_495_p2() {
    tmp_0_0_mid1_fu_495_p2 = (!zext_ln34_4_cast_mid_fu_492_p1.read().is_01() || !select_ln28_4_fu_471_p3.read().is_01())? sc_lv<9>(): (sc_biguint<9>(zext_ln34_4_cast_mid_fu_492_p1.read()) + sc_biguint<9>(select_ln28_4_fu_471_p3.read()));
}

void depthwise_conv2d_fix_2::thread_tmp_4_fu_364_p3() {
    tmp_4_fu_364_p3 = esl_concat<10,4>(mul_ln5_fu_358_p2.read(), ap_const_lv4_0);
}

void depthwise_conv2d_fix_2::thread_trunc_ln28_fu_434_p1() {
    trunc_ln28_fu_434_p1 = select_ln28_3_fu_420_p3.read().range(2-1, 0);
}

void depthwise_conv2d_fix_2::thread_trunc_ln40_2_fu_835_p4() {
    trunc_ln40_2_fu_835_p4 = mul_ln34_6_reg_1483.read().range(29, 14);
}

void depthwise_conv2d_fix_2::thread_trunc_ln40_4_fu_871_p4() {
    trunc_ln40_4_fu_871_p4 = mul_ln34_8_reg_1503.read().range(29, 14);
}

void depthwise_conv2d_fix_2::thread_trunc_ln40_7_fu_816_p4() {
    trunc_ln40_7_fu_816_p4 = mul_ln34_11_reg_1468.read().range(29, 14);
}

void depthwise_conv2d_fix_2::thread_xor_ln28_fu_567_p2() {
    xor_ln28_fu_567_p2 = (trunc_ln28_reg_1085.read() ^ ap_const_lv2_2);
}

void depthwise_conv2d_fix_2::thread_zext_ln28_fu_769_p1() {
    zext_ln28_fu_769_p1 = esl_zext<64,5>(select_ln28_3_reg_1068_pp0_iter2_reg.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_10_fu_590_p1() {
    zext_ln34_10_fu_590_p1 = esl_zext<14,5>(out_w_0_mid2_reg_1139.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_11_fu_614_p1() {
    zext_ln34_11_fu_614_p1 = esl_zext<64,14>(add_ln34_reg_1235.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_12_fu_598_p1() {
    zext_ln34_12_fu_598_p1 = esl_zext<14,5>(out_w_reg_1195.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_13_fu_626_p1() {
    zext_ln34_13_fu_626_p1 = esl_zext<64,14>(add_ln34_4_reg_1270.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_14_fu_667_p1() {
    zext_ln34_14_fu_667_p1 = esl_zext<14,5>(add_ln34_5_reg_1292.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_15_fu_691_p1() {
    zext_ln34_15_fu_691_p1 = esl_zext<64,14>(add_ln34_6_reg_1312.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_16_fu_725_p1() {
    zext_ln34_16_fu_725_p1 = esl_zext<64,14>(add_ln34_7_reg_1352.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_17_fu_729_p1() {
    zext_ln34_17_fu_729_p1 = esl_zext<64,14>(add_ln34_8_reg_1362.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_18_fu_757_p1() {
    zext_ln34_18_fu_757_p1 = esl_zext<64,14>(add_ln34_9_reg_1367.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_19_fu_675_p1() {
    zext_ln34_19_fu_675_p1 = esl_zext<64,14>(add_ln34_10_reg_1297.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_20_fu_679_p1() {
    zext_ln34_20_fu_679_p1 = esl_zext<64,14>(add_ln34_11_reg_1302.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_21_fu_707_p1() {
    zext_ln34_21_fu_707_p1 = esl_zext<64,14>(add_ln34_12_reg_1327.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_2_cast14_fu_330_p1() {
    zext_ln34_2_cast14_fu_330_p1 = esl_zext<14,7>(sext_ln34_14_fu_322_p1.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_4_cast_fu_409_p1() {
    zext_ln34_4_cast_fu_409_p1 = esl_zext<9,5>(ap_phi_mux_out_h_0_phi_fu_293_p4.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_4_cast_mid_fu_492_p1() {
    zext_ln34_4_cast_mid_fu_492_p1 = esl_zext<9,5>(out_h_reg_1112.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln34_fu_326_p1() {
    zext_ln34_fu_326_p1 = esl_zext<9,7>(input_height.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_1_cast_fu_338_p1() {
    zext_ln40_1_cast_fu_338_p1 = esl_zext<14,6>(output_width.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_1_fu_378_p1() {
    zext_ln40_1_fu_378_p1 = esl_zext<9,5>(ap_phi_mux_out_d_0_phi_fu_270_p4.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_2_fu_426_p1() {
    zext_ln40_2_fu_426_p1 = esl_zext<9,5>(out_d_reg_1032.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_3_fu_899_p1() {
    zext_ln40_3_fu_899_p1 = esl_zext<64,14>(add_ln40_reg_1377_pp0_iter2_reg.read());
}

void depthwise_conv2d_fix_2::thread_zext_ln40_fu_334_p1() {
    zext_ln40_fu_334_p1 = esl_zext<9,6>(output_height.read());
}

void depthwise_conv2d_fix_2::thread_ap_NS_fsm() {
    switch (ap_CS_fsm.read().to_uint64()) {
        case 1 : 
            if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_state1.read()) && esl_seteq<1,1,1>(ap_start.read(), ap_const_logic_1))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_state1;
            }
            break;
        case 2 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage0_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            }
            break;
        case 4 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage1_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            }
            break;
        case 8 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_CS_fsm_pp0_stage2.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage2_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter3.read()) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter2.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state20;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            }
            break;
        case 16 : 
            if ((esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0) && !(esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0)))) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            } else if ((esl_seteq<1,1,1>(ap_const_logic_1, ap_enable_reg_pp0_iter0.read()) && esl_seteq<1,1,1>(ap_block_pp0_stage3_subdone.read(), ap_const_boolean_0) && esl_seteq<1,1,1>(icmp_ln21_reg_1028.read(), ap_const_lv1_1) && esl_seteq<1,1,1>(ap_enable_reg_pp0_iter1.read(), ap_const_logic_0))) {
                ap_NS_fsm = ap_ST_fsm_state20;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            }
            break;
        case 32 : 
            if (esl_seteq<1,1,1>(ap_block_pp0_stage4_subdone.read(), ap_const_boolean_0)) {
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            } else {
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            }
            break;
        case 64 : 
            ap_NS_fsm = ap_ST_fsm_state1;
            break;
        default : 
            ap_NS_fsm =  (sc_lv<7>) ("XXXXXXX");
            break;
    }
}

}

