
////////////////////////////////////////////////////
//  RTL SIMULATION in simulate_rtl
////////////////////////////////////////////////////

/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2023_09_15_02/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --trace-fst --main --build --timing --top-module co_sim_adder_verilator -I../../../../.././rtl -I../../../../.././rtl -I../../../../.././sim/co_sim_tb -y ../../../../.././rtl +libext+.v +libext+.sv +1364-2001ext+.v ../../../../.././rtl/adder_verilator.v --exe ../../../../.././sim/co_sim_tb/co_sim_adder_verilator.v

obj_dir/Vco_sim_adder_verilator

////////////////////////////////////////////////////
//  GATE LEVEL SIMULATION in simulate_gate
////////////////////////////////////////////////////
 
/nfs_eda_sw/softwares/Raptor/instl_dir/10_25_2023_09_15_02/bin/HDL_simulator/verilator/bin/verilator -cc --assert -Wall -Wno-DECLFILENAME -Wno-UNUSEDSIGNAL -Wno-TIMESCALEMOD -Wno-WIDTH -Wno-fatal -Wno-BLKANDNBLK --trace-fst --main --build --timing --top-module co_sim_adder_verilator -I../../../../.././rtl -I../../../../.././rtl -I../../../../.././sim/co_sim_tb -y ../../../../.././rtl -y /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX +libext+.v +libext+.sv --exe ../../../../.././sim/co_sim_tb/co_sim_adder_verilator.v ../../../../.././results_dir/adder_verilator/run_1/synth_1_1/synthesis/adder_verilator_post_synth.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/cells_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/simlib.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/dsp_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/brams_sim.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/TDP18K_FIFO.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/ufifo_ctl.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/sram1024x18.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/DSP38/DSP38.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/TDP_RAM36K/TDP_RAM36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/FIFO/FIFO18K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/FIFO/FIFO36K.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/FIFO/FIFO.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/LUT/LUT.v -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX_CONFIG/GEARBOX_CONFIG_PKG.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/io_cells_primitives.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/io_cells_sims.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX/gbox_top.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX/delay_line_tap64.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX/phase_sel.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/RS_PRIMITIVES/IO/IO_MODELS/GBX/gbox_bslip.sv -v /nfs_eda_sw/softwares/Raptor/instl_dir/10_26_2023_09_15_01/share/raptor/sim_models/rapidsilicon/genesis3/llatches_sim.v
 
obj_dir/Vco_sim_adder_verilator