Fitter report for NyuziHPS
Tue Aug 11 17:54:56 2015
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. I/O Assignment Warnings
  6. Fitter Netlist Optimizations
  7. Ignored Assignments
  8. Incremental Compilation Preservation Summary
  9. Incremental Compilation Partition Settings
 10. Incremental Compilation Placement Preservation
 11. Pin-Out File
 12. Fitter Resource Usage Summary
 13. Fitter Partition Statistics
 14. Input Pins
 15. Output Pins
 16. Bidir Pins
 17. I/O Bank Usage
 18. All Package Pins
 19. DLL Summary
 20. Optimized GXB Elements
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. I/O Rules Summary
 30. I/O Rules Details
 31. I/O Rules Matrix
 32. Fitter Device Options
 33. Operating Settings and Conditions
 34. Estimated Delay Added for Hold Timing Summary
 35. Estimated Delay Added for Hold Timing Details
 36. Fitter Messages
 37. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; Fitter Summary                                                                         ;
+-------------------------------------+--------------------------------------------------+
; Fitter Status                       ; Failed - Tue Aug 11 17:54:55 2015                ;
; Quartus II 64-Bit Version           ; 13.0.1 Build 232 06/12/2013 SP 1 SJ Full Version ;
; Revision Name                       ; NyuziHPS                                         ;
; Top-level Entity Name               ; fpga_top                                         ;
; Family                              ; Cyclone V                                        ;
; Device                              ; 5CSXFC6D6F31C8ES                                 ;
; Timing Models                       ; Preliminary                                      ;
; Logic utilization (in ALMs)         ; 32,273 / 41,910 ( 77 % )                         ;
; Total registers                     ; 31676                                            ;
; Total pins                          ; 175 / 499 ( 35 % )                               ;
; Total virtual pins                  ; 0                                                ;
; Total block memory bits             ; 1,991,863 / 5,662,720 ( 35 % )                   ;
; Total DSP Blocks                    ; 88 / 112 ( 79 % )                                ;
; Total HSSI RX PCSs                  ; 0 / 9 ( 0 % )                                    ;
; Total HSSI PMA RX Deserializers     ; 0 / 9 ( 0 % )                                    ;
; Total HSSI PMA RX ATT Deserializers ; 0                                                ;
; Total HSSI TX PCSs                  ; 0 / 9 ( 0 % )                                    ;
; Total HSSI PMA TX Serializers       ; 0 / 9 ( 0 % )                                    ;
; Total HSSI PMA TX ATT Serializers   ; 0 / 9 ( 0 % )                                    ;
; Total PLLs                          ; 1 / 15 ( 7 % )                                   ;
; Total DLLs                          ; 2 / 4 ( 50 % )                                   ;
+-------------------------------------+--------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                                            ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Option                                                                     ; Setting                               ; Default Value                         ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+
; Device                                                                     ; 5CSXFC6D6F31C8ES                      ;                                       ;
; Minimum Core Junction Temperature                                          ; 0                                     ;                                       ;
; Maximum Core Junction Temperature                                          ; 85                                    ;                                       ;
; Device I/O Standard                                                        ; 2.5 V                                 ;                                       ;
; Regenerate full fit report during ECO compiles                             ; On                                    ; Off                                   ;
; Fitter Initial Placement Seed                                              ; 2                                     ; 1                                     ;
; Fitter Effort                                                              ; Fast Fit                              ; Auto Fit                              ;
; Use smart compilation                                                      ; Off                                   ; Off                                   ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                                    ; On                                    ;
; Enable compact report table                                                ; Off                                   ; Off                                   ;
; Router Timing Optimization Level                                           ; Normal                                ; Normal                                ;
; Perform Clocking Topology Analysis During Routing                          ; Off                                   ; Off                                   ;
; Placement Effort Multiplier                                                ; 1.0                                   ; 1.0                                   ;
; Router Effort Multiplier                                                   ; 1.0                                   ; 1.0                                   ;
; Device initialization clock source                                         ; INIT_INTOSC                           ; INIT_INTOSC                           ;
; Optimize Hold Timing                                                       ; All Paths                             ; All Paths                             ;
; Optimize Multi-Corner Timing                                               ; On                                    ; On                                    ;
; Auto RAM to MLAB Conversion                                                ; On                                    ; On                                    ;
; Equivalent RAM and MLAB Power Up                                           ; Auto                                  ; Auto                                  ;
; Equivalent RAM and MLAB Paused Read Capabilities                           ; Care                                  ; Care                                  ;
; PowerPlay Power Optimization                                               ; Normal compilation                    ; Normal compilation                    ;
; SSN Optimization                                                           ; Off                                   ; Off                                   ;
; Optimize Timing                                                            ; Normal compilation                    ; Normal compilation                    ;
; Optimize Timing for ECOs                                                   ; Off                                   ; Off                                   ;
; Optimize IOC Register Placement for Timing                                 ; Normal                                ; Normal                                ;
; Final Placement Optimizations                                              ; Automatically                         ; Automatically                         ;
; Fitter Aggressive Routability Optimizations                                ; Automatically                         ; Automatically                         ;
; Weak Pull-Up Resistor                                                      ; Off                                   ; Off                                   ;
; Enable Bus-Hold Circuitry                                                  ; Off                                   ; Off                                   ;
; Auto Packed Registers                                                      ; Auto                                  ; Auto                                  ;
; Auto Delay Chains                                                          ; On                                    ; On                                    ;
; Auto Delay Chains for High Fanout Input Pins                               ; Off                                   ; Off                                   ;
; Treat Bidirectional Pin as Output Pin                                      ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                                   ; Off                                   ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; Off                                   ; Off                                   ;
; Perform Register Duplication for Performance                               ; Off                                   ; Off                                   ;
; Perform Register Retiming for Performance                                  ; Off                                   ; Off                                   ;
; Perform Asynchronous Signal Pipelining                                     ; Off                                   ; Off                                   ;
; Physical Synthesis Effort Level                                            ; Normal                                ; Normal                                ;
; Logic Cell Insertion - Logic Duplication                                   ; Auto                                  ; Auto                                  ;
; Auto Register Duplication                                                  ; Auto                                  ; Auto                                  ;
; Auto Global Clock                                                          ; On                                    ; On                                    ;
; Auto Global Register Control Signals                                       ; On                                    ; On                                    ;
; Reserve all unused pins                                                    ; As input tri-stated with weak pull-up ; As input tri-stated with weak pull-up ;
; Synchronizer Identification                                                ; Off                                   ; Off                                   ;
; Enable Beneficial Skew Optimization                                        ; On                                    ; On                                    ;
; Optimize Design for Metastability                                          ; On                                    ; On                                    ;
; Active Serial clock source                                                 ; FREQ_100MHz                           ; FREQ_100MHz                           ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                                   ; Off                                   ;
; Clamping Diode                                                             ; Off                                   ; Off                                   ;
; Enable input tri-state on active configuration pins in user mode           ; Off                                   ; Off                                   ;
+----------------------------------------------------------------------------+---------------------------------------+---------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 2.58        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;  53.1%      ;
;     Processor 3            ;  52.4%      ;
;     Processor 4            ;  52.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------+
; I/O Assignment Warnings                             ;
+--------------+--------------------------------------+
; Pin Name     ; Reason                               ;
+--------------+--------------------------------------+
; DRAM_a[0]    ; Missing slew rate                    ;
; DRAM_a[1]    ; Missing slew rate                    ;
; DRAM_a[2]    ; Missing slew rate                    ;
; DRAM_a[3]    ; Missing slew rate                    ;
; DRAM_a[4]    ; Missing slew rate                    ;
; DRAM_a[5]    ; Missing slew rate                    ;
; DRAM_a[6]    ; Missing slew rate                    ;
; DRAM_a[7]    ; Missing slew rate                    ;
; DRAM_a[8]    ; Missing slew rate                    ;
; DRAM_a[9]    ; Missing slew rate                    ;
; DRAM_a[10]   ; Missing slew rate                    ;
; DRAM_a[11]   ; Missing slew rate                    ;
; DRAM_a[12]   ; Missing slew rate                    ;
; DRAM_a[13]   ; Missing slew rate                    ;
; DRAM_a[14]   ; Missing slew rate                    ;
; DRAM_ba[0]   ; Missing drive strength and slew rate ;
; DRAM_ba[1]   ; Missing drive strength and slew rate ;
; DRAM_ba[2]   ; Missing drive strength and slew rate ;
; DRAM_cas_n   ; Missing drive strength and slew rate ;
; DRAM_cke     ; Missing drive strength and slew rate ;
; DRAM_cs_n    ; Missing drive strength and slew rate ;
; DRAM_dqm[0]  ; Missing drive strength and slew rate ;
; DRAM_dqm[1]  ; Missing drive strength and slew rate ;
; DRAM_dqm[2]  ; Missing drive strength and slew rate ;
; DRAM_dqm[3]  ; Missing drive strength and slew rate ;
; DRAM_odt     ; Missing drive strength and slew rate ;
; DRAM_ras_n   ; Missing drive strength and slew rate ;
; DRAM_reset_n ; Missing slew rate                    ;
; DRAM_we_n    ; Missing drive strength and slew rate ;
; dram_a[0]    ; Missing slew rate                    ;
; dram_a[1]    ; Missing slew rate                    ;
; dram_a[2]    ; Missing slew rate                    ;
; dram_a[3]    ; Missing slew rate                    ;
; dram_a[4]    ; Missing slew rate                    ;
; dram_a[5]    ; Missing slew rate                    ;
; dram_a[6]    ; Missing slew rate                    ;
; dram_a[7]    ; Missing slew rate                    ;
; dram_a[8]    ; Missing slew rate                    ;
; dram_a[9]    ; Missing slew rate                    ;
; dram_a[10]   ; Missing slew rate                    ;
; dram_a[11]   ; Missing slew rate                    ;
; dram_a[12]   ; Missing slew rate                    ;
; dram_a[13]   ; Missing slew rate                    ;
; dram_a[14]   ; Missing slew rate                    ;
; dram_ba[0]   ; Missing slew rate                    ;
; dram_ba[1]   ; Missing slew rate                    ;
; dram_ba[2]   ; Missing slew rate                    ;
; dram_cas_n   ; Missing slew rate                    ;
; dram_cke     ; Missing slew rate                    ;
; dram_cs_n    ; Missing slew rate                    ;
; dram_odt     ; Missing slew rate                    ;
; dram_ras_n   ; Missing slew rate                    ;
; dram_reset_n ; Missing slew rate                    ;
; dram_we_n    ; Missing slew rate                    ;
; vga_r[0]     ; Missing drive strength and slew rate ;
; vga_r[1]     ; Missing drive strength and slew rate ;
; vga_r[2]     ; Missing drive strength and slew rate ;
; vga_r[3]     ; Missing drive strength and slew rate ;
; vga_r[4]     ; Missing drive strength and slew rate ;
; vga_r[5]     ; Missing drive strength and slew rate ;
; vga_r[6]     ; Missing drive strength and slew rate ;
; vga_r[7]     ; Missing drive strength and slew rate ;
; vga_g[0]     ; Missing drive strength and slew rate ;
; vga_g[1]     ; Missing drive strength and slew rate ;
; vga_g[2]     ; Missing drive strength and slew rate ;
; vga_g[3]     ; Missing drive strength and slew rate ;
; vga_g[4]     ; Missing drive strength and slew rate ;
; vga_g[5]     ; Missing drive strength and slew rate ;
; vga_g[6]     ; Missing drive strength and slew rate ;
; vga_g[7]     ; Missing drive strength and slew rate ;
; vga_b[0]     ; Missing drive strength and slew rate ;
; vga_b[1]     ; Missing drive strength and slew rate ;
; vga_b[2]     ; Missing drive strength and slew rate ;
; vga_b[3]     ; Missing drive strength and slew rate ;
; vga_b[4]     ; Missing drive strength and slew rate ;
; vga_b[5]     ; Missing drive strength and slew rate ;
; vga_b[6]     ; Missing drive strength and slew rate ;
; vga_b[7]     ; Missing drive strength and slew rate ;
; vga_clk      ; Missing drive strength and slew rate ;
; vga_blank_n  ; Missing drive strength and slew rate ;
; vga_hs       ; Missing drive strength and slew rate ;
; vga_vs       ; Missing drive strength and slew rate ;
; vga_sync_n   ; Missing drive strength and slew rate ;
+--------------+--------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Action          ; Operation        ; Reason                     ; Node Port                ; Node Port Name ; Destination Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Destination Port         ; Destination Port Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|~GND                                                                                                                                                                                                                                                                                                                                                                   ; Deleted         ; Placement        ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; clk50~inputCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Created         ; Placement        ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_addr_cmd_clk~CLKENA0                                                                                                                                                                                                                                                                                     ; Created         ; Placement        ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_afi_clk~CLKENA0                                                                                                                                                                                                                                                                                          ; Created         ; Placement        ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk~CLKENA0                                                                                                                                                                                                                                                                                          ; Created         ; Placement        ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk~CLKENA0                                                                                                                                                                                                                                                                                       ; Created         ; Placement        ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; DRAM_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dqs_p[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dqs_p[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dqs_p[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; DRAM_dqs_p[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                    ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|clock_gen[0].leveled_dqs_clocks[0]                                                                                                                                                             ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                           ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|adc_clk_cps                                                                                                                                     ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[1].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                           ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|adc_clk_cps                                                                                                                                     ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[2].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                           ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|adc_clk_cps                                                                                                                                     ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[3].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                           ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|adc_clk_cps                                                                                                                                     ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[4].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                           ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|adc_clk_cps                                                                                                                                     ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[5].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                           ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|adc_clk_cps                                                                                                                                     ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[6].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                           ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|adc_clk_cps                                                                                                                                     ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[7].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                           ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                           ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|adc_clk_cps                                                                                                                                     ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[9].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                           ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|adc_clk_cps                                                                                                                                    ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[10].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                          ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|adc_clk_cps                                                                                                                                    ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[11].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                          ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|adc_clk_cps                                                                                                                                    ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[12].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                          ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|adc_clk_cps                                                                                                                                    ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[13].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                          ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|adc_clk_cps                                                                                                                                    ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[14].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                          ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|adc_clk_cps                                                                                                                                    ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[15].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                          ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|adc_clk_cps                                                                                                                                    ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[16].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                          ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                          ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                          ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|adc_clk_cps                                                                                                                                    ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[19].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                          ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|adc_clk_cps                                                                                                                                    ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[20].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                          ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|adc_clk_cps                                                                                                                                    ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[21].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                          ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|leveled_dqs_clocks[0]                                                                                                                          ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                               ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                  ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                   ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                   ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                                ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                  ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_dqs_clocks[0]                                                                                                                                                                                                                                                                                                 ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                   ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc|leveled_hr_clocks[0]                                                                                                                                                                                                                                                                                                  ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                   ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                                                                                                ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                  ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                                                                                               ; CLKOUT                   ;                       ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                   ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                                                                                                ; CLKOUT                   ;                       ;
; altera_internal_jtag~TCKUTAPCLKENA0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created         ; Placement        ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; dram_dq[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[4]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[5]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[6]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[7]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[8]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[9]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[10]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[11]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[12]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[13]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[14]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[15]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[17]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[18]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[19]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[20]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[21]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[22]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[23]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[24]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[25]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[26]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[27]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[28]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[29]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[30]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dq[31]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dqm[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dqm[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dqm[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dqm[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dqs_n[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dqs_n[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dqs_n[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dqs_p[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dqs_p[1]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dqs_p[2]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; dram_dqs_p[3]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                              ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; dram_dq[16]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; SERIESTERMINATIONCONTROL ;                       ;
; fpga_sdram_controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                                                                                                                                       ; Created         ; Placement        ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|seriesterminationcontrol[0]                                                                                                                                                                                                                                                                                                     ; Merged          ; Placement        ; Fitter Periphery Placement ; SERIESTERMINATIONCONTROL ;                ; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; SERIESTERMINATIONCONTROL ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0                                                                                                                                                                      ; Created         ; Placement        ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                               ; OUTCLK                   ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                           ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                        ; CLKOUT                   ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                          ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                       ; CLKOUT                   ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                           ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                        ; CLKOUT                   ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                               ; OUTCLK                   ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                           ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dq_clocks[0]                                                                                                        ; CLKOUT                   ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                          ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_dqs_clocks[0]                                                                                                       ; CLKOUT                   ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                           ; Merged          ; Placement        ; Fitter Periphery Placement ; CLKOUT                   ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|leveled_hr_clocks[0]                                                                                                        ; CLKOUT                   ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                               ; OUTCLK                   ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clk_dqs_2x                                                 ; Merged          ; Placement        ; Fitter Periphery Placement ; OUTCLK                   ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clk_dqs_2x                                                                               ; OUTCLK                   ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst~CLKENA0                                                                                                                                                                                                                                                     ; Created         ; Placement        ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n~CLKENA0                                                                                                                                                                                    ; Created         ; Placement        ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|altshift_taps:l2_response.data_rtl_0|shift_taps_qev:auto_generated|dffe6~CLKENA0                                                                                                                                                                                                                                                                                                       ; Created         ; Placement        ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; synchronizer:reset_synchronizer|data_o[0]~CLKENA0                                                                                                                                                                                                                                                                                                                                                                                                    ; Created         ; Placement        ; Fitter Periphery Placement ;                          ;                ;                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;                          ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[0]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[1]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[2]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[3]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[4]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[5]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[6]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[7]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[8]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a8                                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[9]                                                                                                                                                                                                                                                                                                            ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a9                                                                                                                                                                                                                                                                                                                       ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[10]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a10                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[11]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a11                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[12]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a12                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[13]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a13                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[14]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a14                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[15]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a15                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[16]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a16                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[17]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a17                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[18]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a18                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[19]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a19                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[20]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a20                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[21]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a21                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[22]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a22                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[23]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a23                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[24]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a24                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[25]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a25                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[26]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a26                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[27]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a27                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[28]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a28                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[29]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a29                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[30]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a30                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[31]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a31                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[32]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a32                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[33]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a33                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[34]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a34                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[35]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a35                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[36]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a36                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[37]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a37                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[38]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a38                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[39]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a39                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[40]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a40                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[41]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a41                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[42]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a42                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[43]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a43                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[44]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a44                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[45]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a45                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[46]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a46                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[47]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a47                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[48]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a48                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[49]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a49                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[50]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a50                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[51]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a51                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[52]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a52                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[53]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a53                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[54]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a54                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[55]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a55                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[56]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a56                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[57]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a57                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[58]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a58                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[59]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a59                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[60]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a60                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[61]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a61                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[62]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a62                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[63]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a63                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[64]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a64                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[65]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a65                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[66]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a66                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[67]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a67                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[68]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a68                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[69]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a69                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[70]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a70                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[71]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a71                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[72]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a72                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[73]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a73                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[74]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a74                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[75]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a75                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[76]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a76                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[77]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a77                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[78]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a78                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[79]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a79                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[80]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a80                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[81]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a81                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[82]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a82                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[83]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a83                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[84]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a84                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[85]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a85                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[86]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a86                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[87]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a87                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[88]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a88                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[89]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a89                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[90]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a90                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[91]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a91                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[92]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a92                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[93]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a93                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[94]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a94                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[95]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a95                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[96]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a96                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[97]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a97                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[98]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a98                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[99]                                                                                                                                                                                                                                                                                                           ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a99                                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[100]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a100                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[101]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a101                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[102]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a102                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[103]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a103                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[104]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a104                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[105]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a105                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[106]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a106                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[107]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a107                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[108]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a108                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[109]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a109                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[110]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a110                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[111]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a111                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[112]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a112                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[113]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a113                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[114]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a114                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[115]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a115                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[116]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a116                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[117]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a117                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[118]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a118                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[119]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a119                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[120]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a120                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[121]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a121                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[122]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a122                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[123]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a123                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[124]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a124                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[125]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a125                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[126]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a126                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|out_payload[127]                                                                                                                                                                                                                                                                                                          ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ram_block1a127                                                                                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[24] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[25] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[26] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[27] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[28] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[29] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[30] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[0].encoder_inst|int_input_data[31] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[24] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[25] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[26] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[27] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[28] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[29] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[30] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[1].encoder_inst|int_input_data[31] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[24] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[25] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[26] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[27] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[28] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[29] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[30] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[2].encoder_inst|int_input_data[31] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[0]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[0]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[1]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[1]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[2]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[2]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[3]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[3]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[4]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[4]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[5]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[5]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[6]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[6]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[7]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[7]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[8]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[8]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[9]  ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[9]  ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[10] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[10] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[11] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[11] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[12] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[12] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[13] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[13] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[14] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[14] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[15] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[15] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[16] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[16] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[17] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[17] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[18] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[18] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[19] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[19] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[20] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[20] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[21] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[21] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[22] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[22] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[23] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[23] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[24] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[24] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[25] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[25] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[26] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[26] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[27] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[27] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[28] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[28] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[29] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[29] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[30] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[30] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_ecc_encoder_decoder_wrapper:ecc_encoder_decoder_wrapper_inst|alt_mem_ddrx_ecc_encoder:encoder_inst_per_drate[3].encoder_inst|int_input_data[31] ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|q_b[31] ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[0]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a0                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[1]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a1                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[2]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a2                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[3]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a3                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[4]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a4                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[5]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a5                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[6]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a6                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|out_payload[7]                                                                                                                                                                                                                                                              ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ram_block1a7                                                                                                                                                                                                                                                                         ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[0]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[0]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[1]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[1]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[2]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[2]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[3]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[3]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[4]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[4]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[5]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[5]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[6]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[6]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[7]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[7]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[8]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[8]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[9]                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[9]                                                                                                                                                                                                                                                     ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[10]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[10]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[11]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[11]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[12]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[12]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[13]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[13]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[14]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[14]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[15]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[15]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[16]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[16]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[17]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[17]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[18]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[18]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[19]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[19]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[20]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[20]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[21]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[21]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[22]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[22]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[23]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[23]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[24]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[24]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[25]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[25]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[26]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[26]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[27]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[27]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[28]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[28]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[29]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[29]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[30]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[30]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|av_readdata_pre[31]                                                                                                                                                                                                                        ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|dataout_wire[31]                                                                                                                                                                                                                                                    ; PORTBDATAOUT             ;                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|axi_bus.m_awaddr[30]                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|q_b[536]                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|axi_bus.m_awaddr[31]                                                                                                                                                                                                                                                                                                                                                         ; Packed Register ; Register Packing ; Timing optimization        ; Q                        ;                ; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|q_b[537]                                                                                                                                                                                                                                                                                                      ; PORTBDATAOUT             ;                       ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+------------------+----------------------------+--------------------------+----------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------+-----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                                                                                                                                                      ;
+-----------------------------+--------------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+------------------------+----------------------------+
; Name                        ; Ignored Entity                                         ; Ignored From ; Ignored To                                                                                   ; Ignored Value          ; Ignored Source             ;
+-----------------------------+--------------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+------------------------+----------------------------+
; Synchronizer Identification ; fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync ;              ; reset_reg[16]                                                                                ; FORCED_IF_ASYNCHRONOUS ; Compiler or HDL Assignment ;
; Global Signal               ; fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync ;              ; reset_reg[16]                                                                                ; OFF                    ; Compiler or HDL Assignment ;
; PLL Compensation Mode       ; fpga_top                                               ;              ; u1|hps_0|hps_io|border|hps_sdram_inst|pll0|fbout                                             ; DIRECT                 ; QSF Assignment             ;
; Global Signal               ; fpga_top                                               ;              ; u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; fpga_top                                               ;              ; u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; fpga_top                                               ;              ; u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; fpga_top                                               ;              ; u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].read_capture_clk_buffer ; OFF                    ; QSF Assignment             ;
; Global Signal               ; fpga_top                                               ;              ; u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[0]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; fpga_top                                               ;              ; u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[1]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; fpga_top                                               ;              ; u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[2]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; fpga_top                                               ;              ; u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_wraddress[3]    ; OFF                    ; QSF Assignment             ;
; Global Signal               ; fpga_top                                               ;              ; u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[0]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; fpga_top                                               ;              ; u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[1]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; fpga_top                                               ;              ; u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[2]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; fpga_top                                               ;              ; u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uread_datapath|reset_n_fifo_write_side[3]   ; OFF                    ; QSF Assignment             ;
; Global Signal               ; fpga_top                                               ;              ; u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_mem_stable_n               ; OFF                    ; QSF Assignment             ;
; Global Signal               ; fpga_top                                               ;              ; u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|ureset|phy_reset_n                          ; OFF                    ; QSF Assignment             ;
+-----------------------------+--------------------------------------------------------+--------------+----------------------------------------------------------------------------------------------+------------------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 83646 ( 0.00 % )   ;
;     -- Achieved     ; 0 / 83646 ( 0.00 % )   ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                                                                            ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                                                                      ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                                                               ;
; HPS_hps_0_hps_io_border:border ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub                                                              ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst                                                ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+-------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 81999   ; 0                 ; N/A                     ; Source File       ;
; HPS_hps_0_hps_io_border:border ; 738     ; 0                 ; N/A                     ; Post-Synthesis    ;
; sld_hub:auto_hub               ; 171     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 738     ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Administrator/Documents/Quartus II/NyuziHPS/output_files/NyuziHPS.pin.


+---------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                               ;
+-------------------------------------------------------------+-----------------------+-------+
; Resource                                                    ; Usage                 ; %     ;
+-------------------------------------------------------------+-----------------------+-------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 32,273 / 41,910       ; 77 %  ;
; ALMs needed [=A-B+C]                                        ; 32,273                ;       ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 36,114 / 41,910       ; 86 %  ;
;         [a] ALMs used for LUT logic and registers           ; 7,434                 ;       ;
;         [b] ALMs used for LUT logic                         ; 20,535                ;       ;
;         [c] ALMs used for registers                         ; 7,995                 ;       ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 150                   ;       ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 5,239 / 41,910        ; 13 %  ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1,398 / 41,910        ; 3 %   ;
;         [a] Due to location constrained logic               ; 27                    ;       ;
;         [b] Due to LAB-wide signal conflicts                ; 511                   ;       ;
;         [c] Due to LAB input limits                         ; 860                   ;       ;
;         [d] Due to virtual I/Os                             ; 0                     ;       ;
;                                                             ;                       ;       ;
; Difficulty packing design                                   ; Low                   ;       ;
;                                                             ;                       ;       ;
; Total LABs:  partially or completely used                   ; 4,173 / 4,191         ; 100 % ;
;     -- Logic LABs                                           ; 4,158                 ;       ;
;     -- Memory LABs (up to half of total LABs)               ; 15                    ;       ;
;                                                             ;                       ;       ;
; Combinational ALUT usage for logic                          ; 44,464                ;       ;
;     -- 7 input functions                                    ; 548                   ;       ;
;     -- 6 input functions                                    ; 13,232                ;       ;
;     -- 5 input functions                                    ; 9,198                 ;       ;
;     -- 4 input functions                                    ; 8,940                 ;       ;
;     -- <=3 input functions                                  ; 12,546                ;       ;
; Combinational ALUT usage for route-throughs                 ; 4                     ;       ;
; Memory ALUT usage                                           ; 249                   ;       ;
;     -- 64-address deep                                      ; 0                     ;       ;
;     -- 32-address deep                                      ; 249                   ;       ;
;                                                             ;                       ;       ;
; Dedicated logic registers                                   ; 31,240                ;       ;
;     -- By type:                                             ;                       ;       ;
;         -- Primary logic registers                          ; 30,857 / 83,820       ; 37 %  ;
;         -- Secondary logic registers                        ; 383 / 83,820          ; < 1 % ;
;     -- By function:                                         ;                       ;       ;
;         -- Design implementation registers                  ; 31,240                ;       ;
;         -- Routing optimization registers                   ; 0                     ;       ;
;                                                             ;                       ;       ;
; Virtual pins                                                ; 0                     ;       ;
; I/O pins                                                    ; 175 / 499             ; 35 %  ;
;     -- Clock pins                                           ; 1 / 11                ; 9 %   ;
;     -- Dedicated input pins                                 ; 3 / 39                ; 8 %   ;
; I/O registers                                               ; 436                   ;       ;
;                                                             ;                       ;       ;
; Hard processor system peripheral utilization                ;                       ;       ;
;     -- Boot from FPGA                                       ; 1 / 1 ( 100 % )       ;       ;
;     -- Clock resets                                         ; 1 / 1 ( 100 % )       ;       ;
;     -- Cross trigger                                        ; 0 / 1 ( 0 % )         ;       ;
;     -- S2F AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- F2S AXI                                              ; 1 / 1 ( 100 % )       ;       ;
;     -- AXI Lightweight                                      ; 0 / 1 ( 0 % )         ;       ;
;     -- SDRAM                                                ; 1 / 1 ( 100 % )       ;       ;
;     -- Interrupts                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- JTAG                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- Loan I/O                                             ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU event standby                                    ; 0 / 1 ( 0 % )         ;       ;
;     -- MPU general purpose                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- STM event                                            ; 0 / 1 ( 0 % )         ;       ;
;     -- TPIU trace                                           ; 1 / 1 ( 100 % )       ;       ;
;     -- DMA                                                  ; 0 / 1 ( 0 % )         ;       ;
;     -- CAN                                                  ; 0 / 2 ( 0 % )         ;       ;
;     -- EMAC                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- I2C                                                  ; 0 / 4 ( 0 % )         ;       ;
;     -- NAND Flash                                           ; 0 / 1 ( 0 % )         ;       ;
;     -- QSPI                                                 ; 0 / 1 ( 0 % )         ;       ;
;     -- SDMMC                                                ; 0 / 1 ( 0 % )         ;       ;
;     -- SPI Master                                           ; 0 / 2 ( 0 % )         ;       ;
;     -- SPI Slave                                            ; 0 / 2 ( 0 % )         ;       ;
;     -- UART                                                 ; 0 / 2 ( 0 % )         ;       ;
;     -- USB                                                  ; 0 / 2 ( 0 % )         ;       ;
;                                                             ;                       ;       ;
; Global signals                                              ; 13                    ;       ;
; M10K blocks                                                 ; 325 / 553             ; 59 %  ;
; Total MLAB memory bits                                      ; 5,864                 ;       ;
; Total block memory bits                                     ; 1,991,863 / 5,662,720 ; 35 %  ;
; Total block memory implementation bits                      ; 3,328,000 / 5,662,720 ; 59 %  ;
; Total DSP Blocks                                            ; 88 / 112              ; 79 %  ;
; Fractional PLLs                                             ; 1 / 6                 ; 17 %  ;
; Global clocks                                               ; 12 / 16               ; 75 %  ;
; Quadrant clocks                                             ; 0 / 66                ; 0 %   ;
; Horizontal periphery clocks and Vertical periphery clocks   ; 0 / 18                ; 0 %   ;
; SERDES Transmitters                                         ; 0 / 100               ; 0 %   ;
; SERDES Receivers                                            ; 0 / 100               ; 0 %   ;
; JTAGs                                                       ; 1 / 1                 ; 100 % ;
; ASMI blocks                                                 ; 0 / 1                 ; 0 %   ;
; CRC blocks                                                  ; 0 / 1                 ; 0 %   ;
; Remote update blocks                                        ; 0 / 1                 ; 0 %   ;
; Standard RX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA RX Deserializers                                   ; 0 / 9                 ; 0 %   ;
; Standard TX PCSs                                            ; 0 / 9                 ; 0 %   ;
; HSSI PMA TX Serializers                                     ; 0 / 9                 ; 0 %   ;
; Channel PLLs                                                ; 0 / 9                 ; 0 %   ;
; Impedance control blocks                                    ; 2 / 4                 ; 50 %  ;
; Hard Memory Controllers                                     ; 1 / 2                 ; 50 %  ;
; Average interconnect usage (total/H/V)                      ; 42% / 41% / 44%       ;       ;
; Peak interconnect usage (total/H/V)                         ; 76% / 70% / 94%       ;       ;
; Maximum fan-out                                             ; 26536                 ;       ;
; Highest non-global fan-out                                  ; 2064                  ;       ;
; Total fan-out                                               ; 320834                ;       ;
; Average fan-out                                             ; 4.11                  ;       ;
+-------------------------------------------------------------+-----------------------+-------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                                                                   ;
+-------------------------------------------------------------+------------------------+--------------------------------+----------------------+--------------------------------+
; Statistic                                                   ; Top                    ; HPS_hps_0_hps_io_border:border ; sld_hub:auto_hub     ; hard_block:auto_generated_inst ;
+-------------------------------------------------------------+------------------------+--------------------------------+----------------------+--------------------------------+
; Logic utilization (ALMs needed / total ALMs on device)      ; 32214 / 41910 ( 77 % ) ; 0 / 41910 ( 0 % )              ; 59 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
; ALMs needed [=A-B+C]                                        ; 32214                  ; 0                              ; 59                   ; 0                              ;
;     [A] ALMs used in final placement [=a+b+c+d]             ; 33198 / 41910 ( 79 % ) ; 0 / 41910 ( 0 % )              ; 68 / 41910 ( < 1 % ) ; 0 / 41910 ( 0 % )              ;
;         [a] ALMs used for LUT logic and registers           ; 9275                   ; 0                              ; 21                   ; 0                              ;
;         [b] ALMs used for LUT logic                         ; 17949                  ; 0                              ; 29                   ; 0                              ;
;         [c] ALMs used for registers                         ; 5824                   ; 0                              ; 18                   ; 0                              ;
;         [d] ALMs used for memory (up to half of total ALMs) ; 150                    ; 0                              ; 0                    ; 0                              ;
;     [B] Estimate of ALMs recoverable by dense packing       ; 2382 / 41910 ( 6 % )   ; 0 / 41910 ( 0 % )              ; 9 / 41910 ( < 1 % )  ; 0 / 41910 ( 0 % )              ;
;     [C] Estimate of ALMs unavailable [=a+b+c+d]             ; 1398 / 41910 ( 3 % )   ; 0 / 41910 ( 0 % )              ; 0 / 41910 ( 0 % )    ; 0 / 41910 ( 0 % )              ;
;         [a] Due to location constrained logic               ; 27                     ; 0                              ; 0                    ; 0                              ;
;         [b] Due to LAB-wide signal conflicts                ; 511                    ; 0                              ; 0                    ; 0                              ;
;         [c] Due to LAB input limits                         ; 860                    ; 0                              ; 0                    ; 0                              ;
;         [d] Due to virtual I/Os                             ; 0                      ; 0                              ; 0                    ; 0                              ;
;                                                             ;                        ;                                ;                      ;                                ;
; Difficulty packing design                                   ; Low                    ; Low                            ; Low                  ; Low                            ;
;                                                             ;                        ;                                ;                      ;                                ;
; Total LABs:  partially or completely used                   ; 4005 / 4191 ( 96 % )   ; 0 / 4191 ( 0 % )               ; 11 / 4191 ( < 1 % )  ; 0 / 4191 ( 0 % )               ;
;     -- Logic LABs                                           ; 3990                   ; 0                              ; 11                   ; 0                              ;
;     -- Memory LABs (up to half of total LABs)               ; 15                     ; 0                              ; 0                    ; 0                              ;
;                                                             ;                        ;                                ;                      ;                                ;
; Combinational ALUT usage for logic                          ; 44620                  ; 0                              ; 93                   ; 0                              ;
;     -- 7 input functions                                    ; 546                    ; 0                              ; 2                    ; 0                              ;
;     -- 6 input functions                                    ; 13221                  ; 0                              ; 11                   ; 0                              ;
;     -- 5 input functions                                    ; 9178                   ; 0                              ; 20                   ; 0                              ;
;     -- 4 input functions                                    ; 8929                   ; 0                              ; 11                   ; 0                              ;
;     -- <=3 input functions                                  ; 12497                  ; 0                              ; 49                   ; 0                              ;
; Combinational ALUT usage for route-throughs                 ; 4                      ; 0                              ; 0                    ; 0                              ;
; Memory ALUT usage                                           ; 249                    ; 0                              ; 0                    ; 0                              ;
;     -- 64-address deep                                      ; 0                      ; 0                              ; 0                    ; 0                              ;
;     -- 32-address deep                                      ; 249                    ; 0                              ; 0                    ; 0                              ;
;                                                             ;                        ;                                ;                      ;                                ;
; Dedicated logic registers                                   ; 0                      ; 0                              ; 0                    ; 0                              ;
;     -- By type:                                             ;                        ;                                ;                      ;                                ;
;         -- Primary logic registers                          ; 30197 / 83820 ( 36 % ) ; 0 / 83820 ( 0 % )              ; 77 / 83820 ( < 1 % ) ; 0 / 83820 ( 0 % )              ;
;         -- Secondary logic registers                        ; 965 / 83820 ( 1 % )    ; 0 / 83820 ( 0 % )              ; 1 / 83820 ( < 1 % )  ; 0 / 83820 ( 0 % )              ;
;     -- By function:                                         ;                        ;                                ;                      ;                                ;
;         -- Design implementation registers                  ; 31162                  ; 0                              ; 78                   ; 0                              ;
;         -- Routing optimization registers                   ; 0                      ; 0                              ; 0                    ; 0                              ;
;                                                             ;                        ;                                ;                      ;                                ;
;                                                             ;                        ;                                ;                      ;                                ;
; Virtual pins                                                ; 0                      ; 0                              ; 0                    ; 0                              ;
; I/O pins                                                    ; 62                     ; 46                             ; 0                    ; 67                             ;
; I/O registers                                               ; 46                     ; 176                            ; 0                    ; 214                            ;
; Total block memory bits                                     ; 1991863                ; 0                              ; 0                    ; 0                              ;
; Total block memory implementation bits                      ; 3328000                ; 0                              ; 0                    ; 0                              ;
; JTAG                                                        ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; M10K block                                                  ; 325 / 553 ( 58 % )     ; 0 / 553 ( 0 % )                ; 0 / 553 ( 0 % )      ; 0 / 553 ( 0 % )                ;
; DSP block                                                   ; 88 / 112 ( 78 % )      ; 0 / 112 ( 0 % )                ; 0 / 112 ( 0 % )      ; 0 / 112 ( 0 % )                ;
; DLL                                                         ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; Impedance control block                                     ; 0 / 4 ( 0 % )          ; 1 / 4 ( 25 % )                 ; 0 / 4 ( 0 % )        ; 1 / 4 ( 25 % )                 ;
; MLAB cell                                                   ; 249 / 19700 ( 1 % )    ; 0 / 19700 ( 0 % )              ; 0 / 19700 ( 0 % )    ; 0 / 19700 ( 0 % )              ;
; Double data rate I/O input circuitry                        ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )               ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )               ;
; Double data rate I/O output circuitry                       ; 0 / 1325 ( 0 % )       ; 246 / 1325 ( 18 % )            ; 0 / 1325 ( 0 % )     ; 184 / 1325 ( 13 % )            ;
; Double data rate I/O output enable circuitry                ; 0 / 425 ( 0 % )        ; 4 / 425 ( < 1 % )              ; 0 / 425 ( 0 % )      ; 4 / 425 ( < 1 % )              ;
; Impedance logic block                                       ; 0 / 8 ( 0 % )          ; 2 / 8 ( 25 % )                 ; 0 / 8 ( 0 % )        ; 1 / 8 ( 12 % )                 ;
; DQS pin delay chain                                         ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                ;
; DQS pin enable control                                      ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                ;
; Delay chain                                                 ; 0 / 1300 ( 0 % )       ; 124 / 1300 ( 9 % )             ; 0 / 1300 ( 0 % )     ; 120 / 1300 ( 9 % )             ;
; Pin configuration                                           ; 0 / 400 ( 0 % )        ; 40 / 400 ( 10 % )              ; 0 / 400 ( 0 % )      ; 36 / 400 ( 9 % )               ;
; DQS pin configuration                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                ;
; Signal Splitter                                             ; 0 / 400 ( 0 % )        ; 5 / 400 ( 1 % )                ; 0 / 400 ( 0 % )      ; 5 / 400 ( 1 % )                ;
; Leveling delay chain                                        ; 0 / 36 ( 0 % )         ; 6 / 36 ( 16 % )                ; 0 / 36 ( 0 % )       ; 7 / 36 ( 19 % )                ;
; Clock Phase Select                                          ; 0 / 175 ( 0 % )        ; 26 / 175 ( 14 % )              ; 0 / 175 ( 0 % )      ; 21 / 175 ( 12 % )              ;
; PHY Clock Buffer                                            ; 0 / 8 ( 0 % )          ; 0 / 8 ( 0 % )                  ; 0 / 8 ( 0 % )        ; 1 / 8 ( 12 % )                 ;
; Read FIFO Read Clock Select Block                           ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )               ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )               ;
; LFIFO                                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                ;
; HPS SDRAM PLL                                               ; 0 / 1 ( 0 % )          ; 1 / 1 ( 100 % )                ; 0 / 1 ( 0 % )        ; 0 / 1 ( 0 % )                  ;
; HPS DBG APB interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; Fractional PLL                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                  ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; Hard Memory Controller                                      ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; HPS boot from FPGA interface                                ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS clock resets interface                                  ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; FPGA-to-HPS interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS FPGA-to-SDRAM interface                                 ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS-to-FPGA interface                                       ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; HPS TPIU trace interface                                    ; 0 / 1 ( 0 % )          ; 0 / 1 ( 0 % )                  ; 0 / 1 ( 0 % )        ; 1 / 1 ( 100 % )                ;
; IR FIFO USERDES Block                                       ; 0 / 400 ( 0 % )        ; 32 / 400 ( 8 % )               ; 0 / 400 ( 0 % )      ; 32 / 400 ( 8 % )               ;
; Hard Memory PHY                                             ; 0 / 2 ( 0 % )          ; 1 / 2 ( 50 % )                 ; 0 / 2 ( 0 % )        ; 0 / 2 ( 0 % )                  ;
; PLL DLL Output                                              ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                  ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL LVDS Output                                             ; 0 / 12 ( 0 % )         ; 0 / 12 ( 0 % )                 ; 0 / 12 ( 0 % )       ; 2 / 12 ( 16 % )                ;
; PLL Output Counter                                          ; 0 / 54 ( 0 % )         ; 0 / 54 ( 0 % )                 ; 0 / 54 ( 0 % )       ; 7 / 54 ( 12 % )                ;
; PLL Reconfiguration Block                                   ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                  ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; PLL Reference Clock Select Block                            ; 0 / 6 ( 0 % )          ; 0 / 6 ( 0 % )                  ; 0 / 6 ( 0 % )        ; 1 / 6 ( 16 % )                 ;
; VFIFO                                                       ; 0 / 25 ( 0 % )         ; 4 / 25 ( 16 % )                ; 0 / 25 ( 0 % )       ; 4 / 25 ( 16 % )                ;
;                                                             ;                        ;                                ;                      ;                                ;
; Connections                                                 ;                        ;                                ;                      ;                                ;
;     -- Input Connections                                    ; 32379                  ; 41                             ; 115                  ; 594                            ;
;     -- Registered Input Connections                         ; 31249                  ; 0                              ; 86                   ; 0                              ;
;     -- Output Connections                                   ; 560                    ; 63                             ; 81                   ; 32425                          ;
;     -- Registered Output Connections                        ; 462                    ; 0                              ; 80                   ; 0                              ;
;                                                             ;                        ;                                ;                      ;                                ;
; Internal Connections                                        ;                        ;                                ;                      ;                                ;
;     -- Total Connections                                    ; 325428                 ; 5029                           ; 658                  ; 36696                          ;
;     -- Registered Connections                               ; 164664                 ; 100                            ; 477                  ; 100                            ;
;                                                             ;                        ;                                ;                      ;                                ;
; External Connections                                        ;                        ;                                ;                      ;                                ;
;     -- Top                                                  ; 0                      ; 24                             ; 86                   ; 32829                          ;
;     -- HPS_hps_0_hps_io_border:border                       ; 24                     ; 80                             ; 0                    ; 0                              ;
;     -- sld_hub:auto_hub                                     ; 86                     ; 0                              ; 0                    ; 110                            ;
;     -- hard_block:auto_generated_inst                       ; 32829                  ; 0                              ; 110                  ; 80                             ;
;                                                             ;                        ;                                ;                      ;                                ;
; Partition Interface                                         ;                        ;                                ;                      ;                                ;
;     -- Input Ports                                          ; 32                     ; 1                              ; 15                   ; 605                            ;
;     -- Output Ports                                         ; 96                     ; 29                             ; 33                   ; 249                            ;
;     -- Bidir Ports                                          ; 80                     ; 40                             ; 0                    ; 0                              ;
;                                                             ;                        ;                                ;                      ;                                ;
; Registered Ports                                            ;                        ;                                ;                      ;                                ;
;     -- Registered Input Ports                               ; 0                      ; 0                              ; 3                    ; 0                              ;
;     -- Registered Output Ports                              ; 0                      ; 0                              ; 22                   ; 0                              ;
;                                                             ;                        ;                                ;                      ;                                ;
; Port Connectivity                                           ;                        ;                                ;                      ;                                ;
;     -- Input Ports driven by GND                            ; 0                      ; 0                              ; 5                    ; 36                             ;
;     -- Output Ports driven by GND                           ; 0                      ; 0                              ; 1                    ; 0                              ;
;     -- Input Ports driven by VCC                            ; 0                      ; 0                              ; 0                    ; 0                              ;
;     -- Output Ports driven by VCC                           ; 0                      ; 0                              ; 0                    ; 0                              ;
;     -- Input Ports with no Source                           ; 0                      ; 0                              ; 1                    ; 0                              ;
;     -- Output Ports with no Source                          ; 0                      ; 0                              ; 0                    ; 0                              ;
;     -- Input Ports with no Fanout                           ; 0                      ; 0                              ; 2                    ; 269                            ;
;     -- Output Ports with no Fanout                          ; 0                      ; 0                              ; 22                   ; 0                              ;
+-------------------------------------------------------------+------------------------+--------------------------------+----------------------+--------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                     ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+
; Name      ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard    ; Termination ; Termination Control Block ; Location assigned by ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+
; DRAM_rzq  ; AG17  ; 4A       ; 50           ; 0            ; 91           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; SSTL-15         ; Off         ; --                        ; User                 ;
; clk50     ; Y26   ; 5B       ; 89           ; 25           ; 3            ; 26537                 ; 0                  ; yes    ; no              ; no       ; Off          ; 2.5 V           ; Off         ; --                        ; User                 ;
; dram_rzq  ; D27   ; 6A       ; 89           ; 80           ; 54           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; SSTL-15 Class I ; Off         ; --                        ; Fitter               ;
; reset_btn ; AD27  ; 5A       ; 89           ; 8            ; 54           ; 1                     ; 0                  ; no     ; no              ; no       ; Off          ; 3.3-V LVTTL     ; Off         ; --                        ; User                 ;
+-----------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+----------+--------------+-----------------+-------------+---------------------------+----------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; Name         ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Termination                       ; Termination Control Block                                                                                                                    ; Output Buffer Pre-emphasis ; Voltage Output Differential ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Output Enable Source ; Output Enable Group ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+
; DRAM_a[0]    ; AJ14  ; 3B       ; 40           ; 0            ; 34           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_a[10]   ; AJ9   ; 3B       ; 30           ; 0            ; 34           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_a[11]   ; AK9   ; 3B       ; 30           ; 0            ; 51           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_a[12]   ; AK7   ; 3B       ; 28           ; 0            ; 34           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_a[13]   ; AK8   ; 3B       ; 28           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_a[14]   ; AG12  ; 3B       ; 26           ; 0            ; 40           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_a[1]    ; AK14  ; 3B       ; 40           ; 0            ; 51           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_a[2]    ; AH12  ; 3B       ; 38           ; 0            ; 34           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_a[3]    ; AJ12  ; 3B       ; 38           ; 0            ; 51           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_a[4]    ; AG15  ; 3B       ; 38           ; 0            ; 0            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_a[5]    ; AH15  ; 3B       ; 38           ; 0            ; 17           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_a[6]    ; AK12  ; 3B       ; 36           ; 0            ; 34           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_a[7]    ; AK13  ; 3B       ; 36           ; 0            ; 51           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_a[8]    ; AH13  ; 3B       ; 30           ; 0            ; 0            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_a[9]    ; AH14  ; 3B       ; 30           ; 0            ; 17           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ba[0]   ; AH10  ; 3B       ; 34           ; 0            ; 74           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ba[1]   ; AJ11  ; 3B       ; 34           ; 0            ; 40           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ba[2]   ; AK11  ; 3B       ; 34           ; 0            ; 57           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_cas_n   ; AH7   ; 3B       ; 32           ; 0            ; 34           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_cke     ; AJ21  ; 4A       ; 62           ; 0            ; 51           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_clk_n   ; AA15  ; 3B       ; 36           ; 0            ; 17           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_clk_p   ; AA14  ; 3B       ; 36           ; 0            ; 0            ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_cs_n    ; AB15  ; 3B       ; 28           ; 0            ; 0            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_dqm[0]  ; AH17  ; 4A       ; 56           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_dqm[1]  ; AG23  ; 4A       ; 64           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_dqm[2]  ; AK23  ; 4A       ; 72           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_dqm[3]  ; AJ27  ; 4A       ; 80           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_odt     ; AE16  ; 4A       ; 52           ; 0            ; 34           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_ras_n   ; AH8   ; 3B       ; 32           ; 0            ; 51           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_reset_n ; AK21  ; 4A       ; 68           ; 0            ; 34           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; 1.5 V                           ; 8mA              ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; DRAM_we_n    ; AJ6   ; 3B       ; 26           ; 0            ; 74           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; dram_a[0]    ; F26   ; 6A       ; 89           ; 71           ; 77           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_a[10]   ; D29   ; 6A       ; 89           ; 78           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_a[11]   ; C30   ; 6A       ; 89           ; 78           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_a[12]   ; B30   ; 6A       ; 89           ; 79           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_a[13]   ; E4    ; 8A       ; 10           ; 81           ; 74           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_a[14]   ; F11   ; 8A       ; 18           ; 81           ; 40           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; 12mA             ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_a[1]    ; G30   ; 6A       ; 89           ; 71           ; 94           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_a[2]    ; F28   ; 6A       ; 89           ; 72           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_a[3]    ; F30   ; 6A       ; 89           ; 72           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_a[4]    ; J25   ; 6A       ; 89           ; 72           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_a[5]    ; J27   ; 6A       ; 89           ; 72           ; 20           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_a[6]    ; F29   ; 6A       ; 89           ; 73           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_a[7]    ; E28   ; 6A       ; 89           ; 73           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_a[8]    ; H27   ; 6A       ; 89           ; 78           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_a[9]    ; G26   ; 6A       ; 89           ; 78           ; 20           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_ba[0]   ; E29   ; 6A       ; 89           ; 74           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_ba[1]   ; J24   ; 6A       ; 89           ; 74           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_ba[2]   ; J23   ; 6A       ; 89           ; 74           ; 20           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_cas_n   ; E27   ; 6A       ; 89           ; 77           ; 77           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_cke     ; L29   ; 6A       ; 89           ; 57           ; 54           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_clk_n   ; L23   ; 6A       ; 89           ; 73           ; 20           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_clk_p   ; M23   ; 6A       ; 89           ; 73           ; 3            ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Series 50 Ohm without Calibration ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_cs_n    ; H24   ; 6A       ; 89           ; 79           ; 3            ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_dqm[0]  ; K28   ; 6A       ; 89           ; 63           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_dqm[1]  ; M28   ; 6A       ; 89           ; 56           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_dqm[2]  ; R28   ; 6B       ; 89           ; 49           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_dqm[3]  ; W30   ; 6B       ; 89           ; 42           ; 77           ; yes             ; 1         ; no              ; no         ; yes           ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Series 50 Ohm with Calibration    ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_odt     ; H28   ; 6A       ; 89           ; 65           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_ras_n   ; D30   ; 6A       ; 89           ; 77           ; 94           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_reset_n ; P30   ; 6B       ; 89           ; 51           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; dram_we_n    ; C28   ; 6A       ; 89           ; 80           ; 37           ; yes             ; 1         ; no              ; no         ; no            ; no       ; Off          ; SSTL-15 Class I                 ; Maximum Current  ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; Fitter               ; -                    ; -                   ;
; vga_b[0]     ; AE28  ; 5A       ; 89           ; 11           ; 94           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_b[1]     ; Y23   ; 5A       ; 89           ; 13           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_b[2]     ; Y24   ; 5A       ; 89           ; 13           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_b[3]     ; AG28  ; 5A       ; 89           ; 13           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_b[4]     ; AF28  ; 5A       ; 89           ; 13           ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_b[5]     ; V23   ; 5A       ; 89           ; 15           ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_b[6]     ; W24   ; 5A       ; 89           ; 15           ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_b[7]     ; AF29  ; 5A       ; 89           ; 15           ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_blank_n  ; AH3   ; 3A       ; 16           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_clk      ; W20   ; 5A       ; 89           ; 6            ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[0]     ; Y21   ; 5A       ; 89           ; 6            ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[1]     ; AA25  ; 5A       ; 89           ; 9            ; 37           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[2]     ; AB26  ; 5A       ; 89           ; 9            ; 54           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[3]     ; AB22  ; 5A       ; 89           ; 9            ; 3            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[4]     ; AB23  ; 5A       ; 89           ; 9            ; 20           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[5]     ; AA24  ; 5A       ; 89           ; 11           ; 43           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[6]     ; AB25  ; 5A       ; 89           ; 11           ; 60           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_g[7]     ; AE27  ; 5A       ; 89           ; 11           ; 77           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_hs       ; AD12  ; 3A       ; 16           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[0]     ; AG5   ; 3A       ; 14           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[1]     ; AA12  ; 3A       ; 12           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[2]     ; AB12  ; 3A       ; 12           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[3]     ; AF6   ; 3A       ; 12           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[4]     ; AG6   ; 3A       ; 12           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[5]     ; AJ2   ; 3A       ; 14           ; 0            ; 17           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[6]     ; AH5   ; 3A       ; 14           ; 0            ; 51           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_r[7]     ; AJ1   ; 3A       ; 14           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_sync_n   ; AG2   ; 3A       ; 16           ; 0            ; 34           ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
; vga_vs       ; AC12  ; 3A       ; 16           ; 0            ; 0            ; no              ; 1         ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL                     ; Default          ; Off                               ; --                                                                                                                                           ; no                         ; no                          ; 0                   ; Off                         ; User                 ; -                    ; -                   ;
+--------------+-------+----------+--------------+--------------+--------------+-----------------+-----------+-----------------+------------+---------------+----------+--------------+---------------------------------+------------------+-----------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+-----------------------------+---------------------+-----------------------------+----------------------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Z coordinate ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Output Register ; Slew Rate ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard                    ; Current Strength ; Input Termination                ; Output Termination             ; Termination Control Block                                                                                                                    ; Output Buffer Delay ; Output Buffer Delay Control ; Location assigned by ; Load ; Output Enable Source                                                                                                                                                                                                                                                                                                                                                                                          ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; DRAM_dq[0]    ; AF18  ; 4A       ; 50           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; DRAM_dq[10]   ; AG18  ; 4A       ; 58           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; DRAM_dq[11]   ; AK19  ; 4A       ; 60           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; DRAM_dq[12]   ; AG20  ; 4A       ; 62           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; DRAM_dq[13]   ; AF19  ; 4A       ; 62           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; DRAM_dq[14]   ; AJ20  ; 4A       ; 62           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; DRAM_dq[15]   ; AH24  ; 4A       ; 64           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; DRAM_dq[16]   ; AE19  ; 4A       ; 66           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; DRAM_dq[17]   ; AE18  ; 4A       ; 66           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; DRAM_dq[18]   ; AG22  ; 4A       ; 66           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; DRAM_dq[19]   ; AK22  ; 4A       ; 68           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; DRAM_dq[1]    ; AE17  ; 4A       ; 50           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; DRAM_dq[20]   ; AF21  ; 4A       ; 70           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; DRAM_dq[21]   ; AF20  ; 4A       ; 70           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; DRAM_dq[22]   ; AH23  ; 4A       ; 70           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; DRAM_dq[23]   ; AK24  ; 4A       ; 72           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; DRAM_dq[24]   ; AF24  ; 4A       ; 74           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; DRAM_dq[25]   ; AF23  ; 4A       ; 74           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; DRAM_dq[26]   ; AJ24  ; 4A       ; 74           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; DRAM_dq[27]   ; AK26  ; 4A       ; 76           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; DRAM_dq[28]   ; AE23  ; 4A       ; 78           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; DRAM_dq[29]   ; AE22  ; 4A       ; 78           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; DRAM_dq[2]    ; AG16  ; 4A       ; 50           ; 0            ; 74           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1 ; -                   ;
; DRAM_dq[30]   ; AG25  ; 4A       ; 78           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; DRAM_dq[31]   ; AK27  ; 4A       ; 80           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; DRAM_dq[3]    ; AF16  ; 4A       ; 52           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1 ; -                   ;
; DRAM_dq[4]    ; AH20  ; 4A       ; 54           ; 0            ; 17           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1 ; -                   ;
; DRAM_dq[5]    ; AG21  ; 4A       ; 54           ; 0            ; 0            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1 ; -                   ;
; DRAM_dq[6]    ; AJ16  ; 4A       ; 54           ; 0            ; 34           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1 ; -                   ;
; DRAM_dq[7]    ; AH18  ; 4A       ; 56           ; 0            ; 51           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1 ; -                   ;
; DRAM_dq[8]    ; AK18  ; 4A       ; 58           ; 0            ; 57           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1 ; -                   ;
; DRAM_dq[9]    ; AJ17  ; 4A       ; 58           ; 0            ; 40           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1 ; -                   ;
; DRAM_dqs_n[0] ; W16   ; 4A       ; 52           ; 0            ; 17           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
; DRAM_dqs_n[1] ; W17   ; 4A       ; 60           ; 0            ; 17           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
; DRAM_dqs_n[2] ; AA18  ; 4A       ; 68           ; 0            ; 17           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
; DRAM_dqs_n[3] ; AD19  ; 4A       ; 76           ; 0            ; 17           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar             ; -                   ;
; DRAM_dqs_p[0] ; V16   ; 4A       ; 52           ; 0            ; 0            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; DRAM_dqs_p[1] ; V17   ; 4A       ; 60           ; 0            ; 0            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; DRAM_dqs_p[2] ; Y17   ; 4A       ; 68           ; 0            ; 0            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; DRAM_dqs_p[3] ; AC20  ; 4A       ; 76           ; 0            ; 0            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0|sd1a_0                  ; 0                   ; Off                         ; User                 ; 0 pF ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                 ; -                   ;
; dram_dq[0]    ; K23   ; 6A       ; 89           ; 66           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                         ; -                   ;
; dram_dq[10]   ; K29   ; 6A       ; 89           ; 59           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                         ; -                   ;
; dram_dq[11]   ; K27   ; 6A       ; 89           ; 58           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                         ; -                   ;
; dram_dq[12]   ; M26   ; 6A       ; 89           ; 57           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                         ; -                   ;
; dram_dq[13]   ; M27   ; 6A       ; 89           ; 57           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                         ; -                   ;
; dram_dq[14]   ; L28   ; 6A       ; 89           ; 57           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                         ; -                   ;
; dram_dq[15]   ; M30   ; 6A       ; 89           ; 56           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                         ; -                   ;
; dram_dq[16]   ; U26   ; 6B       ; 89           ; 52           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                         ; -                   ;
; dram_dq[17]   ; T26   ; 6B       ; 89           ; 52           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                         ; -                   ;
; dram_dq[18]   ; N29   ; 6B       ; 89           ; 52           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                         ; -                   ;
; dram_dq[19]   ; N28   ; 6B       ; 89           ; 51           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                         ; -                   ;
; dram_dq[1]    ; K22   ; 6A       ; 89           ; 66           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                         ; -                   ;
; dram_dq[20]   ; P26   ; 6B       ; 89           ; 50           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                         ; -                   ;
; dram_dq[21]   ; P27   ; 6B       ; 89           ; 50           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                         ; -                   ;
; dram_dq[22]   ; N27   ; 6B       ; 89           ; 50           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                         ; -                   ;
; dram_dq[23]   ; R29   ; 6B       ; 89           ; 49           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                         ; -                   ;
; dram_dq[24]   ; P24   ; 6B       ; 89           ; 45           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                         ; -                   ;
; dram_dq[25]   ; P25   ; 6B       ; 89           ; 45           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                         ; -                   ;
; dram_dq[26]   ; T29   ; 6B       ; 89           ; 45           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                         ; -                   ;
; dram_dq[27]   ; T28   ; 6B       ; 89           ; 44           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                         ; -                   ;
; dram_dq[28]   ; R27   ; 6B       ; 89           ; 43           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                         ; -                   ;
; dram_dq[29]   ; R26   ; 6B       ; 89           ; 43           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                         ; -                   ;
; dram_dq[2]    ; H30   ; 6A       ; 89           ; 66           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                         ; -                   ;
; dram_dq[30]   ; V30   ; 6B       ; 89           ; 43           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                         ; -                   ;
; dram_dq[31]   ; W29   ; 6B       ; 89           ; 42           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                         ; -                   ;
; dram_dq[3]    ; G28   ; 6A       ; 89           ; 65           ; 54           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                         ; -                   ;
; dram_dq[4]    ; L25   ; 6A       ; 89           ; 64           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                         ; -                   ;
; dram_dq[5]    ; L24   ; 6A       ; 89           ; 64           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                         ; -                   ;
; dram_dq[6]    ; J30   ; 6A       ; 89           ; 64           ; 37           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                         ; -                   ;
; dram_dq[7]    ; J29   ; 6A       ; 89           ; 63           ; 94           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                         ; -                   ;
; dram_dq[8]    ; K26   ; 6A       ; 89           ; 59           ; 20           ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                         ; -                   ;
; dram_dq[9]    ; L26   ; 6A       ; 89           ; 59           ; 3            ; 0                     ; 2                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; SSTL-15 Class I                 ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                         ; -                   ;
; dram_dqs_n[0] ; M19   ; 6A       ; 89           ; 65           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                     ; -                   ;
; dram_dqs_n[1] ; N24   ; 6A       ; 89           ; 58           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                     ; -                   ;
; dram_dqs_n[2] ; R18   ; 6B       ; 89           ; 51           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                     ; -                   ;
; dram_dqs_n[3] ; R21   ; 6B       ; 89           ; 44           ; 20           ; 0                     ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                     ; -                   ;
; dram_dqs_p[0] ; N18   ; 6A       ; 89           ; 65           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                         ; -                   ;
; dram_dqs_p[1] ; N25   ; 6A       ; 89           ; 58           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                         ; -                   ;
; dram_dqs_p[2] ; R19   ; 6B       ; 89           ; 51           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                         ; -                   ;
; dram_dqs_p[3] ; R22   ; 6B       ; 89           ; 44           ; 3            ; 17                    ; 0                  ; no     ; yes             ; 1         ; no              ; no         ; no       ; Off          ; Differential 1.5-V SSTL Class I ; Default          ; Parallel 50 Ohm with Calibration ; Series 50 Ohm with Calibration ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct|sd1a_0 ; 0                   ; Off                         ; Fitter               ; 0 pF ; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                         ; -                   ;
+---------------+-------+----------+--------------+--------------+--------------+-----------------------+--------------------+--------+-----------------+-----------+-----------------+------------+----------+--------------+---------------------------------+------------------+----------------------------------+--------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------+---------------------+-----------------------------+----------------------+------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+----------------------------------------------------------------------------+
; I/O Bank Usage                                                             ;
+----------+------------------+---------------+--------------+---------------+
; I/O Bank ; Usage            ; VCCIO Voltage ; VREF Voltage ; VCCPD Voltage ;
+----------+------------------+---------------+--------------+---------------+
; B2L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B1L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; B0L      ; 0 / 14 ( 0 % )   ; --            ; --           ; --            ;
; 3A       ; 12 / 32 ( 38 % ) ; 3.3V          ; --           ; 3.3V          ;
; 3B       ; 24 / 48 ( 50 % ) ; 1.5V          ; --           ; 2.5V          ;
; 4A       ; 48 / 80 ( 60 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 5A       ; 18 / 32 ( 56 % ) ; 3.3V          ; --           ; 3.3V          ;
; 5B       ; 1 / 16 ( 6 % )   ; 2.5V          ; --           ; 2.5V          ;
; 6B       ; 23 / 45 ( 51 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 6A       ; 46 / 57 ( 81 % ) ; 1.5V          ; 0.75V        ; 2.5V          ;
; 7A       ; 0 / 19 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7B       ; 0 / 22 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7C       ; 0 / 12 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 7D       ; 0 / 14 ( 0 % )   ; 2.5V          ; --           ; 2.5V          ;
; 8A       ; 2 / 80 ( 3 % )   ; 2.5V          ; --           ; 2.5V          ;
+----------+------------------+---------------+--------------+---------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                                               ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                  ; Dir.   ; I/O Standard                    ; Voltage             ; I/O Type     ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A3       ; 493        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A4       ; 491        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A5       ; 489        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A6       ; 487        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A7       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; A8       ; 473        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A9       ; 471        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A10      ; 465        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A11      ; 463        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A13      ; 461        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A14      ; 455        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A15      ; 447        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A16      ; 439        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A18      ; 425        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A19      ; 423        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A20      ; 415        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A21      ; 411        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A23      ; 395        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A24      ; 391        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A25      ; 389        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; A26      ; 382        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A28      ; 380        ; 7A       ; ^HPS_TRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; A29      ; 378        ; 7A       ; ^HPS_TMS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA1      ; 31         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA2      ; 30         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA5      ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; AA6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA7      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA8      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AA11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA12     ; 74         ; 3A       ; vga_r[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA13     ; 90         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA14     ; 122        ; 3B       ; DRAM_clk_p                      ; output ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA15     ; 120        ; 3B       ; DRAM_clk_n                      ; output ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA16     ; 146        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA17     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AA18     ; 168        ; 4A       ; DRAM_dqs_n[2]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AA19     ; 176        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA20     ; 200        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA21     ; 210        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AA22     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA23     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AA24     ; 228        ; 5A       ; vga_g[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA25     ; 224        ; 5A       ; vga_g[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AA26     ; 252        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA27     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AA28     ; 251        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AA29     ;            ; 5B       ; VREFB5BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AA30     ; 250        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB3      ; 32         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB4      ; 33         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB6      ;            ; --       ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB8      ; 43         ; 3A       ; ^nCSO, DATA4                    ; input  ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AB9      ; 42         ; 3A       ; altera_reserved_tdo             ; output ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AB10     ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; AB11     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB12     ; 72         ; 3A       ; vga_r[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB13     ; 88         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB14     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AB15     ; 106        ; 3B       ; DRAM_cs_n                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AB16     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB17     ; 144        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB18     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB19     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB20     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AB21     ; 208        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AB22     ; 225        ; 5A       ; vga_g[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB23     ; 227        ; 5A       ; vga_g[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB24     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AB25     ; 230        ; 5A       ; vga_g[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB26     ; 226        ; 5A       ; vga_g[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AB27     ; 254        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB28     ; 249        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AB29     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AB30     ; 248        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC1      ; 35         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC2      ; 34         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC5      ; 46         ; 3A       ; altera_reserved_tck             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; AC6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC7      ; 45         ; 3A       ; ^AS_DATA3, DATA3                ; input  ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AC8      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC9      ; 58         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC10     ;            ; 3A       ; VCCPD3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC11     ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AC12     ; 82         ; 3A       ; vga_vs                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC13     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC14     ; 104        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC15     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC16     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC17     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC18     ; 162        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC19     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AC20     ; 186        ; 4A       ; DRAM_dqs_p[3]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AC21     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AC22     ; 207        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC23     ; 205        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AC24     ;            ; 5A       ; VREFB5AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC25     ; 215        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC26     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AC27     ; 242        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC28     ; 245        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC29     ; 247        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AC30     ; 259        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD3      ; 36         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD4      ; 37         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD6      ;            ; 3A       ; VREFB3AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD7      ; 62         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD8      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD9      ; 55         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD10     ; 56         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD11     ; 54         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD12     ; 80         ; 3A       ; vga_hs                          ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD14     ; 98         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD15     ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD16     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD17     ; 160        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD18     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AD19     ; 184        ; 4A       ; DRAM_dqs_n[3]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AD20     ; 199        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD21     ; 197        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD22     ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AD23     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AD24     ; 211        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AD25     ; 213        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD26     ; 240        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD27     ; 222        ; 5A       ; reset_btn                       ; input  ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AD28     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AD29     ; 255        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AD30     ; 257        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE1      ; 39         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE2      ; 38         ; B0L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE4      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE5      ; 49         ; 3A       ; ^AS_DATA1, DATA1                ; input  ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE6      ; 51         ; 3A       ; ^AS_DATA0, ASDO, DATA0          ; input  ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE7      ; 60         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE8      ; 47         ; 3A       ; ^AS_DATA2, DATA2                ; input  ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; AE9      ; 53         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE10     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE11     ; 59         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE12     ; 52         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE13     ; 95         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE14     ; 96         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE15     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AE16     ; 139        ; 4A       ; DRAM_odt                        ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE17     ; 135        ; 4A       ; DRAM_dq[1]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE18     ; 167        ; 4A       ; DRAM_dq[17]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE19     ; 165        ; 4A       ; DRAM_dq[16]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE20     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AE21     ;            ; --       ; VCCPD3B4A                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AE22     ; 191        ; 4A       ; DRAM_dq[29]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE23     ; 189        ; 4A       ; DRAM_dq[28]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AE24     ; 209        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AE25     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AE26     ; 220        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE27     ; 229        ; 5A       ; vga_g[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE28     ; 231        ; 5A       ; vga_b[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AE29     ; 253        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AE30     ;            ; 5B       ; VCCIO5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; AF1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF4      ; 66         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF5      ; 64         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF6      ; 75         ; 3A       ; vga_r[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF7      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AF8      ; 70         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF9      ; 67         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF10     ; 57         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF11     ; 87         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF12     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF13     ; 93         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF14     ; 114        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF15     ; 112        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF16     ; 137        ; 4A       ; DRAM_dq[3]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF17     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF18     ; 133        ; 4A       ; DRAM_dq[0]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF19     ; 159        ; 4A       ; DRAM_dq[13]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF20     ; 175        ; 4A       ; DRAM_dq[21]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF21     ; 173        ; 4A       ; DRAM_dq[20]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF22     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AF23     ; 183        ; 4A       ; DRAM_dq[25]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF24     ; 181        ; 4A       ; DRAM_dq[24]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AF25     ; 206        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF26     ; 204        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AF27     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AF28     ; 235        ; 5A       ; vga_b[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF29     ; 237        ; 5A       ; vga_b[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AF30     ; 239        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG1      ; 71         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG2      ; 83         ; 3A       ; vga_sync_n                      ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG3      ; 63         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG4      ;            ; 3A       ; VCCIO3A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG5      ; 78         ; 3A       ; vga_r[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG6      ; 73         ; 3A       ; vga_r[4]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG7      ; 68         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG8      ; 65         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG9      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG10     ; 86         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG11     ; 85         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG12     ; 103        ; 3B       ; DRAM_a[14]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG13     ; 101        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG14     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG15     ; 127        ; 3B       ; DRAM_a[4]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG16     ; 134        ; 4A       ; DRAM_dq[2]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG17     ; 132        ; 4A       ; DRAM_rzq                        ; input  ; SSTL-15                         ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG18     ; 150        ; 4A       ; DRAM_dq[10]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG19     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AG20     ; 157        ; 4A       ; DRAM_dq[12]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG21     ; 143        ; 4A       ; DRAM_dq[5]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG22     ; 166        ; 4A       ; DRAM_dq[18]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG23     ; 163        ; 4A       ; DRAM_dqm[1]                     ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG24     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AG25     ; 190        ; 4A       ; DRAM_dq[30]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AG26     ; 203        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AG27     ; 212        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AG28     ; 233        ; 5A       ; vga_b[3]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; AG29     ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; AG30     ; 243        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH1      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH2      ; 69         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH3      ; 81         ; 3A       ; vga_blank_n                     ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH4      ; 61         ; 3A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH5      ; 76         ; 3A       ; vga_r[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH6      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH7      ; 115        ; 3B       ; DRAM_cas_n                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH8      ; 113        ; 3B       ; DRAM_ras_n                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH9      ; 84         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH10     ; 118        ; 3B       ; DRAM_ba[0]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH11     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH12     ; 126        ; 3B       ; DRAM_a[2]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH13     ; 111        ; 3B       ; DRAM_a[8]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH14     ; 109        ; 3B       ; DRAM_a[9]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH15     ; 125        ; 3B       ; DRAM_a[5]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH16     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AH17     ; 147        ; 4A       ; DRAM_dqm[0]                     ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH18     ; 145        ; 4A       ; DRAM_dq[7]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH19     ; 148        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH20     ; 141        ; 4A       ; DRAM_dq[4]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH21     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AH22     ; 164        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH23     ; 174        ; 4A       ; DRAM_dq[22]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH24     ; 161        ; 4A       ; DRAM_dq[15]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AH25     ; 188        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH26     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AH27     ; 201        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AH28     ; 214        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH29     ; 218        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AH30     ; 241        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ1      ; 79         ; 3A       ; vga_r[7]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ2      ; 77         ; 3A       ; vga_r[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ3      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ4      ; 94         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ5      ; 99         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ6      ; 102        ; 3B       ; DRAM_we_n                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ7      ; 100        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ8      ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ9      ; 110        ; 3B       ; DRAM_a[10]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ10     ; 116        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ11     ; 119        ; 3B       ; DRAM_ba[1]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ12     ; 124        ; 3B       ; DRAM_a[3]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ13     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ14     ; 131        ; 3B       ; DRAM_a[0]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ15     ;            ; 3B       ; VREFB3BN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ16     ; 142        ; 4A       ; DRAM_dq[6]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ17     ; 151        ; 4A       ; DRAM_dq[9]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ18     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ19     ; 155        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ20     ; 158        ; 4A       ; DRAM_dq[14]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ21     ; 156        ; 4A       ; DRAM_cke                        ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ22     ; 172        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ23     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AJ24     ; 182        ; 4A       ; DRAM_dq[26]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ25     ; 180        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ26     ; 187        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AJ27     ; 195        ; 4A       ; DRAM_dqm[3]                     ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AJ28     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AJ29     ; 216        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; AJ30     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK2      ; 91         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK3      ; 89         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK4      ; 92         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK5      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK6      ; 97         ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK7      ; 107        ; 3B       ; DRAM_a[12]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK8      ; 105        ; 3B       ; DRAM_a[13]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK9      ; 108        ; 3B       ; DRAM_a[11]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK10     ;            ; 3B       ; VCCIO3B                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AK11     ; 117        ; 3B       ; DRAM_ba[2]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK12     ; 123        ; 3B       ; DRAM_a[6]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK13     ; 121        ; 3B       ; DRAM_a[7]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK14     ; 129        ; 3B       ; DRAM_a[1]                       ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK15     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK16     ; 140        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK17     ;            ; 4A       ; VREFB4AN0                       ; power  ;                                 ; 0.75V               ; --           ;                 ; --       ; --           ;
; AK18     ; 149        ; 4A       ; DRAM_dq[8]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK19     ; 153        ; 4A       ; DRAM_dq[11]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK20     ;            ; 4A       ; VCCIO4A                         ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; AK21     ; 171        ; 4A       ; DRAM_reset_n                    ; output ; 1.5 V                           ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK22     ; 169        ; 4A       ; DRAM_dq[19]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK23     ; 179        ; 4A       ; DRAM_dqm[2]                     ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK24     ; 177        ; 4A       ; DRAM_dq[23]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK25     ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; AK26     ; 185        ; 4A       ; DRAM_dq[27]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK27     ; 193        ; 4A       ; DRAM_dq[31]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; AK28     ; 198        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; AK29     ; 196        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B1       ; 509        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B2       ; 507        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B3       ; 513        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B4       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; B5       ; 512        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B6       ; 510        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B7       ; 477        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B8       ; 481        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B10      ;            ; 8A       ; VREFB8AN0                       ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B11      ; 469        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B12      ; 464        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B13      ; 459        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B15      ; 451        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B16      ; 441        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B17      ; 431        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B18      ; 418        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B20      ; 417        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B21      ; 413        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B22      ; 399        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B23      ; 397        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B25      ; 387        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B26      ; 386        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; B27      ; 381        ; 7A       ; ^HPS_TDI                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B28      ; 376        ; 7A       ; ^HPS_TDO                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; B30      ; 365        ; 6A       ; dram_a[12]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C2       ; 517        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C3       ; 511        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C4       ; 501        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C5       ; 497        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C7       ; 475        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C8       ; 479        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C9       ; 485        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C10      ; 483        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C11      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; C12      ; 467        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C13      ; 462        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C14      ; 448        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C15      ; 453        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C17      ; 433        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C18      ; 435        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C19      ; 427        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C20      ; 421        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C22      ; 396        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C23      ; 401        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C24      ; 393        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C25      ; 388        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; C26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C27      ; 374        ; 7A       ; ^HPS_nRST                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; C28      ; 369        ; 6A       ; dram_we_n                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; C29      ; 367        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; C30      ; 363        ; 6A       ; dram_a[11]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D1       ; 529        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D2       ; 515        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D4       ; 521        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D5       ; 499        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D6       ; 495        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D7       ; 505        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D8       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D9       ; 480        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D10      ; 472        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D11      ; 470        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D12      ; 496        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D14      ; 446        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D15      ; 449        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D16      ; 445        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D17      ; 440        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D18      ;            ; 7C       ; VCCIO7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; D19      ; 426        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D20      ; 420        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D21      ; 419        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D22      ; 402        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D23      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D24      ; 404        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; D25      ; 384        ; 7A       ; ^HPS_CLK1                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D26      ; 373        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; D27      ; 371        ; 6A       ; dram_rzq                        ; input  ; SSTL-15 Class I                 ;                     ; --           ; N               ; no       ; Off          ;
; D28      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; D29      ; 361        ; 6A       ; dram_a[10]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; D30      ; 359        ; 6A       ; dram_ras_n                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E1       ; 527        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E2       ; 525        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E3       ; 523        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E4       ; 519        ; 8A       ; dram_a[13]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; E5       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E6       ; 533        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E7       ; 531        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E8       ; 503        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E9       ; 478        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E11      ; 504        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E12      ; 494        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E13      ; 488        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E14      ; 454        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E15      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E16      ; 443        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E17      ; 438        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E18      ; 437        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E19      ; 424        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E20      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; E21      ; 412        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E22      ;            ; --       ; VREFB7A7B7C7DN0_HPS             ; power  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E23      ; 394        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E24      ; 403        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; E25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E26      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; E27      ; 357        ; 6A       ; dram_cas_n                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E28      ; 351        ; 6A       ; dram_a[7]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E29      ; 353        ; 6A       ; dram_ba[0]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; E30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F1       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F3       ; 539        ; 9A       ; ^CONF_DONE                      ; bidir  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F4       ; 541        ; 9A       ; ^nSTATUS                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F6       ; 537        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F8       ; 536        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F9       ; 534        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F10      ; 528        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F11      ; 502        ; 8A       ; dram_a[14]                      ; output ; SSTL-15 Class I                 ;                     ; Column I/O   ; N               ; no       ; Off          ;
; F12      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F13      ; 486        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F14      ; 468        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F15      ; 466        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F16      ; 442        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F18      ; 430        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F19      ; 410        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F20      ; 407        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F21      ; 409        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; F22      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; F23      ; 375        ; 7A       ; ^HPS_nPOR                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F24      ; 383        ; 7A       ; ^HPS_PORSEL                     ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F25      ; 385        ; 7A       ; ^HPS_CLK2                       ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F26      ; 341        ; 6A       ; dram_a[0]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; F28      ; 345        ; 6A       ; dram_a[2]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F29      ; 349        ; 6A       ; dram_a[6]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; F30      ; 347        ; 6A       ; dram_a[3]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G1       ;            ;          ; RREF                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G2       ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G5       ; 542        ; 9A       ; ^nCE                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G6       ; 543        ; 9A       ; ^MSEL2                          ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G7       ; 535        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G8       ; 492        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G9       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G10      ; 526        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G11      ; 520        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G12      ; 518        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G13      ; 484        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G14      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G15      ; 460        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G16      ; 444        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G17      ; 436        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G18      ; 432        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G19      ;            ; 7B       ; VCCIO7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; G20      ; 416        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G21      ; 392        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G22      ; 400        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; G23      ; 377        ; 7A       ; ^VCCRSTCLK_HPS                  ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; G25      ; 370        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; G26      ; 362        ; 6A       ; dram_a[9]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G27      ; 339        ; 6A       ; VREFB6AN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; G28      ; 335        ; 6A       ; dram_dq[3]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; G29      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; G30      ; 343        ; 6A       ; dram_a[1]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H3       ; 0          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H4       ; 1          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H6       ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H7       ; 508        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H8       ; 490        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H9       ;            ; --       ; VCCBAT                          ; power  ;                                 ; 1.2V                ; --           ;                 ; --       ; --           ;
; H10      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H12      ; 500        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H13      ; 498        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H14      ; 482        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H15      ; 458        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H16      ;            ; 7D       ; VCCIO7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H17      ; 434        ; 7C       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H18      ; 422        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H19      ; 406        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H20      ; 398        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H21      ;            ; 7A       ; VCCIO7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; H22      ; 379        ; 7A       ; ^HPS_TCK                        ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; H23      ; 390        ; 7A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; H24      ; 364        ; 6A       ; dram_cs_n                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H25      ; 368        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H26      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; H27      ; 360        ; 6A       ; dram_a[8]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H28      ; 333        ; 6A       ; dram_odt                        ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; H29      ; 331        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; H30      ; 337        ; 6A       ; dram_dq[2]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J1       ; 3          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J2       ; 2          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J5       ; 545        ; 9A       ; ^nCONFIG                        ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J6       ; 547        ; 9A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J7       ; 506        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J9       ; 532        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J10      ; 530        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J11      ;            ; --       ; VCCPGM                          ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J12      ; 516        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J13      ;            ; 8A       ; VCCIO8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J14      ; 476        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J15      ;            ;          ; DNU                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J16      ;            ; --       ; VCC_AUX                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J17      ;            ; 7C       ; VCCPD7C_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J19      ; 408        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; J20      ;            ; --       ; VCCRSTCLK_HPS                   ; power  ;                                 ; 1.8V/2.5V/3.0V/3.3V ; --           ;                 ; --       ; --           ;
; J21      ;            ; --       ; VCC_AUX_SHARED                  ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; J22      ; 372        ; 7A       ; ^GND                            ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J23      ; 354        ; 6A       ; dram_ba[2]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J24      ; 352        ; 6A       ; dram_ba[1]                      ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J25      ; 344        ; 6A       ; dram_a[4]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J26      ; 323        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; J27      ; 346        ; 6A       ; dram_a[5]                       ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; J29      ; 327        ; 6A       ; dram_dq[7]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; J30      ; 329        ; 6A       ; dram_dq[6]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K3       ; 4          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K4       ; 5          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K6       ; 540        ; 9A       ; ^MSEL1                          ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K7       ; 522        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K8       ; 524        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K9       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K11      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K12      ; 514        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K13      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K14      ; 474        ; 8A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K16      ;            ; 7D       ; VCCPD7D_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K17      ; 414        ; 7B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; K18      ;            ; 7B       ; VCCPD7B_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K19      ;            ; 7A       ; VCCPD7A_HPS                     ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; K20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K21      ; 366        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; K22      ; 336        ; 6A       ; dram_dq[1]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K23      ; 338        ; 6A       ; dram_dq[0]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; K25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; K26      ; 322        ; 6A       ; dram_dq[8]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K27      ; 319        ; 6A       ; dram_dq[11]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K28      ; 325        ; 6A       ; dram_dqm[0]                     ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K29      ; 321        ; 6A       ; dram_dq[10]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; K30      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L1       ; 7          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L2       ; 6          ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L5       ;            ; --       ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L7       ; 544        ; 9A       ; ^MSEL3                          ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L8       ; 538        ; 9A       ; ^MSEL0                          ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L9       ; 546        ; 9A       ; ^MSEL4                          ; input  ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L10      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L12      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L14      ;            ; 8A       ; VCCPD8A                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; L21      ;            ; --       ; VCCPLL_HPS                      ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; L22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; L23      ; 350        ; 6A       ; dram_clk_n                      ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L24      ; 328        ; 6A       ; dram_dq[5]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L25      ; 330        ; 6A       ; dram_dq[4]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L26      ; 320        ; 6A       ; dram_dq[9]                      ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L27      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; L28      ; 313        ; 6A       ; dram_dq[14]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L29      ; 315        ; 6A       ; dram_cke                        ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; L30      ; 317        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M3       ; 8          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M4       ; 9          ; B2L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M6       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; M16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M17      ; 450        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; M18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M19      ; 334        ; 6A       ; dram_dqs_n[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; M22      ; 308        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M23      ; 348        ; 6A       ; dram_clk_p                      ; output ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M24      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; M25      ; 324        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; M26      ; 314        ; 6A       ; dram_dq[12]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M27      ; 312        ; 6A       ; dram_dq[13]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M28      ; 309        ; 6A       ; dram_dqm[1]                     ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; M29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; M30      ; 311        ; 6A       ; dram_dq[15]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N1       ; 11         ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N2       ; 10         ; B2L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N5       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N16      ; 452        ; 7D       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; N17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N18      ; 332        ; 6A       ; dram_dqs_p[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N20      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; N21      ;            ; 6A       ; VCCIO6A_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; N22      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; N23      ; 310        ; 6A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; N24      ; 318        ; 6A       ; dram_dqs_n[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N25      ; 316        ; 6A       ; dram_dqs_p[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N26      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; N27      ; 297        ; 6B       ; dram_dq[22]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N28      ; 303        ; 6B       ; dram_dq[19]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N29      ; 305        ; 6B       ; dram_dq[18]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; N30      ; 307        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P3       ; 16         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P4       ; 17         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P6       ;            ; --       ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P8       ; 13         ; B2L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P9       ; 12         ; B2L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; P10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P15      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; P20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; P21      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; P22      ; 294        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P23      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P24      ; 290        ; 6B       ; dram_dq[24]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P25      ; 288        ; 6B       ; dram_dq[25]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P26      ; 298        ; 6B       ; dram_dq[20]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P27      ; 296        ; 6B       ; dram_dq[21]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; P28      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; P29      ; 299        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; P30      ; 301        ; 6B       ; dram_reset_n                    ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R1       ; 19         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R2       ; 18         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R5       ;            ; --       ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R7       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; R17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; R18      ; 302        ; 6B       ; dram_dqs_n[2]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R19      ; 300        ; 6B       ; dram_dqs_p[2]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R20      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R21      ; 286        ; 6B       ; dram_dqs_n[3]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R22      ; 284        ; 6B       ; dram_dqs_p[3]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R23      ;            ; --       ; VCCPD6A6B_HPS                   ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; R24      ; 272        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; R25      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; R26      ; 280        ; 6B       ; dram_dq[29]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R27      ; 282        ; 6B       ; dram_dq[28]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R28      ; 293        ; 6B       ; dram_dqm[2]                     ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R29      ; 295        ; 6B       ; dram_dq[23]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; R30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T3       ; 20         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T4       ; 21         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T6       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T8       ; 14         ; B1L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T9       ; 15         ; B1L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; T10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T16      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T17      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T19      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; T20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T21      ; 278        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T22      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; T23      ; 270        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T24      ; 268        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T25      ; 266        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; T26      ; 304        ; 6B       ; dram_dq[17]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T27      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; T28      ; 287        ; 6B       ; dram_dq[27]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T29      ; 289        ; 6B       ; dram_dq[26]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; T30      ; 291        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U1       ; 23         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U2       ; 22         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U5       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U7       ; 50         ; 3A       ; ^DCLK                           ; bidir  ;                                 ;                     ; Weak Pull Up ;                 ; --       ; On           ;
; U8       ; 48         ; 3A       ; altera_reserved_tdi             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; U9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U16      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U17      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U18      ;            ; --       ; VCC_HPS                         ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U19      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; U20      ; 276        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U21      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; U22      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U23      ;            ; 5B       ; VCCPD5B                         ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; U24      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U25      ; 264        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U26      ; 306        ; 6B       ; dram_dq[16]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; U27      ; 273        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U28      ; 285        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; U29      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; U30      ; 283        ; 6B       ; VREFB6BN0_HPS                   ;        ;                                 ; 0.75V               ; Row I/O      ;                 ; --       ; --           ;
; V1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V3       ; 24         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V4       ; 25         ; B1L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V6       ;            ; --       ; VCCH_GXBL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V8       ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; V9       ; 44         ; 3A       ; altera_reserved_tms             ; input  ; 3.3-V LVTTL                     ;                     ; --           ; N               ; no       ; Off          ;
; V10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V15      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; V16      ; 138        ; 4A       ; DRAM_dqs_p[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V17      ; 154        ; 4A       ; DRAM_dqs_p[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; V18      ; 194        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; V19      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V20      ; 292        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V21      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; V22      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V23      ; 236        ; 5A       ; vga_b[5]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; V24      ;            ; 5A       ; VCCPD5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; V25      ; 246        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V26      ;            ; 6B       ; VCCIO6B_HPS                     ; power  ;                                 ; 1.5V                ; --           ;                 ; --       ; --           ;
; V27      ; 265        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V28      ; 271        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V29      ; 275        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; V30      ; 281        ; 6B       ; dram_dq[30]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W1       ; 27         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W2       ; 26         ; B1L      ; GND                             ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W3       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W4       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W5       ;            ; --       ; VCCL_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W6       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W7       ; 41         ; B0L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W8       ; 40         ; B0L      ; GND                             ;        ;                                 ;                     ; Row I/O      ;                 ; --       ; --           ;
; W9       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W10      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W11      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W12      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W13      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W14      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; W15      ; 130        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W16      ; 136        ; 4A       ; DRAM_dqs_n[0]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W17      ; 152        ; 4A       ; DRAM_dqs_n[1]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; W18      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W19      ; 192        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; W20      ; 217        ; 5A       ; vga_clk                         ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W21      ; 221        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W22      ; 223        ; 5A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W23      ;            ; 5A       ; VCCIO5A                         ; power  ;                                 ; 3.3V                ; --           ;                 ; --       ; --           ;
; W24      ; 238        ; 5A       ; vga_b[6]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; W25      ; 244        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W26      ; 274        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W27      ; 261        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; W28      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; W29      ; 279        ; 6B       ; dram_dq[31]                     ; bidir  ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; W30      ; 277        ; 6B       ; dram_dqm[3]                     ; output ; SSTL-15 Class I                 ;                     ; Row I/O      ; N               ; no       ; Off          ;
; Y1       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y2       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y3       ; 28         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y4       ; 29         ; B0L      ; GXB_NC                          ;        ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y5       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y6       ;            ; --       ; VCCE_GXBL                       ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y7       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y8       ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y9       ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y10      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y11      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y12      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y13      ;            ; --       ; VCC                             ; power  ;                                 ; 1.1V                ; --           ;                 ; --       ; --           ;
; Y14      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y15      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y16      ; 128        ; 3B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y17      ; 170        ; 4A       ; DRAM_dqs_p[2]                   ; bidir  ; Differential 1.5-V SSTL Class I ;                     ; Column I/O   ; Y               ; no       ; Off          ;
; Y18      ; 178        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y19      ; 202        ; 4A       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Column I/O   ;                 ; no       ; On           ;
; Y20      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y21      ; 219        ; 5A       ; vga_g[0]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y22      ;            ; --       ; VCCA_FPLL                       ; power  ;                                 ; 2.5V                ; --           ;                 ; --       ; --           ;
; Y23      ; 232        ; 5A       ; vga_b[1]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y24      ; 234        ; 5A       ; vga_b[2]                        ; output ; 3.3-V LVTTL                     ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y25      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
; Y26      ; 256        ; 5B       ; clk50                           ; input  ; 2.5 V                           ;                     ; Row I/O      ; Y               ; no       ; Off          ;
; Y27      ; 258        ; 5B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y28      ; 269        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y29      ; 263        ; 6B       ; RESERVED_INPUT_WITH_WEAK_PULLUP ;        ;                                 ;                     ; Row I/O      ;                 ; no       ; On           ;
; Y30      ;            ;          ; GND                             ; gnd    ;                                 ;                     ; --           ;                 ; --       ; --           ;
+----------+------------+----------+---------------------------------+--------+---------------------------------+---------------------+--------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DLL Summary                                                                                                                                                                                                                                ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; DLL                                                                                                                                             ; Location       ; Low Jitter/Fast Lock ; Cycles Required to Lock ; Delay Control Out Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll|dll_wys_m ; DLL_X89_Y81_N3 ; Low Jitter           ; 1280                    ; normal                 ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0|dll_wys_m                  ; DLL_X85_Y0_N0  ; Low Jitter           ; 1280                    ; normal                 ;
+-------------------------------------------------------------------------------------------------------------------------------------------------+----------------+----------------------+-------------------------+------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Optimized GXB Elements                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Preserved Component                                                                                                                                                                                                                                                                                                                                                                                                              ; Removed Component                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PHY Clock Buffers                                                                                                                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                                                                                                                                                                                                  ;
;  fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|phy_clkbuf ;                                                                                                                                                                                                                                                                                                                                                                                                  ;
;   --                                                                                                                                                                                                                                                                                                                                                                                                                             ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                                                                                                                             ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                                                                                                                             ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf ;
;   --                                                                                                                                                                                                                                                                                                                                                                                                                             ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|phy_clkbuf ;
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; Compilation Hierarchy Node                                                                                                                          ; ALMs needed [=A-B+C] ; [A] ALMs used in final placement ; [B] Estimate of ALMs recoverable by dense packing ; [C] Estimate of ALMs unavailable ; ALMs used for memory ; Combinational ALUTs ; Dedicated Logic Registers ; I/O Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Library Name          ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
; |fpga_top                                                                                                                                           ; 32272.7 (0.3)        ; 36113.7 (0.5)                    ; 5237.5 (0.2)                                      ; 1396.5 (0.0)                     ; 150.0 (0.0)          ; 44464 (1)           ; 31240 (0)                 ; 436 (436)     ; 1991863           ; 88         ; 175  ; 0            ; |fpga_top                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work                  ;
;    |HPS:u1|                                                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; HPS                   ;
;       |HPS_hps_0:hps_0|                                                                                                                             ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; HPS                   ;
;          |HPS_hps_0_fpga_interfaces:fpga_interfaces|                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_fpga_interfaces:fpga_interfaces                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; HPS                   ;
;          |HPS_hps_0_hps_io:hps_io|                                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; HPS                   ;
;             |HPS_hps_0_hps_io_border:border|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border                                                                                                                                                                                                                                                                                                                                                                                                                                      ; HPS                   ;
;                |hps_sdram:hps_sdram_inst|                                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst                                                                                                                                                                                                                                                                                                                                                                                                             ; HPS                   ;
;                   |altera_mem_if_dll_cyclonev:dll|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_dll_cyclonev:dll                                                                                                                                                                                                                                                                                                                                                                              ; HPS                   ;
;                   |altera_mem_if_hard_memory_controller_top_cyclonev:c0|                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_hard_memory_controller_top_cyclonev:c0                                                                                                                                                                                                                                                                                                                                                        ; HPS                   ;
;                   |altera_mem_if_oct_cyclonev:oct|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|altera_mem_if_oct_cyclonev:oct                                                                                                                                                                                                                                                                                                                                                                              ; HPS                   ;
;                   |hps_sdram_p0:p0|                                                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0                                                                                                                                                                                                                                                                                                                                                                                             ; HPS                   ;
;                      |hps_sdram_p0_acv_hard_memphy:umemphy|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy                                                                                                                                                                                                                                                                                                                                                        ; HPS                   ;
;                         |hps_sdram_p0_acv_hard_io_pads:uio_pads|                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads                                                                                                                                                                                                                                                                                                                 ; HPS                   ;
;                            |hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                                                                                                              ; HPS                   ;
;                               |altddio_out:clock_gen[0].umem_ck_pad|                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                                                                                                         ; work                  ;
;                                  |ddio_out_uqe:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                                                                                                             ; work                  ;
;                               |hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc                                                                                                                                                                                                               ; HPS                   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc                                                                                                                                                                                                              ; HPS                   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc                                                                                                                                                                                                              ; HPS                   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc                                                                                                                                                                                                              ; HPS                   ;
;                               |hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc                                                                                                                                                                                                               ; HPS                   ;
;                               |hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                                                                                                                                                ; HPS                   ;
;                               |hps_sdram_p0_generic_ddio:uaddress_pad|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:uaddress_pad                                                                                                                                                                                                                       ; HPS                   ;
;                               |hps_sdram_p0_generic_ddio:ubank_pad|                                                                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ubank_pad                                                                                                                                                                                                                          ; HPS                   ;
;                               |hps_sdram_p0_generic_ddio:ucmd_pad|                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ucmd_pad                                                                                                                                                                                                                           ; HPS                   ;
;                               |hps_sdram_p0_generic_ddio:ureset_n_pad|                                                                              ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_generic_ddio:ureset_n_pad                                                                                                                                                                                                                       ; HPS                   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                                                                                                                  ; HPS                   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                      ; HPS                   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                                                                                                                  ; HPS                   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                      ; HPS                   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                                                                                                                  ; HPS                   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                      ; HPS                   ;
;                            |hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                                                                                                                  ; HPS                   ;
;                               |altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst                                                                                                                                                                                                      ; HPS                   ;
;                         |hps_sdram_p0_acv_ldc:memphy_ldc|                                                                                           ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_ldc:memphy_ldc                                                                                                                                                                                                                                                                                                                        ; HPS                   ;
;                   |hps_sdram_pll:pll|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll                                                                                                                                                                                                                                                                                                                                                                                           ; HPS                   ;
;    |axi_interconnect:axi_interconnect|                                                                                                              ; 42.0 (42.0)          ; 51.1 (51.1)                      ; 11.8 (11.8)                                       ; 2.8 (2.8)                        ; 0.0 (0.0)            ; 102 (102)           ; 44 (44)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|axi_interconnect:axi_interconnect                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work                  ;
;    |fpga_sdram_controller:u0|                                                                                                                       ; 3979.2 (0.0)         ; 4146.0 (0.0)                     ; 481.3 (0.0)                                       ; 314.5 (0.0)                      ; 150.0 (0.0)          ; 4405 (0)            ; 5200 (0)                  ; 0 (0)         ; 469920            ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; fpga_sdram_controller ;
;       |altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|                                           ; 29.7 (29.7)          ; 29.5 (29.5)                      ; 1.8 (1.8)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 49 (49)             ; 26 (26)                   ; 0 (0)         ; 262144            ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo                                                                                                                                                                                                                                                                                                                                                                                         ; fpga_sdram_controller ;
;          |altsyncram:mem_rtl_0|                                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                                                                    ; work                  ;
;             |altsyncram_mfn1:auto_generated|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 262144            ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated                                                                                                                                                                                                                                                                                                                                     ; work                  ;
;       |altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|                                             ; 919.9 (919.9)        ; 752.3 (752.3)                    ; 30.0 (30.0)                                       ; 197.6 (197.6)                    ; 0.0 (0.0)            ; 79 (79)             ; 1452 (1452)               ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                                                                                                                           ; fpga_sdram_controller ;
;       |altera_avalon_st_handshake_clock_crosser:crosser|                                                                                            ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_st_handshake_clock_crosser:crosser                                                                                                                                                                                                                                                                                                                                                                                                                                          ; fpga_sdram_controller ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                                 ; 1.0 (0.4)            ; 1.5 (0.5)                        ; 0.5 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                                                 ; fpga_sdram_controller ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                                                        ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_st_handshake_clock_crosser:crosser|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                                  ; work                  ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_001|                                                                                        ; 33.3 (0.0)           ; 43.3 (0.0)                       ; 10.2 (0.0)                                        ; 0.2 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 116 (0)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_st_handshake_clock_crosser:crosser_001                                                                                                                                                                                                                                                                                                                                                                                                                                      ; fpga_sdram_controller ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                                 ; 33.3 (32.2)          ; 43.3 (41.4)                      ; 10.2 (9.4)                                        ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 4 (4)               ; 116 (112)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                                             ; fpga_sdram_controller ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                                                        ; 0.4 (0.4)            ; 1.0 (1.0)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                                                        ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_st_handshake_clock_crosser:crosser_001|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_002|                                                                                        ; 1.4 (0.0)            ; 1.5 (0.0)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_st_handshake_clock_crosser:crosser_002                                                                                                                                                                                                                                                                                                                                                                                                                                      ; fpga_sdram_controller ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                                 ; 1.4 (0.5)            ; 1.5 (0.5)                        ; 0.1 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (1)               ; 3 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                                             ; fpga_sdram_controller ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                                                        ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_st_handshake_clock_crosser:crosser_002|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;       |altera_avalon_st_handshake_clock_crosser:crosser_003|                                                                                        ; 19.1 (0.0)           ; 23.1 (0.0)                       ; 4.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 70 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_st_handshake_clock_crosser:crosser_003                                                                                                                                                                                                                                                                                                                                                                                                                                      ; fpga_sdram_controller ;
;          |altera_avalon_st_clock_crosser:clock_xer|                                                                                                 ; 19.1 (18.0)          ; 23.1 (21.9)                      ; 4.0 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 70 (66)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer                                                                                                                                                                                                                                                                                                                                                                                             ; fpga_sdram_controller ;
;             |altera_std_synchronizer:in_to_out_synchronizer|                                                                                        ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;             |altera_std_synchronizer:out_to_in_synchronizer|                                                                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;       |altera_merlin_axi_master_ni:axi_translator_m0_translator_m0_agent|                                                                           ; 17.4 (17.4)          ; 17.4 (17.4)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 44 (44)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_axi_master_ni:axi_translator_m0_translator_m0_agent                                                                                                                                                                                                                                                                                                                                                                                                                         ; fpga_sdram_controller ;
;       |altera_merlin_burst_adapter:burst_adapter|                                                                                                   ; 197.2 (0.0)          ; 214.9 (0.0)                      ; 19.0 (0.0)                                        ; 1.3 (0.0)                        ; 0.0 (0.0)            ; 343 (0)             ; 155 (0)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; fpga_sdram_controller ;
;          |altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|                                                                 ; 197.2 (169.7)        ; 214.9 (186.7)                    ; 19.0 (18.2)                                       ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 343 (295)           ; 155 (155)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba                                                                                                                                                                                                                                                                                                                                                                        ; fpga_sdram_controller ;
;             |altera_merlin_address_alignment:align_address_to_size|                                                                                 ; 3.6 (3.6)            ; 3.6 (3.6)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_address_alignment:align_address_to_size                                                                                                                                                                                                                                                                                                                  ; fpga_sdram_controller ;
;             |altera_merlin_burst_adapter_min:the_min|                                                                                               ; 23.6 (11.3)          ; 24.7 (13.2)                      ; 1.1 (1.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 40 (23)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min                                                                                                                                                                                                                                                                                                                                ; fpga_sdram_controller ;
;                |altera_merlin_burst_adapter_subtractor:ab_sub|                                                                                      ; 0.7 (0.0)            ; 0.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub                                                                                                                                                                                                                                                                                  ; fpga_sdram_controller ;
;                   |altera_merlin_burst_adapter_adder:subtract|                                                                                      ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ab_sub|altera_merlin_burst_adapter_adder:subtract                                                                                                                                                                                                                                       ; fpga_sdram_controller ;
;                |altera_merlin_burst_adapter_subtractor:ac_sub|                                                                                      ; 6.5 (0.0)            ; 7.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub                                                                                                                                                                                                                                                                                  ; fpga_sdram_controller ;
;                   |altera_merlin_burst_adapter_adder:subtract|                                                                                      ; 6.5 (6.5)            ; 7.0 (7.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:ac_sub|altera_merlin_burst_adapter_adder:subtract                                                                                                                                                                                                                                       ; fpga_sdram_controller ;
;                |altera_merlin_burst_adapter_subtractor:bc_sub|                                                                                      ; 0.8 (0.0)            ; 1.0 (0.0)                        ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub                                                                                                                                                                                                                                                                                  ; fpga_sdram_controller ;
;                   |altera_merlin_burst_adapter_adder:subtract|                                                                                      ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:bc_sub|altera_merlin_burst_adapter_adder:subtract                                                                                                                                                                                                                                       ; fpga_sdram_controller ;
;                |altera_merlin_burst_adapter_subtractor:da_sub|                                                                                      ; 2.8 (0.0)            ; 2.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub                                                                                                                                                                                                                                                                                  ; fpga_sdram_controller ;
;                   |altera_merlin_burst_adapter_adder:subtract|                                                                                      ; 2.8 (2.8)            ; 2.8 (2.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|altera_merlin_burst_adapter_min:the_min|altera_merlin_burst_adapter_subtractor:da_sub|altera_merlin_burst_adapter_adder:subtract                                                                                                                                                                                                                                       ; fpga_sdram_controller ;
;       |altera_merlin_combined_width_adapter:width_adapter|                                                                                          ; 79.9 (0.0)           ; 79.9 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 179 (0)             ; 7 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_combined_width_adapter:width_adapter                                                                                                                                                                                                                                                                                                                                                                                                                                        ; fpga_sdram_controller ;
;          |altera_merlin_width_adapter:cmd_width_adapter|                                                                                            ; 4.5 (4.5)            ; 5.1 (5.1)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_combined_width_adapter:width_adapter|altera_merlin_width_adapter:cmd_width_adapter                                                                                                                                                                                                                                                                                                                                                                                          ; fpga_sdram_controller ;
;          |altera_merlin_width_adapter:rsp_width_adapter|                                                                                            ; 74.8 (74.8)          ; 74.8 (74.8)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 162 (162)           ; 7 (7)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_combined_width_adapter:width_adapter|altera_merlin_width_adapter:rsp_width_adapter                                                                                                                                                                                                                                                                                                                                                                                          ; fpga_sdram_controller ;
;       |altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent|                                                  ; 32.4 (1.0)           ; 32.8 (1.0)                       ; 0.8 (0.0)                                         ; 0.4 (0.0)                        ; 0.0 (0.0)            ; 63 (3)              ; 22 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                                                                                                                                ; fpga_sdram_controller ;
;          |altera_merlin_burst_uncompressor:uncompressor|                                                                                            ; 31.4 (31.4)          ; 31.8 (31.8)                      ; 0.8 (0.8)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 60 (60)             ; 22 (22)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor                                                                                                                                                                                                                                                                                                                                                  ; fpga_sdram_controller ;
;       |altera_reset_controller:rst_controller|                                                                                                      ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; fpga_sdram_controller ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                         ; fpga_sdram_controller ;
;       |altera_reset_controller:rst_controller_001|                                                                                                  ; 1.0 (0.0)            ; 1.3 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_reset_controller:rst_controller_001                                                                                                                                                                                                                                                                                                                                                                                                                                                ; fpga_sdram_controller ;
;          |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                               ; 1.0 (1.0)            ; 1.3 (1.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                                                                                                                                     ; fpga_sdram_controller ;
;       |fpga_sdram_controller_cmd_xbar_mux:cmd_xbar_mux|                                                                                             ; 18.4 (14.8)          ; 24.4 (20.1)                      ; 6.0 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 58 (53)             ; 5 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_cmd_xbar_mux:cmd_xbar_mux                                                                                                                                                                                                                                                                                                                                                                                                                                           ; fpga_sdram_controller ;
;          |altera_merlin_arbitrator:arb|                                                                                                             ; 3.6 (3.6)            ; 4.3 (4.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                                                                                                                                                              ; fpga_sdram_controller ;
;       |fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|                                                                                 ; 2625.0 (0.0)         ; 2922.5 (0.0)                     ; 410.5 (0.0)                                       ; 113.0 (0.0)                      ; 150.0 (0.0)          ; 3577 (0)            ; 3335 (0)                  ; 0 (0)         ; 207776            ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0                                                                                                                                                                                                                                                                                                                                                                                                                               ; fpga_sdram_controller ;
;          |afi_mux_ddr3_ddrx:m0|                                                                                                                     ; 27.4 (27.4)          ; 31.3 (31.3)                      ; 3.8 (3.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 60 (60)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|afi_mux_ddr3_ddrx:m0                                                                                                                                                                                                                                                                                                                                                                                                          ; fpga_sdram_controller ;
;          |altera_mem_if_dll_cyclonev:dll0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_dll_cyclonev:dll0                                                                                                                                                                                                                                                                                                                                                                                               ; fpga_sdram_controller ;
;          |altera_mem_if_oct_cyclonev:oct0|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|altera_mem_if_oct_cyclonev:oct0                                                                                                                                                                                                                                                                                                                                                                                               ; fpga_sdram_controller ;
;          |fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|                                                                                           ; 831.0 (0.0)          ; 908.4 (0.0)                      ; 112.4 (0.0)                                       ; 35.0 (0.0)                       ; 0.0 (0.0)            ; 1375 (0)            ; 971 (0)                   ; 0 (0)         ; 16800             ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0                                                                                                                                                                                                                                                                                                                                                                                ; fpga_sdram_controller ;
;             |alt_mem_if_nextgen_ddr3_controller_core:ng0|                                                                                           ; 831.0 (0.0)          ; 908.4 (0.0)                      ; 112.4 (0.0)                                       ; 35.0 (0.0)                       ; 0.0 (0.0)            ; 1375 (0)            ; 971 (0)                   ; 0 (0)         ; 16800             ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0                                                                                                                                                                                                                                                                                                                                    ; fpga_sdram_controller ;
;                |alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|                                                                    ; 831.0 (0.0)          ; 908.4 (0.0)                      ; 112.4 (0.0)                                       ; 35.0 (0.0)                       ; 0.0 (0.0)            ; 1375 (0)            ; 971 (0)                   ; 0 (0)         ; 16800             ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst                                                                                                                                                                                                                                                                    ; fpga_sdram_controller ;
;                   |alt_mem_ddrx_controller:controller_inst|                                                                                         ; 831.0 (0.3)          ; 908.4 (0.3)                      ; 112.4 (0.0)                                       ; 35.0 (0.0)                       ; 0.0 (0.0)            ; 1375 (0)            ; 971 (1)                   ; 0 (0)         ; 16800             ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst                                                                                                                                                                                                                            ; fpga_sdram_controller ;
;                      |alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|                                                                                ; 3.8 (0.0)            ; 3.8 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst                                                                                                                                                                              ; fpga_sdram_controller ;
;                         |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst|                                              ; 1.4 (1.4)            ; 1.4 (1.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[0].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; fpga_sdram_controller ;
;                         |alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst|                                              ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_addr_cmd_wrap:addr_cmd_wrap_inst|alt_mem_ddrx_addr_cmd:gen_bg_afi_signal_decode[1].alt_mem_ddrx_addr_cmd_inst                                                                                                 ; fpga_sdram_controller ;
;                      |alt_mem_ddrx_arbiter:arbiter_inst|                                                                                            ; 48.4 (48.4)          ; 57.5 (57.5)                      ; 9.1 (9.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 126 (126)           ; 18 (18)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst                                                                                                                                                                                          ; fpga_sdram_controller ;
;                      |alt_mem_ddrx_burst_gen:burst_gen_inst|                                                                                        ; 23.6 (23.6)          ; 26.4 (26.4)                      ; 3.0 (3.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 29 (29)             ; 62 (62)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_burst_gen:burst_gen_inst                                                                                                                                                                                      ; fpga_sdram_controller ;
;                      |alt_mem_ddrx_cmd_gen:cmd_gen_inst|                                                                                            ; 92.3 (92.3)          ; 96.6 (96.6)                      ; 4.8 (4.8)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 140 (140)           ; 74 (74)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst                                                                                                                                                                                          ; fpga_sdram_controller ;
;                      |alt_mem_ddrx_rank_timer:rank_timer_inst|                                                                                      ; 57.7 (57.7)          ; 62.3 (62.3)                      ; 4.6 (4.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 94 (94)             ; 89 (89)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst                                                                                                                                                                                    ; fpga_sdram_controller ;
;                      |alt_mem_ddrx_rdata_path:rdata_path_inst|                                                                                      ; 248.8 (38.4)         ; 251.3 (41.2)                     ; 34.4 (2.8)                                        ; 32.0 (0.0)                       ; 0.0 (0.0)            ; 392 (62)            ; 253 (31)                  ; 0 (0)         ; 16544             ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst                                                                                                                                                                                    ; fpga_sdram_controller ;
;                         |alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst                                                                                                                  ; fpga_sdram_controller ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component                                                                                  ; work                  ;
;                               |altsyncram_t2s1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16384             ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_t2s1:auto_generated                                                   ; work                  ;
;                         |alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|                                                          ; 14.8 (1.8)           ; 16.5 (1.8)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (3)              ; 23 (0)                    ; 0 (0)         ; 48                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst                                                                                                                   ; fpga_sdram_controller ;
;                            |scfifo:gen_fifo_instance.scfifo_component|                                                                              ; 13.0 (0.0)           ; 14.8 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 23 (0)                    ; 0 (0)         ; 48                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component                                                                         ; work                  ;
;                               |scfifo_2ga1:auto_generated|                                                                                          ; 13.0 (0.0)           ; 14.8 (0.0)                       ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 23 (0)                    ; 0 (0)         ; 48                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated                                              ; work                  ;
;                                  |a_dpfifo_br91:dpfifo|                                                                                             ; 13.0 (7.5)           ; 14.8 (9.3)                       ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 23 (12)                   ; 0 (0)         ; 48                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo                         ; work                  ;
;                                     |altsyncram_t4k1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 48                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|altsyncram_t4k1:FIFOram ; work                  ;
;                                     |cntr_ggb:rd_ptr_msb|                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_ggb:rd_ptr_msb     ; work                  ;
;                                     |cntr_hgb:wr_ptr|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_hgb:wr_ptr         ; work                  ;
;                                     |cntr_tg7:usedw_counter|                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|cntr_tg7:usedw_counter  ; work                  ;
;                         |alt_mem_ddrx_fifo:pending_rd_fifo|                                                                                         ; 13.8 (0.3)           ; 14.0 (0.3)                       ; 0.3 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (1)              ; 23 (0)                    ; 0 (0)         ; 112               ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo                                                                                                                                                  ; fpga_sdram_controller ;
;                            |scfifo:gen_fifo_instance.scfifo_component|                                                                              ; 13.5 (0.0)           ; 13.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 23 (0)                    ; 0 (0)         ; 112               ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component                                                                                                        ; work                  ;
;                               |scfifo_8ga1:auto_generated|                                                                                          ; 13.5 (0.0)           ; 13.7 (0.0)                       ; 0.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (0)              ; 23 (0)                    ; 0 (0)         ; 112               ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated                                                                             ; work                  ;
;                                  |a_dpfifo_hr91:dpfifo|                                                                                             ; 13.5 (8.0)           ; 13.7 (8.2)                       ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 23 (12)                   ; 0 (0)         ; 112               ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo                                                        ; work                  ;
;                                     |altsyncram_95k1:FIFOram|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 112               ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|altsyncram_95k1:FIFOram                                ; work                  ;
;                                     |cntr_ggb:rd_ptr_msb|                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_ggb:rd_ptr_msb                                    ; work                  ;
;                                     |cntr_hgb:wr_ptr|                                                                                               ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_hgb:wr_ptr                                        ; work                  ;
;                                     |cntr_tg7:usedw_counter|                                                                                        ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|cntr_tg7:usedw_counter                                 ; work                  ;
;                         |alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|                                                         ; 102.7 (102.7)        ; 101.0 (101.0)                    ; 22.8 (22.8)                                       ; 24.5 (24.5)                      ; 0.0 (0.0)            ; 146 (146)           ; 96 (96)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst                                                                                                                  ; fpga_sdram_controller ;
;                         |alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|                                                               ; 79.2 (79.2)          ; 78.6 (78.6)                      ; 6.9 (6.9)                                         ; 7.5 (7.5)                        ; 0.0 (0.0)            ; 128 (128)           ; 80 (80)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst                                                                                                                        ; fpga_sdram_controller ;
;                      |alt_mem_ddrx_sideband:sideband_inst|                                                                                          ; 31.8 (31.8)          ; 34.8 (34.8)                      ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 63 (63)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst                                                                                                                                                                                        ; fpga_sdram_controller ;
;                      |alt_mem_ddrx_tbp:tbp_inst|                                                                                                    ; 313.3 (313.3)        ; 359.3 (359.3)                    ; 48.2 (48.2)                                       ; 2.3 (2.3)                        ; 0.0 (0.0)            ; 515 (515)           ; 405 (405)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst                                                                                                                                                                                                  ; fpga_sdram_controller ;
;                      |alt_mem_ddrx_timing_param:timing_param_inst|                                                                                  ; 10.8 (10.8)          ; 16.1 (16.1)                      ; 5.3 (5.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 36 (36)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_timing_param:timing_param_inst                                                                                                                                                                                ; fpga_sdram_controller ;
;                      |alt_mem_ddrx_wdata_path:wdata_path_inst|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst                                                                                                                                                                                    ; fpga_sdram_controller ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; fpga_sdram_controller ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work                  ;
;                               |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; work                  ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; fpga_sdram_controller ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work                  ;
;                               |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; work                  ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; fpga_sdram_controller ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work                  ;
;                               |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; work                  ;
;                         |alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst                                                                         ; fpga_sdram_controller ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component                                         ; work                  ;
;                               |altsyncram_bsr1:auto_generated|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 64                ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated          ; work                  ;
;          |fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|                                                                                 ; 360.7 (0.0)          ; 406.0 (0.0)                      ; 53.3 (0.0)                                        ; 8.0 (0.0)                        ; 0.0 (0.0)            ; 529 (0)             ; 449 (0)                   ; 0 (0)         ; 512               ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster                                                                                                                                                                                                                                                                                                                                                                      ; fpga_sdram_controller ;
;             |altera_avalon_packets_to_master:transacto|                                                                                             ; 119.3 (0.0)          ; 127.3 (0.0)                      ; 9.6 (0.0)                                         ; 1.5 (0.0)                        ; 0.0 (0.0)            ; 186 (0)             ; 139 (0)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto                                                                                                                                                                                                                                                                                                                            ; fpga_sdram_controller ;
;                |packets_to_master:p2m|                                                                                                              ; 119.3 (119.3)        ; 127.3 (127.3)                    ; 9.6 (9.6)                                         ; 1.5 (1.5)                        ; 0.0 (0.0)            ; 186 (186)           ; 139 (139)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m                                                                                                                                                                                                                                                                                                      ; fpga_sdram_controller ;
;             |altera_avalon_sc_fifo:fifo|                                                                                                            ; 13.9 (13.9)          ; 17.5 (17.5)                      ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 16 (16)                   ; 0 (0)         ; 512               ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo                                                                                                                                                                                                                                                                                                                                           ; fpga_sdram_controller ;
;                |altsyncram:mem_rtl_0|                                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0                                                                                                                                                                                                                                                                                                                      ; work                  ;
;                   |altsyncram_g0n1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 512               ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated                                                                                                                                                                                                                                                                                       ; work                  ;
;             |altera_avalon_st_bytes_to_packets:b2p|                                                                                                 ; 6.6 (6.6)            ; 7.9 (7.9)                        ; 1.3 (1.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 12 (12)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p                                                                                                                                                                                                                                                                                                                                ; fpga_sdram_controller ;
;             |altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|                                                                      ; 207.0 (0.0)          ; 238.2 (0.0)                      ; 37.8 (0.0)                                        ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 279 (0)             ; 264 (0)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master                                                                                                                                                                                                                                                                                                     ; fpga_sdram_controller ;
;                |altera_jtag_dc_streaming:normal.jtag_dc_streaming|                                                                                  ; 207.0 (0.0)          ; 238.2 (0.0)                      ; 37.8 (0.0)                                        ; 6.5 (0.0)                        ; 0.0 (0.0)            ; 279 (0)             ; 264 (0)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming                                                                                                                                                                                                                                                   ; fpga_sdram_controller ;
;                   |altera_avalon_st_clock_crosser:sink_crosser|                                                                                     ; 14.3 (6.0)           ; 23.0 (10.0)                      ; 8.7 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (4)               ; 47 (18)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser                                                                                                                                                                                                       ; fpga_sdram_controller ;
;                      |altera_avalon_st_pipeline_base:output_stage|                                                                                  ; 5.8 (5.8)            ; 8.9 (8.9)                        ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 18 (18)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage                                                                                                                                                           ; fpga_sdram_controller ;
;                      |altera_std_synchronizer:in_to_out_synchronizer|                                                                               ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:in_to_out_synchronizer                                                                                                                                                        ; work                  ;
;                      |altera_std_synchronizer:out_to_in_synchronizer|                                                                               ; 1.8 (1.8)            ; 3.3 (3.3)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_std_synchronizer:out_to_in_synchronizer                                                                                                                                                        ; work                  ;
;                   |altera_jtag_src_crosser:source_crosser|                                                                                          ; 7.5 (4.7)            ; 12.2 (8.5)                       ; 5.2 (4.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1 (0)               ; 27 (18)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser                                                                                                                                                                                                            ; fpga_sdram_controller ;
;                      |altera_jtag_control_signal_crosser:crosser|                                                                                   ; 2.8 (0.5)            ; 3.7 (0.7)                        ; 0.9 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 9 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser                                                                                                                                                                 ; fpga_sdram_controller ;
;                         |altera_std_synchronizer:synchronizer|                                                                                      ; 2.3 (2.3)            ; 3.0 (3.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|altera_std_synchronizer:synchronizer                                                                                                                            ; work                  ;
;                   |altera_jtag_streaming:jtag_streaming|                                                                                            ; 184.2 (174.6)        ; 201.6 (187.2)                    ; 23.3 (18.6)                                       ; 6.0 (6.0)                        ; 0.0 (0.0)            ; 271 (259)           ; 187 (168)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming                                                                                                                                                                                                              ; fpga_sdram_controller ;
;                      |altera_avalon_st_idle_inserter:idle_inserter|                                                                                 ; 2.4 (2.4)            ; 2.4 (2.4)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter                                                                                                                                                                 ; fpga_sdram_controller ;
;                      |altera_avalon_st_idle_remover:idle_remover|                                                                                   ; 2.0 (2.0)            ; 2.8 (2.8)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover                                                                                                                                                                   ; fpga_sdram_controller ;
;                      |altera_jtag_sld_node:node|                                                                                                    ; 1.3 (0.0)            ; 1.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node                                                                                                                                                                                    ; fpga_sdram_controller ;
;                         |sld_virtual_jtag_basic:sld_virtual_jtag_component|                                                                         ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component                                                                                                                                  ; work                  ;
;                      |altera_std_synchronizer:clock_sense_reset_n_synchronizer|                                                                     ; 1.8 (1.8)            ; 4.0 (4.0)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer                                                                                                                                                     ; work                  ;
;                      |altera_std_synchronizer:clock_sensor_synchronizer|                                                                            ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sensor_synchronizer                                                                                                                                                            ; work                  ;
;                      |altera_std_synchronizer:clock_to_sample_div2_synchronizer|                                                                    ; 0.7 (0.7)            ; 1.5 (1.5)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_to_sample_div2_synchronizer                                                                                                                                                    ; work                  ;
;                      |altera_std_synchronizer:reset_to_sample_synchronizer|                                                                         ; 0.7 (0.7)            ; 1.3 (1.3)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer                                                                                                                                                         ; work                  ;
;                   |altera_std_synchronizer:synchronizer|                                                                                            ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer                                                                                                                                                                                                              ; work                  ;
;             |altera_avalon_st_packets_to_bytes:p2b|                                                                                                 ; 12.9 (12.9)          ; 13.5 (13.5)                      ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (26)             ; 15 (15)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b                                                                                                                                                                                                                                                                                                                                ; fpga_sdram_controller ;
;             |altera_reset_controller:rst_controller|                                                                                                ; 1.0 (0.0)            ; 1.5 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller                                                                                                                                                                                                                                                                                                                               ; fpga_sdram_controller ;
;                |altera_reset_synchronizer:alt_rst_sync_uq1|                                                                                         ; 1.0 (1.0)            ; 1.5 (1.5)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1                                                                                                                                                                                                                                                                                    ; fpga_sdram_controller ;
;          |fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|                                                                                           ; 214.3 (0.0)          ; 270.7 (0.0)                      ; 63.9 (0.0)                                        ; 7.5 (0.0)                        ; 0.0 (0.0)            ; 106 (0)             ; 555 (0)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0                                                                                                                                                                                                                                                                                                                                                                                ; fpga_sdram_controller ;
;             |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|                                                                            ; 214.3 (4.0)          ; 270.7 (4.5)                      ; 63.9 (0.5)                                        ; 7.5 (0.0)                        ; 0.0 (0.0)            ; 106 (8)             ; 555 (8)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy                                                                                                                                                                                                                                                                                                                     ; fpga_sdram_controller ;
;                |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|                                                   ; 7.6 (0.0)            ; 9.3 (0.0)                        ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (0)               ; 23 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath                                                                                                                                                                                                                                    ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address|                                            ; 4.1 (4.1)            ; 5.5 (5.5)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 13 (13)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_address                                                                                                                                               ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank|                                               ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_bank                                                                                                                                                  ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n|                                              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cas_n                                                                                                                                                 ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke|                                                ; 0.4 (0.4)            ; 0.5 (0.5)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cke                                                                                                                                                   ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n|                                               ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_cs_n                                                                                                                                                  ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_odt|                                                ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_odt                                                                                                                                                   ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n|                                              ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_ras_n                                                                                                                                                 ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n|                                              ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_rst_n                                                                                                                                                 ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n|                                               ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_datapath:uaddr_cmd_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:uaddr_cmd_shift_we_n                                                                                                                                                  ; fpga_sdram_controller ;
;                |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|                                                                   ; 77.2 (59.9)          ; 95.3 (73.4)                      ; 18.0 (13.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (0)               ; 198 (152)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads                                                                                                                                                                                                                                                    ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|                                                        ; 17.3 (17.3)          ; 21.8 (21.8)                      ; 4.5 (4.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 46 (46)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads                                                                                                                                                                           ; fpga_sdram_controller ;
;                      |altddio_out:clock_gen[0].umem_ck_pad|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad                                                                                                                                      ; work                  ;
;                         |ddio_out_uqe:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:clock_gen[0].umem_ck_pad|ddio_out_uqe:auto_generated                                                                                                          ; work                  ;
;                      |altddio_out:uaddress_pad|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad                                                                                                                                                  ; work                  ;
;                         |ddio_out_jaf:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uaddress_pad|ddio_out_jaf:auto_generated                                                                                                                      ; work                  ;
;                      |altddio_out:ubank_pad|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad                                                                                                                                                     ; work                  ;
;                         |ddio_out_29f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ubank_pad|ddio_out_29f:auto_generated                                                                                                                         ; work                  ;
;                      |altddio_out:ucas_n_pad|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad                                                                                                                                                    ; work                  ;
;                         |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucas_n_pad|ddio_out_b9f:auto_generated                                                                                                                        ; work                  ;
;                      |altddio_out:ucke_pad|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad                                                                                                                                                      ; work                  ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucke_pad|ddio_out_09f:auto_generated                                                                                                                          ; work                  ;
;                      |altddio_out:ucs_n_pad|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad                                                                                                                                                     ; work                  ;
;                         |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ucs_n_pad|ddio_out_b9f:auto_generated                                                                                                                         ; work                  ;
;                      |altddio_out:uodt_pad|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad                                                                                                                                                      ; work                  ;
;                         |ddio_out_09f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uodt_pad|ddio_out_09f:auto_generated                                                                                                                          ; work                  ;
;                      |altddio_out:uras_n_pad|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad                                                                                                                                                    ; work                  ;
;                         |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uras_n_pad|ddio_out_b9f:auto_generated                                                                                                                        ; work                  ;
;                      |altddio_out:ureset_n_pad|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ureset_n_pad                                                                                                                                                  ; work                  ;
;                         |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:ureset_n_pad|ddio_out_b9f:auto_generated                                                                                                                      ; work                  ;
;                      |altddio_out:uwe_n_pad|                                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad                                                                                                                                                     ; work                  ;
;                         |ddio_out_b9f:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|altddio_out:uwe_n_pad|ddio_out_b9f:auto_generated                                                                                                                         ; work                  ;
;                      |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc                                                                                               ; fpga_sdram_controller ;
;                      |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|                                 ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator                                                                              ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs                                                                                                                                                                      ; fpga_sdram_controller ;
;                      |altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst                                                                                                                              ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs                                                                                                                                                                      ; fpga_sdram_controller ;
;                      |altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst                                                                                                                              ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs                                                                                                                                                                      ; fpga_sdram_controller ;
;                      |altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst                                                                                                                              ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs                                                                                                                                                                      ; fpga_sdram_controller ;
;                      |altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|                                                                                      ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst                                                                                                                              ; fpga_sdram_controller ;
;                |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|                                                           ; 62.2 (33.0)          ; 86.8 (54.1)                      ; 24.7 (21.1)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 75 (8)              ; 164 (130)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath                                                                                                                                                                                                                                            ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|              ; 22.7 (12.2)          ; 25.0 (15.5)                      ; 2.3 (3.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 50 (18)             ; 33 (33)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector                                                                                                                         ; fpga_sdram_controller ;
;                      |lpm_decode:uvalid_select|                                                                                                     ; 9.5 (0.0)            ; 9.5 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select                                                                                                ; work                  ;
;                         |decode_f5f:auto_generated|                                                                                                 ; 9.5 (9.5)            ; 9.5 (9.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[0].read_buffering[0].uread_valid_selector|lpm_decode:uvalid_select|decode_f5f:auto_generated                                                                      ; work                  ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector|              ; 6.5 (6.5)            ; 7.8 (7.8)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_datapath:uread_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_read_valid_selector:vsel_gen[1].read_buffering[0].uread_valid_selector                                                                                                                         ; fpga_sdram_controller ;
;                |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|                                                                           ; 28.3 (0.3)           ; 29.0 (0.5)                       ; 8.2 (0.2)                                         ; 7.5 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 78 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset                                                                                                                                                                                                                                                            ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk|                                                      ; 5.0 (5.0)            ; 6.2 (6.2)                        ; 1.2 (1.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk                                                                                                                                                                                 ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk|                                                           ; 3.7 (3.7)            ; 5.2 (5.2)                        ; 1.5 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 16 (16)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk                                                                                                                                                                                      ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk|                                                           ; 3.6 (3.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 3.0 (3.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk                                                                                                                                                                                      ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk|                                                     ; 8.1 (8.1)            ; 4.6 (4.6)                        ; 1.0 (1.0)                                         ; 4.5 (4.5)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk                                                                                                                                                                                ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk|                                                           ; 4.0 (4.0)            ; 7.0 (7.0)                        ; 3.0 (3.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk                                                                                                                                                                                      ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_seq_clk|                                                           ; 3.7 (3.7)            ; 4.6 (4.6)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_seq_clk                                                                                                                                                                                      ; fpga_sdram_controller ;
;                |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath|                                                         ; 35.0 (2.6)           ; 45.8 (2.6)                       ; 10.8 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (8)              ; 84 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath                                                                                                                                                                                                                                          ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_extender:afi_wdata_valid_extender|                                          ; 4.7 (4.7)            ; 6.2 (6.2)                        ; 1.4 (1.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_extender:afi_wdata_valid_extender                                                                                                                                                   ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_extender:oct_ena_source_extender|                                           ; 1.1 (1.1)            ; 3.2 (3.2)                        ; 2.1 (2.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_extender:oct_ena_source_extender                                                                                                                                                    ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter|                                                 ; 1.3 (1.3)            ; 2.0 (2.0)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_dqs_en_shifter                                                                                                                                                          ; fpga_sdram_controller ;
;                   |fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter|                                                  ; 25.3 (25.3)          ; 31.8 (31.8)                      ; 6.6 (6.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 64 (64)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_write_datapath:uwrite_datapath|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_fr_cycle_shifter:afi_wdata_shifter                                                                                                                                                           ; fpga_sdram_controller ;
;          |fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0                                                                                                                                                                                                                                                                                                                                                                            ; fpga_sdram_controller ;
;          |fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|                                                                                           ; 1191.6 (0.0)         ; 1306.2 (0.0)                     ; 177.0 (0.0)                                       ; 62.4 (0.0)                       ; 150.0 (0.0)          ; 1548 (0)            ; 1300 (0)                  ; 0 (0)         ; 190464            ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0                                                                                                                                                                                                                                                                                                                                                                                ; fpga_sdram_controller ;
;             |altera_avalon_mm_bridge:seq_bridge|                                                                                                    ; 48.2 (48.2)          ; 63.7 (63.7)                      ; 20.5 (20.5)                                       ; 5.0 (5.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 145 (145)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge                                                                                                                                                                                                                                                                                                                                             ; fpga_sdram_controller ;
;             |altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|                                  ; 2.4 (2.4)            ; 3.2 (3.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_avalon_sc_fifo:sequencer_data_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; fpga_sdram_controller ;
;             |altera_avalon_sc_fifo:sequencer_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|                                             ; 4.7 (4.7)            ; 5.6 (5.6)                        ; 0.9 (0.9)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 10 (10)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_avalon_sc_fifo:sequencer_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                                      ; fpga_sdram_controller ;
;             |altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|                                   ; 2.9 (2.9)            ; 3.0 (3.0)                        ; 0.1 (0.1)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_avalon_sc_fifo:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                            ; fpga_sdram_controller ;
;             |altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|                                  ; 4.7 (4.7)            ; 4.9 (4.9)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 8 (8)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                           ; fpga_sdram_controller ;
;             |altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|                                    ; 2.6 (2.6)            ; 4.3 (4.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_avalon_sc_fifo:sequencer_rw_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                             ; fpga_sdram_controller ;
;             |altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|                                   ; 2.2 (2.2)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_avalon_sc_fifo:sequencer_scc_mgr_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo                                                                                                                                                                                                                                                                            ; fpga_sdram_controller ;
;             |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|                                                                                ; 274.0 (273.7)        ; 292.2 (292.0)                    ; 46.8 (46.9)                                       ; 28.6 (28.6)                      ; 0.0 (0.0)            ; 413 (413)           ; 299 (298)                 ; 0 (0)         ; 2048              ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst                                                                                                                                                                                                                                                                                                                         ; fpga_sdram_controller ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a                                                                                                                                                                                      ; fpga_sdram_controller ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                            ; work                  ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                             ; work                  ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b| ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b                                                                                                                                                                                      ; fpga_sdram_controller ;
;                   |altsyncram:the_altsyncram|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                            ; work                  ;
;                      |altsyncram_mri1:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1024              ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated                                                                                                                             ; work                  ;
;                |altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench|              ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench:the_altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_test_bench                                                                                                                                                                                                   ; fpga_sdram_controller ;
;             |altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|                                                                             ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 188416            ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem                                                                                                                                                                                                                                                                                                                      ; fpga_sdram_controller ;
;                |altsyncram:the_altsyncram|                                                                                                          ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 188416            ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                            ; work                  ;
;                   |altsyncram_ejm1:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 188416            ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_ejm1:auto_generated                                                                                                                                                                                                                                                             ; work                  ;
;             |altera_mem_if_sequencer_rst:sequencer_rst|                                                                                             ; 6.0 (6.0)            ; 7.0 (7.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 15 (15)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst                                                                                                                                                                                                                                                                                                                                      ; fpga_sdram_controller ;
;             |altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent|                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_master_agent:cpu_inst_data_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                     ; fpga_sdram_controller ;
;             |altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent|                                     ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_master_agent:cpu_inst_instruction_master_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                              ; fpga_sdram_controller ;
;             |altera_merlin_master_agent:seq_bridge_m0_translator_avalon_universal_master_0_agent|                                                   ; 0.3 (0.3)            ; 0.6 (0.6)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_master_agent:seq_bridge_m0_translator_avalon_universal_master_0_agent                                                                                                                                                                                                                                                                                            ; fpga_sdram_controller ;
;             |altera_merlin_master_translator:cpu_inst_data_master_translator|                                                                       ; 6.3 (6.3)            ; 6.9 (6.9)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_master_translator:cpu_inst_data_master_translator                                                                                                                                                                                                                                                                                                                ; fpga_sdram_controller ;
;             |altera_merlin_master_translator:cpu_inst_instruction_master_translator|                                                                ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_master_translator:cpu_inst_instruction_master_translator                                                                                                                                                                                                                                                                                                         ; fpga_sdram_controller ;
;             |altera_merlin_slave_agent:sequencer_mem_s1_translator_avalon_universal_slave_0_agent|                                                  ; 1.2 (1.2)            ; 1.2 (1.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_agent:sequencer_mem_s1_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                           ; fpga_sdram_controller ;
;             |altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent|                                        ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_agent:sequencer_phy_mgr_inst_avl_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                 ; fpga_sdram_controller ;
;             |altera_merlin_slave_agent:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent|                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                ; fpga_sdram_controller ;
;             |altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_translator_avalon_universal_slave_0_agent|                                         ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_translator_avalon_universal_slave_0_agent                                                                                                                                                                                                                                                                                  ; fpga_sdram_controller ;
;             |altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator|                                                                 ; 0.4 (0.4)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_data_mgr_inst_avl_translator                                                                                                                                                                                                                                                                                                          ; fpga_sdram_controller ;
;             |altera_merlin_slave_translator:sequencer_mem_s1_translator|                                                                            ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_mem_s1_translator                                                                                                                                                                                                                                                                                                                     ; fpga_sdram_controller ;
;             |altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator|                                                                  ; 1.4 (1.4)            ; 1.9 (1.9)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_phy_mgr_inst_avl_translator                                                                                                                                                                                                                                                                                                           ; fpga_sdram_controller ;
;             |altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator|                                                                 ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_reg_file_inst_avl_translator                                                                                                                                                                                                                                                                                                          ; fpga_sdram_controller ;
;             |altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|                                                                   ; 10.4 (10.4)          ; 10.7 (10.7)                      ; 2.2 (2.2)                                         ; 1.9 (1.9)                        ; 0.0 (0.0)            ; 1 (1)               ; 33 (33)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator                                                                                                                                                                                                                                                                                                            ; fpga_sdram_controller ;
;             |altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator|                                                                  ; 3.9 (3.9)            ; 4.3 (4.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 9 (9)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_scc_mgr_inst_avl_translator                                                                                                                                                                                                                                                                                                           ; fpga_sdram_controller ;
;             |altera_merlin_traffic_limiter:limiter|                                                                                                 ; 3.8 (3.8)            ; 4.8 (4.8)                        ; 1.1 (1.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_traffic_limiter:limiter                                                                                                                                                                                                                                                                                                                                          ; fpga_sdram_controller ;
;             |fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router:addr_router|                                                                   ; 3.0 (3.0)            ; 3.2 (3.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (6)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router:addr_router                                                                                                                                                                                                                                                                                                            ; fpga_sdram_controller ;
;             |fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001:addr_router_001|                                                           ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_addr_router_001:addr_router_001                                                                                                                                                                                                                                                                                                    ; fpga_sdram_controller ;
;             |fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux:cmd_xbar_demux|                                                             ; 6.3 (6.3)            ; 6.3 (6.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux:cmd_xbar_demux                                                                                                                                                                                                                                                                                                      ; fpga_sdram_controller ;
;             |fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_001:cmd_xbar_demux_001|                                                     ; 3.8 (3.8)            ; 3.8 (3.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_demux_001:cmd_xbar_demux_001                                                                                                                                                                                                                                                                                              ; fpga_sdram_controller ;
;             |fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003:cmd_xbar_mux_003|                                                         ; 35.9 (29.9)          ; 35.9 (29.9)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 65 (55)             ; 3 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003:cmd_xbar_mux_003                                                                                                                                                                                                                                                                                                  ; fpga_sdram_controller ;
;                |altera_merlin_arbitrator:arb|                                                                                                       ; 6.0 (6.0)            ; 6.0 (6.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                     ; fpga_sdram_controller ;
;             |fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005:cmd_xbar_mux_005|                                                         ; 22.6 (20.1)          ; 26.2 (22.7)                      ; 3.6 (2.6)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 51 (46)             ; 2 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005:cmd_xbar_mux_005                                                                                                                                                                                                                                                                                                  ; fpga_sdram_controller ;
;                |altera_merlin_arbitrator:arb|                                                                                                       ; 2.5 (2.5)            ; 3.5 (3.5)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005:cmd_xbar_mux_005|altera_merlin_arbitrator:arb                                                                                                                                                                                                                                                                     ; fpga_sdram_controller ;
;             |fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_003:rsp_xbar_demux_003|                                                     ; 0.6 (0.6)            ; 0.8 (0.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_003:rsp_xbar_demux_003                                                                                                                                                                                                                                                                                              ; fpga_sdram_controller ;
;             |fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_005:rsp_xbar_demux_005|                                                     ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_005:rsp_xbar_demux_005                                                                                                                                                                                                                                                                                              ; fpga_sdram_controller ;
;             |fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux:rsp_xbar_mux|                                                                 ; 14.3 (14.3)          ; 15.1 (15.1)                      ; 0.8 (0.8)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 28 (28)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux:rsp_xbar_mux                                                                                                                                                                                                                                                                                                          ; fpga_sdram_controller ;
;             |fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001:rsp_xbar_mux_001|                                                         ; 8.6 (8.6)            ; 8.3 (8.3)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 32 (32)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_mux_001:rsp_xbar_mux_001                                                                                                                                                                                                                                                                                                  ; fpga_sdram_controller ;
;             |rw_manager_ddr3:sequencer_rw_mgr_inst|                                                                                                 ; 422.6 (0.0)          ; 463.3 (0.0)                      ; 61.2 (0.0)                                        ; 20.4 (0.0)                       ; 110.0 (0.0)          ; 458 (0)             ; 499 (0)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst                                                                                                                                                                                                                                                                                                                                          ; fpga_sdram_controller ;
;                |rw_manager_generic:rw_mgr_inst|                                                                                                     ; 422.6 (23.1)         ; 463.3 (31.3)                     ; 61.2 (8.2)                                        ; 20.4 (0.0)                       ; 110.0 (0.0)          ; 458 (9)             ; 499 (80)                  ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst                                                                                                                                                                                                                                                                                                           ; fpga_sdram_controller ;
;                   |rw_manager_core:rw_mgr_core_inst|                                                                                                ; 399.5 (83.9)         ; 432.0 (101.1)                    ; 53.0 (22.5)                                       ; 20.4 (5.3)                       ; 110.0 (0.0)          ; 449 (124)           ; 419 (129)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst                                                                                                                                                                                                                                                                          ; fpga_sdram_controller ;
;                      |rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|                                                                                   ; 55.1 (0.0)           ; 58.0 (0.0)                       ; 3.1 (0.0)                                         ; 0.2 (0.0)                        ; 40.0 (0.0)           ; 31 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i                                                                                                                                                                                                                               ; fpga_sdram_controller ;
;                         |altsyncram:altsyncram_component|                                                                                           ; 55.1 (0.0)           ; 58.0 (0.0)                       ; 3.1 (0.0)                                         ; 0.2 (0.0)                        ; 40.0 (0.0)           ; 31 (0)              ; 35 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                               ; work                  ;
;                            |altsyncram_2d12:auto_generated|                                                                                         ; 55.1 (47.1)          ; 58.0 (49.7)                      ; 3.1 (2.8)                                         ; 0.2 (0.2)                        ; 40.0 (40.0)          ; 31 (0)              ; 35 (35)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_2d12:auto_generated                                                                                                                                                                ; work                  ;
;                               |decode_5ka:wr_decode|                                                                                                ; 0.6 (0.6)            ; 1.0 (1.0)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_2d12:auto_generated|decode_5ka:wr_decode                                                                                                                                           ; work                  ;
;                               |mux_3gb:rd_mux|                                                                                                      ; 7.4 (7.4)            ; 7.3 (7.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 29 (29)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_2d12:auto_generated|mux_3gb:rd_mux                                                                                                                                                 ; work                  ;
;                      |rw_manager_datamux:mux_iter[0].datamux_i|                                                                                     ; 5.4 (5.4)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[0].datamux_i                                                                                                                                                                                                                                 ; fpga_sdram_controller ;
;                      |rw_manager_datamux:mux_iter[1].datamux_i|                                                                                     ; 5.4 (5.4)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[1].datamux_i                                                                                                                                                                                                                                 ; fpga_sdram_controller ;
;                      |rw_manager_datamux:mux_iter[2].datamux_i|                                                                                     ; 5.4 (5.4)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[2].datamux_i                                                                                                                                                                                                                                 ; fpga_sdram_controller ;
;                      |rw_manager_datamux:mux_iter[3].datamux_i|                                                                                     ; 5.4 (5.4)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_datamux:mux_iter[3].datamux_i                                                                                                                                                                                                                                 ; fpga_sdram_controller ;
;                      |rw_manager_di_buffer_wrap:di_buffer_wrap_i|                                                                                   ; 21.0 (0.0)           ; 21.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i                                                                                                                                                                                                                               ; fpga_sdram_controller ;
;                         |rw_manager_di_buffer:rw_manager_di_buffer_i|                                                                               ; 21.0 (0.0)           ; 21.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i                                                                                                                                                                                   ; fpga_sdram_controller ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 21.0 (0.0)           ; 21.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 2 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component                                                                                                                                                   ; work                  ;
;                               |altsyncram_okr1:auto_generated|                                                                                      ; 21.0 (21.0)          ; 21.0 (21.0)                      ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 0 (0)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_okr1:auto_generated                                                                                                                    ; work                  ;
;                      |rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|                                                                               ; 58.6 (0.0)           ; 59.2 (0.0)                       ; 1.6 (0.0)                                         ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i                                                                                                                                                                                                                           ; fpga_sdram_controller ;
;                         |altsyncram:altsyncram_component|                                                                                           ; 58.6 (0.0)           ; 59.2 (0.0)                       ; 1.6 (0.0)                                         ; 1.0 (0.0)                        ; 40.0 (0.0)           ; 20 (0)              ; 7 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component                                                                                                                                                                                           ; work                  ;
;                            |altsyncram_1kv1:auto_generated|                                                                                         ; 58.6 (42.4)          ; 59.2 (42.2)                      ; 1.6 (0.3)                                         ; 1.0 (0.5)                        ; 40.0 (40.0)          ; 20 (0)              ; 7 (7)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_1kv1:auto_generated                                                                                                                                                            ; work                  ;
;                               |mux_2gb:rd_mux|                                                                                                      ; 16.2 (16.2)          ; 17.0 (17.0)                      ; 1.3 (1.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 20 (20)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_1kv1:auto_generated|mux_2gb:rd_mux                                                                                                                                             ; work                  ;
;                      |rw_manager_jumplogic:jumplogic_i|                                                                                             ; 63.4 (63.4)          ; 59.2 (59.2)                      ; 7.8 (7.8)                                         ; 12.0 (12.0)                      ; 0.0 (0.0)            ; 85 (85)             ; 92 (92)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i                                                                                                                                                                                                                                         ; fpga_sdram_controller ;
;                      |rw_manager_read_datapath:read_datapath_i|                                                                                     ; 72.2 (7.6)           ; 81.3 (7.6)                       ; 10.8 (0.6)                                        ; 1.6 (0.6)                        ; 10.0 (0.0)           ; 104 (19)            ; 113 (10)                  ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i                                                                                                                                                                                                                                 ; fpga_sdram_controller ;
;                         |rw_manager_bitcheck:bitcheck_i|                                                                                            ; 30.2 (30.2)          ; 37.0 (37.0)                      ; 7.0 (7.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 48 (48)             ; 41 (41)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_bitcheck:bitcheck_i                                                                                                                                                                                                  ; fpga_sdram_controller ;
;                         |rw_manager_pattern_fifo:pattern_fifo_i|                                                                                    ; 11.5 (0.0)           ; 11.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i                                                                                                                                                                                          ; fpga_sdram_controller ;
;                            |altsyncram:altsyncram_component|                                                                                        ; 11.5 (0.0)           ; 11.3 (0.0)                       ; 0.0 (0.0)                                         ; 0.3 (0.0)                        ; 10.0 (0.0)           ; 0 (0)               ; 5 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component                                                                                                                                                          ; work                  ;
;                               |altsyncram_8lr1:auto_generated|                                                                                      ; 11.5 (11.5)          ; 11.3 (11.3)                      ; 0.0 (0.0)                                         ; 0.3 (0.3)                        ; 10.0 (10.0)          ; 0 (0)               ; 5 (5)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_8lr1:auto_generated                                                                                                                           ; work                  ;
;                         |rw_manager_write_decoder:write_decoder_i|                                                                                  ; 22.8 (2.3)           ; 25.5 (2.7)                       ; 3.2 (0.4)                                         ; 0.5 (0.0)                        ; 0.0 (0.0)            ; 37 (6)              ; 57 (2)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                        ; fpga_sdram_controller ;
;                            |rw_manager_data_decoder:DO_decoder|                                                                                     ; 1.1 (1.1)            ; 1.2 (1.2)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                     ; fpga_sdram_controller ;
;                            |rw_manager_dm_decoder:DM_decoder_i|                                                                                     ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_dm_decoder:DM_decoder_i                                                                                                                                                     ; fpga_sdram_controller ;
;                            |rw_manager_lfsr12:dm_lfsr_i|                                                                                            ; 5.0 (5.0)            ; 5.2 (5.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 12 (12)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr12:dm_lfsr_i                                                                                                                                                            ; fpga_sdram_controller ;
;                            |rw_manager_lfsr36:do_lfsr_i|                                                                                            ; 13.7 (13.7)          ; 15.5 (15.5)                      ; 2.3 (2.3)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 21 (21)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                            ; fpga_sdram_controller ;
;                      |rw_manager_write_decoder:write_decoder_i|                                                                                     ; 23.9 (8.4)           ; 30.9 (14.2)                      ; 7.2 (5.9)                                         ; 0.2 (0.1)                        ; 0.0 (0.0)            ; 53 (32)             ; 41 (1)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i                                                                                                                                                                                                                                 ; fpga_sdram_controller ;
;                         |rw_manager_data_decoder:DO_decoder|                                                                                        ; 1.4 (1.4)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_data_decoder:DO_decoder                                                                                                                                                                                              ; fpga_sdram_controller ;
;                         |rw_manager_lfsr36:do_lfsr_i|                                                                                               ; 14.1 (14.1)          ; 14.9 (14.9)                      ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 21 (21)             ; 36 (36)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_write_decoder:write_decoder_i|rw_manager_lfsr36:do_lfsr_i                                                                                                                                                                                                     ; fpga_sdram_controller ;
;             |sequencer_data_mgr:sequencer_data_mgr_inst|                                                                                            ; 3.2 (3.2)            ; 3.4 (3.4)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 5 (5)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_data_mgr:sequencer_data_mgr_inst                                                                                                                                                                                                                                                                                                                                     ; fpga_sdram_controller ;
;             |sequencer_phy_mgr:sequencer_phy_mgr_inst|                                                                                              ; 33.0 (33.0)          ; 37.0 (37.0)                      ; 4.1 (4.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 60 (60)             ; 38 (38)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst                                                                                                                                                                                                                                                                                                                                       ; fpga_sdram_controller ;
;             |sequencer_reg_file:sequencer_reg_file_inst|                                                                                            ; 24.6 (3.2)           ; 24.9 (3.2)                       ; 0.4 (0.0)                                         ; 0.1 (0.0)                        ; 20.0 (0.0)           ; 6 (6)               ; 8 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst                                                                                                                                                                                                                                                                                                                                     ; fpga_sdram_controller ;
;                |altsyncram:altsyncram_component|                                                                                                    ; 21.3 (0.0)           ; 21.8 (0.0)                       ; 0.5 (0.0)                                         ; 0.1 (0.0)                        ; 20.0 (0.0)           ; 0 (0)               ; 4 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component                                                                                                                                                                                                                                                                                                     ; work                  ;
;                   |altsyncram_c9v1:auto_generated|                                                                                                  ; 21.3 (21.3)          ; 21.8 (21.8)                      ; 0.5 (0.5)                                         ; 0.1 (0.1)                        ; 20.0 (20.0)          ; 0 (0)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated                                                                                                                                                                                                                                                                      ; work                  ;
;             |sequencer_scc_mgr:sequencer_scc_mgr_inst|                                                                                              ; 225.8 (191.7)        ; 249.4 (203.8)                    ; 29.1 (17.7)                                       ; 5.5 (5.5)                        ; 20.0 (0.0)           ; 306 (280)           ; 192 (168)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst                                                                                                                                                                                                                                                                                                                                       ; fpga_sdram_controller ;
;                |sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|                                                                             ; 7.5 (6.8)            ; 10.6 (9.9)                       ; 3.1 (3.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (3)               ; 24 (24)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper                                                                                                                                                                                                                                                                                ; fpga_sdram_controller ;
;                   |sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst|                                                              ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_acv_wrapper:sequencer_scc_family_wrapper|sequencer_scc_acv_phase_decode:sequencer_scc_phase_decode_dqe_inst                                                                                                                                                                                                             ; fpga_sdram_controller ;
;                |sequencer_scc_reg_file:sequencer_scc_reg_file_inst|                                                                                 ; 26.7 (0.0)           ; 35.0 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst                                                                                                                                                                                                                                                                                    ; fpga_sdram_controller ;
;                   |altdpram:altdpram_component|                                                                                                     ; 26.7 (0.0)           ; 35.0 (0.0)                       ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (0.0)           ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component                                                                                                                                                                                                                                                        ; work                  ;
;                      |dpram_k3s1:auto_generated|                                                                                                    ; 26.7 (20.0)          ; 35.0 (20.0)                      ; 8.3 (0.0)                                         ; 0.0 (0.0)                        ; 20.0 (20.0)          ; 21 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated                                                                                                                                                                                                                              ; work                  ;
;                         |decode_5la:wr_decode|                                                                                                      ; 0.7 (0.7)            ; 1.0 (1.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode                                                                                                                                                                                                         ; work                  ;
;                         |mux_7hb:rd_mux|                                                                                                            ; 6.0 (6.0)            ; 14.0 (14.0)                      ; 8.0 (8.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 19 (19)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|mux_7hb:rd_mux                                                                                                                                                                                                               ; work                  ;
;    |nyuzi:nyuzi|                                                                                                                                    ; 28125.4 (0.0)        ; 31778.1 (0.0)                    ; 4729.0 (0.0)                                      ; 1076.3 (0.0)                     ; 0.0 (0.0)            ; 39741 (0)           ; 25826 (0)                 ; 0 (0)         ; 1518871           ; 88         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;       |core:core_gen[0].core|                                                                                                                       ; 23595.1 (0.0)        ; 26211.2 (0.0)                    ; 3553.1 (0.0)                                      ; 937.0 (0.0)                      ; 0.0 (0.0)            ; 33076 (0)           ; 18651 (0)                 ; 0 (0)         ; 423040            ; 88         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work                  ;
;          |control_registers:control_registers|                                                                                                      ; 177.6 (177.6)        ; 198.7 (198.7)                    ; 39.7 (39.7)                                       ; 18.6 (18.6)                      ; 0.0 (0.0)            ; 207 (207)           ; 313 (313)                 ; 0 (0)         ; 128               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;             |altsyncram:fault_access_addr_rtl_0|                                                                                                    ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|altsyncram:fault_access_addr_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |altsyncram_mvm1:auto_generated|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 128               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|altsyncram:fault_access_addr_rtl_0|altsyncram_mvm1:auto_generated                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;          |dcache_data_stage:dcache_data_stage|                                                                                                      ; 692.2 (492.7)        ; 791.1 (574.4)                    ; 141.2 (88.1)                                      ; 42.3 (6.3)                       ; 0.0 (0.0)            ; 943 (936)           ; 624 (111)                 ; 0 (0)         ; 131072            ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;             |oh_to_idx:encode_hit_way|                                                                                                              ; 0.3 (0.3)            ; 1.0 (1.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|oh_to_idx:encode_hit_way                                                                                                                                                                                                                                                                                                                                                                                                                     ; work                  ;
;             |sram_1r1w:l1d_data|                                                                                                                    ; 199.2 (199.2)        ; 215.7 (215.7)                    ; 52.5 (52.5)                                       ; 35.9 (35.9)                      ; 0.0 (0.0)            ; 5 (5)               ; 513 (513)                 ; 0 (0)         ; 131072            ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data                                                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;                   |altsyncram_ug21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|altsyncram:data0|altsyncram_ug21:auto_generated                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;          |dcache_tag_stage:dcache_tag_stage|                                                                                                        ; 533.4 (517.8)        ; 688.1 (662.3)                    ; 155.9 (145.6)                                     ; 1.2 (1.1)                        ; 0.0 (0.0)            ; 731 (704)           ; 863 (824)                 ; 0 (0)         ; 10432             ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
;             |cache_lru:lru|                                                                                                                         ; 9.3 (5.5)            ; 12.0 (8.3)                       ; 2.7 (2.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 18 (13)             ; 11 (7)                    ; 0 (0)         ; 192               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work                  ;
;                |sram_1r1w:lru_data|                                                                                                                 ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 4 (4)                     ; 0 (0)         ; 192               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data                                                                                                                                                                                                                                                                                                                                                                                                               ; work                  ;
;                   |altsyncram:data0|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;                      |altsyncram_ga21:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_ga21:auto_generated                                                                                                                                                                                                                                                                                                                                                               ; work                  ;
;             |sram_2r1w:way_tag_gen[0].sram_tags|                                                                                                    ; 1.1 (1.1)            ; 1.5 (1.5)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 2560              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                   |altsyncram_ed21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                   |altsyncram_ed21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data1|altsyncram_ed21:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;             |sram_2r1w:way_tag_gen[1].sram_tags|                                                                                                    ; 0.8 (0.8)            ; 1.2 (1.2)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 2560              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                   |altsyncram_ed21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                   |altsyncram_ed21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data1|altsyncram_ed21:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;             |sram_2r1w:way_tag_gen[2].sram_tags|                                                                                                    ; 1.0 (1.0)            ; 1.2 (1.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 2560              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                   |altsyncram_ed21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                   |altsyncram_ed21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data1|altsyncram_ed21:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;             |sram_2r1w:way_tag_gen[3].sram_tags|                                                                                                    ; 3.5 (3.5)            ; 10.0 (10.0)                      ; 6.7 (6.7)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 2 (2)               ; 22 (22)                   ; 0 (0)         ; 2560              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                   |altsyncram_ed21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                   |altsyncram_ed21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data1|altsyncram_ed21:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;          |fp_execute_stage1:fp_execute_stage1|                                                                                                      ; 1596.0 (1593.0)      ; 2029.9 (2026.9)                  ; 449.3 (449.3)                                     ; 15.5 (15.5)                      ; 0.0 (0.0)            ; 2209 (2203)         ; 2205 (2201)               ; 0 (0)         ; 768               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;             |altshift_taps:fx1_add_exponent_rtl_0|                                                                                                  ; 3.0 (0.0)            ; 3.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (0)               ; 4 (0)                     ; 0 (0)         ; 768               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_add_exponent_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;                |shift_taps_j0v:auto_generated|                                                                                                      ; 3.0 (2.0)            ; 3.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 6 (4)               ; 4 (2)                     ; 0 (0)         ; 768               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_add_exponent_rtl_0|shift_taps_j0v:auto_generated                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_vu91:altsyncram4|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 768               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_add_exponent_rtl_0|shift_taps_j0v:auto_generated|altsyncram_vu91:altsyncram4                                                                                                                                                                                                                                                                                                                                               ; work                  ;
;                   |cntr_phf:cntr1|                                                                                                                  ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_add_exponent_rtl_0|shift_taps_j0v:auto_generated|cntr_phf:cntr1                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;          |fp_execute_stage2:fp_execute_stage2|                                                                                                      ; 2105.7 (2082.2)      ; 2364.0 (2328.5)                  ; 273.2 (261.2)                                     ; 14.9 (14.9)                      ; 0.0 (0.0)            ; 3018 (2931)         ; 1995 (1991)               ; 0 (0)         ; 672               ; 88         ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;             |altshift_taps:fx2_mul_exponent_rtl_0|                                                                                                  ; 3.3 (0.0)            ; 3.3 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (0)               ; 4 (0)                     ; 0 (0)         ; 672               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;                |shift_taps_e0v:auto_generated|                                                                                                      ; 3.3 (0.8)            ; 3.3 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (2)               ; 4 (2)                     ; 0 (0)         ; 672               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0|shift_taps_e0v:auto_generated                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_lu91:altsyncram4|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 672               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0|shift_taps_e0v:auto_generated|altsyncram_lu91:altsyncram4                                                                                                                                                                                                                                                                                                                                               ; work                  ;
;                   |cntr_ohf:cntr1|                                                                                                                  ; 2.3 (2.3)            ; 2.5 (2.5)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0|shift_taps_e0v:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;             |lpm_mult:Mult0_rtl_0|                                                                                                                  ; 2.5 (0.0)            ; 4.7 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;                |multcore:mult_core|                                                                                                                 ; 2.5 (0.0)            ; 4.7 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0_rtl_0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                      ; work                  ;
;                   |lpm_add_sub:adder|                                                                                                               ; 2.5 (0.0)            ; 4.7 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0_rtl_0|multcore:mult_core|lpm_add_sub:adder                                                                                                                                                                                                                                                                                                                                                                                    ; work                  ;
;                      |add_sub_fug:auto_generated|                                                                                                   ; 2.5 (2.5)            ; 4.7 (4.7)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0_rtl_0|multcore:mult_core|lpm_add_sub:adder|add_sub_fug:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;             |lpm_mult:Mult0_rtl_4|                                                                                                                  ; 2.5 (0.0)            ; 5.0 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0_rtl_4                                                                                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;                |multcore:mult_core|                                                                                                                 ; 2.5 (0.0)            ; 5.0 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0_rtl_4|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                      ; work                  ;
;                   |lpm_add_sub:adder|                                                                                                               ; 2.5 (0.0)            ; 5.0 (0.0)                        ; 2.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0_rtl_4|multcore:mult_core|lpm_add_sub:adder                                                                                                                                                                                                                                                                                                                                                                                    ; work                  ;
;                      |add_sub_fug:auto_generated|                                                                                                   ; 2.5 (2.5)            ; 5.0 (5.0)                        ; 2.5 (2.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult0_rtl_4|multcore:mult_core|lpm_add_sub:adder|add_sub_fug:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;             |lpm_mult:Mult1_rtl_1|                                                                                                                  ; 2.5 (0.0)            ; 2.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1_rtl_1                                                                                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;                |multcore:mult_core|                                                                                                                 ; 2.5 (0.0)            ; 2.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1_rtl_1|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                      ; work                  ;
;                   |lpm_add_sub:adder|                                                                                                               ; 2.5 (0.0)            ; 2.8 (0.0)                        ; 0.3 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1_rtl_1|multcore:mult_core|lpm_add_sub:adder                                                                                                                                                                                                                                                                                                                                                                                    ; work                  ;
;                      |add_sub_fug:auto_generated|                                                                                                   ; 2.5 (2.5)            ; 2.8 (2.8)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1_rtl_1|multcore:mult_core|lpm_add_sub:adder|add_sub_fug:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;             |lpm_mult:Mult1_rtl_5|                                                                                                                  ; 2.5 (0.0)            ; 3.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1_rtl_5                                                                                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;                |multcore:mult_core|                                                                                                                 ; 2.5 (0.0)            ; 3.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1_rtl_5|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                      ; work                  ;
;                   |lpm_add_sub:adder|                                                                                                               ; 2.5 (0.0)            ; 3.0 (0.0)                        ; 0.5 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1_rtl_5|multcore:mult_core|lpm_add_sub:adder                                                                                                                                                                                                                                                                                                                                                                                    ; work                  ;
;                      |add_sub_fug:auto_generated|                                                                                                   ; 2.5 (2.5)            ; 3.0 (3.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult1_rtl_5|multcore:mult_core|lpm_add_sub:adder|add_sub_fug:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;             |lpm_mult:Mult2_rtl_2|                                                                                                                  ; 2.5 (0.0)            ; 3.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2_rtl_2                                                                                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;                |multcore:mult_core|                                                                                                                 ; 2.5 (0.0)            ; 3.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2_rtl_2|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                      ; work                  ;
;                   |lpm_add_sub:adder|                                                                                                               ; 2.5 (0.0)            ; 3.3 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2_rtl_2|multcore:mult_core|lpm_add_sub:adder                                                                                                                                                                                                                                                                                                                                                                                    ; work                  ;
;                      |add_sub_fug:auto_generated|                                                                                                   ; 2.5 (2.5)            ; 3.3 (3.3)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2_rtl_2|multcore:mult_core|lpm_add_sub:adder|add_sub_fug:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;             |lpm_mult:Mult2_rtl_6|                                                                                                                  ; 2.5 (0.0)            ; 4.3 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2_rtl_6                                                                                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;                |multcore:mult_core|                                                                                                                 ; 2.5 (0.0)            ; 4.3 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2_rtl_6|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                      ; work                  ;
;                   |lpm_add_sub:adder|                                                                                                               ; 2.5 (0.0)            ; 4.3 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2_rtl_6|multcore:mult_core|lpm_add_sub:adder                                                                                                                                                                                                                                                                                                                                                                                    ; work                  ;
;                      |add_sub_fug:auto_generated|                                                                                                   ; 2.5 (2.5)            ; 4.3 (4.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult2_rtl_6|multcore:mult_core|lpm_add_sub:adder|add_sub_fug:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;             |lpm_mult:Mult3_rtl_3|                                                                                                                  ; 2.5 (0.0)            ; 4.7 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3_rtl_3                                                                                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;                |multcore:mult_core|                                                                                                                 ; 2.5 (0.0)            ; 4.7 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3_rtl_3|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                      ; work                  ;
;                   |lpm_add_sub:adder|                                                                                                               ; 2.5 (0.0)            ; 4.7 (0.0)                        ; 2.2 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3_rtl_3|multcore:mult_core|lpm_add_sub:adder                                                                                                                                                                                                                                                                                                                                                                                    ; work                  ;
;                      |add_sub_fug:auto_generated|                                                                                                   ; 2.5 (2.5)            ; 4.7 (4.7)                        ; 2.2 (2.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3_rtl_3|multcore:mult_core|lpm_add_sub:adder|add_sub_fug:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;             |lpm_mult:Mult3_rtl_7|                                                                                                                  ; 2.5 (0.0)            ; 4.3 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3_rtl_7                                                                                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;                |multcore:mult_core|                                                                                                                 ; 2.5 (0.0)            ; 4.3 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3_rtl_7|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                      ; work                  ;
;                   |lpm_add_sub:adder|                                                                                                               ; 2.5 (0.0)            ; 4.3 (0.0)                        ; 1.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (0)              ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3_rtl_7|multcore:mult_core|lpm_add_sub:adder                                                                                                                                                                                                                                                                                                                                                                                    ; work                  ;
;                      |add_sub_fug:auto_generated|                                                                                                   ; 2.5 (2.5)            ; 4.3 (4.3)                        ; 1.8 (1.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lpm_mult:Mult3_rtl_7|multcore:mult_core|lpm_add_sub:adder|add_sub_fug:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;          |fp_execute_stage3:fp_execute_stage3|                                                                                                      ; 525.8 (525.8)        ; 682.5 (682.5)                    ; 168.6 (168.6)                                     ; 12.0 (12.0)                      ; 0.0 (0.0)            ; 545 (545)           ; 1559 (1559)               ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage3:fp_execute_stage3                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;          |fp_execute_stage4:fp_execute_stage4|                                                                                                      ; 745.8 (745.8)        ; 996.7 (996.7)                    ; 269.3 (269.3)                                     ; 18.5 (18.5)                      ; 0.0 (0.0)            ; 708 (708)           ; 1655 (1655)               ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;          |fp_execute_stage5:fp_execute_stage5|                                                                                                      ; 2730.1 (2730.1)      ; 3042.4 (3042.4)                  ; 358.3 (358.3)                                     ; 46.1 (46.1)                      ; 0.0 (0.0)            ; 4951 (4951)         ; 514 (514)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;          |ifetch_data_stage:ifetch_data_stage|                                                                                                      ; 377.0 (373.9)        ; 357.8 (354.3)                    ; 6.1 (5.2)                                         ; 25.3 (24.9)                      ; 0.0 (0.0)            ; 454 (448)           ; 34 (33)                   ; 0 (0)         ; 131072            ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;             |oh_to_idx:oh_to_idx_hit_way|                                                                                                           ; 0.6 (0.6)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|oh_to_idx:oh_to_idx_hit_way                                                                                                                                                                                                                                                                                                                                                                                                                  ; work                  ;
;             |sram_1r1w:sram_l1i_data|                                                                                                               ; 2.4 (2.4)            ; 3.0 (3.0)                        ; 0.9 (0.9)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 5 (5)               ; 1 (1)                     ; 0 (0)         ; 131072            ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data                                                                                                                                                                                                                                                                                                                                                                                                                      ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                     ; work                  ;
;                   |altsyncram_ug21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 131072            ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|altsyncram:data0|altsyncram_ug21:auto_generated                                                                                                                                                                                                                                                                                                                                                                      ; work                  ;
;          |ifetch_tag_stage:ifetch_tag_stage|                                                                                                        ; 379.6 (360.1)        ; 380.1 (356.9)                    ; 3.7 (0.0)                                         ; 3.2 (3.2)                        ; 0.0 (0.0)            ; 630 (595)           ; 448 (429)                 ; 0 (0)         ; 5312              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
;             |arbiter:arbiter_thread_select|                                                                                                         ; 5.6 (5.6)            ; 5.7 (5.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|arbiter:arbiter_thread_select                                                                                                                                                                                                                                                                                                                                                                                                                  ; work                  ;
;             |cache_lru:cache_lru|                                                                                                                   ; 10.5 (5.2)           ; 15.3 (9.2)                       ; 4.9 (4.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (12)             ; 11 (7)                    ; 0 (0)         ; 192               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru                                                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |sram_1r1w:lru_data|                                                                                                                 ; 5.3 (5.3)            ; 6.2 (6.2)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 192               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data                                                                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;                   |altsyncram:data0|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;                      |altsyncram_ga21:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 192               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_ga21:auto_generated                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;             |oh_to_idx:oh_to_idx_selected_thread|                                                                                                   ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|oh_to_idx:oh_to_idx_selected_thread                                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;             |sram_1r1w:way_tag_gen[0].sram_tags|                                                                                                    ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                   |altsyncram_ed21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;             |sram_1r1w:way_tag_gen[1].sram_tags|                                                                                                    ; 0.4 (0.4)            ; 0.7 (0.7)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                   |altsyncram_ed21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;             |sram_1r1w:way_tag_gen[2].sram_tags|                                                                                                    ; -0.1 (-0.1)          ; 0.3 (0.3)                        ; 0.4 (0.4)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                   |altsyncram_ed21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;             |sram_1r1w:way_tag_gen[3].sram_tags|                                                                                                    ; 0.2 (0.2)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                   |altsyncram_ed21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1280              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;          |instruction_decode_stage:instruction_decode_stage|                                                                                        ; 95.8 (95.8)          ; 96.7 (96.7)                      ; 2.2 (2.2)                                         ; 1.3 (1.3)                        ; 0.0 (0.0)            ; 130 (130)           ; 110 (110)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage                                                                                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
;          |int_execute_stage:int_execute_stage|                                                                                                      ; 7631.8 (7579.4)      ; 7966.8 (7905.8)                  ; 623.9 (615.3)                                     ; 288.9 (288.9)                    ; 0.0 (0.0)            ; 11678 (11614)       ; 583 (583)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage                                                                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;             |reciprocal_rom:lane_alu_gen[0].rom|                                                                                                    ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[0].rom                                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |reciprocal_rom:lane_alu_gen[10].rom|                                                                                                   ; 2.7 (2.7)            ; 3.7 (3.7)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[10].rom                                                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;             |reciprocal_rom:lane_alu_gen[11].rom|                                                                                                   ; 3.0 (3.0)            ; 4.0 (4.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[11].rom                                                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;             |reciprocal_rom:lane_alu_gen[12].rom|                                                                                                   ; 3.0 (3.0)            ; 4.0 (4.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[12].rom                                                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;             |reciprocal_rom:lane_alu_gen[13].rom|                                                                                                   ; 3.0 (3.0)            ; 4.0 (4.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[13].rom                                                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;             |reciprocal_rom:lane_alu_gen[14].rom|                                                                                                   ; 3.0 (3.0)            ; 4.0 (4.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[14].rom                                                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;             |reciprocal_rom:lane_alu_gen[15].rom|                                                                                                   ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[15].rom                                                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;             |reciprocal_rom:lane_alu_gen[1].rom|                                                                                                    ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[1].rom                                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |reciprocal_rom:lane_alu_gen[2].rom|                                                                                                    ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[2].rom                                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |reciprocal_rom:lane_alu_gen[3].rom|                                                                                                    ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[3].rom                                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |reciprocal_rom:lane_alu_gen[4].rom|                                                                                                    ; 3.7 (3.7)            ; 3.7 (3.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[4].rom                                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |reciprocal_rom:lane_alu_gen[5].rom|                                                                                                    ; 3.0 (3.0)            ; 3.3 (3.3)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[5].rom                                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |reciprocal_rom:lane_alu_gen[6].rom|                                                                                                    ; 3.7 (3.7)            ; 4.0 (4.0)                        ; 0.3 (0.3)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[6].rom                                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |reciprocal_rom:lane_alu_gen[7].rom|                                                                                                    ; 3.0 (3.0)            ; 4.0 (4.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[7].rom                                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |reciprocal_rom:lane_alu_gen[8].rom|                                                                                                    ; 3.3 (3.3)            ; 4.0 (4.0)                        ; 0.7 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[8].rom                                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |reciprocal_rom:lane_alu_gen[9].rom|                                                                                                    ; 3.0 (3.0)            ; 4.0 (4.0)                        ; 1.0 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|reciprocal_rom:lane_alu_gen[9].rom                                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;          |io_request_queue:io_request_queue|                                                                                                        ; 99.9 (95.2)          ; 102.4 (96.4)                     ; 6.2 (4.9)                                         ; 3.7 (3.7)                        ; 0.0 (0.0)            ; 68 (58)             ; 173 (169)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
;             |arbiter:arbiter_send|                                                                                                                  ; 4.5 (4.5)            ; 6.1 (6.1)                        ; 1.6 (1.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|arbiter:arbiter_send                                                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |oh_to_idx:oh_to_idx_send_thread|                                                                                                       ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|oh_to_idx:oh_to_idx_send_thread                                                                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
;          |l2_cache_interface:l2_cache_interface|                                                                                                    ; 1997.5 (82.0)        ; 2161.0 (84.5)                    ; 347.8 (13.7)                                      ; 184.3 (11.2)                     ; 0.0 (0.0)            ; 1645 (101)          ; 3341 (47)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;             |idx_to_oh:idx_to_oh_dfill_way|                                                                                                         ; 3.0 (3.0)            ; 3.0 (3.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way                                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;             |l1_load_miss_queue:l1_load_miss_queue_dcache|                                                                                          ; 81.1 (76.5)          ; 101.5 (93.5)                     ; 20.9 (17.5)                                       ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 117 (107)           ; 136 (132)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache                                                                                                                                                                                                                                                                                                                                                                                               ; work                  ;
;                |arbiter:arbiter_send|                                                                                                               ; 3.6 (3.6)            ; 7.2 (7.2)                        ; 3.6 (3.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|arbiter:arbiter_send                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;                |oh_to_idx:oh_to_idx_send_grant|                                                                                                     ; 0.8 (0.8)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|oh_to_idx:oh_to_idx_send_grant                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
;             |l1_load_miss_queue:l1_load_miss_queue_icache|                                                                                          ; 82.9 (77.5)          ; 111.7 (106.0)                    ; 32.9 (32.6)                                       ; 4.1 (4.1)                        ; 0.0 (0.0)            ; 113 (103)           ; 132 (128)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache                                                                                                                                                                                                                                                                                                                                                                                               ; work                  ;
;                |arbiter:arbiter_send|                                                                                                               ; 4.3 (4.3)            ; 4.7 (4.7)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|arbiter:arbiter_send                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;                |oh_to_idx:oh_to_idx_send_grant|                                                                                                     ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|oh_to_idx:oh_to_idx_send_grant                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
;             |l1_store_queue:l1_store_queue|                                                                                                         ; 1748.5 (1741.2)      ; 1860.3 (1852.8)                  ; 280.4 (280.2)                                     ; 168.6 (168.6)                    ; 0.0 (0.0)            ; 1310 (1299)         ; 3026 (3022)               ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue                                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;                |arbiter:arbiter_send|                                                                                                               ; 7.0 (7.0)            ; 7.2 (7.2)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 10 (10)             ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|arbiter:arbiter_send                                                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;                |oh_to_idx:oh_to_idx_send_grant|                                                                                                     ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|oh_to_idx:oh_to_idx_send_grant                                                                                                                                                                                                                                                                                                                                                                               ; work                  ;
;          |operand_fetch_stage:operand_fetch_stage|                                                                                                  ; 801.4 (801.4)        ; 989.6 (989.6)                    ; 199.6 (199.6)                                     ; 11.4 (11.4)                      ; 0.0 (0.0)            ; 1092 (1092)         ; 1810 (1810)               ; 0 (0)         ; 139264            ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;             |sram_2r1w:scalar_registers|                                                                                                            ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers                                                                                                                                                                                                                                                                                                                                                                                                               ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                                               ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                                               ; work                  ;
;             |sram_2r1w:vector_lane_gen[0].vector_registers|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;             |sram_2r1w:vector_lane_gen[10].vector_registers|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |sram_2r1w:vector_lane_gen[11].vector_registers|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |sram_2r1w:vector_lane_gen[12].vector_registers|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |sram_2r1w:vector_lane_gen[13].vector_registers|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |sram_2r1w:vector_lane_gen[14].vector_registers|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |sram_2r1w:vector_lane_gen[15].vector_registers|                                                                                        ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;             |sram_2r1w:vector_lane_gen[1].vector_registers|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;             |sram_2r1w:vector_lane_gen[2].vector_registers|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;             |sram_2r1w:vector_lane_gen[3].vector_registers|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;             |sram_2r1w:vector_lane_gen[4].vector_registers|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;             |sram_2r1w:vector_lane_gen[5].vector_registers|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;             |sram_2r1w:vector_lane_gen[6].vector_registers|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;             |sram_2r1w:vector_lane_gen[7].vector_registers|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;             |sram_2r1w:vector_lane_gen[8].vector_registers|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;             |sram_2r1w:vector_lane_gen[9].vector_registers|                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 8192              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                |altsyncram:data1|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data1                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |altsyncram_md21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4096              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;          |thread_select_stage:thread_select_stage|                                                                                                  ; 1846.2 (1774.4)      ; 2079.7 (2006.5)                  ; 377.6 (375.6)                                     ; 144.0 (143.5)                    ; 0.0 (0.0)            ; 2547 (2430)         ; 1886 (1810)               ; 0 (0)         ; 4320              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;             |arbiter:thread_select_arbiter|                                                                                                         ; 7.3 (7.3)            ; 6.8 (6.8)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 8 (8)               ; 4 (4)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter                                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;             |oh_to_idx:thread_oh_to_idx|                                                                                                            ; 0.3 (0.3)            ; 0.3 (0.3)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|oh_to_idx:thread_oh_to_idx                                                                                                                                                                                                                                                                                                                                                                                                               ; work                  ;
;             |sync_fifo:thread_logic_gen[0].instruction_fifo|                                                                                        ; 15.6 (0.0)           ; 16.7 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 18 (0)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |scfifo:scfifo|                                                                                                                      ; 15.6 (0.0)           ; 16.7 (0.0)                       ; 1.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 18 (0)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo                                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                   |scfifo_ao41:auto_generated|                                                                                                      ; 15.6 (0.9)           ; 16.7 (1.0)                       ; 1.0 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (1)              ; 18 (1)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated                                                                                                                                                                                                                                                                                                                                                  ; work                  ;
;                      |a_dpfifo_q141:dpfifo|                                                                                                         ; 14.7 (8.7)           ; 15.7 (9.5)                       ; 0.9 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 17 (9)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                         |altsyncram_nke1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram                                                                                                                                                                                                                                                                                                     ; work                  ;
;                         |cntr_fgb:rd_ptr_msb|                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_fgb:rd_ptr_msb                                                                                                                                                                                                                                                                                                         ; work                  ;
;                         |cntr_ggb:wr_ptr|                                                                                                           ; 1.5 (1.5)            ; 2.0 (2.0)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                                                                                                                                                             ; work                  ;
;                         |cntr_sg7:usedw_counter|                                                                                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_sg7:usedw_counter                                                                                                                                                                                                                                                                                                      ; work                  ;
;             |sync_fifo:thread_logic_gen[1].instruction_fifo|                                                                                        ; 14.8 (0.0)           ; 16.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 18 (0)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |scfifo:scfifo|                                                                                                                      ; 14.8 (0.0)           ; 16.5 (0.0)                       ; 1.7 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 18 (0)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo                                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                   |scfifo_ao41:auto_generated|                                                                                                      ; 14.8 (0.9)           ; 16.5 (1.0)                       ; 1.7 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (1)              ; 18 (1)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated                                                                                                                                                                                                                                                                                                                                                  ; work                  ;
;                      |a_dpfifo_q141:dpfifo|                                                                                                         ; 13.9 (8.3)           ; 15.5 (9.3)                       ; 1.6 (1.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 17 (9)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                         |altsyncram_nke1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram                                                                                                                                                                                                                                                                                                     ; work                  ;
;                         |cntr_fgb:rd_ptr_msb|                                                                                                       ; 1.7 (1.7)            ; 2.0 (2.0)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_fgb:rd_ptr_msb                                                                                                                                                                                                                                                                                                         ; work                  ;
;                         |cntr_ggb:wr_ptr|                                                                                                           ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                                                                                                                                                             ; work                  ;
;                         |cntr_sg7:usedw_counter|                                                                                                    ; 1.9 (1.9)            ; 2.2 (2.2)                        ; 0.3 (0.3)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_sg7:usedw_counter                                                                                                                                                                                                                                                                                                      ; work                  ;
;             |sync_fifo:thread_logic_gen[2].instruction_fifo|                                                                                        ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 18 (0)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |scfifo:scfifo|                                                                                                                      ; 16.0 (0.0)           ; 16.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 18 (0)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo                                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                   |scfifo_ao41:auto_generated|                                                                                                      ; 16.0 (0.8)           ; 16.0 (0.8)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 27 (1)              ; 18 (1)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated                                                                                                                                                                                                                                                                                                                                                  ; work                  ;
;                      |a_dpfifo_q141:dpfifo|                                                                                                         ; 15.3 (9.1)           ; 15.3 (9.1)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 17 (9)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                         |altsyncram_nke1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram                                                                                                                                                                                                                                                                                                     ; work                  ;
;                         |cntr_fgb:rd_ptr_msb|                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_fgb:rd_ptr_msb                                                                                                                                                                                                                                                                                                         ; work                  ;
;                         |cntr_ggb:wr_ptr|                                                                                                           ; 1.8 (1.8)            ; 2.0 (2.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                                                                                                                                                             ; work                  ;
;                         |cntr_sg7:usedw_counter|                                                                                                    ; 2.2 (2.2)            ; 2.2 (2.2)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_sg7:usedw_counter                                                                                                                                                                                                                                                                                                      ; work                  ;
;             |sync_fifo:thread_logic_gen[3].instruction_fifo|                                                                                        ; 16.6 (0.0)           ; 16.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 18 (0)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |scfifo:scfifo|                                                                                                                      ; 16.6 (0.0)           ; 16.8 (0.0)                       ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 27 (0)              ; 18 (0)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo                                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                   |scfifo_ao41:auto_generated|                                                                                                      ; 16.6 (0.8)           ; 16.8 (0.8)                       ; 0.3 (0.0)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 27 (1)              ; 18 (1)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated                                                                                                                                                                                                                                                                                                                                                  ; work                  ;
;                      |a_dpfifo_q141:dpfifo|                                                                                                         ; 15.6 (9.0)           ; 16.1 (9.6)                       ; 0.6 (0.6)                                         ; 0.1 (0.0)                        ; 0.0 (0.0)            ; 26 (15)             ; 17 (9)                    ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                         |altsyncram_nke1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1080              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram                                                                                                                                                                                                                                                                                                     ; work                  ;
;                         |cntr_fgb:rd_ptr_msb|                                                                                                       ; 2.0 (2.0)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_fgb:rd_ptr_msb                                                                                                                                                                                                                                                                                                         ; work                  ;
;                         |cntr_ggb:wr_ptr|                                                                                                           ; 2.1 (2.1)            ; 2.0 (2.0)                        ; 0.0 (0.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                                                                                                                                                             ; work                  ;
;                         |cntr_sg7:usedw_counter|                                                                                                    ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 4 (4)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_sg7:usedw_counter                                                                                                                                                                                                                                                                                                      ; work                  ;
;          |writeback_stage:writeback_stage|                                                                                                          ; 1259.5 (1259.5)      ; 1283.9 (1283.9)                  ; 130.3 (130.3)                                     ; 105.9 (105.9)                    ; 0.0 (0.0)            ; 1520 (1520)         ; 538 (538)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work                  ;
;       |io_arbiter:io_arbiter|                                                                                                                       ; 2.2 (2.2)            ; 2.8 (2.8)                        ; 0.6 (0.6)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|io_arbiter:io_arbiter                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; work                  ;
;       |l2_cache:l2_cache|                                                                                                                           ; 4528.1 (0.0)         ; 5564.2 (0.0)                     ; 1175.3 (0.0)                                      ; 139.2 (0.0)                      ; 0.0 (0.0)            ; 6664 (0)            ; 7169 (0)                  ; 0 (0)         ; 1095831           ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work                  ;
;          |l2_axi_bus_interface:l2_axi_bus_interface|                                                                                                ; 439.5 (189.4)        ; 572.9 (268.0)                    ; 141.2 (83.4)                                      ; 7.8 (4.8)                        ; 0.0 (0.0)            ; 401 (52)            ; 1023 (547)                ; 0 (0)         ; 4904              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;             |l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|                                                                                   ; 231.0 (40.4)         ; 286.4 (40.4)                     ; 57.4 (0.0)                                        ; 2.0 (0.0)                        ; 0.0 (0.0)            ; 316 (73)            ; 448 (16)                  ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam                                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;                |cam:cam_pending_miss|                                                                                                               ; 179.2 (172.3)        ; 236.2 (228.5)                    ; 59.0 (58.2)                                       ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 228 (215)           ; 432 (432)                 ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss                                                                                                                                                                                                                                                                                                                                                                   ; work                  ;
;                   |oh_to_idx:oh_to_idx_hit|                                                                                                         ; 6.8 (6.8)            ; 7.7 (7.7)                        ; 0.8 (0.8)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 13 (13)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|oh_to_idx:oh_to_idx_hit                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |oh_to_idx:oh_to_idx_next_empty|                                                                                                     ; 9.8 (9.8)            ; 9.8 (9.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 15 (15)             ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|oh_to_idx:oh_to_idx_next_empty                                                                                                                                                                                                                                                                                                                                                         ; work                  ;
;             |sync_fifo:sync_fifo_pending_load|                                                                                                      ; 12.8 (0.0)           ; 11.8 (0.0)                       ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 18 (0)                    ; 0 (0)         ; 4888              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load                                                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                |scfifo:scfifo|                                                                                                                      ; 12.8 (0.0)           ; 11.8 (0.0)                       ; 0.0 (0.0)                                         ; 1.0 (0.0)                        ; 0.0 (0.0)            ; 22 (0)              ; 18 (0)                    ; 0 (0)         ; 4888              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo                                                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                   |scfifo_eo41:auto_generated|                                                                                                      ; 12.8 (0.9)           ; 11.8 (0.8)                       ; 0.0 (0.0)                                         ; 1.0 (0.1)                        ; 0.0 (0.0)            ; 22 (1)              ; 18 (1)                    ; 0 (0)         ; 4888              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated                                                                                                                                                                                                                                                                                                                                                                  ; work                  ;
;                      |a_dpfifo_v141:dpfifo|                                                                                                         ; 12.0 (7.6)           ; 11.1 (7.1)                       ; 0.0 (0.0)                                         ; 0.9 (0.5)                        ; 0.0 (0.0)            ; 21 (13)             ; 17 (9)                    ; 0 (0)         ; 4888              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                         |altsyncram_1le1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4888              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo|altsyncram_1le1:FIFOram                                                                                                                                                                                                                                                                                                                     ; work                  ;
;                         |cntr_fgb:rd_ptr_msb|                                                                                                       ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo|cntr_fgb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                         ; work                  ;
;                         |cntr_ggb:wr_ptr|                                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                         |cntr_sg7:usedw_counter|                                                                                                    ; 1.9 (1.9)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.4 (0.4)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo|cntr_sg7:usedw_counter                                                                                                                                                                                                                                                                                                                      ; work                  ;
;             |sync_fifo:sync_fifo_pending_writeback|                                                                                                 ; 5.9 (0.0)            ; 6.7 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 16                ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback                                                                                                                                                                                                                                                                                                                                                                                                      ; work                  ;
;                |scfifo:scfifo|                                                                                                                      ; 5.9 (0.0)            ; 6.7 (0.0)                        ; 0.8 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 10 (0)                    ; 0 (0)         ; 16                ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo                                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;                   |scfifo_go41:auto_generated|                                                                                                      ; 5.9 (1.0)            ; 6.7 (1.7)                        ; 0.8 (0.7)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (2)              ; 10 (1)                    ; 0 (0)         ; 16                ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated                                                                                                                                                                                                                                                                                                                                                             ; work                  ;
;                      |a_dpfifo_1241:dpfifo|                                                                                                         ; 4.9 (1.9)            ; 5.0 (2.0)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (3)               ; 9 (3)                     ; 0 (0)         ; 16                ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;                         |altsyncram_5le1:FIFOram|                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 16                ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram                                                                                                                                                                                                                                                                                                                ; work                  ;
;                         |cntr_ggb:wr_ptr|                                                                                                           ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|cntr_ggb:wr_ptr                                                                                                                                                                                                                                                                                                                        ; work                  ;
;                         |cntr_sg7:usedw_counter|                                                                                                    ; 1.5 (1.5)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|cntr_sg7:usedw_counter                                                                                                                                                                                                                                                                                                                 ; work                  ;
;          |l2_cache_arb:l2_cache_arb|                                                                                                                ; 852.1 (852.1)        ; 1168.8 (1168.8)                  ; 426.9 (426.9)                                     ; 110.2 (110.2)                    ; 0.0 (0.0)            ; 1269 (1269)         ; 1123 (1123)               ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;          |l2_cache_read:l2_cache_read|                                                                                                              ; 470.7 (394.1)        ; 810.6 (639.4)                    ; 352.9 (258.2)                                     ; 13.0 (12.9)                      ; 0.0 (0.0)            ; 326 (319)           ; 1760 (1247)               ; 0 (0)         ; 1048576           ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; work                  ;
;             |oh_to_idx:oh_to_idx_hit_way|                                                                                                           ; 0.3 (0.3)            ; 0.5 (0.5)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 0 (0)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|oh_to_idx:oh_to_idx_hit_way                                                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;             |sram_1r1w:sram_l2_data|                                                                                                                ; 76.2 (76.2)          ; 170.7 (170.7)                    ; 94.5 (94.5)                                       ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 6 (6)               ; 513 (513)                 ; 0 (0)         ; 1048576           ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1048576           ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                                  ; work                  ;
;                   |altsyncram_ij21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1048576           ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|altsyncram:data0|altsyncram_ij21:auto_generated                                                                                                                                                                                                                                                                                                                                                                                   ; work                  ;
;          |l2_cache_tag:l2_cache_tag|                                                                                                                ; 2141.7 (2110.7)      ; 2337.9 (2304.1)                  ; 204.0 (199.7)                                     ; 7.8 (6.4)                        ; 0.0 (0.0)            ; 3114 (3061)         ; 3222 (3179)               ; 0 (0)         ; 40704             ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;             |cache_lru:cache_lru|                                                                                                                   ; 9.6 (4.0)            ; 10.8 (5.5)                       ; 1.2 (1.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 20 (11)             ; 8 (0)                     ; 0 (0)         ; 1792              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru                                                                                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;                |sram_1r1w:lru_data|                                                                                                                 ; 5.3 (5.3)            ; 5.3 (5.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 9 (9)               ; 8 (8)                     ; 0 (0)         ; 1792              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data                                                                                                                                                                                                                                                                                                                                                                                                                     ; work                  ;
;                   |altsyncram:data0|                                                                                                                ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1792              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                    ; work                  ;
;                      |altsyncram_sa21:auto_generated|                                                                                               ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1792              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_sa21:auto_generated                                                                                                                                                                                                                                                                                                                                                                     ; work                  ;
;             |sram_1r1w:way_tags_gen[0].sram_dirty_flags|                                                                                            ; 0.8 (0.8)            ; 1.0 (1.0)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags                                                                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
;                   |altsyncram_ha21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;             |sram_1r1w:way_tags_gen[0].sram_tags|                                                                                                   ; 0.2 (0.2)            ; 0.5 (0.5)                        ; 0.5 (0.5)                                         ; 0.3 (0.3)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                       ; work                  ;
;                   |altsyncram_0e21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;             |sram_1r1w:way_tags_gen[1].sram_dirty_flags|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags                                                                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
;                   |altsyncram_ha21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;             |sram_1r1w:way_tags_gen[1].sram_tags|                                                                                                   ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                       ; work                  ;
;                   |altsyncram_0e21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;             |sram_1r1w:way_tags_gen[2].sram_dirty_flags|                                                                                            ; 1.0 (1.0)            ; 0.8 (0.8)                        ; 0.0 (0.0)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags                                                                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
;                   |altsyncram_ha21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;             |sram_1r1w:way_tags_gen[2].sram_tags|                                                                                                   ; 0.7 (0.7)            ; 0.7 (0.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                       ; work                  ;
;                   |altsyncram_0e21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;             |sram_1r1w:way_tags_gen[3].sram_dirty_flags|                                                                                            ; 0.5 (0.5)            ; 0.5 (0.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags                                                                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
;                   |altsyncram_ha21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;             |sram_1r1w:way_tags_gen[3].sram_tags|                                                                                                   ; 0.6 (0.6)            ; 0.7 (0.7)                        ; 0.1 (0.1)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 1 (1)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                       ; work                  ;
;                   |altsyncram_0e21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;             |sram_1r1w:way_tags_gen[4].sram_dirty_flags|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags                                                                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
;                   |altsyncram_ha21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;             |sram_1r1w:way_tags_gen[4].sram_tags|                                                                                                   ; 1.7 (1.7)            ; 1.7 (1.7)                        ; 0.1 (0.1)                                         ; 0.2 (0.2)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                       ; work                  ;
;                   |altsyncram_0e21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;             |sram_1r1w:way_tags_gen[5].sram_dirty_flags|                                                                                            ; 1.4 (1.4)            ; 1.8 (1.8)                        ; 0.5 (0.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags                                                                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
;                   |altsyncram_ha21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;             |sram_1r1w:way_tags_gen[5].sram_tags|                                                                                                   ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                       ; work                  ;
;                   |altsyncram_0e21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;             |sram_1r1w:way_tags_gen[6].sram_dirty_flags|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 1 (1)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags                                                                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
;                   |altsyncram_ha21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;             |sram_1r1w:way_tags_gen[6].sram_tags|                                                                                                   ; 2.0 (2.0)            ; 1.5 (1.5)                        ; 0.0 (0.0)                                         ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                       ; work                  ;
;                   |altsyncram_0e21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;             |sram_1r1w:way_tags_gen[7].sram_dirty_flags|                                                                                            ; 1.0 (1.0)            ; 1.0 (1.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 2 (2)               ; 2 (2)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags                                                                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
;                   |altsyncram_ha21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 256               ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;             |sram_1r1w:way_tags_gen[7].sram_tags|                                                                                                   ; 5.0 (5.0)            ; 7.9 (7.9)                        ; 3.0 (3.0)                                         ; 0.1 (0.1)                        ; 0.0 (0.0)            ; 3 (3)               ; 19 (19)                   ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags                                                                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;                |altsyncram:data0|                                                                                                                   ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|altsyncram:data0                                                                                                                                                                                                                                                                                                                                                                                                       ; work                  ;
;                   |altsyncram_0e21:auto_generated|                                                                                                  ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 4608              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;          |l2_cache_update:l2_cache_update|                                                                                                          ; 624.2 (618.2)        ; 674.0 (668.3)                    ; 50.3 (50.6)                                       ; 0.5 (0.5)                        ; 0.0 (0.0)            ; 1554 (1543)         ; 41 (35)                   ; 0 (0)         ; 1647              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work                  ;
;             |altshift_taps:l2_response.data_rtl_0|                                                                                                  ; 5.7 (0.0)            ; 5.7 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (0)              ; 6 (0)                     ; 0 (0)         ; 1647              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|altshift_taps:l2_response.data_rtl_0                                                                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;                |shift_taps_qev:auto_generated|                                                                                                      ; 5.7 (1.8)            ; 5.7 (1.8)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 11 (3)              ; 6 (3)                     ; 0 (0)         ; 1647              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|altshift_taps:l2_response.data_rtl_0|shift_taps_qev:auto_generated                                                                                                                                                                                                                                                                                                                                                                                   ; work                  ;
;                   |altsyncram_7jc1:altsyncram4|                                                                                                     ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 1647              ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|altshift_taps:l2_response.data_rtl_0|shift_taps_qev:auto_generated|altsyncram_7jc1:altsyncram4                                                                                                                                                                                                                                                                                                                                                       ; work                  ;
;                   |cntr_b1h:cntr5|                                                                                                                  ; 1.3 (1.3)            ; 1.3 (1.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 3 (3)               ; 1 (1)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|altshift_taps:l2_response.data_rtl_0|shift_taps_qev:auto_generated|cntr_b1h:cntr5                                                                                                                                                                                                                                                                                                                                                                    ; work                  ;
;                   |cntr_ohf:cntr1|                                                                                                                  ; 2.5 (2.5)            ; 2.5 (2.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 5 (5)               ; 2 (2)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|altshift_taps:l2_response.data_rtl_0|shift_taps_qev:auto_generated|cntr_ohf:cntr1                                                                                                                                                                                                                                                                                                                                                                    ; work                  ;
;    |sld_hub:auto_hub|                                                                                                                               ; 58.5 (0.5)           ; 73.5 (0.5)                       ; 15.0 (0.0)                                        ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 93 (1)              ; 78 (0)                    ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work                  ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                                                                ; 58.0 (37.1)          ; 73.0 (49.6)                      ; 15.0 (12.5)                                       ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 92 (59)             ; 78 (50)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work                  ;
;          |sld_rom_sr:hub_info_reg|                                                                                                                  ; 9.7 (9.7)            ; 9.7 (9.7)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 16 (16)             ; 9 (9)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                              ; work                  ;
;          |sld_shadow_jsm:shadow_jsm|                                                                                                                ; 10.2 (10.2)          ; 13.8 (13.8)                      ; 3.5 (3.5)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 17 (17)             ; 19 (19)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;    |synchronizer:reset_synchronizer|                                                                                                                ; 1.2 (1.2)            ; 1.3 (1.3)                        ; 0.2 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 1 (1)               ; 3 (3)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|synchronizer:reset_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; work                  ;
;    |vga_controller:vga_controller|                                                                                                                  ; 66.0 (23.7)          ; 63.2 (22.7)                      ; 0.2 (0.0)                                         ; 3.0 (1.0)                        ; 0.0 (0.0)            ; 121 (44)            ; 89 (38)                   ; 0 (0)         ; 3072              ; 0          ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; work                  ;
;       |sync_fifo:pixel_fifo|                                                                                                                        ; 18.0 (0.0)           ; 18.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 24 (0)                    ; 0 (0)         ; 3072              ; 0          ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; work                  ;
;          |scfifo:scfifo|                                                                                                                            ; 18.0 (0.0)           ; 18.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 24 (0)                    ; 0 (0)         ; 3072              ; 0          ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; work                  ;
;             |scfifo_ru41:auto_generated|                                                                                                            ; 18.0 (0.0)           ; 18.0 (0.0)                       ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (0)              ; 24 (0)                    ; 0 (0)         ; 3072              ; 0          ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                        ; work                  ;
;                |a_dpfifo_d341:dpfifo|                                                                                                               ; 18.0 (11.0)          ; 18.0 (11.2)                      ; 0.0 (0.2)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 35 (21)             ; 24 (11)                   ; 0 (0)         ; 3072              ; 0          ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                   ; work                  ;
;                   |altsyncram_tne1:FIFOram|                                                                                                         ; 0.0 (0.0)            ; 0.0 (0.0)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 0 (0)               ; 0 (0)                     ; 0 (0)         ; 3072              ; 0          ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram                                                                                                                                                                                                                                                                                                                                                                           ; work                  ;
;                   |cntr_0h7:usedw_counter|                                                                                                          ; 3.5 (3.5)            ; 3.5 (3.5)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 7 (7)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|cntr_0h7:usedw_counter                                                                                                                                                                                                                                                                                                                                                                            ; work                  ;
;                   |cntr_jgb:rd_ptr_msb|                                                                                                             ; 3.3 (3.3)            ; 3.3 (3.3)                        ; 0.0 (0.0)                                         ; 0.0 (0.0)                        ; 0.0 (0.0)            ; 7 (7)               ; 6 (6)                     ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|cntr_jgb:rd_ptr_msb                                                                                                                                                                                                                                                                                                                                                                               ; work                  ;
;       |vga_timing_generator:timing_generator|                                                                                                       ; 23.5 (23.5)          ; 22.5 (22.5)                      ; 1.0 (1.0)                                         ; 2.0 (2.0)                        ; 0.0 (0.0)            ; 42 (42)             ; 27 (27)                   ; 0 (0)         ; 0                 ; 0          ; 0    ; 0            ; |fpga_top|vga_controller:vga_controller|vga_timing_generator:timing_generator                                                                                                                                                                                                                                                                                                                                                                                                                                                ; work                  ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+----------------------------------+---------------------------------------------------+----------------------------------+----------------------+---------------------+---------------------------+---------------+-------------------+------------+------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                                                              ;
+---------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; Name          ; Pin Type ; D1   ; D3_0 ; D3_1 ; D4   ; D5   ; D5 OE ; D5 OCT ; T11 (Postamble Gating) ; T11 (Postamble Ungating) ;
+---------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+
; DRAM_a[0]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_a[1]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_a[2]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_a[3]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_a[4]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_a[5]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_a[6]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_a[7]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_a[8]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_a[9]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_a[10]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_a[11]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_a[12]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_a[13]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_a[14]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_ba[0]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ba[1]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ba[2]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_cas_n    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_cke      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_clk_p    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_clk_n    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_cs_n     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_dqm[0]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_dqm[1]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_dqm[2]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_dqm[3]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_odt      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_ras_n    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_reset_n  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; DRAM_we_n     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_a[0]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_a[1]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_a[2]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_a[3]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_a[4]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_a[5]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_a[6]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_a[7]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_a[8]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_a[9]     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_a[10]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_a[11]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_a[12]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_a[13]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_a[14]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; dram_ba[0]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ba[1]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ba[2]    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_cas_n    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_cke      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_clk_p    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; dram_clk_n    ; Output   ; --   ; --   ; --   ; --   ; (2)  ; (0)   ; --     ; --                     ; --                       ;
; dram_cs_n     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_dqm[0]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dqm[1]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dqm[2]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dqm[3]   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_odt      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_ras_n    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_reset_n  ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; dram_we_n     ; Output   ; --   ; --   ; --   ; --   ; (0)  ; --    ; --     ; --                     ; --                       ;
; vga_r[0]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_r[1]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_r[2]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_r[3]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_r[4]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_r[5]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_r[6]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_r[7]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_g[0]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_g[1]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_g[2]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_g[3]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_g[4]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_g[5]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_g[6]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_g[7]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_b[0]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_b[1]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_b[2]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_b[3]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_b[4]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_b[5]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_b[6]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_b[7]      ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_clk       ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_blank_n   ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_hs        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_vs        ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; vga_sync_n    ; Output   ; --   ; --   ; --   ; --   ; (0)  ; (0)   ; --     ; --                     ; --                       ;
; DRAM_dq[0]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[1]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[2]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[3]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[4]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[5]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[6]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[7]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[8]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[9]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[10]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[11]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[12]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[13]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[14]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[15]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[16]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[17]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[18]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[19]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[20]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[21]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[22]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[23]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[24]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[25]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[26]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[27]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[28]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[29]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[30]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dq[31]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; DRAM_dqs_p[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DRAM_dqs_p[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DRAM_dqs_p[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DRAM_dqs_p[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DRAM_dqs_n[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DRAM_dqs_n[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DRAM_dqs_n[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; DRAM_dqs_n[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; dram_dq[0]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[1]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[2]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[3]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[4]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[5]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[6]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[7]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[8]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[9]    ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[10]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[11]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[12]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[13]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[14]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[15]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[16]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[17]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[18]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[19]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[20]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[21]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[22]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[23]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[24]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[25]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[26]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[27]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[28]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[29]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[30]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dq[31]   ; Bidir    ; (0)  ; (0)  ; --   ; --   ; (0)  ; (0)   ; (0)    ; --                     ; --                       ;
; dram_dqs_p[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; dram_dqs_p[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; dram_dqs_p[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; dram_dqs_p[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; dram_dqs_n[0] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; dram_dqs_n[1] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; dram_dqs_n[2] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; dram_dqs_n[3] ; Bidir    ; --   ; --   ; --   ; (0)  ; (0)  ; (0)   ; (0)    ; (0)                    ; (0)                      ;
; dram_rzq      ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; clk50         ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; DRAM_rzq      ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
; reset_btn     ; Input    ; --   ; (0)  ; --   ; --   ; --   ; --    ; --     ; --                     ; --                       ;
+---------------+----------+------+------+------+------+------+-------+--------+------------------------+--------------------------+


+---------------------------------------------------+
; Pad To Core Delay Chain Fanout                    ;
+---------------------+-------------------+---------+
; Source Pin / Fanout ; Pad To Core Index ; Setting ;
+---------------------+-------------------+---------+
; DRAM_dq[0]          ;                   ;         ;
; DRAM_dq[1]          ;                   ;         ;
; DRAM_dq[2]          ;                   ;         ;
; DRAM_dq[3]          ;                   ;         ;
; DRAM_dq[4]          ;                   ;         ;
; DRAM_dq[5]          ;                   ;         ;
; DRAM_dq[6]          ;                   ;         ;
; DRAM_dq[7]          ;                   ;         ;
; DRAM_dq[8]          ;                   ;         ;
; DRAM_dq[9]          ;                   ;         ;
; DRAM_dq[10]         ;                   ;         ;
; DRAM_dq[11]         ;                   ;         ;
; DRAM_dq[12]         ;                   ;         ;
; DRAM_dq[13]         ;                   ;         ;
; DRAM_dq[14]         ;                   ;         ;
; DRAM_dq[15]         ;                   ;         ;
; DRAM_dq[16]         ;                   ;         ;
; DRAM_dq[17]         ;                   ;         ;
; DRAM_dq[18]         ;                   ;         ;
; DRAM_dq[19]         ;                   ;         ;
; DRAM_dq[20]         ;                   ;         ;
; DRAM_dq[21]         ;                   ;         ;
; DRAM_dq[22]         ;                   ;         ;
; DRAM_dq[23]         ;                   ;         ;
; DRAM_dq[24]         ;                   ;         ;
; DRAM_dq[25]         ;                   ;         ;
; DRAM_dq[26]         ;                   ;         ;
; DRAM_dq[27]         ;                   ;         ;
; DRAM_dq[28]         ;                   ;         ;
; DRAM_dq[29]         ;                   ;         ;
; DRAM_dq[30]         ;                   ;         ;
; DRAM_dq[31]         ;                   ;         ;
; DRAM_dqs_p[0]       ;                   ;         ;
; DRAM_dqs_p[1]       ;                   ;         ;
; DRAM_dqs_p[2]       ;                   ;         ;
; DRAM_dqs_p[3]       ;                   ;         ;
; DRAM_dqs_n[0]       ;                   ;         ;
; DRAM_dqs_n[1]       ;                   ;         ;
; DRAM_dqs_n[2]       ;                   ;         ;
; DRAM_dqs_n[3]       ;                   ;         ;
; dram_dq[0]          ;                   ;         ;
; dram_dq[1]          ;                   ;         ;
; dram_dq[2]          ;                   ;         ;
; dram_dq[3]          ;                   ;         ;
; dram_dq[4]          ;                   ;         ;
; dram_dq[5]          ;                   ;         ;
; dram_dq[6]          ;                   ;         ;
; dram_dq[7]          ;                   ;         ;
; dram_dq[8]          ;                   ;         ;
; dram_dq[9]          ;                   ;         ;
; dram_dq[10]         ;                   ;         ;
; dram_dq[11]         ;                   ;         ;
; dram_dq[12]         ;                   ;         ;
; dram_dq[13]         ;                   ;         ;
; dram_dq[14]         ;                   ;         ;
; dram_dq[15]         ;                   ;         ;
; dram_dq[16]         ;                   ;         ;
; dram_dq[17]         ;                   ;         ;
; dram_dq[18]         ;                   ;         ;
; dram_dq[19]         ;                   ;         ;
; dram_dq[20]         ;                   ;         ;
; dram_dq[21]         ;                   ;         ;
; dram_dq[22]         ;                   ;         ;
; dram_dq[23]         ;                   ;         ;
; dram_dq[24]         ;                   ;         ;
; dram_dq[25]         ;                   ;         ;
; dram_dq[26]         ;                   ;         ;
; dram_dq[27]         ;                   ;         ;
; dram_dq[28]         ;                   ;         ;
; dram_dq[29]         ;                   ;         ;
; dram_dq[30]         ;                   ;         ;
; dram_dq[31]         ;                   ;         ;
; dram_dqs_p[0]       ;                   ;         ;
; dram_dqs_p[1]       ;                   ;         ;
; dram_dqs_p[2]       ;                   ;         ;
; dram_dqs_p[3]       ;                   ;         ;
; dram_dqs_n[0]       ;                   ;         ;
; dram_dqs_n[1]       ;                   ;         ;
; dram_dqs_n[2]       ;                   ;         ;
; dram_dqs_n[3]       ;                   ;         ;
; dram_rzq            ;                   ;         ;
; clk50               ;                   ;         ;
; DRAM_rzq            ;                   ;         ;
; reset_btn           ;                   ;         ;
+---------------------+-------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Location                          ; Fan-Out ; Usage                                 ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_fpga_interfaces:fpga_interfaces|h2f_ARVALID[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; HPSINTERFACEHPS2FPGA_X52_Y47_N111 ; 33      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                              ; CLKPHASESELECT_X89_Y71_N7         ; 11      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[17].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                             ; CLKPHASESELECT_X89_Y56_N7         ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[18].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                             ; CLKPHASESELECT_X89_Y63_N7         ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[22].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                             ; CLKPHASESELECT_X89_Y49_N7         ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[8].acv_ac_ldc|adc_clk_cps                                                                                                                                                                                              ; CLKPHASESELECT_X89_Y77_N7         ; 9       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                                                                                                                                               ; PSEUDODIFFOUT_X89_Y73_N6          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                                                                                                                                                ; PSEUDODIFFOUT_X89_Y73_N6          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|mem_ck_source[0]                                                                                                                                                                                                                                        ; CLKPHASESELECT_X89_Y71_N4         ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                         ; PSEUDODIFFOUT_X89_Y65_N6          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                     ; PSEUDODIFFOUT_X89_Y65_N6          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                ; CLKPHASESELECT_X89_Y63_N8         ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                               ; CLKPHASESELECT_X89_Y63_N4         ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                       ; DELAYCHAIN_X89_Y63_N22            ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                       ; DDIOOUT_X89_Y63_N10               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                    ; CLKPHASESELECT_X89_Y63_N9         ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y66_N27            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y66_N10            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y66_N44            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y65_N61            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y64_N27            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y64_N10            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y64_N44            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y63_N101           ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                         ; PSEUDODIFFOUT_X89_Y58_N6          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                     ; PSEUDODIFFOUT_X89_Y58_N6          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                ; CLKPHASESELECT_X89_Y56_N8         ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                               ; CLKPHASESELECT_X89_Y56_N4         ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                       ; DELAYCHAIN_X89_Y56_N22            ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                       ; DDIOOUT_X89_Y56_N10               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                    ; CLKPHASESELECT_X89_Y56_N9         ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y59_N27            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y59_N10            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y59_N44            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y58_N61            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y57_N27            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y57_N10            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y57_N44            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y56_N101           ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                         ; PSEUDODIFFOUT_X89_Y51_N6          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                     ; PSEUDODIFFOUT_X89_Y51_N6          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                ; CLKPHASESELECT_X89_Y49_N8         ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                               ; CLKPHASESELECT_X89_Y49_N4         ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                       ; DELAYCHAIN_X89_Y49_N22            ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                       ; DDIOOUT_X89_Y49_N10               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                    ; CLKPHASESELECT_X89_Y49_N9         ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y52_N27            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y52_N10            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y52_N44            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y51_N61            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y50_N27            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y50_N10            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y50_N44            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y49_N101           ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                                                                                         ; PSEUDODIFFOUT_X89_Y44_N6          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                                                                                                     ; PSEUDODIFFOUT_X89_Y44_N6          ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                                                                                                ; CLKPHASESELECT_X89_Y42_N8         ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                                                                                               ; CLKPHASESELECT_X89_Y42_N4         ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                                                                                                       ; DELAYCHAIN_X89_Y42_N22            ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                                                                                                       ; DDIOOUT_X89_Y42_N10               ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                                                                                                    ; CLKPHASESELECT_X89_Y42_N9         ; 42      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y45_N27            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y45_N10            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y45_N44            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y44_N61            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y43_N27            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y43_N10            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y43_N44            ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                                                                                         ; DELAYCHAIN_X89_Y42_N101           ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                                                                                                                                                              ; HPSSDRAMPLL_X84_Y41_N111          ; 94      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk                                                                                                                                                                                                                                                                                                                                                                        ; HPSSDRAMPLL_X84_Y41_N111          ; 3       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; JTAG_X0_Y2_N3                     ; 297     ; Clock                                 ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; JTAG_X0_Y2_N3                     ; 23      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|read_burst_length[0]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X50_Y9_N30                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|read_selected_master~1                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X50_Y9_N51                ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|read_state.STATE_ARBITRATE                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; FF_X50_Y9_N47                     ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|read_state~10                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X51_Y13_N21               ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|read_state~12                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X50_Y9_N36                ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|write_master_select~1                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X56_Y13_N21               ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; axi_interconnect:axi_interconnect|write_state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X56_Y13_N14                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; clk50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; PIN_Y26                           ; 26316   ; Clock                                 ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|internal_out_ready                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X62_Y4_N24                ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|read~0                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X56_Y3_N36                ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X53_Y3_N6                 ; 38      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y4_N36                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X79_Y3_N36                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X81_Y5_N54                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X83_Y3_N54                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X79_Y3_N21                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always14~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X79_Y3_N12                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always15~0                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X82_Y4_N54               ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always16~0                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X82_Y4_N36               ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always17~0                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X82_Y4_N18               ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always18~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X79_Y3_N30                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always19~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X79_Y3_N3                 ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y6_N57                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always20~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X83_Y3_N30                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always21~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X81_Y4_N12                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always22~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X81_Y5_N15                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always23~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X81_Y4_N24                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always24~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X81_Y5_N18                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always25~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X71_Y4_N42                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always26~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X71_Y4_N0                 ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always27~0                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X72_Y4_N57               ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always28~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X79_Y3_N42                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always29~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X73_Y3_N51                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X77_Y4_N27                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always30~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X73_Y3_N24                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always31~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X77_Y4_N6                 ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X75_Y6_N15                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X81_Y5_N30                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X77_Y4_N33                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X81_Y4_N21                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X82_Y4_N27               ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X81_Y4_N51                ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X79_Y3_N9                 ; 43      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N53                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N50                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N56                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N26                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[14]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N32                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[15]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N2                      ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N47                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[17]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N17                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[18]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N23                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[19]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N20                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                                                                                                                          ; FF_X81_Y4_N38                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[20]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N14                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[21]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N44                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[22]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N8                      ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[23]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N11                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[24]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N5                      ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[25]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N35                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[26]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N29                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[27]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N59                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[28]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X82_Y3_N38                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[29]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X81_Y4_N32                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                                                                                                                          ; FF_X81_Y4_N29                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[30]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X81_Y4_N35                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[31]                                                                                                                                                                                                                                                                                                                                                                         ; FF_X81_Y4_N20                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[31]~2                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X81_Y4_N39                ; 31      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                                                                                                                          ; FF_X81_Y4_N2                      ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                                                                                                                          ; FF_X81_Y4_N5                      ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                                                                                                                          ; FF_X81_Y4_N44                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                                                                                                                          ; FF_X81_Y4_N47                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                                                                                                                          ; FF_X81_Y4_N8                      ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                                                                                                                          ; FF_X81_Y4_N11                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                                                                                                                                          ; FF_X82_Y3_N41                     ; 46      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|NON_PIPELINED_INPUTS.load_next_cmd~0                                                                                                                                                                                                                                                                                                                              ; LABCELL_X55_Y4_N36                ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|always10~0                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y4_N48                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X56_Y4_N39                ; 119     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                                                                                                                                                                                                                     ; FF_X52_Y6_N8                      ; 118     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|state.ST_UNCOMP_TRANS                                                                                                                                                                                                                                                                                                                                             ; FF_X53_Y4_N38                     ; 19      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_merlin_combined_width_adapter:width_adapter|altera_merlin_width_adapter:rsp_width_adapter|address_reg[13]~0                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X61_Y5_N27                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_merlin_combined_width_adapter:width_adapter|altera_merlin_width_adapter:rsp_width_adapter|always4~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X56_Y3_N57                ; 34      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|always1~0                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X67_Y5_N15                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                                                                                                                                                                            ; LABCELL_X62_Y4_N48                ; 52      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|sink_ready~0                                                                                                                                                                                                                                                                                                                                ; LABCELL_X77_Y4_N21                ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                        ; FF_X1_Y36_N14                     ; 1789    ; Async. clear                          ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; fpga_sdram_controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                                                                                                                            ; FF_X63_Y6_N38                     ; 96      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_cmd_xbar_mux:cmd_xbar_mux|altera_merlin_arbitrator:arb|top_priority_reg[0]~1                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X55_Y6_N6                 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_cmd_xbar_mux:cmd_xbar_mux|update_grant~0                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X55_Y6_N54                ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|afi_mux_ddr3_ddrx:m0|afi_addr_r[18]~1                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X31_Y4_N12                ; 9       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|afi_mux_ddr3_ddrx:m0|afi_addr_r[7]~0                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X30_Y3_N12                ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|afi_mux_ddr3_ddrx:m0|afi_rdata_valid[0]~0                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X42_Y4_N0                 ; 18      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr1                                                                                                                                                                             ; LABCELL_X30_Y4_N24                ; 39      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[0]                                                                                                                                                                        ; FF_X24_Y7_N56                     ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[1]                                                                                                                                                                        ; FF_X31_Y7_N17                     ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[2]                                                                                                                                                                        ; FF_X28_Y7_N20                     ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|act_grant[3]                                                                                                                                                                        ; FF_X27_Y7_N23                     ; 17      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|arb_do_burst_chop[0]~1                                                                                                                                                              ; LABCELL_X29_Y6_N42                ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_col_addr[7]~0                                                                                                                                                                   ; LABCELL_X40_Y4_N36                ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|buf_size[1]~2                                                                                                                                                                       ; LABCELL_X40_Y4_N6                 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|copy~2                                                                                                                                                                              ; LABCELL_X40_Y4_N27                ; 78      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|generating                                                                                                                                                                          ; FF_X40_Y4_N5                      ; 34      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|queue_full~0                                                                                                                                                                        ; LABCELL_X40_Y3_N57                ; 40      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|Equal3~1                                                                                                                                                                      ; LABCELL_X23_Y6_N57                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|Equal5~0                                                                                                                                                                      ; LABCELL_X22_Y6_N36                ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_tfaw_cmd_cnt[2]~1                                                                                                                                 ; MLABCELL_X25_Y5_N42               ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|act_monitor_per_chip[0].act_trrd_cnt[3]~1                                                                                                                                     ; LABCELL_X29_Y5_N57                ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|always132~0                                                                                                                                                                   ; LABCELL_X29_Y5_N33                ; 11      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_diff_chip[3]~1                                                                                                                              ; MLABCELL_X25_Y6_N54               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rank_timer:rank_timer_inst|rdwr_monitor_per_chip[0].read_cnt_this_chip[1]~1                                                                                                                              ; MLABCELL_X25_Y6_N3                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|_~5                ; MLABCELL_X39_Y3_N21               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|_~6                ; LABCELL_X37_Y3_N54                ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|pulse_ram_output~0 ; MLABCELL_X39_Y3_N18               ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|fifo_put                                                                                                                                    ; LABCELL_X37_Y4_N15                ; 15      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|_~5                                               ; LABCELL_X37_Y1_N0                 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|_~6                                               ; LABCELL_X37_Y4_N42                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|pulse_ram_output~0                                ; LABCELL_X37_Y4_N54                ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[10][3]~53                                                                                              ; MLABCELL_X47_Y1_N18               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[11][2]~58                                                                                              ; MLABCELL_X47_Y1_N45               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[12][3]~63                                                                                              ; LABCELL_X48_Y1_N9                 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[13][2]~68                                                                                              ; LABCELL_X48_Y1_N54                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[14][3]~74                                                                                              ; LABCELL_X50_Y1_N18                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]~78                                                                                              ; LABCELL_X50_Y1_N54                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[1][0]~4                                                                                                ; LABCELL_X43_Y3_N30                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[2][3]~13                                                                                               ; LABCELL_X43_Y4_N3                 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[3][3]~18                                                                                               ; LABCELL_X43_Y4_N0                 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[4][3]~23                                                                                               ; LABCELL_X43_Y1_N0                 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[5][1]~28                                                                                               ; LABCELL_X43_Y1_N3                 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[6][2]~33                                                                                               ; LABCELL_X45_Y1_N54                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[7][1]~38                                                                                               ; LABCELL_X45_Y1_N21                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[8][3]~43                                                                                               ; LABCELL_X46_Y1_N33                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[9][0]~48                                                                                               ; LABCELL_X46_Y1_N54                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_vector[5]~6                                                                                            ; LABCELL_X43_Y3_N18                ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~5                                                                                                    ; LABCELL_X43_Y1_N33                ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[0][3]~3                                                                                                      ; LABCELL_X50_Y4_N54                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[10][3]~64                                                                                                    ; LABCELL_X48_Y3_N33                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[11][0]~70                                                                                                    ; MLABCELL_X47_Y3_N39               ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[12][2]~76                                                                                                    ; LABCELL_X48_Y3_N30                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[13][3]~82                                                                                                    ; LABCELL_X46_Y3_N3                 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[14][1]~88                                                                                                    ; LABCELL_X46_Y3_N0                 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[15][3]~92                                                                                                    ; LABCELL_X46_Y3_N6                 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[1][1]~10                                                                                                     ; LABCELL_X50_Y4_N0                 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[2][2]~16                                                                                                     ; LABCELL_X50_Y4_N42                ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[3][2]~22                                                                                                     ; LABCELL_X51_Y3_N18                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[4][3]~28                                                                                                     ; LABCELL_X51_Y3_N0                 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[5][1]~34                                                                                                     ; LABCELL_X51_Y3_N54                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[6][3]~40                                                                                                     ; LABCELL_X51_Y3_N51                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[7][0]~47                                                                                                     ; LABCELL_X51_Y3_N6                 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[8][2]~53                                                                                                     ; LABCELL_X51_Y3_N48                ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[9][0]~58                                                                                                     ; MLABCELL_X47_Y3_N36               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~5                                                                                                          ; LABCELL_X43_Y3_N0                 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|cmd_counter[3]~0                                                                                                                                                              ; LABCELL_X42_Y4_N21                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|rdata_burst_complete                                                                                                                                                          ; LABCELL_X42_Y4_N12                ; 10      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|auto_refresh_logic_per_chip[0].refresh_cnt[8]~2                                                                                                                                   ; MLABCELL_X21_Y7_N39               ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|int_enter_power_saving_ready~0                                                                                                                                                    ; LABCELL_X22_Y7_N3                 ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|power_saving_logic_per_chip[0].power_saving_cnt[3]~0                                                                                                                              ; LABCELL_X23_Y9_N0                 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_sideband:sideband_inst|rfsh_ack~0                                                                                                                                                                        ; LABCELL_X23_Y7_N27                ; 19      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|load_tbp~0                                                                                                                                                                                  ; LABCELL_X40_Y3_N39                ; 80      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[0][4]~29                                                                                                                                                                          ; LABCELL_X23_Y8_N57                ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[1][3]~38                                                                                                                                                                          ; LABCELL_X35_Y8_N27                ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[2][3]~20                                                                                                                                                                          ; LABCELL_X29_Y8_N57                ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|row_timer[3][3]~5                                                                                                                                                                           ; LABCELL_X27_Y8_N3                 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~0                                                                                                                                                                               ; LABCELL_X27_Y6_N39                ; 57      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~2                                                                                                                                                                               ; LABCELL_X30_Y7_N18                ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~3                                                                                                                                                                               ; LABCELL_X30_Y7_N57                ; 59      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~1                                                                                                                                                                               ; LABCELL_X30_Y7_N9                 ; 58      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[18]~1                                                                                                                                                                                                                                                                                   ; LABCELL_X2_Y3_N45                 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[5]~3                                                                                                                                                                                                                                                                                    ; LABCELL_X2_Y3_N42                 ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|address[8]~2                                                                                                                                                                                                                                                                                    ; LABCELL_X2_Y3_N12                 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|always1~0                                                                                                                                                                                                                                                                                       ; LABCELL_X4_Y3_N39                 ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[11]~0                                                                                                                                                                                                                                                                                   ; MLABCELL_X6_Y2_N3                 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|counter[6]~1                                                                                                                                                                                                                                                                                    ; MLABCELL_X6_Y2_N57                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|current_byte[1]~3                                                                                                                                                                                                                                                                               ; MLABCELL_X6_Y3_N42                ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data[0]~3                                                                                                                                                                                                                                                                                   ; MLABCELL_X6_Y2_N48                ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                                                                                                                      ; MLABCELL_X3_Y3_N6                 ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR2                                                                                                                                                                                                                                                                                 ; FF_X1_Y3_N2                       ; 7       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.GET_ADDR3                                                                                                                                                                                                                                                                                 ; FF_X1_Y3_N5                       ; 12      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.READ_SEND_WAIT                                                                                                                                                                                                                                                                            ; FF_X3_Y2_N59                      ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|state.WRITE_WAIT                                                                                                                                                                                                                                                                                ; FF_X3_Y3_N38                      ; 15      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|unshifted_byteenable[1]~0                                                                                                                                                                                                                                                                       ; LABCELL_X4_Y2_N0                  ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[15]~3                                                                                                                                                                                                                                                                                 ; LABCELL_X9_Y4_N54                 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[23]~1                                                                                                                                                                                                                                                                                 ; LABCELL_X9_Y2_N42                 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[29]~2                                                                                                                                                                                                                                                                                 ; LABCELL_X4_Y3_N30                 ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|writedata[7]~0                                                                                                                                                                                                                                                                                  ; LABCELL_X9_Y2_N18                 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|internal_out_ready                                                                                                                                                                                                                                                                                                                   ; LABCELL_X4_Y2_N54                 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|write                                                                                                                                                                                                                                                                                                                                ; LABCELL_X1_Y4_N3                  ; 8       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|always2~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X4_Y2_N48                 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_bytes_to_packets:b2p|out_channel[7]~1                                                                                                                                                                                                                                                                                                          ; MLABCELL_X6_Y3_N6                 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full0                                                                                                                                                ; FF_X3_Y8_N53                      ; 19      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|full1~0                                                                                                                                              ; MLABCELL_X3_Y8_N6                 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|take_in_data                                                                                                                                                                                     ; MLABCELL_X3_Y2_N45                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_src_crosser:source_crosser|altera_jtag_control_signal_crosser:crosser|sync_control_signal~0                                                                                                                                      ; LABCELL_X11_Y7_N21                ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~0                                                                                                                                                                                               ; MLABCELL_X3_Y9_N36                ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|Equal14~1                                                                                                                                                                                               ; MLABCELL_X3_Y9_N3                 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_remover:idle_remover|out_valid                                                                                                                                                    ; LABCELL_X9_Y8_N3                  ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:clock_sense_reset_n_synchronizer|dreg[6]                                                                                                                                        ; FF_X7_Y9_N59                      ; 1       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~0                                                                                                                                                                                 ; MLABCELL_X6_Y9_N45                ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|bypass_bit_counter[6]~1                                                                                                                                                                                 ; MLABCELL_X6_Y9_N51                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|clock_sense_reset_n                                                                                                                                                                                     ; FF_X3_Y9_N2                       ; 8       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]~1                                                                                                                                                                                         ; MLABCELL_X3_Y9_N21                ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_in[1]~0                                                                                                                                                                                         ; LABCELL_X9_Y8_N21                 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]~9                                                                                                                                                                                        ; LABCELL_X4_Y8_N42                 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]~1                                                                                                                                                                                           ; LABCELL_X4_Y9_N54                 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]~1                                                                                                                                                                                            ; MLABCELL_X3_Y9_N9                 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in[14]~1                                                                                                                                                                                         ; LABCELL_X4_Y9_N27                 ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]~1                                                                                                                                                                              ; LABCELL_X4_Y9_N12                 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]~2                                                                                                                                                                             ; LABCELL_X4_Y8_N30                 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|idle_remover_sink_data[0]~0                                                                                                                                                                             ; LABCELL_X9_Y8_N6                  ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|offset[7]~0                                                                                                                                                                                             ; MLABCELL_X3_Y9_N30                ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~1                                                                                                                                                                                 ; LABCELL_X7_Y8_N27                 ; 9       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|padded_bit_counter[0]~2                                                                                                                                                                                 ; MLABCELL_X8_Y9_N45                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]~1                                                                                                                                                                              ; MLABCELL_X6_Y8_N27                ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_length[0]~1                                                                                                                                                                                   ; LABCELL_X2_Y9_N36                 ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~0                                                                                                                                                                           ; LABCELL_X4_Y10_N39                ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]~8                                                                                                                                                                           ; MLABCELL_X3_Y10_N42               ; 10      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[0]~2                                                                                                                                                               ; MLABCELL_X6_Y9_N54                ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[7]~1                                                                                                                                                               ; MLABCELL_X6_Y9_N36                ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]~1                                                                                                                                                                             ; LABCELL_X4_Y9_N21                 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]~2                                                                                                                                                                                  ; LABCELL_X2_Y9_N18                 ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state~17                                                                                                                                                                                          ; LABCELL_X1_Y9_N42                 ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                                                                                                                 ; FF_X2_Y8_N56                      ; 41      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_packets_to_bytes:p2b|in_ready~0                                                                                                                                                                                                                                                                                                                ; MLABCELL_X3_Y2_N27                ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                       ; FF_X16_Y9_N49                     ; 221     ; Async. clear                          ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_acv_ldc:clock_gen[0].acv_ck_ldc|adc_clk_cps                                                                              ; CLKPHASESELECT_X34_Y0_N4          ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oebout[0]                                             ; PSEUDODIFFOUT_X36_Y0_N3           ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_addr_cmd_pads:uaddr_cmd_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_clock_pair_generator:clock_gen[0].uclk_generator|wire_pseudo_diffa_oeout[0]                                              ; PSEUDODIFFOUT_X36_Y0_N3           ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                 ; PSEUDODIFFOUT_X52_Y0_N3           ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                             ; PSEUDODIFFOUT_X52_Y0_N3           ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                        ; CLKPHASESELECT_X50_Y0_N5          ; 16      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                       ; CLKPHASESELECT_X50_Y0_N1          ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                               ; DELAYCHAIN_X50_Y0_N19             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                               ; DDIOOUT_X50_Y0_N7                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                            ; CLKPHASESELECT_X50_Y0_N6          ; 39      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                 ; DELAYCHAIN_X50_Y0_N64             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                 ; DELAYCHAIN_X50_Y0_N47             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                 ; DELAYCHAIN_X50_Y0_N81             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                 ; DELAYCHAIN_X52_Y0_N58             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                 ; DELAYCHAIN_X54_Y0_N24             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                 ; DELAYCHAIN_X54_Y0_N7              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                 ; DELAYCHAIN_X54_Y0_N41             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                 ; DELAYCHAIN_X56_Y0_N58             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                 ; PSEUDODIFFOUT_X60_Y0_N3           ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                             ; PSEUDODIFFOUT_X60_Y0_N3           ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                        ; CLKPHASESELECT_X58_Y0_N5          ; 16      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                       ; CLKPHASESELECT_X58_Y0_N1          ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                               ; DELAYCHAIN_X58_Y0_N19             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                               ; DDIOOUT_X58_Y0_N7                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                            ; CLKPHASESELECT_X58_Y0_N6          ; 39      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                 ; DELAYCHAIN_X58_Y0_N64             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                 ; DELAYCHAIN_X58_Y0_N47             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                 ; DELAYCHAIN_X58_Y0_N81             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                 ; DELAYCHAIN_X60_Y0_N58             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                 ; DELAYCHAIN_X62_Y0_N24             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                 ; DELAYCHAIN_X62_Y0_N7              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                 ; DELAYCHAIN_X62_Y0_N41             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                 ; DELAYCHAIN_X64_Y0_N58             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                 ; PSEUDODIFFOUT_X68_Y0_N3           ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                             ; PSEUDODIFFOUT_X68_Y0_N3           ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                        ; CLKPHASESELECT_X66_Y0_N5          ; 16      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                       ; CLKPHASESELECT_X66_Y0_N1          ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                               ; DELAYCHAIN_X66_Y0_N19             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                               ; DDIOOUT_X66_Y0_N7                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                            ; CLKPHASESELECT_X66_Y0_N6          ; 39      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                 ; DELAYCHAIN_X66_Y0_N64             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                 ; DELAYCHAIN_X66_Y0_N47             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                 ; DELAYCHAIN_X66_Y0_N81             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                 ; DELAYCHAIN_X68_Y0_N58             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                 ; DELAYCHAIN_X70_Y0_N24             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                 ; DELAYCHAIN_X70_Y0_N7              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                 ; DELAYCHAIN_X70_Y0_N41             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                 ; DELAYCHAIN_X72_Y0_N58             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe                                                                                                                 ; PSEUDODIFFOUT_X76_Y0_N3           ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_oe_bar                                                                                                             ; PSEUDODIFFOUT_X76_Y0_N3           ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                                        ; CLKPHASESELECT_X74_Y0_N5          ; 16      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqs_shifted_clock                                                                                                       ; CLKPHASESELECT_X74_Y0_N1          ; 13      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|dqsbusout                                                                                                               ; DELAYCHAIN_X74_Y0_N19             ; 17      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|fr_os_oct                                                                                                               ; DDIOOUT_X74_Y0_N7                 ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                                            ; CLKPHASESELECT_X74_Y0_N6          ; 39      ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[0].delayed_oe_1                                                                                                 ; DELAYCHAIN_X74_Y0_N64             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[1].delayed_oe_1                                                                                                 ; DELAYCHAIN_X74_Y0_N47             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[2].delayed_oe_1                                                                                                 ; DELAYCHAIN_X74_Y0_N81             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[3].delayed_oe_1                                                                                                 ; DELAYCHAIN_X76_Y0_N58             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[4].delayed_oe_1                                                                                                 ; DELAYCHAIN_X78_Y0_N24             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[5].delayed_oe_1                                                                                                 ; DELAYCHAIN_X78_Y0_N7              ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[6].delayed_oe_1                                                                                                 ; DELAYCHAIN_X78_Y0_N41             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|pad_gen[7].delayed_oe_1                                                                                                 ; DELAYCHAIN_X80_Y0_N58             ; 1       ; Output enable                         ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_addr_cmd_clk|reset_reg[14]                                                                                                                                                              ; FF_X24_Y11_N53                    ; 23      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk|reset_reg[15]                                                                                                                                                                   ; FF_X23_Y4_N44                     ; 27      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk|reset_reg[17]                                                                                                                                                                   ; FF_X23_Y4_N26                     ; 164     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_avl_clk|reset_reg[1]                                                                                                                                                                    ; FF_X13_Y11_N41                    ; 4       ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                                                                                                                             ; FF_X6_Y35_N43                     ; 1108    ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                                                                                                                   ; FF_X6_Y2_N2                       ; 135     ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_seq_clk|reset_reg[14]                                                                                                                                                                   ; FF_X18_Y3_N14                     ; 11      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|phy_reset_n                                                                                                                                                                                                                                           ; LABCELL_X24_Y11_N45               ; 78      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                     ; PLLLVDSOUTPUT_X89_Y2_N2           ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll2_phy~PLL_LVDS_OUTPUT_O_LVDSCLK                                                                                                                                                                                                                                                                                                                                    ; PLLLVDSOUTPUT_X89_Y2_N2           ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll3~PLL_DLL_OUTPUT_O_CLKOUT                                                                                                                                                                                                                                                                                                                                          ; PLLDLLOUTPUT_X89_Y7_N2            ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll3~PLL_LVDS_OUTPUT_O_LOADEN                                                                                                                                                                                                                                                                                                                                         ; PLLLVDSOUTPUT_X89_Y1_N2           ; 1       ; Clock                                 ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_addr_cmd_clk                                                                                                                                                                                                                                                                                                                                                      ; PLLOUTPUTCOUNTER_X89_Y6_N1        ; 167     ; Clock                                 ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_afi_clk                                                                                                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X89_Y7_N1        ; 3760    ; Clock                                 ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk                                                                                                                                                                                                                                                                                                                                                           ; PLLOUTPUTCOUNTER_X89_Y8_N1        ; 1026    ; Clock                                 ; yes    ; Global Clock         ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk                                                                                                                                                                                                                                                                                                                                                        ; PLLOUTPUTCOUNTER_X89_Y5_N1        ; 232     ; Clock                                 ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_locked                                                                                                                                                                                                                                                                                                                                                            ; FRACTIONALPLL_X89_Y1_N0           ; 2       ; Async. load                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_waitrequest~1                                                                                                                                                                                                                                                                                                                      ; LABCELL_X7_Y4_N33                 ; 56      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                                                                                                                                                                                ; FF_X7_Y4_N23                      ; 56      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wait_rise                                                                                                                                                                                                                                                                                                                              ; LABCELL_X7_Y4_N27                 ; 55      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_avalon_sc_fifo:sequencer_mem_s1_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y4_N42                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_avalon_sc_fifo:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]~0                                                                                                                                                                                                                                                        ; LABCELL_X11_Y4_N36                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                                                                                                                            ; FF_X6_Y5_N50                      ; 67      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                                                                                                                                                                     ; MLABCELL_X6_Y6_N3                 ; 63      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                                                                                                                         ; FF_X9_Y7_N5                       ; 42      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_src1[21]~0                                                                                                                                                                                                                                                                                                       ; LABCELL_X2_Y7_N24                 ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_valid                                                                                                                                                                                                                                                                                                            ; FF_X8_Y6_N23                      ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|Equal0~0                                                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y5_N51                ; 8       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_pc_sel_nxt.10~0                                                                                                                                                                                                                                                                                                  ; LABCELL_X4_Y7_N51                 ; 13      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|F_valid~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X4_Y4_N36                 ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_hi~1                                                                                                                                                                                                                                                                                                        ; LABCELL_X7_Y5_N51                 ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_lo~0                                                                                                                                                                                                                                                                                                        ; LABCELL_X7_Y5_N48                 ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_src2_use_imm                                                                                                                                                                                                                                                                                                     ; FF_X10_Y7_N41                     ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_rf_wren                                                                                                                                                                                                                                                                                                          ; MLABCELL_X8_Y7_N48                ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_status_reg_pie_inst_nxt~2                                                                                                                                                                                                                                                                                        ; LABCELL_X7_Y7_N51                 ; 17      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_valid                                                                                                                                                                                                                                                                                                            ; FF_X8_Y6_N20                      ; 17      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_aligning_data                                                                                                                                                                                                                                                                                                ; FF_X8_Y6_N47                      ; 28      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte0_data[2]~0                                                                                                                                                                                                                                                                                              ; LABCELL_X11_Y5_N9                 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_byte1_data_en~0                                                                                                                                                                                                                                                                                              ; MLABCELL_X6_Y5_N51                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|av_ld_rshift8~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X11_Y5_N21                ; 16      ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|wren~0                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y4_N33                ; 32      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_early_rst                                                                                                                                                                                                                                                                                                                     ; FF_X15_Y11_N20                    ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                      ; FF_X13_Y11_N8                     ; 11      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                                                                                                                                                                                                                                                      ; FF_X13_Y11_N8                     ; 701     ; Async. clear                          ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_agent:sequencer_reg_file_inst_avl_translator_avalon_universal_slave_0_agent|m0_write                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y4_N30                ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_translator_avalon_universal_slave_0_agent|m0_read~0                                                                                                                                                                                                                                                                   ; MLABCELL_X15_Y2_N33               ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_traffic_limiter:limiter|save_dest_id~0                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X6_Y4_N24                ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|avl_readdata_g_avl[1]~1                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y5_N9                 ; 31      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|afi_rdata_valid_r                                                                                                                                                                                                                                                   ; FF_X42_Y4_N44                     ; 37      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_clear_read_datapath                                                                                                                                                                                                                                             ; LABCELL_X17_Y5_N18                ; 22      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|cmd_set_cs_mask                                                                                                                                                                                                                                                     ; LABCELL_X17_Y5_N51                ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|next_PC~1                                                                                                                                                                                                                                                           ; LABCELL_X13_Y2_N12                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_2d12:auto_generated|decode_5ka:wr_decode|eq_node[0]~1                                                                                                                         ; MLABCELL_X15_Y9_N12               ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_2d12:auto_generated|decode_5ka:wr_decode|eq_node[1]~0                                                                                                                         ; MLABCELL_X15_Y9_N54               ; 29      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_1kv1:auto_generated|mux_2gb:rd_mux|l2_w18_n0_mux_dataout~0                                                                                                                ; LABCELL_X27_Y2_N21                ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always0~0                                                                                                                                                                                                                          ; MLABCELL_X21_Y2_N45               ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always1~0                                                                                                                                                                                                                          ; LABCELL_X17_Y2_N15                ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always2~0                                                                                                                                                                                                                          ; LABCELL_X22_Y4_N9                 ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|always3~0                                                                                                                                                                                                                          ; MLABCELL_X21_Y2_N42               ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[0][1]~1                                                                                                                                                                                                                       ; LABCELL_X23_Y2_N48                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[1][5]~10                                                                                                                                                                                                                      ; MLABCELL_X21_Y2_N0                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[2][0]~19                                                                                                                                                                                                                      ; MLABCELL_X21_Y2_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|cntr[3][1]~28                                                                                                                                                                                                                      ; LABCELL_X23_Y2_N12                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[0][5]~0                                                                                                                                                                                                              ; LABCELL_X24_Y2_N18                ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[1][5]~1                                                                                                                                                                                                              ; LABCELL_X23_Y2_N0                 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[2][5]~2                                                                                                                                                                                                              ; LABCELL_X24_Y2_N27                ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_jumplogic:jumplogic_i|jump_pointers[3][5]~3                                                                                                                                                                                                              ; LABCELL_X24_Y2_N9                 ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|dm_lfsr_step                                                                                                                                                                                                               ; LABCELL_X35_Y2_N27                ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|do_lfsr_step                                                                                                                                                                                                               ; LABCELL_X35_Y2_N51                ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_radd[4]~0                                                                                                                                                                                                          ; LABCELL_X36_Y2_N21                ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|pattern_wadd[4]~0                                                                                                                                                                                                          ; LABCELL_X35_Y2_N21                ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n                                                                                                                                                                                                                                                     ; LABCELL_X1_Y37_N27                ; 241     ; Async. clear                          ; yes    ; Global Clock         ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DO_lfsr_step                                                                                                                                                                                                                                                  ; LABCELL_X36_Y2_N54                ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector12~1                                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y3_N18                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|Selector3~0                                                                                                                                                                                                                                                                                                                      ; LABCELL_X18_Y3_N51                ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|avl_readdata_r[0]~2                                                                                                                                                                                                                                                                                                              ; LABCELL_X16_Y3_N12                ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_cal_success~0                                                                                                                                                                                                                                                                                                                ; LABCELL_X23_Y3_N24                ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel                                                                                                                                                                                                                                                                                                                      ; FF_X30_Y3_N44                     ; 185     ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_fifo_reset[0]~1                                                                                                                                                                                                                                                                                                         ; LABCELL_X19_Y3_N33                ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[4]~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y3_N21                ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|rfile[0][4]~2                                                                                                                                                                                                                                                                                                                    ; LABCELL_X22_Y3_N27                ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|state_avl_curr.STATE_AVL_IDLE                                                                                                                                                                                                                                                                                                    ; FF_X18_Y3_N32                     ; 14      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal14~2                                                                                                                                                                                                                                                                                                                        ; MLABCELL_X39_Y1_N57               ; 36      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|always4~0                                                                                                                                                                                                                                                                                                                        ; LABCELL_X11_Y2_N6                 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dq_ena[2]~0                                                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y1_N57                ; 32      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_dqs_ena[3]~0                                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y1_N27                ; 33      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_io_cfg_curr[12]~0                                                                                                                                                                                                                                                                                                            ; LABCELL_X18_Y1_N6                 ; 20      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_state_curr.STATE_SCC_LOAD                                                                                                                                                                                                                                                                                                    ; FF_X16_Y1_N38                     ; 22      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[0]~1                                                                                                                                                                                       ; LABCELL_X11_Y2_N33                ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|decode_5la:wr_decode|eq_node[1]~0                                                                                                                                                                                       ; LABCELL_X11_Y2_N30                ; 19      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X63_Y31_N12               ; 3       ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_creg_read_val[26]~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X63_Y32_N30               ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_creg_read_val[30]~1                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X59_Y32_N15              ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[0][1]~0                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X63_Y31_N21               ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[1][1]~1                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X59_Y34_N24              ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[2][1]~2                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X60_Y34_N27               ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[3][1]~3                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X61_Y31_N57               ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_fault_handler[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X59_Y32_N57              ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|fault_access_addr~34                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X63_Y31_N30               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|comb~1                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X56_Y17_N30               ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_creg_write_en~0                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X59_Y32_N54              ; 13      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|read_en                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X62_Y30_N3                ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|update_lru_en                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X70_Y19_N45               ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|comb~1                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X68_Y17_N6                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_snoop_valid[2]~1                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X78_Y13_N12              ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_valid[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X73_Y15_N54               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|Equal5~0                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X16_Y63_N57               ; 385     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always11~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X22_Y31_N21               ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always15~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X9_Y40_N9                 ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always19~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X9_Y44_N48                ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always23~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X11_Y40_N18               ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always27~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X3_Y53_N9                ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always31~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X13_Y64_N12               ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always35~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X47_Y60_N27              ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always39~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X19_Y72_N48               ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X16_Y63_N39               ; 464     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always3~2                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X18_Y71_N6                ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always43~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X25_Y38_N9               ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always47~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X15_Y70_N30              ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always51~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X39_Y69_N30              ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always55~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X7_Y44_N15                ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always59~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X11_Y63_N51               ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always63~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X46_Y44_N45               ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always7~1                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X15_Y36_N42              ; 48      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[0][4]                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X21_Y72_N2                     ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[10][4]                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X23_Y38_N2                     ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[11][4]                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X18_Y71_N2                     ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[12][4]                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X42_Y71_N14                    ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[13][4]                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X1_Y46_N20                     ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[14][4]                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X13_Y63_N14                    ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[15][4]                                                                                                                                                                                                                                                                                                                                                                                                               ; FF_X48_Y44_N2                     ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[1][4]                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X13_Y35_N14                    ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[2][4]                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X19_Y31_N32                    ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[3][4]                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X7_Y40_N14                     ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[4][4]                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X7_Y47_N26                     ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[5][4]                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X12_Y39_N26                    ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[6][4]                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X1_Y53_N44                     ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[7][4]                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X12_Y65_N8                     ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[8][4]                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X39_Y62_N56                    ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[9][4]                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X22_Y74_N2                     ; 25      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|is_imul~0                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X21_Y63_N0               ; 288     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight0~10                                                                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y76_N33              ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight10~5                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X11_Y26_N42               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight11~5                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X13_Y72_N9                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight12~5                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y72_N24               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight13~5                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X1_Y47_N21                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight14~5                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X17_Y77_N12               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight15~5                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X67_Y36_N12               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight1~5                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X2_Y35_N36                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight2~5                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X3_Y13_N36               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight3~5                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X1_Y39_N45                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight4~5                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X1_Y47_N36                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight5~5                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X9_Y38_N0                 ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight6~5                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X1_Y50_N39                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight7~5                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X11_Y65_N6                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight8~5                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X42_Y75_N9                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|ShiftRight9~5                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y73_N33               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[0][12]~1                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X21_Y76_N54              ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[10][15]~6                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X11_Y26_N51               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[11][4]~5                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X13_Y72_N27               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[12][1]~4                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X42_Y73_N54               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[13][12]~3                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X2_Y46_N48                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[14][10]~2                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X17_Y77_N51               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[15][12]~0                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X67_Y36_N3                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[1][2]~15                                                                                                                                                                                                                                                                                                                                                                                                             ; MLABCELL_X3_Y35_N30               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[2][13]~14                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X3_Y13_N57               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[3][1]~13                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X4_Y39_N45                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[4][12]~12                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X1_Y47_N9                 ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[5][9]~11                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X10_Y38_N3                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[6][5]~10                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X1_Y49_N9                 ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[7][12]~9                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y66_N54               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[8][15]~8                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X45_Y75_N6                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_significand_se[9][5]~7                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X31_Y74_N36               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction_valid                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X43_Y34_N14                    ; 74      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[0][13]~17                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X9_Y79_N54                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[0][25]~180                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X6_Y78_N48               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[10][19]~230                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y12_N12               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[10][25]~560                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X13_Y12_N39               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[11][23]~536                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X7_Y74_N0                 ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[11][9]~206                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X7_Y74_N54                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[12][13]~272                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X34_Y79_N39              ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[12][26]~602                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X39_Y77_N42              ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[13][10]~248                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y30_N42               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[13][30]~578                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X16_Y30_N54               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[14][22]~224                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y73_N6                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[14][23]~554                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X12_Y70_N39               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[15][28]~530                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X82_Y35_N36              ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[15][8]~200                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X73_Y36_N51               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[1][11]~266                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X15_Y32_N18              ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[1][23]~596                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X15_Y32_N54              ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[2][14]~242                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y14_N0                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[2][30]~572                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y14_N18               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[3][16]~218                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y36_N42               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[3][30]~548                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y36_N15               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[4][29]~614                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X6_Y42_N39               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[4][7]~284                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X6_Y41_N51               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[5][14]~260                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y11_N39               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[5][23]~590                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X27_Y11_N51               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[6][25]~566                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y21_N24               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[6][9]~236                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X10_Y16_N57               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[7][16]~212                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X13_Y33_N42               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[7][29]~542                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X8_Y34_N48               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[8][16]~278                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X43_Y78_N9                ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[8][29]~608                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X46_Y77_N36               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[9][26]~584                                                                                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X21_Y77_N9               ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[9][8]~254                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y80_N45               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|ifd_update_lru_en~0                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X74_Y16_N45               ; 15      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Equal1~1                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X78_Y31_N54              ; 124     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Equal1~2                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X78_Y31_N6               ; 125     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Equal1~3                                                                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X78_Y31_N0               ; 124     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|WideOr2                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X88_Y34_N24               ; 14      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|read_en                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X77_Y13_N54               ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|update_lru_en                                                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X84_Y15_N54              ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[0][2]~0                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X80_Y34_N27               ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[1][2]~1                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X84_Y34_N33              ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[2][5]~2                                                                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X84_Y34_N51              ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|next_program_counter[3][10]~3                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X80_Y34_N21               ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|WideNor1~0                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X67_Y32_N39               ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|WideNor976~0                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y51_N57               ; 65      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|always64~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X62_Y30_N9                ; 35      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[0][11]~0                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X42_Y63_N3                ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[10][15]~7                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X47_Y40_N18              ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[11][11]~3                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y67_N42               ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[12][11]~14                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X42_Y68_N0                ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[13][10]~10                                                                                                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X23_Y46_N51               ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[14][14]~6                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X10_Y59_N33               ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[15][12]~2                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X43_Y47_N57               ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[1][15]~13                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X22_Y39_N39               ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[2][14]~9                                                                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X28_Y34_N27              ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[3][13]~5                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X19_Y51_N27               ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[4][14]~16                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X9_Y53_N45                ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[5][10]~12                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X19_Y41_N12               ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[6][9]~8                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X9_Y52_N15                ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[7][15]~4                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X24_Y66_N45               ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[8][11]~15                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X46_Y59_N3                ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_result[9][8]~11                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X36_Y72_N48               ; 10      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|arbiter:arbiter_send|Equal0~0                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X57_Y32_N36               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|ior_wake_bitmap[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X55_Y32_N18               ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|ior_wake_bitmap[1]~2                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y32_N45               ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|ior_wake_bitmap[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X56_Y32_N54               ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|ior_wake_bitmap[3]~0                                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X55_Y32_N48               ; 34      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[0].value[13]~0                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X55_Y32_N54               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[1].value[4]~0                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X56_Y32_N30               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[2].value[3]~0                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X57_Y32_N30               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|pending_request[3].value[10]~0                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X57_Y32_N48               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~0                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X74_Y14_N21               ; 70      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~1                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X74_Y14_N12               ; 70      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~2                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X74_Y14_N18               ; 70      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~3                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X74_Y14_N30               ; 70      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|WideOr0                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X65_Y16_N6               ; 18      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[0].waiting_threads[2]~1                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X67_Y15_N12               ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[0].waiting_threads[2]~2                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X64_Y15_N9                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[1].waiting_threads[0]~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X67_Y15_N39               ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[1].waiting_threads[0]~1                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X65_Y15_N57              ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[2].waiting_threads[3]~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X67_Y15_N0                ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[2].waiting_threads[3]~1                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X64_Y15_N36               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[3].waiting_threads[3]~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X68_Y15_N33               ; 28      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_dcache|pending_entries[3].waiting_threads[3]~1                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X65_Y15_N54              ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|WideOr0                                                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X84_Y18_N57              ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[0].waiting_threads[2]~0                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X80_Y18_N12               ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[0].waiting_threads[2]~1                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X82_Y19_N18              ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[1].waiting_threads[3]~0                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X82_Y18_N21              ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[1].waiting_threads[3]~1                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X83_Y19_N45               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[2].waiting_threads[3]~0                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X82_Y18_N33              ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[2].waiting_threads[3]~1                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X83_Y19_N42               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[3].waiting_threads[0]~0                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X82_Y18_N45              ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_load_miss_queue:l1_load_miss_queue_icache|pending_entries[3].waiting_threads[0]~1                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X83_Y19_N36               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|always8~13                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X62_Y14_N30               ; 576     ; Clock enable, Sync. clear             ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|arbiter:arbiter_send|Equal0~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X62_Y16_N45               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].address[27]~0                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y17_N57              ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[101]~44                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y22_N45               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[10]~63                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X37_Y19_N48               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[111]~60                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y16_N24               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[114]~12                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X42_Y22_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[122]~19                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y25_N27              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[129]~43                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y21_N30               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[136]~59                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y15_N27               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[146]~11                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y27_N36              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[155]~30                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y24_N27               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[165]~42                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y23_N27              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[16]~15                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y25_N9                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[172]~58                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y17_N6               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[179]~10                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y27_N42               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[185]~26                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y20_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[198]~41                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y23_N18              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[203]~57                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y17_N3                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[214]~9                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y28_N45               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[217]~22                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X59_Y24_N24              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[225]~40                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y24_N51              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[232]~56                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y19_N24               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[247]~8                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y26_N30               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[24]~31                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y24_N51              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[255]~18                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y22_N15               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[257]~39                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y20_N0                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[267]~55                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y16_N21               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[279]~7                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y23_N18               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[282]~29                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y27_N51               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[288]~38                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y22_N54               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[298]~54                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y17_N9                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[307]~6                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y27_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[312]~25                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y24_N39               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[327]~37                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y22_N12               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[329]~53                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y15_N0               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[33]~46                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y22_N48               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[342]~5                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y25_N39               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[346]~21                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X60_Y23_N27               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[359]~36                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y24_N36              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[361]~52                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y17_N42               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[373]~4                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y23_N12               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[379]~17                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X60_Y20_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[386]~35                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y28_N51              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[395]~51                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y19_N18               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[405]~3                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y22_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[414]~28                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y22_N3                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[422]~34                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y28_N39               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[431]~50                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y17_N6                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[439]~2                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y25_N0                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[447]~24                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y26_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[448]~33                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y21_N15               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[44]~62                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y18_N21               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[463]~49                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y19_N51               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[468]~1                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y27_N51               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[478]~20                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y24_N21               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[485]~32                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y25_N48               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[48]~14                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y25_N33               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[493]~48                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y16_N48               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[500]~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y23_N12               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[504]~16                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y19_N0                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[57]~27                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X60_Y23_N51               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[6]~47                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y27_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[71]~45                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y20_N30               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[74]~61                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y15_N42               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[80]~13                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y23_N27               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].data[95]~23                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y24_N30               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[0].dinvalidate~0                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y16_N54              ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].address[16]~0                                                                                                                                                                                                                                                                                                                                                                         ; MLABCELL_X59_Y17_N6               ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[103]~44                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y22_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[111]~60                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y19_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[117]~12                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y22_N54               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[121]~19                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y25_N0               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[134]~43                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y21_N6                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[143]~59                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y15_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[144]~11                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y27_N18              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[155]~30                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X57_Y25_N0                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[167]~42                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X31_Y23_N39               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[169]~58                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y17_N39              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[176]~10                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X52_Y27_N24              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[188]~26                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y20_N0                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[193]~41                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y21_N18               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[203]~57                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y17_N48              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[214]~9                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y25_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[217]~22                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X59_Y21_N45              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[225]~40                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y23_N42              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[233]~56                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y19_N33               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[23]~15                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X37_Y24_N21               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[242]~8                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y26_N24               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[255]~18                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X55_Y24_N6                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[261]~39                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y20_N39               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[267]~55                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y21_N15               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[273]~7                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y23_N0                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[285]~29                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y27_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[28]~31                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X55_Y24_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[294]~38                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y26_N6                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[298]~54                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y16_N51               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[311]~6                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y27_N15              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[315]~25                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X66_Y26_N27               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[320]~37                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y26_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[330]~53                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y15_N45              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[336]~5                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X55_Y24_N30               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[349]~21                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X67_Y23_N15               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[354]~36                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y24_N45              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[366]~52                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X25_Y17_N21              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[373]~4                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y23_N0                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[379]~17                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y19_N9                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[390]~35                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y27_N21               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[393]~51                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y19_N9                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[39]~46                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y24_N30              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[403]~3                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y23_N33               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[411]~28                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X67_Y22_N39               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[422]~34                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y26_N54               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[431]~50                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y17_N54              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[432]~2                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y25_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[43]~62                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X27_Y21_N0                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[443]~24                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y26_N48               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[455]~33                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y21_N30               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[463]~49                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y19_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[469]~1                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y27_N3                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[476]~20                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X55_Y24_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[480]~32                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y25_N21              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[491]~48                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y15_N30              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[497]~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y26_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[504]~16                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y19_N3                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[51]~14                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y25_N0                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[62]~27                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y24_N45              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[70]~45                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X23_Y21_N45               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[78]~61                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y15_N39               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[7]~47                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y27_N33               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[80]~13                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X31_Y23_N33               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[8]~63                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X37_Y19_N54               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].data[92]~23                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X55_Y24_N27               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[1].dinvalidate~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X63_Y16_N9                ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].address[26]~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y17_N42               ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[106]~60                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y16_N6                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[112]~12                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y22_N27               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[125]~19                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y25_N48              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[128]~43                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y21_N54               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[12]~63                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X37_Y19_N42               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[139]~59                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y15_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[147]~11                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y27_N51              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[156]~30                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X67_Y22_N30               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[163]~42                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y23_N42              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[173]~58                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y17_N45              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[183]~10                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y27_N3                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[188]~26                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y20_N21               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[193]~41                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y22_N15               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[207]~57                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y17_N33               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[214]~9                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y28_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[219]~22                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X59_Y24_N30              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[22]~15                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y25_N39               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[231]~40                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y23_N15              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[232]~56                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y19_N54               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[240]~8                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y26_N21               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[255]~18                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y22_N48               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[256]~39                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y20_N9                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[264]~55                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y15_N51              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[272]~7                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y23_N48               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[283]~29                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y27_N42               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[295]~38                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y22_N30               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[296]~54                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y17_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[310]~6                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X64_Y27_N18               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[312]~25                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X66_Y26_N42               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[31]~31                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y24_N54              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[320]~37                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X33_Y23_N45               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[328]~53                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y15_N54               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[340]~5                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y25_N27               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[350]~21                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X67_Y23_N6                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[359]~36                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y24_N6               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[367]~52                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y17_N24               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[368]~4                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y23_N27               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[36]~46                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X21_Y23_N6               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[383]~17                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X61_Y20_N0                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[384]~35                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y28_N6               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[395]~51                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y19_N12               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[406]~3                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y22_N3                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[411]~28                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X67_Y22_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[417]~34                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y28_N15               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[427]~50                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y15_N0                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[438]~2                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y24_N45               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[444]~24                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X59_Y24_N3               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[449]~33                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y21_N24               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[45]~62                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X30_Y18_N30               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[463]~49                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y19_N45               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[471]~1                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y27_N12               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[477]~20                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X55_Y24_N21               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[487]~32                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y25_N3               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[492]~48                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y16_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[496]~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y26_N9                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[50]~14                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y25_N48               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[511]~16                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y19_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[57]~27                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X60_Y23_N6                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[5]~47                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y27_N9                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[67]~45                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y20_N45               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[72]~61                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y15_N27               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[80]~13                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X28_Y23_N54              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[88]~23                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X59_Y26_N12              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].data[97]~44                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X22_Y22_N6                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[2].flush~0                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X61_Y17_N54               ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].address[31]~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X60_Y17_N51               ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[100]~44                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y22_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[111]~60                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y19_N48               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[112]~12                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y22_N6                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[127]~19                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X65_Y25_N9               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[128]~43                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y21_N48               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[136]~59                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y15_N6                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[13]~63                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X37_Y19_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[150]~11                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X39_Y27_N24              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[154]~30                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X57_Y25_N6                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[161]~42                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y23_N0               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[168]~58                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X34_Y17_N0               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[183]~10                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X43_Y27_N9                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[184]~26                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y20_N48               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[194]~41                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y22_N18               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[206]~57                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X29_Y17_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[20]~15                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y25_N27               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[215]~9                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y28_N27               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[216]~22                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y24_N12               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[231]~40                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y23_N3               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[234]~56                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y19_N12               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[240]~8                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y26_N42               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[253]~18                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y22_N42               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[25]~31                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X55_Y24_N12               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[263]~39                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y20_N9                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[264]~55                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y15_N33               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[272]~7                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y23_N27               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[285]~29                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y27_N33               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[292]~38                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y26_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[298]~54                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X24_Y16_N24               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[304]~6                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y27_N54               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[316]~25                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X66_Y26_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[325]~37                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y26_N30               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[335]~53                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X28_Y15_N6               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[337]~5                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y25_N30               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[350]~21                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y23_N6                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[358]~36                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X21_Y24_N24              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[365]~52                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X22_Y17_N39               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[375]~4                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X45_Y23_N18               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[381]~17                                                                                                                                                                                                                                                                                                                                                                          ; MLABCELL_X59_Y21_N36              ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[385]~35                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X36_Y28_N18               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[399]~51                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X35_Y19_N3                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[39]~46                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X19_Y25_N24               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[3]~47                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X29_Y27_N42               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[402]~3                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y22_N42               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[413]~28                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y22_N33               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[416]~34                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X18_Y28_N18               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[41]~62                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y18_N54               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[424]~50                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y14_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[432]~2                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X36_Y25_N18               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[443]~24                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X63_Y26_N6                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[454]~33                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y21_N42               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[463]~49                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X37_Y19_N21               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[467]~1                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X29_Y27_N27               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[476]~20                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X51_Y24_N3                ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[487]~32                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X30_Y24_N54               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[48]~14                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y25_N18               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[491]~48                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X27_Y14_N15               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[496]~0                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X35_Y26_N42               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[504]~16                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X64_Y19_N12               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[60]~27                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X63_Y23_N12               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[69]~45                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X18_Y20_N36               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[75]~61                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X24_Y15_N21               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[80]~13                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X33_Y23_N39               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].data[89]~23                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y24_N57               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|pending_stores[3].iinvalidate~0                                                                                                                                                                                                                                                                                                                                                                         ; LABCELL_X61_Y16_N30               ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[0].update_store_entry                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X60_Y20_N15               ; 68      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[1].update_store_entry                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X59_Y21_N54              ; 68      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[2].update_store_entry                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X61_Y20_N48               ; 68      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[3].update_store_entry                                                                                                                                                                                                                                                                                                                                                              ; MLABCELL_X59_Y21_N24              ; 68      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_ddata_update_en                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X71_Y15_N20                    ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_idata_update_en                                                                                                                                                                                                                                                                                                                                                                                                                   ; FF_X72_Y17_N35                    ; 14      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[0]~2                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X81_Y15_N33               ; 67      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[1]~0                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X81_Y15_N18               ; 67      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[2]~3                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X75_Y15_N18               ; 67      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[3]~1                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X75_Y15_N3                ; 67      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_snoop_en                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X71_Y15_N45               ; 7       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X50_Y31_N30               ; 6       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~1                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X63_Y30_N6                ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~10                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y31_N12               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~11                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y31_N24               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~12                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X51_Y31_N51               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~13                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X51_Y31_N9                ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~14                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y31_N48               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~15                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y31_N27               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~16                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X51_Y31_N30               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~17                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X51_Y31_N39               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~18                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X53_Y31_N51               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~2                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X62_Y30_N51               ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~3                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X50_Y31_N18               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~4                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y31_N15               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~5                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X53_Y31_N21               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~6                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y31_N33               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~7                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X50_Y31_N15               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~8                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y31_N18               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|comb~9                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X51_Y31_N48               ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.mask_src[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; FF_X57_Y34_N32                    ; 32      ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.op1_src[1]                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X50_Y56_N44                    ; 1024    ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.store_value_is_vector                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X59_Y30_N44                    ; 512     ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always25~0                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X77_Y22_N57               ; 67      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always25~1                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X77_Y22_N54               ; 67      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always25~2                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X80_Y21_N42               ; 67      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always25~3                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X80_Y21_N54               ; 67      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter|Equal0~0                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X73_Y31_N54               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|current_subcycle[0][0]~5                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X66_Y31_N21               ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|current_subcycle[1][1]~9                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X84_Y31_N39              ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard_dest_bitmap[1][0]~0                                                                                                                                                                                                                                                                                                                                                                                                      ; LABCELL_X80_Y31_N36               ; 263     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_fgb:rd_ptr_msb|_~0                                                                                                                                                                                                                                                                                                ; LABCELL_X71_Y31_N30               ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_ggb:wr_ptr|_~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X67_Y31_N36               ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_sg7:usedw_counter|_~0                                                                                                                                                                                                                                                                                             ; LABCELL_X67_Y31_N30               ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X71_Y31_N42               ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|valid_wreq~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X70_Y31_N6                ; 12      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_fgb:rd_ptr_msb|_~0                                                                                                                                                                                                                                                                                                ; LABCELL_X80_Y31_N0                ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_ggb:wr_ptr|_~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X79_Y31_N54               ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_sg7:usedw_counter|_~0                                                                                                                                                                                                                                                                                             ; LABCELL_X79_Y31_N39               ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X80_Y31_N45               ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|valid_wreq~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X75_Y31_N0                ; 12      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_fgb:rd_ptr_msb|_~0                                                                                                                                                                                                                                                                                                ; LABCELL_X73_Y31_N45               ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_ggb:wr_ptr|_~0                                                                                                                                                                                                                                                                                                    ; LABCELL_X67_Y29_N24               ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_sg7:usedw_counter|_~0                                                                                                                                                                                                                                                                                             ; LABCELL_X73_Y31_N27               ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X73_Y31_N51               ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|valid_wreq~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X70_Y31_N36               ; 12      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_fgb:rd_ptr_msb|_~0                                                                                                                                                                                                                                                                                                ; LABCELL_X77_Y31_N45               ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_ggb:wr_ptr|_~0                                                                                                                                                                                                                                                                                                    ; MLABCELL_X78_Y33_N27              ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|cntr_sg7:usedw_counter|_~0                                                                                                                                                                                                                                                                                             ; LABCELL_X77_Y31_N18               ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X77_Y31_N9                ; 1       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|valid_wreq~1                                                                                                                                                                                                                                                                                                           ; LABCELL_X77_Y31_N24               ; 12      ; Write enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_instr[0].immediate_value[17]~0                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X70_Y31_N12               ; 263     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_instr[2].dest_reg[3]~0                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X73_Y31_N0                ; 263     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_instr[3].store_value_is_vector~0                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X77_Y31_N12               ; 263     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].rollback_this_thread~2                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X68_Y31_N54               ; 127     ; Clock enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|ts_instruction.has_vector1                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X68_Y30_N8                     ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|ts_instruction.has_vector2                                                                                                                                                                                                                                                                                                                                                                                                          ; FF_X79_Y32_N44                    ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|Mux582~1                                                                                                                                                                                                                                                                                                                                                                                                                                    ; MLABCELL_X47_Y34_N51              ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_mask[13]~4                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X55_Y34_N12               ; 16      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_reg[4]~0                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X62_Y31_N54               ; 9       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[0][15]~4                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y34_N36              ; 8       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[0][29]~10                                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y35_N6               ; 16      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[0][29]~5                                                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X47_Y34_N18              ; 30      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[8][28]~12                                                                                                                                                                                                                                                                                                                                                                                                                ; MLABCELL_X47_Y35_N39              ; 480     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[8][28]~14                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X43_Y33_N3                ; 480     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|io_arbiter:io_arbiter|request_sent                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; FF_X56_Y32_N23                    ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|io_arbiter:io_arbiter|request_thread_idx[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; MLABCELL_X59_Y32_N0               ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~0                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y15_N42               ; 33      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~1                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y15_N54               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~10                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y16_N27               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~11                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y13_N48              ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~12                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y15_N24               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~13                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X52_Y15_N39              ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~14                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X50_Y15_N51               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~15                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X51_Y17_N15               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~2                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y15_N45               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~3                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y15_N12               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~4                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y15_N33               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~5                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y15_N0                ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~6                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y15_N57               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~7                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y17_N3                ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~8                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X50_Y16_N48               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Decoder0~9                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X51_Y16_N15               ; 32      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Equal8~0                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X56_Y13_N54               ; 1103    ; Clock enable, Sync. load              ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|axi_bus.m_awvalid                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X51_Y15_N17                    ; 4       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~1                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y10_N9                ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~10                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y9_N3                 ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~11                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y10_N45              ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~12                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y10_N57               ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~13                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X42_Y10_N36               ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~14                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X45_Y10_N54               ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~15                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y9_N27               ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~16                                                                                                                                                                                                                                                                                                                                                  ; MLABCELL_X47_Y9_N3                ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~2                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y11_N39              ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~3                                                                                                                                                                                                                                                                                                                                                   ; MLABCELL_X47_Y11_N30              ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~4                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y10_N6                ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~5                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y10_N12               ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~6                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y10_N39               ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~7                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y10_N12               ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~8                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X45_Y10_N39               ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|l2_cache_pending_miss_cam:l2_cache_pending_miss_cam|cam:cam_pending_miss|Decoder0~9                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X42_Y10_N33               ; 27      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo|_~2                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X63_Y13_N3                ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo|_~4                                                                                                                                                                                                                                                                                                                                    ; LABCELL_X63_Y13_N48               ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo|valid_rreq                                                                                                                                                                                                                                                                                                                             ; LABCELL_X56_Y13_N9                ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                             ; LABCELL_X50_Y11_N18               ; 26      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|valid_wreq                                                                                                                                                                                                                                                                                                                        ; LABCELL_X55_Y12_N42               ; 10      ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[23]~2                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X57_Y15_N39               ; 26      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.data[478]~0                                                                                                                                                                                                                                                                                                                                                                                                                               ; MLABCELL_X59_Y19_N33              ; 609     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.data[478]~2                                                                                                                                                                                                                                                                                                                                                                                                                               ; LABCELL_X57_Y15_N9                ; 576     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.valid                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X64_Y13_N28                    ; 20      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~0                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y8_N15                ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~1                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y8_N18                ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~2                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y8_N33                ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~3                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y8_N36                ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~4                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y8_N48                ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~5                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y8_N39                ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~6                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y8_N54                ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~7                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X43_Y8_N30                ; 259     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X42_Y8_N51                ; 108     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[0]~11                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y7_N18                ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[1]~8                                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y8_N30               ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[2]~12                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y8_N54                ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[3]~10                                                                                                                                                                                                                                                                                                                                                                                                                           ; LABCELL_X48_Y8_N24                ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y7_N54                ; 2       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[5]~1                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y8_N33                ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[6]~6                                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X48_Y8_N45                ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_update_dirty_en[7]~3                                                                                                                                                                                                                                                                                                                                                                                                                            ; MLABCELL_X47_Y8_N24               ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sync_load_address[0][25]~1                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y7_N0                 ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sync_load_address[1][25]~2                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y7_N3                 ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sync_load_address[2][25]~3                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y7_N18                ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sync_load_address[3][25]~4                                                                                                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X45_Y7_N15                ; 26      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|read_en                                                                                                                                                                                                                                                                                                                                                                                                                           ; MLABCELL_X47_Y10_N48              ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|update_lru_en~0                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X43_Y10_N36               ; 1       ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_valid[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X46_Y8_N6                 ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|altshift_taps:l2_response.data_rtl_0|shift_taps_qev:auto_generated|cntr_b1h:cntr5|counter_comb_bita0~1                                                                                                                                                                                                                                                                                                                                          ; LABCELL_X73_Y36_N33               ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|altshift_taps:l2_response.data_rtl_0|shift_taps_qev:auto_generated|dffe6                                                                                                                                                                                                                                                                                                                                                                        ; FF_X87_Y36_N10                    ; 14      ; Async. clear                          ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|always1~0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X50_Y11_N21               ; 547     ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_en~0                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y11_N6                ; 104     ; Clock enable, Write enable            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|clr_reg                                                                                                                                                                                                                                                                                                                                                                                                                                         ; FF_X12_Y8_N20                     ; 13      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena                                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y9_N24                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_info_reg_ena~0                                                                                                                                                                                                                                                                                                                                                                                                                              ; LABCELL_X10_Y8_N3                 ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_shift_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X10_Y8_N12                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                ; LABCELL_X11_Y8_N21                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X11_Y8_N9                 ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LABCELL_X12_Y8_N54                ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y9_N6                 ; 5       ; Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]~1                                                                                                                                                                                                                                                                                                                                                                                                                             ; LABCELL_X11_Y9_N51                ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]~1                                                                                                                                                                                                                                                                                                                                                                                                            ; LABCELL_X10_Y9_N51                ; 4       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~0                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y9_N15                ; 5       ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]~1                                                                                                                                                                                                                                                                                                                                                                                                       ; LABCELL_X10_Y9_N18                ; 5       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X15_Y8_N2                      ; 15      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X15_Y8_N17                     ; 12      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X10_Y8_N29                     ; 11      ; Async. clear                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                                                                                                                                                       ; MLABCELL_X15_Y8_N9                ; 3       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                                             ; FF_X15_Y8_N56                     ; 26      ; Async. clear, Clock enable            ; no     ; --                   ; --               ; --                        ;
; synchronizer:reset_synchronizer|data_o[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X24_Y11_N8                     ; 355     ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; synchronizer:reset_synchronizer|data_o[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; FF_X24_Y11_N8                     ; 14611   ; Async. clear                          ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; vga_controller:vga_controller|Equal2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y8_N48                ; 35      ; Sync. clear, Sync. load               ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|Equal2~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LABCELL_X50_Y12_N51               ; 37      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|axi_state[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X50_Y10_N39               ; 2       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|cntr_jgb:rd_ptr_msb|_~0                                                                                                                                                                                                                                                                                                                                                                      ; MLABCELL_X21_Y8_N30               ; 6       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|rd_ptr_lsb~1                                                                                                                                                                                                                                                                                                                                                                                 ; MLABCELL_X21_Y8_N39               ; 8       ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|vga_timing_generator:timing_generator|Equal0~2                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y7_N24                ; 13      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|vga_timing_generator:timing_generator|Equal1~3                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LABCELL_X18_Y7_N33                ; 12      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|vga_timing_generator:timing_generator|new_frame                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X18_Y7_N27                ; 28      ; Sync. clear                           ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|vga_timing_generator:timing_generator|pixel_enable                                                                                                                                                                                                                                                                                                                                                                                                                              ; FF_X18_Y7_N53                     ; 22      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|vga_timing_generator:timing_generator|vertical_counter[9]~0                                                                                                                                                                                                                                                                                                                                                                                                                     ; LABCELL_X18_Y7_N0                 ; 11      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
; vga_controller:vga_controller|vram_addr[16]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LABCELL_X50_Y12_N45               ; 36      ; Clock enable                          ; no     ; --                   ; --               ; --                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------+---------+---------------------------------------+--------+----------------------+------------------+---------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                                                                                                                                          ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                    ; Location                   ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                            ; JTAG_X0_Y2_N3              ; 297     ; Global Clock         ; GCLK1            ; --                        ;
; clk50                                                                                                                                                                                                                                                                   ; PIN_Y26                    ; 26316   ; Global Clock         ; GCLK9            ; --                        ;
; fpga_sdram_controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                  ; FF_X1_Y36_N14              ; 1789    ; Global Clock         ; GCLK3            ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out ; FF_X16_Y9_N49              ; 221     ; Global Clock         ; GCLK10           ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|fbout                                                                                                                           ; FRACTIONALPLL_X89_Y1_N0    ; 1       ; Global Clock         ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_addr_cmd_clk                                                                                                                ; PLLOUTPUTCOUNTER_X89_Y6_N1 ; 167     ; Global Clock         ; GCLK4            ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_afi_clk                                                                                                                     ; PLLOUTPUTCOUNTER_X89_Y7_N1 ; 3760    ; Global Clock         ; GCLK6            ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk                                                                                                                     ; PLLOUTPUTCOUNTER_X89_Y8_N1 ; 1026    ; Global Clock         ; --               ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk                                                                                                                  ; PLLOUTPUTCOUNTER_X89_Y5_N1 ; 232     ; Global Clock         ; GCLK7            ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst                                                                                ; FF_X13_Y11_N8              ; 701     ; Global Clock         ; GCLK2            ; --                        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n               ; LABCELL_X1_Y37_N27         ; 241     ; Global Clock         ; --               ; --                        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|altshift_taps:l2_response.data_rtl_0|shift_taps_qev:auto_generated|dffe6                                                                                                                                  ; FF_X87_Y36_N10             ; 14      ; Global Clock         ; GCLK8            ; --                        ;
; synchronizer:reset_synchronizer|data_o[0]                                                                                                                                                                                                                               ; FF_X24_Y11_N8              ; 14611   ; Global Clock         ; GCLK11           ; --                        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+---------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                            ; Fan-Out ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal0~1                                                                                                                                                                                                                                                                                                                                              ; 2064    ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_ctl_reset_clk|reset_reg[15]                                                               ; 1108    ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|Equal8~0                                                                                                                                                                                                                                                                                                                                ; 1103    ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.op1_src[1]                                                                                                                                                                                                                                                                                                           ; 1024    ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_thread_idx[1]                                                                                                                                                                                                                                                                                                                         ; 690     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_thread_idx[0]                                                                                                                                                                                                                                                                                                                         ; 690     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.data[478]~0                                                                                                                                                                                                                                                                                                                                 ; 609     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|lane_result~0                                                                                                                                                                                                                                                                                                                             ; 608     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|oh_to_idx:oh_to_idx_send_grant|index[1]~0                                                                                                                                                                                                                                                                 ; 608     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|WideOr0~0                                                                                                                                                                                                                                                                                                 ; 608     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|always8~13                                                                                                                                                                                                                                                                                                ; 576     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.data[478]~2                                                                                                                                                                                                                                                                                                                                 ; 576     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.data[478]~1                                                                                                                                                                                                                                                                                                                                 ; 576     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal115~0                                                                                                                                                                                                                                                                                                                                ; 572     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|always1~0                                                                                                                                                                                                                                                                                                                                         ; 547     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_is_l2_fill                                                                                                                                                                                                                                                                                                                                        ; 523     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|pass_thru_en                                                                                                                                                                                                                                                                                                                   ; 512     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|update_data~0                                                                                                                                                                                                                                                                                                                                     ; 512     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.op2_src[0]                                                                                                                                                                                                                                                                                                           ; 512     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.op2_src[1]                                                                                                                                                                                                                                                                                                           ; 512     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.store_value_is_vector                                                                                                                                                                                                                                                                                                ; 512     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal121~0                                                                                                                                                                                                                                                                                                                                ; 512     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal120~0                                                                                                                                                                                                                                                                                                                                ; 512     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|lane_result~1                                                                                                                                                                                                                                                                                                                             ; 512     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal123~0                                                                                                                                                                                                                                                                                                                                ; 512     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal122~1                                                                                                                                                                                                                                                                                                                                ; 512     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|pass_thru_en                                                                                                                                                                                                                                                                                                           ; 512     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_instruction.op1_src[0]                                                                                                                                                                                                                                                                                                           ; 512     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal117~1                                                                                                                                                                                                                                                                                                                                ; 511     ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[8][28]~3                                                                                                                                                                                                                                                                                                                   ; 481     ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[8][28]~14                                                                                                                                                                                                                                                                                                                  ; 480     ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[8][28]~12                                                                                                                                                                                                                                                                                                                  ; 480     ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_value[8][28]~11                                                                                                                                                                                                                                                                                                                  ; 480     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always3~0                                                                                                                                                                                                                                                                                                                                 ; 464     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[12]                                                                                                                                                                                                                                                                                                                                 ; 389     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[13]                                                                                                                                                                                                                                                                                                                                 ; 389     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|Equal4~0                                                                                                                                                                                                                                                                                                                                  ; 387     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|Equal5~0                                                                                                                                                                                                                                                                                                                                  ; 385     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|Equal1~0                                                                                                                                                                                                                                                                                                                                  ; 371     ;
; synchronizer:reset_synchronizer|data_o[0]                                                                                                                                                                                                                                                                                                                                                                       ; 354     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|is_imul~0                                                                                                                                                                                                                                                                                                                                 ; 288     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|Equal9~0                                                                                                                                                                                                                                                                                                                                ; 271     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_instruction.is_load                                                                                                                                                                                                                                                                                                                      ; 271     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_update_lru_en~0                                                                                                                                                                                                                                                                                                                        ; 268     ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_is_iinvalidate                                                                                                                                                                                                                                                                                                                 ; 266     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_instr[2].dest_reg[3]~0                                                                                                                                                                                                                                                                                                         ; 263     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|scoreboard_dest_bitmap[1][0]~0                                                                                                                                                                                                                                                                                                        ; 263     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_instr[0].immediate_value[17]~0                                                                                                                                                                                                                                                                                                 ; 263     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_instr[3].store_value_is_vector~0                                                                                                                                                                                                                                                                                               ; 263     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~7                                                                                                                                                                                                                                                                                                                                             ; 260     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~6                                                                                                                                                                                                                                                                                                                                             ; 260     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~5                                                                                                                                                                                                                                                                                                                                             ; 260     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~4                                                                                                                                                                                                                                                                                                                                             ; 260     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~3                                                                                                                                                                                                                                                                                                                                             ; 260     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~2                                                                                                                                                                                                                                                                                                                                             ; 260     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~1                                                                                                                                                                                                                                                                                                                                             ; 260     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|Equal22~0                                                                                                                                                                                                                                                                                                                                             ; 260     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Selector14~0                                                                                                                                                                                                                                                                                                                              ; 258     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|WideNor1~0                                                                                                                                                                                                                                                                                                                                ; 247     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|Selector185~1                                                                                                                                                                                                                                                                                                                             ; 240     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|word_store_mask~0                                                                                                                                                                                                                                                                                                                         ; 233     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2u_write_en~0                                                                                                                                                                                                                                                                                                                                    ; 207     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|WideOr0~0                                                                                                                                                                                                                                                                                                                             ; 206     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|oh_to_idx:thread_oh_to_idx|index[0]~0                                                                                                                                                                                                                                                                                                 ; 205     ;
; ~GND                                                                                                                                                                                                                                                                                                                                                                                                            ; 204     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[9]                                                                                                                                                                                                                                                                                                                                  ; 197     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[8]                                                                                                                                                                                                                                                                                                                                  ; 197     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[10]                                                                                                                                                                                                                                                                                                                                 ; 197     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[6]                                                                                                                                                                                                                                                                                                                                  ; 197     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[7]                                                                                                                                                                                                                                                                                                                                  ; 197     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.address[11]                                                                                                                                                                                                                                                                                                                                 ; 197     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[9]                                                                                                                                                                                                                                                                                                                                  ; 195     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[8]                                                                                                                                                                                                                                                                                                                                  ; 195     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[13]                                                                                                                                                                                                                                                                                                                                 ; 189     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[12]                                                                                                                                                                                                                                                                                                                                 ; 189     ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk                                                                                                                                                                                                                                                                                ; 186     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[10]                                                                                                                                                                                                                                                                                                                                 ; 186     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[11]                                                                                                                                                                                                                                                                                                                                 ; 186     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[7]                                                                                                                                                                                                                                                                                                                                  ; 186     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_arb:l2_cache_arb|l2a_request.address[6]                                                                                                                                                                                                                                                                                                                                  ; 186     ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_mux_sel                                                                                                                                                                                                                        ; 185     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal138~0                                                                                                                                                                                                                                                                                                                                ; 178     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|Equal0~0                                                                                                                                                                                                                                                                                                                                  ; 176     ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_afi_clk|reset_reg[17]                                                                     ; 164     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[0][3]                                                                                                                                                                                                                                                                                                                     ; 163     ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|ifd_pc[2]                                                                                                                                                                                                                                                                                                                                 ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|ifd_pc[4]                                                                                                                                                                                                                                                                                                                                 ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|ifd_pc[3]                                                                                                                                                                                                                                                                                                                                 ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[1][3]                                                                                                                                                                                                                                                                                                                     ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[2][3]                                                                                                                                                                                                                                                                                                                     ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[3][3]                                                                                                                                                                                                                                                                                                                     ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[4][3]                                                                                                                                                                                                                                                                                                                     ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[5][3]                                                                                                                                                                                                                                                                                                                     ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[6][3]                                                                                                                                                                                                                                                                                                                     ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[7][3]                                                                                                                                                                                                                                                                                                                     ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[8][3]                                                                                                                                                                                                                                                                                                                     ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[9][3]                                                                                                                                                                                                                                                                                                                     ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[10][3]                                                                                                                                                                                                                                                                                                                    ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[11][3]                                                                                                                                                                                                                                                                                                                    ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[12][3]                                                                                                                                                                                                                                                                                                                    ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[13][3]                                                                                                                                                                                                                                                                                                                    ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[14][3]                                                                                                                                                                                                                                                                                                                    ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[15][3]                                                                                                                                                                                                                                                                                                                    ; 161     ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|pass_thru_en                                                                                                                                                                                                                                                                                                      ; 160     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[1][2]                                                                                                                                                                                                                                                                                                                     ; 159     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[2][2]                                                                                                                                                                                                                                                                                                                     ; 159     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[3][2]                                                                                                                                                                                                                                                                                                                     ; 159     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[4][2]                                                                                                                                                                                                                                                                                                                     ; 159     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[5][2]                                                                                                                                                                                                                                                                                                                     ; 159     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[6][2]                                                                                                                                                                                                                                                                                                                     ; 159     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[7][2]                                                                                                                                                                                                                                                                                                                     ; 159     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[8][2]                                                                                                                                                                                                                                                                                                                     ; 159     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[9][2]                                                                                                                                                                                                                                                                                                                     ; 159     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[10][2]                                                                                                                                                                                                                                                                                                                    ; 159     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[11][2]                                                                                                                                                                                                                                                                                                                    ; 159     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[12][2]                                                                                                                                                                                                                                                                                                                    ; 159     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[13][2]                                                                                                                                                                                                                                                                                                                    ; 159     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[14][2]                                                                                                                                                                                                                                                                                                                    ; 159     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[0][2]                                                                                                                                                                                                                                                                                                                     ; 159     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[15][2]                                                                                                                                                                                                                                                                                                                    ; 158     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[1][1]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[1][0]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[2][1]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[2][0]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[3][1]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[3][0]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[4][1]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[4][0]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[5][1]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[5][0]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[6][1]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[6][0]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[7][1]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[7][0]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[8][1]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[8][0]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[9][1]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[9][0]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[10][1]                                                                                                                                                                                                                                                                                                                    ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[10][0]                                                                                                                                                                                                                                                                                                                    ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[11][1]                                                                                                                                                                                                                                                                                                                    ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[11][0]                                                                                                                                                                                                                                                                                                                    ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[12][1]                                                                                                                                                                                                                                                                                                                    ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[12][0]                                                                                                                                                                                                                                                                                                                    ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[13][1]                                                                                                                                                                                                                                                                                                                    ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[13][0]                                                                                                                                                                                                                                                                                                                    ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[14][1]                                                                                                                                                                                                                                                                                                                    ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[14][0]                                                                                                                                                                                                                                                                                                                    ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[15][1]                                                                                                                                                                                                                                                                                                                    ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[15][0]                                                                                                                                                                                                                                                                                                                    ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[0][1]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[0][0]                                                                                                                                                                                                                                                                                                                     ; 155     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal113~0                                                                                                                                                                                                                                                                                                                                ; 145     ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset_sync:ureset_scc_clk|reset_reg[14]                                                                     ; 135     ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|WideOr0                                                                                                                                                                                                                                                                                                                                   ; 132     ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_instruction_requested                                                                                                                                                                                                                                                                                                                   ; 130     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|Equal4~1                                                                                                                                                                                                                                                                                                                                  ; 129     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result~178                                                                                                                                                                                                                                                                                                                            ; 128     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[0][25]~177                                                                                                                                                                                                                                                                                                                     ; 128     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Selector25~1                                                                                                                                                                                                                                                                                                                              ; 128     ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Selector23~2                                                                                                                                                                                                                                                                                                                              ; 128     ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].rollback_this_thread~2                                                                                                                                                                                                                                                                                            ; 127     ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Equal1~2                                                                                                                                                                                                                                                                                                                                    ; 125     ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Equal1~3                                                                                                                                                                                                                                                                                                                                    ; 124     ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Equal1~1                                                                                                                                                                                                                                                                                                                                    ; 124     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|read_address[10]~2                                                                                                                                                                                                                                                                                                                                    ; 121     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|Selector359~0                                                                                                                                                                                                                                                                                                                             ; 120     ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|Selector185~0                                                                                                                                                                                                                                                                                                                             ; 120     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|read_address[9]~1                                                                                                                                                                                                                                                                                                                                     ; 119     ;
; fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|load_next_out_cmd                                                                                                                                                                                                                                                   ; 119     ;
; fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|new_burst_reg                                                                                                                                                                                                                                                       ; 118     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|read_address[8]~0                                                                                                                                                                                                                                                                                                                                     ; 117     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_result[0][25]~1                                                                                                                                                                                                                                                                                                                       ; 114     ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|Equal0~0                                                                                                                                                                                                                                                                                                                                  ; 112     ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                      ; 110     ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                      ; 110     ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                      ; 110     ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|hr_seq_clock                                                                                      ; 110     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|comb~0                                                                                                                                                                                                                                                                                                                                                ; 108     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[4]                                                                                                                                                                                                                                                                                                                                  ; 104     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[3]                                                                                                                                                                                                                                                                                                                                  ; 104     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[5]                                                                                                                                                                                                                                                                                                                                  ; 104     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[1]                                                                                                                                                                                                                                                                                                                                  ; 104     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[0]                                                                                                                                                                                                                                                                                                                                  ; 104     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[2]                                                                                                                                                                                                                                                                                                                                  ; 104     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[7]                                                                                                                                                                                                                                                                                                                                  ; 104     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[6]                                                                                                                                                                                                                                                                                                                                  ; 104     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[9]                                                                                                                                                                                                                                                                                                                                  ; 104     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[10]                                                                                                                                                                                                                                                                                                                                 ; 104     ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_hit_cache_idx[8]                                                                                                                                                                                                                                                                                                                                  ; 104     ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock              ; 101     ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock              ; 101     ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock              ; 101     ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|hr_seq_clock              ; 101     ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[1]                                                                                                                                                    ; 99      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|Equal0~0                                                                                                                                                                                                                                                                                                                                  ; 96      ;
; fpga_sdram_controller:u0|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out                                                                                                                                                                                                                                                              ; 96      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[1]                                                                                                                                                                                                                                                                                                                           ; 87      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[0]                                                                                                                                                                                                                                                                                                                           ; 87      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list[15][3]~0 ; 86      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_cmd_xbar_mux:cmd_xbar_mux|saved_grant[1]                                                                                                                                                                                                                                                                                                                         ; 86      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|thread_logic_gen[0].rollback_this_thread~0                                                                                                                                                                                                                                                                                            ; 85      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|WideOr1~4                                                                                                                                                                                                                                                                                                                                 ; 85      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|Equal6~2                                                                                                                                                                                                                                                                                                  ; 84      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|Equal6~1                                                                                                                                                                                                                                                                                                  ; 84      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[3]                                                                                                                                                                                                                                                                                                                           ; 84      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_subcycle[2]                                                                                                                                                                                                                                                                                                                           ; 84      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|Equal6~0                                                                                                                                                                                                                                                                                                  ; 84      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[8]                                                                                                                                                                                                                                                                                                              ; 82      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[7]                                                                                                                                                                                                                                                                                                              ; 82      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[9]                                                                                                                                                                                                                                                                                                              ; 82      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[6]                                                                                                                                                                                                                                                                                                              ; 82      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[11]                                                                                                                                                                                                                                                                                                             ; 82      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|response_stage2.address[10]                                                                                                                                                                                                                                                                                                             ; 82      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|altshift_taps:l2_response.data_rtl_0|shift_taps_qev:auto_generated|altsyncram_7jc1:altsyncram4|ram_block7a545                                                                                                                                                                                                                                     ; 82      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_request_addr.offset[5]                                                                                                                                                                                                                                                                                                                 ; 81      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_request_addr.offset[4]                                                                                                                                                                                                                                                                                                                 ; 81      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_request_addr.offset[3]                                                                                                                                                                                                                                                                                                                 ; 81      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|dd_request_addr.offset[2]                                                                                                                                                                                                                                                                                                                 ; 81      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_subcycle[3]                                                                                                                                                                                                                                                                                                                        ; 81      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_subcycle[2]                                                                                                                                                                                                                                                                                                                        ; 81      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_subcycle[1]                                                                                                                                                                                                                                                                                                                        ; 81      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_subcycle[0]                                                                                                                                                                                                                                                                                                                        ; 81      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal119~0                                                                                                                                                                                                                                                                                                                                ; 80      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal118~0                                                                                                                                                                                                                                                                                                                                ; 80      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_1kv1:auto_generated|rdaddr_reg[4]                                           ; 80      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_1kv1:auto_generated|rdaddr_reg[3]                                           ; 80      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_1kv1:auto_generated|rdaddr_reg[2]                                           ; 80      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_1kv1:auto_generated|rdaddr_reg[1]                                           ; 80      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_1kv1:auto_generated|rdaddr_reg[0]                                           ; 80      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|load_tbp~0                                                                                    ; 80      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter|grant_oh[1]~3                                                                                                                                                                                                                                                                                           ; 78      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|copy~2                                                                                ; 78      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_reset:ureset|phy_reset_n                                                                                                                                             ; 78      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter|grant_oh[0]~1                                                                                                                                                                                                                                                                                           ; 77      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|current_subcycle[3][1]~0                                                                                                                                                                                                                                                                                                              ; 77      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|arbiter:thread_select_arbiter|grant_oh[2]~5                                                                                                                                                                                                                                                                                           ; 76      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|fx5_instruction_valid                                                                                                                                                                                                                                                                                                                     ; 74      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_fault~0                                                                                                                                                                                                                                                                                                                                    ; 74      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list_v~0            ; 74      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[0]                                                                                                                                                    ; 74      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~3                                                                                                                                                                                                                                                                                                ; 72      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~2                                                                                                                                                                                                                                                                                                ; 72      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~1                                                                                                                                                                                                                                                                                                ; 72      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|idx_to_oh:idx_to_oh_dfill_way|Decoder0~0                                                                                                                                                                                                                                                                                                ; 72      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_allocated_id_inst|list_v~1      ; 70      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[15][4]                                                                                                                                                                                                                                                                                                                    ; 69      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[0][4]                                                                                                                                                                                                                                                                                                                     ; 69      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[1].is_restarted_sync_request                                                                                                                                                                                                                                                         ; 69      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[0].is_restarted_sync_request                                                                                                                                                                                                                                                         ; 69      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[3].is_restarted_sync_request                                                                                                                                                                                                                                                         ; 69      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[2].is_restarted_sync_request                                                                                                                                                                                                                                                         ; 69      ;
; fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_burstwrap[6]~0                                                                                                                                                                                                                                              ; 69      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[1][4]                                                                                                                                                                                                                                                                                                                     ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[2][4]                                                                                                                                                                                                                                                                                                                     ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[3][4]                                                                                                                                                                                                                                                                                                                     ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[5][4]                                                                                                                                                                                                                                                                                                                     ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[6][4]                                                                                                                                                                                                                                                                                                                     ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[7][4]                                                                                                                                                                                                                                                                                                                     ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[8][4]                                                                                                                                                                                                                                                                                                                     ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[9][4]                                                                                                                                                                                                                                                                                                                     ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[10][4]                                                                                                                                                                                                                                                                                                                    ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[11][4]                                                                                                                                                                                                                                                                                                                    ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[12][4]                                                                                                                                                                                                                                                                                                                    ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[13][4]                                                                                                                                                                                                                                                                                                                    ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[14][4]                                                                                                                                                                                                                                                                                                                    ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[2]~3                                                                                                                                                                                                                                                                                                                 ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[0]~2                                                                                                                                                                                                                                                                                                                 ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[3]~1                                                                                                                                                                                                                                                                                                                 ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l2i_itag_update_en[1]~0                                                                                                                                                                                                                                                                                                                 ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[1].update_store_entry                                                                                                                                                                                                                                                                ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[1].can_write_combine                                                                                                                                                                                                                                                                 ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[0].update_store_entry                                                                                                                                                                                                                                                                ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[0].can_write_combine                                                                                                                                                                                                                                                                 ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[3].update_store_entry                                                                                                                                                                                                                                                                ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[3].can_write_combine                                                                                                                                                                                                                                                                 ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[2].update_store_entry                                                                                                                                                                                                                                                                ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|thread_store_buf_gen[2].can_write_combine                                                                                                                                                                                                                                                                 ; 68      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand2[4][4]                                                                                                                                                                                                                                                                                                                     ; 67      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always25~3                                                                                                                                                                                                                                                                                                                            ; 67      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always25~2                                                                                                                                                                                                                                                                                                                            ; 67      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always25~1                                                                                                                                                                                                                                                                                                                            ; 67      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always25~0                                                                                                                                                                                                                                                                                                                            ; 67      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[4]                                                                                                                                                                                                              ; 67      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_reg[4]                                                                                                                                                                                                                                                                                                                           ; 66      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_reg[3]                                                                                                                                                                                                                                                                                                                           ; 66      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_reg[2]                                                                                                                                                                                                                                                                                                                           ; 66      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_reg[1]                                                                                                                                                                                                                                                                                                                           ; 66      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_reg[0]                                                                                                                                                                                                                                                                                                                           ; 66      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|WideNor976~0                                                                                                                                                                                                                                                                                                                              ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|update_store_entry~3                                                                                                                                                                                                                                                                                      ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|update_store_entry~2                                                                                                                                                                                                                                                                                      ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|update_store_entry~1                                                                                                                                                                                                                                                                                      ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|l2_cache_interface:l2_cache_interface|l1_store_queue:l1_store_queue|update_store_entry~0                                                                                                                                                                                                                                                                                      ; 65      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal19~2                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal18~2                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal20~2                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal21~2                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal22~2                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal19~1                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal18~1                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal20~1                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal21~1                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal22~1                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always3~4                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always3~3                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always3~2                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always3~1                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|always3~0                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal19~0                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal18~0                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal20~0                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal21~0                                                                                                                                                                                                                                                                                                                             ; 64      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|Equal22~0                                                                                                                                                                                                                                                                                                                             ; 64      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_result~1                                                                                                                                                                                                       ; 63      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|Equal4~1                                                                                                                                                                                                                                                                                                                                  ; 61      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[2]                                                                                                                                                                                                      ; 61      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|ix_instruction_valid                                                                                                                                                                                                                                                                                                                      ; 60      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|avl_address_afi[2]                                                                                                                                                    ; 59      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[2]~3                                                                                 ; 59      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[1]~2                                                                                 ; 59      ;
; axi_interconnect:axi_interconnect|read_state~10                                                                                                                                                                                                                                                                                                                                                                 ; 59      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_jtag_sld_node:node|sld_virtual_jtag_basic:sld_virtual_jtag_component|virtual_state_sdr~0           ; 59      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_2d12:auto_generated|rdaddr_reg[2]                                               ; 58      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_2d12:auto_generated|rdaddr_reg[1]                                               ; 58      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_2d12:auto_generated|rdaddr_reg[0]                                               ; 58      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[3]~1                                                                                 ; 58      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|W_alu_result[3]                                                                                                                                                                                                      ; 58      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[3]                                                                                                                                                                                                              ; 57      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_tbp:tbp_inst|tbp_load[0]~0                                                                                 ; 57      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|WideNor1~0                                                                                                                                                                                                                                                                                                                                ; 56      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|cmd_waitrequest~1                                                                                                                                                                                                                        ; 56      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|use_reg                                                                                                                                                                                                                                  ; 56      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_avalon_mm_bridge:seq_bridge|wait_rise                                                                                                                                                                                                                                ; 55      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[4].sext_multiplier[32]                                                                                                                                                                                                                                                                                                     ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[4].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                   ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[5].sext_multiplier[32]                                                                                                                                                                                                                                                                                                     ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[5].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                   ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[6].sext_multiplier[32]                                                                                                                                                                                                                                                                                                     ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[6].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                   ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[7].sext_multiplier[32]                                                                                                                                                                                                                                                                                                     ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[7].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                   ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[8].sext_multiplier[32]                                                                                                                                                                                                                                                                                                     ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[8].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                   ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[9].sext_multiplier[32]                                                                                                                                                                                                                                                                                                     ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[9].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                   ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[10].sext_multiplier[32]                                                                                                                                                                                                                                                                                                    ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[10].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                  ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[11].sext_multiplier[32]                                                                                                                                                                                                                                                                                                    ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[11].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                  ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[12].sext_multiplier[32]                                                                                                                                                                                                                                                                                                    ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[12].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                  ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[13].sext_multiplier[32]                                                                                                                                                                                                                                                                                                    ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[13].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                  ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[14].sext_multiplier[32]                                                                                                                                                                                                                                                                                                    ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[14].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                  ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[15].sext_multiplier[32]                                                                                                                                                                                                                                                                                                    ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[15].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                  ; 54      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003:cmd_xbar_mux_003|altera_merlin_arbitrator:arb|grant[0]~3                                                                                                                                                       ; 54      ;
; nyuzi:nyuzi|core:core_gen[0].core|instruction_decode_stage:instruction_decode_stage|id_instruction.immediate_value[19]                                                                                                                                                                                                                                                                                          ; 52      ;
; fpga_sdram_controller:u0|altera_avalon_st_handshake_clock_crosser:crosser_003|altera_avalon_st_clock_crosser:clock_xer|in_ready~0                                                                                                                                                                                                                                                                               ; 52      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[32]                                                                                                                                                                                                                                                                           ; 52      ;
; fpga_sdram_controller:u0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent|altera_merlin_burst_uncompressor:uncompressor|last_packet_beat                                                                                                                                                                                                                              ; 52      ;
; fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[204]                                                                                                                                                                                                                                                    ; 51      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|always0~0                                                                                                                                                                                                                                                                                                                                     ; 50      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[3]                                                                          ; 50      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[7][3]                                                                                                                                                                                                                                                                                                                  ; 49      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[15][2]                                                                                                                                                                                                                                                                                                                 ; 49      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[2]                                                                          ; 49      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always7~1                                                                                                                                                                                                                                                                                                                                 ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always11~1                                                                                                                                                                                                                                                                                                                                ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always15~1                                                                                                                                                                                                                                                                                                                                ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always19~1                                                                                                                                                                                                                                                                                                                                ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always23~1                                                                                                                                                                                                                                                                                                                                ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always27~1                                                                                                                                                                                                                                                                                                                                ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always31~1                                                                                                                                                                                                                                                                                                                                ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always35~1                                                                                                                                                                                                                                                                                                                                ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always39~1                                                                                                                                                                                                                                                                                                                                ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always43~1                                                                                                                                                                                                                                                                                                                                ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always47~1                                                                                                                                                                                                                                                                                                                                ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always51~1                                                                                                                                                                                                                                                                                                                                ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always55~1                                                                                                                                                                                                                                                                                                                                ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always59~1                                                                                                                                                                                                                                                                                                                                ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always3~2                                                                                                                                                                                                                                                                                                                                 ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|always63~1                                                                                                                                                                                                                                                                                                                                ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[12][2]                                                                                                                                                                                                                                                                                                                 ; 48      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005:cmd_xbar_mux_005|altera_merlin_arbitrator:arb|grant[0]~0                                                                                                                                                       ; 48      ;
; fpga_sdram_controller:u0|altera_merlin_combined_width_adapter:width_adapter|altera_merlin_width_adapter:rsp_width_adapter|in_ready~1                                                                                                                                                                                                                                                                            ; 48      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[1]                                                                          ; 48      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[1][3]                                                                                                                                                                                                                                                                                                                  ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[2][3]                                                                                                                                                                                                                                                                                                                  ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[3][3]                                                                                                                                                                                                                                                                                                                  ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[4][3]                                                                                                                                                                                                                                                                                                                  ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[5][3]                                                                                                                                                                                                                                                                                                                  ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[6][3]                                                                                                                                                                                                                                                                                                                  ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[8][3]                                                                                                                                                                                                                                                                                                                  ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[9][3]                                                                                                                                                                                                                                                                                                                  ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[10][3]                                                                                                                                                                                                                                                                                                                 ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[11][3]                                                                                                                                                                                                                                                                                                                 ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[13][2]                                                                                                                                                                                                                                                                                                                 ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[14][2]                                                                                                                                                                                                                                                                                                                 ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[0][3]                                                                                                                                                                                                                                                                                                                  ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|lane_logic_gen[15].result_is_nan~2                                                                                                                                                                                                                                                                                                        ; 47      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005:cmd_xbar_mux_005|src_payload~2                                                                                                                                                                                 ; 47      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|col_grant[0]                                                                          ; 47      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[7][2]                                                                                                                                                                                                                                                                                                                  ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_store_value[0][1]                                                                                                                                                                                                                                                                                                                        ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_store_value[0][0]                                                                                                                                                                                                                                                                                                                        ; 46      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_003:cmd_xbar_mux_003|src_payload~2                                                                                                                                                                                 ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[16]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[17]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[15]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[18]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[14]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[19]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[13]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[20]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[12]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[21]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[11]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[22]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[10]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[23]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[9]                                                                                                                                                                                                                                                                            ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[24]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[8]                                                                                                                                                                                                                                                                            ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[25]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[7]                                                                                                                                                                                                                                                                            ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[26]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[6]                                                                                                                                                                                                                                                                            ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[27]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[5]                                                                                                                                                                                                                                                                            ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[28]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[4]                                                                                                                                                                                                                                                                            ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[29]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[3]                                                                                                                                                                                                                                                                            ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[30]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[2]                                                                                                                                                                                                                                                                            ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[31]                                                                                                                                                                                                                                                                           ; 46      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|mem_used[1]                                                                                                                                                                                                                                                                            ; 46      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[1][2]                                                                                                                                                                                                                                                                                                                  ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[2][2]                                                                                                                                                                                                                                                                                                                  ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[3][2]                                                                                                                                                                                                                                                                                                                  ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[4][2]                                                                                                                                                                                                                                                                                                                  ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[5][2]                                                                                                                                                                                                                                                                                                                  ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[6][2]                                                                                                                                                                                                                                                                                                                  ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[8][2]                                                                                                                                                                                                                                                                                                                  ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[9][2]                                                                                                                                                                                                                                                                                                                  ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[10][2]                                                                                                                                                                                                                                                                                                                 ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[11][2]                                                                                                                                                                                                                                                                                                                 ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[0][2]                                                                                                                                                                                                                                                                                                                  ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[15][3]                                                                                                                                                                                                                                                                                                                 ; 45      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[1].sext_multiplier[32]                                                                                                                                                                                                                                                                                                     ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[2].sext_multiplier[32]                                                                                                                                                                                                                                                                                                     ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[3].sext_multiplier[32]                                                                                                                                                                                                                                                                                                     ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[0].sext_multiplier[32]                                                                                                                                                                                                                                                                                                     ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[1].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                   ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[2].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                   ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[3].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                   ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|lane_logic_gen[0].sext_multiplicand[32]                                                                                                                                                                                                                                                                                                   ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[12][3]                                                                                                                                                                                                                                                                                                                 ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[13][3]                                                                                                                                                                                                                                                                                                                 ; 44      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[14][3]                                                                                                                                                                                                                                                                                                                 ; 44      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[2]                                                                                                                                                                                                              ; 44      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_list:gen_rdata_return_inorder.list_freeid_inst|list[15][3]~0       ; 44      ;
; fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[202]                                                                                                                                                                                                                                                    ; 44      ;
; fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[203]                                                                                                                                                                                                                                                    ; 44      ;
; fpga_sdram_controller:u0|altera_merlin_slave_agent:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent|comb~0                                                                                                                                                                                                                                                                                      ; 44      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always31~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always30~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always29~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always28~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always27~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always26~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always25~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always24~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always23~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always22~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always21~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always20~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always19~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always18~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always17~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always16~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always15~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always14~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always13~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always12~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always11~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always10~0                                                                                                                                                                                                                                                                             ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always9~0                                                                                                                                                                                                                                                                              ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always8~0                                                                                                                                                                                                                                                                              ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always7~0                                                                                                                                                                                                                                                                              ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always6~0                                                                                                                                                                                                                                                                              ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always5~0                                                                                                                                                                                                                                                                              ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always4~0                                                                                                                                                                                                                                                                              ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always3~0                                                                                                                                                                                                                                                                              ; 43      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[1]                                                                                                                                                                                                              ; 43      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[0]                                                                                                                                                                                                              ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always2~0                                                                                                                                                                                                                                                                              ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always1~0                                                                                                                                                                                                                                                                              ; 43      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rsp_fifo|always0~0                                                                                                                                                                                                                                                                              ; 43      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_store_value[0][2]                                                                                                                                                                                                                                                                                                                        ; 42      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_store_value[0][3]                                                                                                                                                                                                                                                                                                                        ; 42      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_ena_addr[2]                                                                                                                                                                                                                    ; 42      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_new_inst                                                                                                                                                                                                           ; 42      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_thread_idx[1]                                                                                                                                                                                                                                                                                                                    ; 42      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_writeback_thread_idx[0]                                                                                                                                                                                                                                                                                                                    ; 42      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_store_value[0][4]                                                                                                                                                                                                                                                                                                                        ; 41      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_store_value[0][5]                                                                                                                                                                                                                                                                                                                        ; 41      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_store_value[0][7]                                                                                                                                                                                                                                                                                                                        ; 41      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|dt_store_value[0][6]                                                                                                                                                                                                                                                                                                                        ; 41      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|D_iw[5]                                                                                                                                                                                                              ; 41      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_std_synchronizer:synchronizer|dreg[1]                                                                                                   ; 41      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                                                         ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                                                         ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                                                         ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                                                         ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                                                         ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                                                         ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                                                          ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                                                          ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                                                          ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                                                          ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                                                          ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                                                          ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                                                          ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                                                          ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                                                          ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_PARALLELTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                          ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL15                                                                                                                                                                                                                                                                                                                                                           ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL14                                                                                                                                                                                                                                                                                                                                                           ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL13                                                                                                                                                                                                                                                                                                                                                           ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL12                                                                                                                                                                                                                                                                                                                                                           ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL11                                                                                                                                                                                                                                                                                                                                                           ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL10                                                                                                                                                                                                                                                                                                                                                           ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL9                                                                                                                                                                                                                                                                                                                                                            ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL8                                                                                                                                                                                                                                                                                                                                                            ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL7                                                                                                                                                                                                                                                                                                                                                            ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL6                                                                                                                                                                                                                                                                                                                                                            ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL5                                                                                                                                                                                                                                                                                                                                                            ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL4                                                                                                                                                                                                                                                                                                                                                            ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL3                                                                                                                                                                                                                                                                                                                                                            ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL2                                                                                                                                                                                                                                                                                                                                                            ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL1                                                                                                                                                                                                                                                                                                                                                            ; 40      ;
; DRAM_dq[0]~_s2p_logic_blkO_SERIESTERMINATIONCONTROL0                                                                                                                                                                                                                                                                                                                                                            ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[1][3]                                                                                                                                                                                                                                                                                                                      ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[3][3]                                                                                                                                                                                                                                                                                                                      ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[4][3]                                                                                                                                                                                                                                                                                                                      ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[5][3]                                                                                                                                                                                                                                                                                                                      ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[6][3]                                                                                                                                                                                                                                                                                                                      ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[8][3]                                                                                                                                                                                                                                                                                                                      ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[12][3]                                                                                                                                                                                                                                                                                                                     ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[0][3]                                                                                                                                                                                                                                                                                                                      ; 40      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_upd[0]                                                                                                                                                                                                                         ; 40      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|queue_full~0                                                                          ; 40      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|scc_data                                                                                                                                                                                                                           ; 40      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[7][3]                                                                                                                                                                                                                                                                                                                      ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[9][3]                                                                                                                                                                                                                                                                                                                      ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[10][3]                                                                                                                                                                                                                                                                                                                     ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[13][3]                                                                                                                                                                                                                                                                                                                     ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[14][3]                                                                                                                                                                                                                                                                                                                     ; 39      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add0~3                                                                                                                                                                                                                             ; 39      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add0~2                                                                                                                                                                                                                             ; 39      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Add0~1                                                                                                                                                                                                                             ; 39      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_arbiter:arbiter_inst|WideOr1                                                                               ; 39      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2_response.address[7]                                                                                                                                                                                                                                                                                                                            ; 39      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2_response.address[6]                                                                                                                                                                                                                                                                                                                            ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][31]                                                                                                                                                                                                                                                                                                                    ; 39      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|Mux7~10                                                                                                                                                                                                                                                                                                                                   ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[2][3]                                                                                                                                                                                                                                                                                                                      ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[11][3]                                                                                                                                                                                                                                                                                                                     ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[15][3]                                                                                                                                                                                                                                                                                                                     ; 38      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[4]~4                                                                                                                                                                                                                     ; 38      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[3]~3                                                                                                                                                                                                                     ; 38      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[2]~2                                                                                                                                                                                                                     ; 38      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[1]~1                                                                                                                                                                                                                     ; 38      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|read_addr[0]~0                                                                                                                                                                                                                     ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Mux24~0                                                                                                                                                                                                                                                                                                                                     ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Mux25~0                                                                                                                                                                                                                                                                                                                                     ; 38      ;
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|write                                                                                                                                                                                                                                                                                ; 38      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_is_l2_fill                                                                                                                                                                                                                                                                                                                                          ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][31]                                                                                                                                                                                                                                                                                                                    ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][31]                                                                                                                                                                                                                                                                                                                    ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][31]                                                                                                                                                                                                                                                                                                                    ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][31]                                                                                                                                                                                                                                                                                                                    ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][31]                                                                                                                                                                                                                                                                                                                    ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][31]                                                                                                                                                                                                                                                                                                                    ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][31]                                                                                                                                                                                                                                                                                                                    ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][31]                                                                                                                                                                                                                                                                                                                    ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][31]                                                                                                                                                                                                                                                                                                                    ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][31]                                                                                                                                                                                                                                                                                                                   ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][31]                                                                                                                                                                                                                                                                                                                   ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][31]                                                                                                                                                                                                                                                                                                                   ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][31]                                                                                                                                                                                                                                                                                                                   ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][31]                                                                                                                                                                                                                                                                                                                   ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][31]                                                                                                                                                                                                                                                                                                                   ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|Add0~9                                                                                                                                                                                                                                                                                                                                      ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|Add0~5                                                                                                                                                                                                                                                                                                                                      ; 38      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.alu_op[1]                                                                                                                                                                                                                                                                                                                 ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_instruction.alu_op[0]                                                                                                                                                                                                                                                                                                                 ; 37      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|afi_rdata_valid_r                                                                                                                                                     ; 37      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_translator:sequencer_rw_mgr_inst_avl_translator|read_latency_shift_reg[0]                                                                                                                                                                               ; 37      ;
; vga_controller:vga_controller|Equal2~1                                                                                                                                                                                                                                                                                                                                                                          ; 37      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2_response.address[9]                                                                                                                                                                                                                                                                                                                            ; 37      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|wb_fault_access_addr[11]~0                                                                                                                                                                                                                                                                                                                    ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[1][1]                                                                                                                                                                                                                                                                                                                      ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[1].add_is_subnormal                                                                                                                                                                                                                                                                                                        ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[2].add_is_subnormal                                                                                                                                                                                                                                                                                                        ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[3][1]                                                                                                                                                                                                                                                                                                                      ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[3].add_is_subnormal                                                                                                                                                                                                                                                                                                        ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[4][1]                                                                                                                                                                                                                                                                                                                      ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[4].add_is_subnormal                                                                                                                                                                                                                                                                                                        ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[5][1]                                                                                                                                                                                                                                                                                                                      ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[5].add_is_subnormal                                                                                                                                                                                                                                                                                                        ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[6][1]                                                                                                                                                                                                                                                                                                                      ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[6].add_is_subnormal                                                                                                                                                                                                                                                                                                        ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[7][1]                                                                                                                                                                                                                                                                                                                      ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[7].add_is_subnormal                                                                                                                                                                                                                                                                                                        ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[8][1]                                                                                                                                                                                                                                                                                                                      ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[8].add_is_subnormal                                                                                                                                                                                                                                                                                                        ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[9].add_is_subnormal                                                                                                                                                                                                                                                                                                        ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[10][1]                                                                                                                                                                                                                                                                                                                     ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[10].add_is_subnormal                                                                                                                                                                                                                                                                                                       ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[11].add_is_subnormal                                                                                                                                                                                                                                                                                                       ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[12][1]                                                                                                                                                                                                                                                                                                                     ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[12].add_is_subnormal                                                                                                                                                                                                                                                                                                       ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[13][1]                                                                                                                                                                                                                                                                                                                     ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[13].add_is_subnormal                                                                                                                                                                                                                                                                                                       ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[14][1]                                                                                                                                                                                                                                                                                                                     ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[14].add_is_subnormal                                                                                                                                                                                                                                                                                                       ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[0][1]                                                                                                                                                                                                                                                                                                                      ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[0].add_is_subnormal                                                                                                                                                                                                                                                                                                        ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|lane_logic_gen[15].add_is_subnormal                                                                                                                                                                                                                                                                                                       ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[3][1]~3                                                                                                                                                                                                                                                                                                                   ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[2][1]~2                                                                                                                                                                                                                                                                                                                   ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[1][1]~1                                                                                                                                                                                                                                                                                                                   ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|cr_eret_address[0][1]~0                                                                                                                                                                                                                                                                                                                   ; 36      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|do_lfsr_step                                                                                                                 ; 36      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.id[0]                                                                                                                                                                                                                                                                                                                                       ; 36      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|l2t_request.id[1]                                                                                                                                                                                                                                                                                                                                       ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|ts_thread_idx[1]                                                                                                                                                                                                                                                                                                                      ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|ts_thread_idx[0]                                                                                                                                                                                                                                                                                                                      ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Mux22~0                                                                                                                                                                                                                                                                                                                                     ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_thread_idx[1]                                                                                                                                                                                                                                                                                                                      ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_thread_idx[0]                                                                                                                                                                                                                                                                                                                      ; 36      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|write_DO_lfsr_step                                                                                                                                                    ; 36      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Equal14~2                                                                                                                                                                                                                          ; 36      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|R_ctrl_ld                                                                                                                                                                                                            ; 36      ;
; fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|nxt_out_eop~1                                                                                                                                                                                                                                                       ; 36      ;
; vga_controller:vga_controller|vram_addr[16]~0                                                                                                                                                                                                                                                                                                                                                                   ; 36      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[1]                                                                                                                                                                                                        ; 36      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[2]                                                                                                                                                                                                        ; 36      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[0]                                                                                                                                                                                                        ; 36      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_phy_mgr:sequencer_phy_mgr_inst|phy_read_latency_counter[3]                                                                                                                                                                                                        ; 36      ;
; axi_interconnect:axi_interconnect|read_selected_master                                                                                                                                                                                                                                                                                                                                                          ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram|q_b[71]                                                                                                                                                                                          ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram|q_b[72]                                                                                                                                                                                          ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram|q_b[71]                                                                                                                                                                                          ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram|q_b[72]                                                                                                                                                                                          ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram|q_b[71]                                                                                                                                                                                          ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram|q_b[72]                                                                                                                                                                                          ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram|q_b[71]                                                                                                                                                                                          ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram|q_b[72]                                                                                                                                                                                          ; 36      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2_response.address[8]                                                                                                                                                                                                                                                                                                                            ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][29]                                                                                                                                                                                                                                                                                                                    ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][28]                                                                                                                                                                                                                                                                                                                    ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][11]                                                                                                                                                                                                                                                                                                                    ; 36      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][0]                                                                                                                                                                                                                                                                                                                     ; 36      ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                  ; 35      ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                  ; 35      ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                  ; 35      ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|dq_shifted_clock                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[1][5]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[1][1]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[1][0]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[2][5]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[2][1]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[2][0]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[3][5]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[3][1]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[3][0]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[4][5]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[4][1]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[4][0]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[5][5]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[5][1]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[5][0]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[6][5]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[6][1]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[6][0]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[7][5]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[7][1]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[7][0]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[8][5]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[8][1]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[8][0]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[9][5]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[9][1]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[9][0]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[10][5]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[10][1]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[10][0]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[11][5]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[11][1]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[11][0]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[12][5]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[12][0]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[12][1]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[13][5]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[13][0]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[13][1]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[14][5]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[14][0]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[14][1]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[0][5]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[0][1]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[0][0]                                                                                                                                                                                                                                                                                                                  ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[15][5]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[15][0]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|fx1_se_align_shift[15][1]                                                                                                                                                                                                                                                                                                                 ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|Mux4~10                                                                                                                                                                                                                                                                                                                                   ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[2][1]                                                                                                                                                                                                                                                                                                                      ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[9][1]                                                                                                                                                                                                                                                                                                                      ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[11][1]                                                                                                                                                                                                                                                                                                                     ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[15][1]                                                                                                                                                                                                                                                                                                                     ; 35      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|loopback_mode                                                                                                                                                         ; 35      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|di_buffer_write_address[0]                                                                                                                                            ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|Mux23~0                                                                                                                                                                                                                                                                                                                                     ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|oh_to_idx:oh_to_idx_selected_thread|index[0]~1                                                                                                                                                                                                                                                                                              ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|oh_to_idx:oh_to_idx_selected_thread|index[1]~0                                                                                                                                                                                                                                                                                              ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_instruction.branch_type[0]                                                                                                                                                                                                                                                                                                         ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|always64~1                                                                                                                                                                                                                                                                                                                                ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|ift_thread_idx[1]                                                                                                                                                                                                                                                                                                                           ; 35      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_packets_to_master:transacto|packets_to_master:p2m|out_data~0                                                                                                                                                                                        ; 35      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|WideOr3~7                                                                       ; 35      ;
; vga_controller:vga_controller|Equal2~0                                                                                                                                                                                                                                                                                                                                                                          ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][28]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][28]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][28]                                                                                                                                                                                                                                                                                                                   ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][28]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][28]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][28]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][28]                                                                                                                                                                                                                                                                                                                   ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][28]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][28]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][28]                                                                                                                                                                                                                                                                                                                   ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][28]                                                                                                                                                                                                                                                                                                                   ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][28]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][28]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][28]                                                                                                                                                                                                                                                                                                                   ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][28]                                                                                                                                                                                                                                                                                                                   ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][29]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][29]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][29]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][29]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][29]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][29]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][29]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][29]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][29]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][29]                                                                                                                                                                                                                                                                                                                   ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][29]                                                                                                                                                                                                                                                                                                                   ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][29]                                                                                                                                                                                                                                                                                                                   ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][29]                                                                                                                                                                                                                                                                                                                   ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][29]                                                                                                                                                                                                                                                                                                                   ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][29]                                                                                                                                                                                                                                                                                                                   ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][23]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][24]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][27]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][26]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][25]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][12]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][20]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][9]                                                                                                                                                                                                                                                                                                                     ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][10]                                                                                                                                                                                                                                                                                                                    ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][4]                                                                                                                                                                                                                                                                                                                     ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|Add0~17                                                                                                                                                                                                                                                                                                                                     ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|Add0~1                                                                                                                                                                                                                                                                                                                                      ; 35      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[1]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[2]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[3]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[4]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[5]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[6]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[7]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[8]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[9]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[10]                                                                                                                                                                                                                                                                                                                  ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[11]                                                                                                                                                                                                                                                                                                                  ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[12]                                                                                                                                                                                                                                                                                                                  ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[13]                                                                                                                                                                                                                                                                                                                  ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[14]                                                                                                                                                                                                                                                                                                                  ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[0]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|fx2_logical_subtract[15]                                                                                                                                                                                                                                                                                                                  ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|ifd_pc[5]                                                                                                                                                                                                                                                                                                                                 ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[1][0]                                                                                                                                                                                                                                                                                                                      ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[3][0]                                                                                                                                                                                                                                                                                                                      ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[4][0]                                                                                                                                                                                                                                                                                                                      ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[5][0]                                                                                                                                                                                                                                                                                                                      ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[6][0]                                                                                                                                                                                                                                                                                                                      ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[7][0]                                                                                                                                                                                                                                                                                                                      ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[8][0]                                                                                                                                                                                                                                                                                                                      ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[10][0]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[12][0]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[13][0]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[14][0]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[0][0]                                                                                                                                                                                                                                                                                                                      ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|ior_wake_bitmap[2]~3                                                                                                                                                                                                                                                                                                                        ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|ior_wake_bitmap[1]~2                                                                                                                                                                                                                                                                                                                        ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|ior_wake_bitmap[0]~1                                                                                                                                                                                                                                                                                                                        ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|io_request_queue:io_request_queue|ior_wake_bitmap[3]~0                                                                                                                                                                                                                                                                                                                        ; 34      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_write_decoder:write_decoder_i|do_lfsr_r                                                                           ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|writeback_stage:writeback_stage|always0~7                                                                                                                                                                                                                                                                                                                                     ; 34      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|di_buffer_write_address[1]                                                                                                                                            ; 34      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|Mux32~0                                                                                                                                                                                                                            ; 34      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_003:rsp_xbar_demux_003|src1_valid~0                                                                                                                                                                              ; 34      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_005:rsp_xbar_demux_005|src1_valid                                                                                                                                                                                ; 34      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_merlin_slave_agent:sequencer_rw_mgr_inst_avl_translator_avalon_universal_slave_0_agent|m0_read~0                                                                                                                                                                     ; 34      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|E_alu_sub                                                                                                                                                                                                            ; 34      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_rsp_xbar_demux_003:rsp_xbar_demux_003|src0_valid~0                                                                                                                                                                              ; 34      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_cmd_gen:cmd_gen_inst|generating                                                                            ; 34      ;
; fpga_sdram_controller:u0|altera_merlin_burst_adapter:burst_adapter|altera_merlin_burst_adapter_full:altera_merlin_burst_adapter_full.the_ba|in_data_reg[176]                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[27]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[26]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[28]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[24]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[23]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[25]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[30]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[29]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[31]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[9]                                                                                                                                                                                                                                                                                                                                ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[8]                                                                                                                                                                                                                                                                                                                                ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[10]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[6]                                                                                                                                                                                                                                                                                                                                ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[7]                                                                                                                                                                                                                                                                                                                                ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[12]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[11]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[13]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[15]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[14]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[16]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[18]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[17]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[19]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[21]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[20]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|l2r_request.address[22]                                                                                                                                                                                                                                                                                                                               ; 34      ;
; fpga_sdram_controller:u0|altera_merlin_combined_width_adapter:width_adapter|altera_merlin_width_adapter:rsp_width_adapter|always4~0                                                                                                                                                                                                                                                                             ; 34      ;
; fpga_sdram_controller:u0|altera_merlin_combined_width_adapter:width_adapter|altera_merlin_width_adapter:rsp_width_adapter|int_output_sel[1]~1                                                                                                                                                                                                                                                                   ; 34      ;
; fpga_sdram_controller:u0|altera_merlin_combined_width_adapter:width_adapter|altera_merlin_width_adapter:rsp_width_adapter|int_output_sel[0]~0                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][0]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][0]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][0]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][0]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][0]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][0]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][0]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][0]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][0]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][0]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][0]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][0]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][0]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][0]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][0]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][23]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][23]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][23]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][23]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][23]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][23]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][23]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][23]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][23]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][23]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][23]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][23]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][23]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][23]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][23]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][24]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][24]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][24]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][24]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][24]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][24]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][24]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][24]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][24]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][24]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][24]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][24]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][24]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][24]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][24]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][25]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][25]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][25]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][25]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][25]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][25]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][25]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][25]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][25]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][25]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][25]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][25]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][25]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][25]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][25]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][26]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][26]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][26]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][26]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][26]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][26]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][26]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][26]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][26]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][26]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][26]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][26]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][26]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][26]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][26]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][20]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][20]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][20]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][20]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][20]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][20]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][20]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][20]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][20]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][20]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][20]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][20]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][20]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][20]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][20]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][27]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][27]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][27]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][27]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][27]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][27]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][27]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][27]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][27]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][27]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][27]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][27]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][27]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][27]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][27]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[1][11]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[2][11]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[3][11]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[4][11]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[5][11]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[6][11]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[7][11]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[8][11]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[9][11]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[10][11]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[11][11]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[12][11]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[13][11]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[14][11]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[15][11]                                                                                                                                                                                                                                                                                                                   ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2_response.address[10]                                                                                                                                                                                                                                                                                                                           ; 34      ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|l2_response.address[11]                                                                                                                                                                                                                                                                                                                           ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][30]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][13]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][21]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][22]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][19]                                                                                                                                                                                                                                                                                                                    ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][8]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][7]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][6]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][5]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_operand1[0][3]                                                                                                                                                                                                                                                                                                                     ; 34      ;
; HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_acv_hard_addr_cmd_pads:uaddr_cmd_pads|hps_sdram_p0_acv_ldc:address_gen[0].acv_ac_ldc|adc_clk_cps                                                                                                ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|Mux6~10                                                                                                                                                                                                                                                                                                                                   ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[2][0]                                                                                                                                                                                                                                                                                                                      ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[9][0]                                                                                                                                                                                                                                                                                                                      ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[10][2]                                                                                                                                                                                                                                                                                                                     ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[11][0]                                                                                                                                                                                                                                                                                                                     ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[13][2]                                                                                                                                                                                                                                                                                                                     ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[14][2]                                                                                                                                                                                                                                                                                                                     ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage4:fp_execute_stage4|fx4_norm_shift[15][0]                                                                                                                                                                                                                                                                                                                     ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage5:fp_execute_stage5|Equal68~0                                                                                                                                                                                                                                                                                                                                 ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|int_execute_stage:int_execute_stage|Equal134~0                                                                                                                                                                                                                                                                                                                                ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|of_instruction.alu_op[1]                                                                                                                                                                                                                                                                                                              ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[2]                                                                                                                                                                                                                                                                                                                   ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[1]                                                                                                                                                                                                                                                                                                                   ; 33      ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|cyc1_adjusted_pc[0]                                                                                                                                                                                                                                                                                                                   ; 33      ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0_cmd_xbar_mux_005:cmd_xbar_mux_005|src_data[41]                                                                                                                                                                                  ; 33      ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size    ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M10K blocks ; MLAB cells ; MIF                                                           ; Location                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Mixed Width RDW Mode ; Port A RDW Mode ; Port B RDW Mode ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
; fpga_sdram_controller:u0|altera_avalon_sc_fifo:mem_if_ddr3_emif_0_avl_translator_avalon_universal_slave_0_agent_rdata_fifo|altsyncram:mem_rtl_0|altsyncram_mfn1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 128          ; 2048         ; 128          ; yes                    ; no                      ; yes                    ; yes                     ; 262144  ; 2048                        ; 128                         ; 2048                        ; 128                         ; 262144              ; 26          ; 0          ; None                                                          ; M10K_X41_Y1_N0, M10K_X41_Y2_N0, M10K_X38_Y1_N0, M10K_X38_Y2_N0, M10K_X49_Y4_N0, M10K_X38_Y5_N0, M10K_X49_Y5_N0, M10K_X41_Y4_N0, M10K_X41_Y5_N0, M10K_X49_Y7_N0, M10K_X49_Y6_N0, M10K_X58_Y5_N0, M10K_X41_Y3_N0, M10K_X58_Y7_N0, M10K_X49_Y3_N0, M10K_X58_Y6_N0, M10K_X58_Y1_N0, M10K_X69_Y2_N0, M10K_X69_Y4_N0, M10K_X69_Y3_N0, M10K_X69_Y5_N0, M10K_X76_Y5_N0, M10K_X69_Y1_N0, M10K_X76_Y4_N0, M10K_X76_Y7_N0, M10K_X76_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Old data             ; New data        ; New data        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_buffer:gen_rdata_return_inorder.in_order_buffer_inst|altsyncram:altsyncram_component|altsyncram_t2s1:auto_generated|ALTSYNCRAM                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 129          ; 128          ; 129          ; yes                    ; no                      ; yes                    ; no                      ; 16512   ; 128                         ; 128                         ; 128                         ; 128                         ; 16384               ; 4           ; 0          ; None                                                          ; M10K_X49_Y1_N0, M10K_X58_Y3_N0, M10K_X76_Y1_N0, M10K_X76_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:gen_rdata_return_inorder.inordr_info_fifo_inst|scfifo:gen_fifo_instance.scfifo_component|scfifo_2ga1:auto_generated|a_dpfifo_br91:dpfifo|altsyncram_t4k1:FIFOram|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 11           ; 16           ; 11           ; yes                    ; no                      ; yes                    ; yes                     ; 176     ; 16                          ; 3                           ; 16                          ; 3                           ; 48                  ; 1           ; 0          ; None                                                          ; M10K_X38_Y3_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_rdata_path:rdata_path_inst|alt_mem_ddrx_fifo:pending_rd_fifo|scfifo:gen_fifo_instance.scfifo_component|scfifo_8ga1:auto_generated|a_dpfifo_hr91:dpfifo|altsyncram_95k1:FIFOram|ALTSYNCRAM                                ; AUTO ; Simple Dual Port ; Dual Clocks  ; 16           ; 44           ; 16           ; 44           ; yes                    ; no                      ; yes                    ; yes                     ; 704     ; 16                          ; 7                           ; 16                          ; 7                           ; 112                 ; 1           ; 0          ; None                                                          ; M10K_X38_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 2                           ; 32                          ; 2                           ; 32                          ; 64                  ; 2           ; 0          ; None                                                          ; M10K_X49_Y2_N0, M10K_X58_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 2                           ; 32                          ; 2                           ; 32                          ; 64                  ; 2           ; 0          ; None                                                          ; M10K_X49_Y2_N0, M10K_X58_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 2                           ; 32                          ; 2                           ; 32                          ; 64                  ; 3           ; 0          ; None                                                          ; M10K_X58_Y2_N0, M10K_X58_Y4_N0, M10K_X69_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ALTSYNCRAM          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 32           ; 64           ; 32           ; yes                    ; no                      ; yes                    ; yes                     ; 2048    ; 2                           ; 32                          ; 2                           ; 32                          ; 64                  ; 3           ; 0          ; None                                                          ; M10K_X58_Y2_N0, M10K_X58_Y4_N0, M10K_X69_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_sc_fifo:fifo|altsyncram:mem_rtl_0|altsyncram_g0n1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Single Clock ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; yes                     ; 512     ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1           ; 0          ; None                                                          ; M10K_X5_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Old data             ; New data        ; New data        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_a|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                                          ; M10K_X5_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Don't care           ; New data        ; New data        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst:cpu_inst|altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b_module:altera_mem_if_sequencer_cpu_cv_synth_cpu_inst_register_bank_b|altsyncram:the_altsyncram|altsyncram_mri1:auto_generated|ALTSYNCRAM                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024    ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1           ; 0          ; None                                                          ; M10K_X14_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_mem_no_ifdef_params:sequencer_mem|altsyncram:the_altsyncram|altsyncram_ejm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                             ; AUTO ; Single Port      ; Single Clock ; 5888         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 188416  ; 5888                        ; 32                          ; --                          ; --                          ; 188416              ; 32          ; 0          ; fpga_sdram_controller_mem_if_ddr3_emif_0_s0_sequencer_mem.hex ; M10K_X14_Y1_N0, M10K_X14_Y9_N0, M10K_X5_Y13_N0, M10K_X14_Y6_N0, M10K_X14_Y7_N0, M10K_X5_Y6_N0, M10K_X5_Y10_N0, M10K_X5_Y2_N0, M10K_X26_Y3_N0, M10K_X14_Y3_N0, M10K_X5_Y3_N0, M10K_X5_Y1_N0, M10K_X26_Y1_N0, M10K_X14_Y14_N0, M10K_X5_Y7_N0, M10K_X26_Y2_N0, M10K_X5_Y9_N0, M10K_X5_Y11_N0, M10K_X14_Y8_N0, M10K_X5_Y8_N0, M10K_X14_Y4_N0, M10K_X14_Y11_N0, M10K_X14_Y13_N0, M10K_X5_Y14_N0, M10K_X5_Y12_N0, M10K_X14_Y2_N0, M10K_X14_Y10_N0, M10K_X26_Y5_N0, M10K_X26_Y4_N0, M10K_X26_Y7_N0, M10K_X26_Y8_N0, M10K_X26_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_ac_ROM_no_ifdef_params:ac_ROM_i|altsyncram:altsyncram_component|altsyncram_2d12:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                         ; MLAB ; Simple Dual Port ; Single Clock ; 40           ; 32           ; 40           ; 32           ; yes                    ; no                      ; no                     ; no                      ; 1280    ; 40                          ; 29                          ; 40                          ; 29                          ; 1160                ; 0           ; 58         ; fpga_sdram_controller_mem_if_ddr3_emif_0_s0_AC_ROM.hex        ; LAB_X28_Y3_N0, LAB_X25_Y3_N0, LAB_X28_Y4_N0, LAB_X25_Y4_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                      ;                 ;                 ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_di_buffer_wrap:di_buffer_wrap_i|rw_manager_di_buffer:rw_manager_di_buffer_i|altsyncram:altsyncram_component|altsyncram_okr1:auto_generated|ALTDPRAM_INSTANCE                                                                                                             ; MLAB ; Simple Dual Port ; Single Clock ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; no                     ; no                      ; 128     ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 0           ; 32         ; None                                                          ; LAB_X28_Y5_N0, LAB_X21_Y5_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                      ;                 ;                 ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_inst_ROM_no_ifdef_params:inst_ROM_i|altsyncram:altsyncram_component|altsyncram_1kv1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                     ; MLAB ; Simple Dual Port ; No clocks.   ; 128          ; 20           ; 128          ; 20           ; yes                    ; no                      ; no                     ; no                      ; 2560    ; 128                         ; 20                          ; 128                         ; 20                          ; 2560                ; 0           ; 80         ; fpga_sdram_controller_mem_if_ddr3_emif_0_s0_inst_ROM.hex      ; LAB_X28_Y1_N0, LAB_X25_Y2_N0, LAB_X28_Y2_N0, LAB_X25_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                      ;                 ;                 ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_manager_read_datapath:read_datapath_i|rw_manager_pattern_fifo:pattern_fifo_i|altsyncram:altsyncram_component|altsyncram_8lr1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                    ; MLAB ; Simple Dual Port ; Single Clock ; 32           ; 9            ; 32           ; 9            ; yes                    ; no                      ; no                     ; no                      ; 288     ; 32                          ; 9                           ; 32                          ; 9                           ; 288                 ; 0           ; 9          ; None                                                          ; LAB_X34_Y2_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;                      ;                 ;                 ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_reg_file:sequencer_reg_file_inst|altsyncram:altsyncram_component|altsyncram_c9v1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                                                               ; MLAB ; Simple Dual Port ; Dual Clocks  ; 16           ; 32           ; 16           ; 32           ; yes                    ; no                      ; no                     ; yes                     ; 512     ; 16                          ; 32                          ; 16                          ; 32                          ; 512                 ; 0           ; 32         ; None                                                          ; LAB_X15_Y7_N0, LAB_X15_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;                      ;                 ;                 ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|sequencer_scc_mgr:sequencer_scc_mgr_inst|sequencer_scc_reg_file:sequencer_scc_reg_file_inst|altdpram:altdpram_component|dpram_k3s1:auto_generated|ALTDPRAM_INSTANCE                                                                                                                                                                                                                       ; MLAB ; Simple Dual Port ; Single Clock ; 64           ; 19           ; 64           ; 19           ; yes                    ; no                      ; no                     ; no                      ; 1216    ; 64                          ; 19                          ; 64                          ; 19                          ; 1216                ; 0           ; 38         ; None                                                          ; LAB_X6_Y1_N0, LAB_X3_Y1_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;                      ;                 ;                 ;
; nyuzi:nyuzi|core:core_gen[0].core|control_registers:control_registers|altsyncram:fault_access_addr_rtl_0|altsyncram_mvm1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Single Clock ; 4            ; 32           ; 4            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 128     ; 4                           ; 32                          ; 4                           ; 32                          ; 128                 ; 1           ; 0          ; None                                                          ; M10K_X58_Y33_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Old data             ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_data_stage:dcache_data_stage|sram_1r1w:l1d_data|altsyncram:data0|altsyncram_ug21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 512          ; 256          ; 512          ; yes                    ; no                      ; yes                    ; no                      ; 131072  ; 256                         ; 512                         ; 256                         ; 512                         ; 131072              ; 13          ; 0          ; None                                                          ; M10K_X49_Y29_N0, M10K_X49_Y26_N0, M10K_X26_Y29_N0, M10K_X26_Y25_N0, M10K_X26_Y24_N0, M10K_X26_Y19_N0, M10K_X41_Y21_N0, M10K_X49_Y28_N0, M10K_X26_Y16_N0, M10K_X41_Y17_N0, M10K_X58_Y29_N0, M10K_X69_Y26_N0, M10K_X58_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|cache_lru:lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_ga21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 3            ; 64           ; 3            ; yes                    ; no                      ; yes                    ; no                      ; 192     ; 64                          ; 3                           ; 64                          ; 3                           ; 192                 ; 1           ; 0          ; None                                                          ; M10K_X76_Y19_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0          ; None                                                          ; M10K_X69_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[0].sram_tags|altsyncram:data1|altsyncram_ed21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0          ; None                                                          ; M10K_X69_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0          ; None                                                          ; M10K_X69_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[1].sram_tags|altsyncram:data1|altsyncram_ed21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0          ; None                                                          ; M10K_X76_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0          ; None                                                          ; M10K_X69_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[2].sram_tags|altsyncram:data1|altsyncram_ed21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0          ; None                                                          ; M10K_X76_Y14_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0          ; None                                                          ; M10K_X69_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|dcache_tag_stage:dcache_tag_stage|sram_2r1w:way_tag_gen[3].sram_tags|altsyncram:data1|altsyncram_ed21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0          ; None                                                          ; M10K_X69_Y13_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage1:fp_execute_stage1|altshift_taps:fx1_add_exponent_rtl_0|shift_taps_j0v:auto_generated|altsyncram_vu91:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 4            ; 192          ; 4            ; 192          ; yes                    ; no                      ; yes                    ; yes                     ; 768     ; 4                           ; 192                         ; 4                           ; 192                         ; 768                 ; 5           ; 0          ; None                                                          ; M10K_X14_Y60_N0, M10K_X14_Y69_N0, M10K_X14_Y62_N0, M10K_X5_Y40_N0, M10K_X14_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|fp_execute_stage2:fp_execute_stage2|altshift_taps:fx2_mul_exponent_rtl_0|shift_taps_e0v:auto_generated|altsyncram_lu91:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 3            ; 224          ; 3            ; 224          ; yes                    ; no                      ; yes                    ; yes                     ; 672     ; 3                           ; 224                         ; 3                           ; 224                         ; 672                 ; 6           ; 0          ; None                                                          ; M10K_X5_Y47_N0, M10K_X5_Y43_N0, M10K_X5_Y44_N0, M10K_X5_Y55_N0, M10K_X14_Y56_N0, M10K_X5_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_data_stage:ifetch_data_stage|sram_1r1w:sram_l1i_data|altsyncram:data0|altsyncram_ug21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                      ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 512          ; 256          ; 512          ; yes                    ; no                      ; yes                    ; no                      ; 131072  ; 256                         ; 512                         ; 256                         ; 512                         ; 131072              ; 13          ; 0          ; None                                                          ; M10K_X14_Y25_N0, M10K_X26_Y28_N0, M10K_X38_Y29_N0, M10K_X69_Y29_N0, M10K_X26_Y26_N0, M10K_X14_Y16_N0, M10K_X49_Y16_N0, M10K_X38_Y19_N0, M10K_X58_Y24_N0, M10K_X58_Y25_N0, M10K_X69_Y28_N0, M10K_X38_Y30_N0, M10K_X58_Y27_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_ga21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                         ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 3            ; 64           ; 3            ; yes                    ; no                      ; yes                    ; no                      ; 192     ; 64                          ; 3                           ; 64                          ; 3                           ; 192                 ; 1           ; 0          ; None                                                          ; M10K_X76_Y11_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[0].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0          ; None                                                          ; M10K_X76_Y15_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[1].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0          ; None                                                          ; M10K_X76_Y16_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[2].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0          ; None                                                          ; M10K_X76_Y18_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|ifetch_tag_stage:ifetch_tag_stage|sram_1r1w:way_tag_gen[3].sram_tags|altsyncram:data0|altsyncram_ed21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                             ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 20           ; 64           ; 20           ; yes                    ; no                      ; yes                    ; no                      ; 1280    ; 64                          ; 20                          ; 64                          ; 20                          ; 1280                ; 1           ; 0          ; None                                                          ; M10K_X76_Y17_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X49_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:scalar_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                               ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X49_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X49_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[0].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X41_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X49_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[10].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X41_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X49_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[11].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X41_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X49_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[12].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X41_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X38_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[13].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X38_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X38_Y45_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[14].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X41_Y45_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X49_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[15].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X41_Y40_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X38_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[1].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X41_Y37_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X38_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[2].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X41_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X49_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[3].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X41_Y41_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X38_Y46_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[4].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X38_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X41_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[5].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X38_Y38_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X38_Y39_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[6].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X38_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X38_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[7].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X38_Y42_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X49_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[8].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X41_Y43_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data0|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X49_Y45_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|operand_fetch_stage:operand_fetch_stage|sram_2r1w:vector_lane_gen[9].vector_registers|altsyncram:data1|altsyncram_md21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                            ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 32                          ; 128                         ; 32                          ; 4096                ; 1           ; 0          ; None                                                          ; M10K_X41_Y44_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[0].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 135          ; 8            ; 135          ; yes                    ; no                      ; yes                    ; no                      ; 1080    ; 8                           ; 135                         ; 8                           ; 135                         ; 1080                ; 4           ; 0          ; None                                                          ; M10K_X69_Y31_N0, M10K_X69_Y32_N0, M10K_X69_Y35_N0, M10K_X58_Y35_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[1].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 135          ; 8            ; 135          ; yes                    ; no                      ; yes                    ; no                      ; 1080    ; 8                           ; 135                         ; 8                           ; 135                         ; 1080                ; 4           ; 0          ; None                                                          ; M10K_X76_Y31_N0, M10K_X76_Y32_N0, M10K_X76_Y34_N0, M10K_X76_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[2].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 135          ; 8            ; 135          ; yes                    ; no                      ; yes                    ; no                      ; 1080    ; 8                           ; 135                         ; 8                           ; 135                         ; 1080                ; 4           ; 0          ; None                                                          ; M10K_X76_Y30_N0, M10K_X69_Y34_N0, M10K_X76_Y35_N0, M10K_X69_Y36_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|core:core_gen[0].core|thread_select_stage:thread_select_stage|sync_fifo:thread_logic_gen[3].instruction_fifo|scfifo:scfifo|scfifo_ao41:auto_generated|a_dpfifo_q141:dpfifo|altsyncram_nke1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 135          ; 8            ; 135          ; yes                    ; no                      ; yes                    ; no                      ; 1080    ; 8                           ; 135                         ; 8                           ; 135                         ; 1080                ; 4           ; 0          ; None                                                          ; M10K_X69_Y30_N0, M10K_X69_Y33_N0, M10K_X76_Y33_N0, M10K_X58_Y34_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_load|scfifo:scfifo|scfifo_eo41:auto_generated|a_dpfifo_v141:dpfifo|altsyncram_1le1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 617          ; 8            ; 617          ; yes                    ; no                      ; yes                    ; no                      ; 4936    ; 8                           ; 611                         ; 8                           ; 611                         ; 4888                ; 16          ; 0          ; None                                                          ; M10K_X49_Y18_N0, M10K_X58_Y15_N0, M10K_X58_Y14_N0, M10K_X58_Y22_N0, M10K_X38_Y23_N0, M10K_X14_Y22_N0, M10K_X14_Y21_N0, M10K_X14_Y20_N0, M10K_X26_Y15_N0, M10K_X41_Y23_N0, M10K_X41_Y15_N0, M10K_X38_Y13_N0, M10K_X41_Y14_N0, M10K_X69_Y20_N0, M10K_X69_Y21_N0, M10K_X58_Y23_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_axi_bus_interface:l2_axi_bus_interface|sync_fifo:sync_fifo_pending_writeback|scfifo:scfifo|scfifo_go41:auto_generated|a_dpfifo_1241:dpfifo|altsyncram_5le1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 538          ; 8            ; 538          ; yes                    ; no                      ; yes                    ; yes                     ; 4304    ; 8                           ; 2                           ; 8                           ; 2                           ; 16                  ; 1           ; 0          ; None                                                          ; M10K_X58_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_read:l2_cache_read|sram_1r1w:sram_l2_data|altsyncram:data0|altsyncram_ij21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                                   ; AUTO ; Simple Dual Port ; Dual Clocks  ; 2048         ; 512          ; 2048         ; 512          ; yes                    ; no                      ; yes                    ; no                      ; 1048576 ; 2048                        ; 512                         ; 2048                        ; 512                         ; 1048576             ; 103         ; 0          ; None                                                          ; M10K_X49_Y30_N0, M10K_X49_Y25_N0, M10K_X58_Y17_N0, M10K_X49_Y14_N0, M10K_X76_Y22_N0, M10K_X69_Y19_N0, M10K_X76_Y10_N0, M10K_X58_Y19_N0, M10K_X58_Y18_N0, M10K_X69_Y22_N0, M10K_X41_Y29_N0, M10K_X41_Y18_N0, M10K_X41_Y28_N0, M10K_X41_Y30_N0, M10K_X41_Y25_N0, M10K_X41_Y22_N0, M10K_X38_Y27_N0, M10K_X41_Y32_N0, M10K_X41_Y20_N0, M10K_X38_Y28_N0, M10K_X38_Y31_N0, M10K_X38_Y22_N0, M10K_X38_Y32_N0, M10K_X38_Y26_N0, M10K_X14_Y28_N0, M10K_X14_Y29_N0, M10K_X14_Y32_N0, M10K_X14_Y26_N0, M10K_X38_Y25_N0, M10K_X14_Y30_N0, M10K_X14_Y27_N0, M10K_X26_Y22_N0, M10K_X26_Y23_N0, M10K_X26_Y30_N0, M10K_X14_Y31_N0, M10K_X26_Y21_N0, M10K_X26_Y17_N0, M10K_X14_Y18_N0, M10K_X26_Y31_N0, M10K_X14_Y15_N0, M10K_X26_Y20_N0, M10K_X38_Y17_N0, M10K_X26_Y18_N0, M10K_X14_Y17_N0, M10K_X38_Y18_N0, M10K_X14_Y12_N0, M10K_X38_Y10_N0, M10K_X38_Y15_N0, M10K_X26_Y9_N0, M10K_X38_Y16_N0, M10K_X38_Y11_N0, M10K_X41_Y31_N0, M10K_X41_Y24_N0, M10K_X49_Y20_N0, M10K_X41_Y27_N0, M10K_X38_Y24_N0, M10K_X49_Y27_N0, M10K_X38_Y21_N0, M10K_X41_Y19_N0, M10K_X49_Y31_N0, M10K_X49_Y17_N0, M10K_X49_Y19_N0, M10K_X49_Y22_N0, M10K_X58_Y16_N0, M10K_X26_Y10_N0, M10K_X38_Y12_N0, M10K_X26_Y14_N0, M10K_X41_Y16_N0, M10K_X49_Y10_N0, M10K_X26_Y11_N0, M10K_X41_Y12_N0, M10K_X26_Y13_N0, M10K_X49_Y9_N0, M10K_X41_Y11_N0, M10K_X41_Y13_N0, M10K_X38_Y14_N0, M10K_X49_Y12_N0, M10K_X49_Y15_N0, M10K_X58_Y10_N0, M10K_X49_Y11_N0, M10K_X69_Y23_N0, M10K_X69_Y10_N0, M10K_X58_Y13_N0, M10K_X76_Y12_N0, M10K_X58_Y11_N0, M10K_X69_Y11_N0, M10K_X58_Y20_N0, M10K_X76_Y27_N0, M10K_X58_Y32_N0, M10K_X76_Y26_N0, M10K_X76_Y24_N0, M10K_X69_Y12_N0, M10K_X76_Y21_N0, M10K_X69_Y25_N0, M10K_X69_Y27_N0, M10K_X76_Y20_N0, M10K_X76_Y25_N0, M10K_X58_Y21_N0, M10K_X49_Y23_N0, M10K_X76_Y29_N0, M10K_X76_Y23_N0, M10K_X49_Y21_N0, M10K_X49_Y32_N0 ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|cache_lru:cache_lru|sram_1r1w:lru_data|altsyncram:data0|altsyncram_sa21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                     ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 7            ; 256          ; 7            ; yes                    ; no                      ; yes                    ; no                      ; 1792    ; 256                         ; 7                           ; 256                         ; 7                           ; 1792                ; 1           ; 0          ; None                                                          ; M10K_X41_Y10_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1           ; 0          ; None                                                          ; M10K_X69_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[0].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1           ; 0          ; None                                                          ; M10K_X38_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1           ; 0          ; None                                                          ; M10K_X76_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[1].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1           ; 0          ; None                                                          ; M10K_X38_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1           ; 0          ; None                                                          ; M10K_X69_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[2].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1           ; 0          ; None                                                          ; M10K_X41_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1           ; 0          ; None                                                          ; M10K_X49_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[3].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1           ; 0          ; None                                                          ; M10K_X38_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1           ; 0          ; None                                                          ; M10K_X58_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[4].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1           ; 0          ; None                                                          ; M10K_X41_Y7_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1           ; 0          ; None                                                          ; M10K_X69_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[5].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1           ; 0          ; None                                                          ; M10K_X41_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1           ; 0          ; None                                                          ; M10K_X76_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[6].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1           ; 0          ; None                                                          ; M10K_X38_Y6_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_dirty_flags|altsyncram:data0|altsyncram_ha21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                 ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 1            ; 256          ; 1            ; yes                    ; no                      ; yes                    ; no                      ; 256     ; 256                         ; 1                           ; 256                         ; 1                           ; 256                 ; 1           ; 0          ; None                                                          ; M10K_X76_Y8_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_tag:l2_cache_tag|sram_1r1w:way_tags_gen[7].sram_tags|altsyncram:data0|altsyncram_0e21:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 18           ; 256          ; 18           ; yes                    ; no                      ; yes                    ; no                      ; 4608    ; 256                         ; 18                          ; 256                         ; 18                          ; 4608                ; 1           ; 0          ; None                                                          ; M10K_X41_Y9_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Don't care           ; New data        ; New data        ;
; nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|altshift_taps:l2_response.data_rtl_0|shift_taps_qev:auto_generated|altsyncram_7jc1:altsyncram4|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                       ; AUTO ; Simple Dual Port ; Dual Clocks  ; 3            ; 549          ; 3            ; 549          ; yes                    ; no                      ; yes                    ; yes                     ; 1647    ; 3                           ; 549                         ; 3                           ; 549                         ; 1647                ; 14          ; 0          ; None                                                          ; M10K_X58_Y26_N0, M10K_X41_Y26_N0, M10K_X26_Y27_N0, M10K_X14_Y24_N0, M10K_X14_Y23_N0, M10K_X14_Y19_N0, M10K_X38_Y20_N0, M10K_X49_Y24_N0, M10K_X26_Y12_N0, M10K_X49_Y13_N0, M10K_X58_Y31_N0, M10K_X58_Y30_N0, M10K_X69_Y24_N0, M10K_X76_Y28_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Don't care           ; New data        ; New data        ;
; vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ALTSYNCRAM                                                                                                                                                                                                                                                                                                                                                                           ; AUTO ; Simple Dual Port ; Dual Clocks  ; 128          ; 32           ; 128          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 4096    ; 128                         ; 24                          ; 128                         ; 24                          ; 3072                ; 1           ; 0          ; None                                                          ; M10K_X58_Y12_N0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Don't care           ; New data        ; New data        ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+---------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+-------------+------------+---------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+-----------------+-----------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                              ;
+---------------------+-------------+---------------------+-------------------+
; Statistic           ; Number Used ; Available per Block ; Maximum Available ;
+---------------------+-------------+---------------------+-------------------+
; Independent 27x27   ; 88          ; 1.00                ; 112               ;
; DSP Block           ; 88          ; --                  ; 112               ;
; DSP 27-bit Element  ; 88          ; 1.00                ; 112               ;
; Unsigned Multiplier ; 88          ; --                  ; --                ;
+---------------------+-------------+---------------------+-------------------+


+------------------------------------------+
; I/O Rules Summary                        ;
+----------------------------------+-------+
; I/O Rules Statistic              ; Total ;
+----------------------------------+-------+
; Total I/O Rules                  ; 28    ;
; Number of I/O Rules Passed       ; 14    ;
; Number of I/O Rules Failed       ; 0     ;
; Number of I/O Rules Unchecked    ; 1     ;
; Number of I/O Rules Inapplicable ; 13    ;
+----------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Details                                                                                                                                                                                                                                                                    ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Status       ; ID        ; Category                          ; Rule Description                                                                   ; Severity ; Information                                                              ; Area                   ; Extra Information ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+
; Pass         ; IO_000001 ; Capacity Checks                   ; Number of pins in an I/O bank should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Unchecked    ; IO_000002 ; Capacity Checks                   ; Number of clocks in an I/O bank should not exceed the number of clocks available.  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000003 ; Capacity Checks                   ; Number of pins in a Vrefgroup should not exceed the number of locations available. ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000004 ; Voltage Compatibility Checks      ; The I/O bank should support the requested VCCIO.                                   ; Critical ; No IOBANK_VCCIO assignments found.                                       ; I/O                    ;                   ;
; Pass         ; IO_000005 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VREF values.                                ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000006 ; Voltage Compatibility Checks      ; The I/O bank should not have competing VCCIO values.                               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000007 ; Valid Location Checks             ; Checks for unavailable locations.                                                  ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000008 ; Valid Location Checks             ; Checks for reserved locations.                                                     ; Critical ; No reserved LogicLock region found.                                      ; I/O                    ;                   ;
; Pass         ; IO_000009 ; I/O Properties Checks for One I/O ; The location should support the requested I/O standard.                            ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000010 ; I/O Properties Checks for One I/O ; The location should support the requested I/O direction.                           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000011 ; I/O Properties Checks for One I/O ; The location should support the requested Current Strength.                        ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000012 ; I/O Properties Checks for One I/O ; The location should support the requested On Chip Termination value.               ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000013 ; I/O Properties Checks for One I/O ; The location should support the requested Bus Hold value.                          ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000014 ; I/O Properties Checks for One I/O ; The location should support the requested Weak Pull Up value.                      ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000015 ; I/O Properties Checks for One I/O ; The location should support the requested PCI Clamp Diode.                         ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Pass         ; IO_000018 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Current Strength.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000019 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested On Chip Termination value.           ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000020 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested PCI Clamp Diode.                     ; Critical ; No Clamping Diode assignments found.                                     ; I/O                    ;                   ;
; Inapplicable ; IO_000021 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Weak Pull Up value.                  ; Critical ; No Weak Pull-Up Resistor assignments found.                              ; I/O                    ;                   ;
; Inapplicable ; IO_000022 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Bus Hold value.                      ; Critical ; No Enable Bus-Hold Circuitry assignments found.                          ; I/O                    ;                   ;
; Inapplicable ; IO_000023 ; I/O Properties Checks for One I/O ; The I/O standard should support the Open Drain value.                              ; Critical ; No open drain assignments found.                                         ; I/O                    ;                   ;
; Pass         ; IO_000024 ; I/O Properties Checks for One I/O ; The I/O direction should support the On Chip Termination value.                    ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Pass         ; IO_000026 ; I/O Properties Checks for One I/O ; On Chip Termination and Current Strength should not be used at the same time.      ; Critical ; 0 such failures found.                                                   ; I/O                    ;                   ;
; Inapplicable ; IO_000027 ; I/O Properties Checks for One I/O ; Weak Pull Up and Bus Hold should not be used at the same time.                     ; Critical ; No Enable Bus-Hold Circuitry or Weak Pull-Up Resistor assignments found. ; I/O                    ;                   ;
; Inapplicable ; IO_000045 ; I/O Properties Checks for One I/O ; The I/O standard should support the requested Slew Rate value.                     ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000046 ; I/O Properties Checks for One I/O ; The location should support the requested Slew Rate value.                         ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Inapplicable ; IO_000047 ; I/O Properties Checks for One I/O ; On Chip Termination and Slew Rate should not be used at the same time.             ; Critical ; No Slew Rate assignments found.                                          ; I/O                    ;                   ;
; Pass         ; IO_000034 ; SI Related Distance Checks        ; Single-ended outputs should be 0 LAB row(s) away from a differential I/O.          ; High     ; 0 such failures found.                                                   ; I/O                    ;                   ;
; ----         ; ----      ; Disclaimer                        ; LVDS rules are checked but not reported.                                           ; None     ; ----                                                                     ; Differential Signaling ;                   ;
; ----         ; ----      ; Disclaimer                        ; Memory interface related rules are checked but not reported.                       ; None     ; ----                                                                     ; Memory Interfaces      ;                   ;
; ----         ; ----      ; Disclaimer                        ; OCT rules are checked but not reported.                                            ; None     ; ----                                                                     ; On Chip Termination    ;                   ;
+--------------+-----------+-----------------------------------+------------------------------------------------------------------------------------+----------+--------------------------------------------------------------------------+------------------------+-------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; I/O Rules Matrix                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Pin/Rules           ; IO_000001    ; IO_000002    ; IO_000003    ; IO_000004    ; IO_000005    ; IO_000006 ; IO_000007    ; IO_000008    ; IO_000009 ; IO_000010 ; IO_000011    ; IO_000012    ; IO_000013    ; IO_000014    ; IO_000015    ; IO_000018    ; IO_000019    ; IO_000020    ; IO_000021    ; IO_000022    ; IO_000023    ; IO_000024    ; IO_000026    ; IO_000027    ; IO_000045    ; IO_000046    ; IO_000047    ; IO_000034    ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
; Total Pass          ; 103          ; 0            ; 103          ; 0            ; 66           ; 179       ; 103          ; 0            ; 179       ; 179       ; 42           ; 101          ; 0            ; 0            ; 0            ; 42           ; 101          ; 0            ; 0            ; 0            ; 0            ; 101          ; 143          ; 0            ; 0            ; 0            ; 0            ; 51           ;
; Total Unchecked     ; 0            ; 23           ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; Total Inapplicable  ; 76           ; 156          ; 76           ; 179          ; 113          ; 0         ; 76           ; 179          ; 0         ; 0         ; 137          ; 78           ; 179          ; 179          ; 179          ; 137          ; 78           ; 179          ; 179          ; 179          ; 179          ; 78           ; 36           ; 179          ; 179          ; 179          ; 179          ; 128          ;
; Total Fail          ; 0            ; 0            ; 0            ; 0            ; 0            ; 0         ; 0            ; 0            ; 0         ; 0         ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ; 0            ;
; DRAM_a[0]           ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_a[1]           ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_a[2]           ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_a[3]           ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_a[4]           ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_a[5]           ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_a[6]           ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_a[7]           ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_a[8]           ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_a[9]           ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_a[10]          ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_a[11]          ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_a[12]          ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_a[13]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_a[14]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ba[0]          ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ba[1]          ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ba[2]          ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_cas_n          ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_cke            ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_clk_p          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_clk_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_cs_n           ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dqm[0]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dqm[1]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dqm[2]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dqm[3]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_odt            ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_ras_n          ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_reset_n        ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_we_n           ; Pass         ; Unchecked    ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_a[0]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_a[1]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_a[2]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_a[3]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_a[4]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_a[5]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_a[6]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_a[7]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_a[8]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_a[9]           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_a[10]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_a[11]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_a[12]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_a[13]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_a[14]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ba[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ba[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ba[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_cas_n          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_cke            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_clk_p          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; dram_clk_n          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; dram_cs_n           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dqm[0]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dqm[1]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dqm[2]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dqm[3]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_odt            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_ras_n          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_reset_n        ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_we_n           ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; vga_r[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_r[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_r[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_r[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_r[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_r[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_r[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_r[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_g[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_g[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_g[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_g[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_g[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_g[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_g[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_g[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_b[0]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_b[1]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_b[2]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_b[3]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_b[4]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_b[5]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_b[6]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_b[7]            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_clk             ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_blank_n         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_hs              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_vs              ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; vga_sync_n          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_dq[0]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[1]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[2]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[3]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[4]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[5]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[6]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[7]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[8]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[9]          ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[10]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[11]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[12]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[13]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[14]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[15]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[16]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[17]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[18]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[19]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[20]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[21]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[22]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[23]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[24]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[25]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[26]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[27]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[28]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[29]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[30]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dq[31]         ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_dqs_p[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_dqs_p[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_dqs_p[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_dqs_p[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_dqs_n[0]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_dqs_n[1]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_dqs_n[2]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; DRAM_dqs_n[3]       ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; dram_dq[0]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[1]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[2]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[3]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[4]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[5]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[6]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[7]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[8]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[9]          ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[10]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[11]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[12]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[13]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[14]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[15]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[16]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[17]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[18]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[19]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[20]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[21]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[22]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[23]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[24]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[25]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[26]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[27]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[28]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[29]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[30]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dq[31]         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; dram_dqs_p[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; dram_dqs_p[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; dram_dqs_p[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; dram_dqs_p[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; dram_dqs_n[0]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; dram_dqs_n[1]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; dram_dqs_n[2]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; dram_dqs_n[3]       ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
; dram_rzq            ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; clk50               ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; DRAM_rzq            ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Pass         ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; reset_btn           ; Pass         ; Inapplicable ; Pass         ; Inapplicable ; Inapplicable ; Pass      ; Pass         ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tms ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tck ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdi ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ;
; altera_reserved_tdo ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass      ; Inapplicable ; Inapplicable ; Pass      ; Pass      ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Inapplicable ; Pass         ;
+---------------------+--------------+--------------+--------------+--------------+--------------+-----------+--------------+--------------+-----------+-----------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+


+------------------------------------------------------------------------------------------------+
; Fitter Device Options                                                                          ;
+------------------------------------------------------------------+-----------------------------+
; Option                                                           ; Setting                     ;
+------------------------------------------------------------------+-----------------------------+
; Enable user-supplied start-up clock (CLKUSR)                     ; Off                         ;
; Enable device-wide reset (DEV_CLRn)                              ; Off                         ;
; Enable device-wide output enable (DEV_OE)                        ; Off                         ;
; Enable INIT_DONE output                                          ; Off                         ;
; Configuration scheme                                             ; Passive Serial              ;
; Enable Error Detection CRC_ERROR pin                             ; Off                         ;
; Enable open drain on CRC_ERROR pin                               ; On                          ;
; Enable open drain on INIT_DONE pin                               ; On                          ;
; Enable open drain on Partial Reconfiguration pins                ; Off                         ;
; Enable open drain on nCEO pin                                    ; On                          ;
; Enable Partial Reconfiguration pins                              ; Off                         ;
; Enable input tri-state on active configuration pins in user mode ; Off                         ;
; Active Serial clock source                                       ; 100 MHz Internal Oscillator ;
; Device initialization clock source                               ; Internal Oscillator         ;
; Configuration Voltage Level                                      ; Auto                        ;
; Force Configuration Voltage Level                                ; Off                         ;
; Enable nCEO output                                               ; Off                         ;
; Data[15..8]                                                      ; Unreserved                  ;
; Data[7..5]                                                       ; Unreserved                  ;
; Base pin-out file on sameframe device                            ; Off                         ;
+------------------------------------------------------------------+-----------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.10 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Summary                                                       ;
+----------------------------------------+----------------------------------------+-------------------+
; Source Clock(s)                        ; Destination Clock(s)                   ; Delay Added in ns ;
+----------------------------------------+----------------------------------------+-------------------+
; clk50                                  ; clk50                                  ; 1685.5            ;
; altera_reserved_tck                    ; altera_reserved_tck                    ; 715.3             ;
; u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk ; u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk ; 561.8             ;
; u0|mem_if_ddr3_emif_0|pll0|pll_avl_clk ; u0|mem_if_ddr3_emif_0|pll0|pll_avl_clk ; 254.6             ;
; altera_reserved_tck,I/O                ; altera_reserved_tck                    ; 215.9             ;
+----------------------------------------+----------------------------------------+-------------------+
Note: For more information on problematic transfers, consider running the Fitter again with the Optimize hold timing option (Settings Menu) turned off.
This will disable optimization of problematic paths and expose them for further analysis using either the TimeQuest Timing Analyzer or the Classic Timing Analyzer.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Estimated Delay Added for Hold Timing Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; Source Register                                                                                                                                                                                                                                                                                                                                                    ; Destination Register                                                                                                                                                                                                                                                                                                                           ; Delay Added in ns ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
; altera_reserved_tdi                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                             ; 6.639             ;
; altera_internal_jtag~FF_20                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                             ; 6.639             ;
; altera_internal_jtag~FF_39                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[3]                                                                                                                                                                                                                                                             ; 6.639             ;
; altera_reserved_tms                                                                                                                                                                                                                                                                                                                                                ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                               ; 6.498             ;
; altera_internal_jtag~FF_17                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                               ; 6.498             ;
; altera_internal_jtag~FF_36                                                                                                                                                                                                                                                                                                                                         ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                               ; 6.498             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[2]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                               ; 5.473             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[1]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                               ; 5.473             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                               ; 5.473             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[4]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                               ; 5.473             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[3]                                                                                                                                                                                                                                                              ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                               ; 5.473             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                               ; 5.473             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                               ; 5.473             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[3]                                                                                                                                                                                                                                               ; 5.473             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|identity_contrib_update_reg[3]                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                               ; 5.209             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[3]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                               ; 5.209             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[2]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                               ; 5.209             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                               ; 5.209             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[1]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                               ; 5.209             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[0]                                                                                                                                                                                                                                                                                    ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                               ; 5.209             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                               ; 5.209             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                               ; 5.209             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[4]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ; 5.193             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[15]                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ; 5.162             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[5]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                    ; 4.337             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[7]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                    ; 4.337             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[2]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                               ; 4.268             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                               ; 4.268             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                               ; 4.268             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo_bypass_reg                                                                                                                                                                                                                                                                   ; 4.120             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[12]                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                              ; 4.018             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[14]                                                                                                                                                                                                                                                                  ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_dr_scan_reg                                                                                                                                                                                                                                                              ; 4.018             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                                                 ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|tms_cnt[0]                                                                                                                                                                                                                                             ; 3.878             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[2]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[9]                                                                                                                                                                                                                                               ; 3.838             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                                     ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ; 3.822             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|node_ena[1]~reg0                                                                                                                                                                                                                                                                 ; 3.822             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                                                  ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                              ; 3.486             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][2]                                                                                                                                                                                                                                                                                        ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                              ; 3.486             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][0]                                                                                                                                                                                                                                                                                        ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                              ; 3.486             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                                        ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_loopback                              ; 3.486             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[0]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                  ; 3.405             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                  ; 3.405             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[1]                                                                                                                                                                                                                                                                                          ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[1]                                                                                                                                                                                                                                                                  ; 3.405             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                                      ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_mode_reg[0]                                                                                                                                                                                                                                                                  ; 3.402             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[18]                                 ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_valid                          ; 3.072             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[2]                                    ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18] ; 2.862             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[0]                                    ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18] ; 2.855             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_valid                                             ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18] ; 2.825             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_bit_counter[1]                                    ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18] ; 2.814             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[2]  ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                           ; 2.792             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[0]  ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                           ; 2.773             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[3]  ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                           ; 2.749             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[1]  ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                           ; 2.731             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[7]  ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                           ; 2.666             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[4]  ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                           ; 2.630             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[5]  ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                           ; 2.628             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_2                                      ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]              ; 2.483             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_avalon_st_clock_crosser:sink_crosser|altera_avalon_st_pipeline_base:output_stage|data1[6]  ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                           ; 2.445             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[2]                                         ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18] ; 2.383             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[0]                                         ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18] ; 2.377             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_avalon_st_idle_inserter:idle_inserter|received_esc    ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[3]                           ; 2.367             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_data_length[1]                                         ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18] ; 2.360             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|decode_header_1                                              ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]              ; 2.342             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[5]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                               ; 2.304             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[9]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                               ; 2.292             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[7]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                               ; 2.268             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[6]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                               ; 2.258             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[7]                                  ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]              ; 2.194             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[8]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                               ; 2.157             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[2]                                    ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 2.129             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                                      ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                  ; 2.126             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[1]                                    ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 2.105             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[3]                                    ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 2.086             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[3]                                     ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                  ; 2.048             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[2]                                     ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                  ; 2.040             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_out_bit_counter[0]                                    ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 2.040             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|header_in_bit_counter[0]                                     ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|write_state.ST_HEADER_1                  ; 2.005             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[12]                                 ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]              ; 1.945             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[11]                                 ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]              ; 1.945             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[10]                                 ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]              ; 1.945             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[9]                                  ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]              ; 1.945             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[0]                                  ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]              ; 1.945             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[14]                                 ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]              ; 1.945             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|altera_std_synchronizer:reset_to_sample_synchronizer|dreg[1] ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                              ; 1.925             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                              ; 1.921             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[5]                      ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|valid_write_data_length_byte_counter[18] ; 1.910             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[3]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                                                                                                                                                                                   ; 1.904             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[4]                                                                                                                                                                                                                                                                                       ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|virtual_ir_scan_reg                                                                                                                                                                                                                                                              ; 1.878             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_state.ST_HEADER                                         ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[5]                           ; 1.874             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[2]                                                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                            ; 1.868             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[3]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[2]                                                                                                                                                                                                                                                               ; 1.867             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[1]                                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                                                                                                                                                                                               ; 1.867             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[1]                                                  ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_debug[0]                              ; 1.865             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[2]                                     ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|scan_length_byte_counter[1]              ; 1.865             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[1]                                                ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_control[0]                            ; 1.855             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[4]                                                   ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[3]                               ; 1.853             ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm|state[6]                                                                                                                                                                                                                                                                   ; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irf_reg[1][1]                                                                                                                                                                                                                                                                    ; 1.853             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[7]                                                   ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[6]                               ; 1.850             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[1]                                                   ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_info[0]                               ; 1.850             ;
; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|read_data_bit_counter[0]                                     ; fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_avalon_st_jtag_interface:jtag_phy_embedded_in_jtag_master|altera_jtag_dc_streaming:normal.jtag_dc_streaming|altera_jtag_streaming:jtag_streaming|dr_data_out[0]                           ; 1.849             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+
Note: This table only shows the top 100 path(s) that have the largest delay added for hold.


+-----------------+
; Fitter Messages ;
+-----------------+
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (119006): Selected device 5CSXFC6D6F31C8ES for design "NyuziHPS"
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Info (119042): Found following RAM instances in design that are actually implemented as ROM because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "vga_controller:vga_controller|sync_fifo:pixel_fifo|scfifo:scfifo|scfifo_ru41:auto_generated|a_dpfifo_d341:dpfifo|altsyncram_tne1:FIFOram|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[1].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[0].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a0" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a1" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a2" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a3" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a4" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a5" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a6" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a7" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a8" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a9" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a10" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a11" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a12" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a13" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a14" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a15" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a16" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a17" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a18" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a19" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a20" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a21" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a22" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a23" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a24" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a25" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a26" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a27" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a28" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a29" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a30" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[3].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
    Info (119043): Atom "fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_c0:c0|alt_mem_if_nextgen_ddr3_controller_core:ng0|alt_mem_ddrx_controller_st_top:alt_mem_ddrx_controller_top_inst|alt_mem_ddrx_controller:controller_inst|alt_mem_ddrx_wdata_path:wdata_path_inst|alt_mem_ddrx_buffer:wdata_buffer_per_dwidth_ratio[2].wdata_buffer_per_dqs_group[0].wdatap_buffer_data_inst|altsyncram:altsyncram_component|altsyncram_bsr1:auto_generated|ram_block1a31" is instantiated as RAM, but it is actually implemented as ROM function because the write logic is always disabled
Info (171001): Fitter is performing a Fast Fit compilation, which decreases Fitter effort to reduce compilation time
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (176045): Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Critical Warning (169085): No exact pin location assignment(s) for 72 pins of 175 total pins
    Info (169086): Pin dram_a[0] not assigned to an exact location on the device
    Info (169086): Pin dram_a[1] not assigned to an exact location on the device
    Info (169086): Pin dram_a[2] not assigned to an exact location on the device
    Info (169086): Pin dram_a[3] not assigned to an exact location on the device
    Info (169086): Pin dram_a[4] not assigned to an exact location on the device
    Info (169086): Pin dram_a[5] not assigned to an exact location on the device
    Info (169086): Pin dram_a[6] not assigned to an exact location on the device
    Info (169086): Pin dram_a[7] not assigned to an exact location on the device
    Info (169086): Pin dram_a[8] not assigned to an exact location on the device
    Info (169086): Pin dram_a[9] not assigned to an exact location on the device
    Info (169086): Pin dram_a[10] not assigned to an exact location on the device
    Info (169086): Pin dram_a[11] not assigned to an exact location on the device
    Info (169086): Pin dram_a[12] not assigned to an exact location on the device
    Info (169086): Pin dram_a[13] not assigned to an exact location on the device
    Info (169086): Pin dram_a[14] not assigned to an exact location on the device
    Info (169086): Pin dram_ba[0] not assigned to an exact location on the device
    Info (169086): Pin dram_ba[1] not assigned to an exact location on the device
    Info (169086): Pin dram_ba[2] not assigned to an exact location on the device
    Info (169086): Pin dram_cas_n not assigned to an exact location on the device
    Info (169086): Pin dram_cke not assigned to an exact location on the device
    Info (169086): Pin dram_clk_p not assigned to an exact location on the device
    Info (169086): Pin dram_clk_n not assigned to an exact location on the device
    Info (169086): Pin dram_cs_n not assigned to an exact location on the device
    Info (169086): Pin dram_dqm[0] not assigned to an exact location on the device
    Info (169086): Pin dram_dqm[1] not assigned to an exact location on the device
    Info (169086): Pin dram_dqm[2] not assigned to an exact location on the device
    Info (169086): Pin dram_dqm[3] not assigned to an exact location on the device
    Info (169086): Pin dram_odt not assigned to an exact location on the device
    Info (169086): Pin dram_ras_n not assigned to an exact location on the device
    Info (169086): Pin dram_reset_n not assigned to an exact location on the device
    Info (169086): Pin dram_we_n not assigned to an exact location on the device
    Info (169086): Pin dram_dq[0] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[1] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[2] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[3] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[4] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[5] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[6] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[7] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[8] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[9] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[10] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[11] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[12] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[13] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[14] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[15] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[16] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[17] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[18] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[19] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[20] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[21] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[22] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[23] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[24] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[25] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[26] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[27] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[28] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[29] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[30] not assigned to an exact location on the device
    Info (169086): Pin dram_dq[31] not assigned to an exact location on the device
    Info (169086): Pin dram_dqs_p[0] not assigned to an exact location on the device
    Info (169086): Pin dram_dqs_p[1] not assigned to an exact location on the device
    Info (169086): Pin dram_dqs_p[2] not assigned to an exact location on the device
    Info (169086): Pin dram_dqs_p[3] not assigned to an exact location on the device
    Info (169086): Pin dram_dqs_n[0] not assigned to an exact location on the device
    Info (169086): Pin dram_dqs_n[1] not assigned to an exact location on the device
    Info (169086): Pin dram_dqs_n[2] not assigned to an exact location on the device
    Info (169086): Pin dram_dqs_n[3] not assigned to an exact location on the device
    Info (169086): Pin dram_rzq not assigned to an exact location on the device
Critical Warning (174073): No exact pin location assignment(s) for 1 RUP, RDN, or RZQ pins of 2 total RUP, RDN or RZQ pins
    Info (174074): RUP, RDN, or RZQ pin dram_rzq not assigned to an exact location on the device
Info (184020): Starting Fitter periphery placement operations
Info (11191): Automatically promoted 12 clocks (12 global)
    Info (11162): fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_afi_clk~CLKENA0 with 4640 fanout uses global clock CLKCTRL_G6
    Info (11162): fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_addr_cmd_clk~CLKENA0 with 213 fanout uses global clock CLKCTRL_G4
    Info (11162): fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_avl_clk~CLKENA0 with 1199 fanout uses global clock CLKCTRL_G5
    Info (11162): fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll_config_clk~CLKENA0 with 232 fanout uses global clock CLKCTRL_G7
    Info (11162): clk50~inputCLKENA0 with 35285 fanout uses global clock CLKCTRL_G9
    Info (11162): synchronizer:reset_synchronizer|data_o[0]~CLKENA0 with 14612 fanout uses global clock CLKCTRL_G2
    Info (11162): fpga_sdram_controller:u0|altera_reset_controller:rst_controller_001|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 1891 fanout uses global clock CLKCTRL_G3
    Info (11162): altera_internal_jtag~TCKUTAPCLKENA0 with 297 fanout uses global clock CLKCTRL_G1
    Info (11162): fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|altera_mem_if_sequencer_rst:sequencer_rst|r_sync_rst~CLKENA0 with 701 fanout uses global clock CLKCTRL_G0
    Info (11162): nyuzi:nyuzi|l2_cache:l2_cache|l2_cache_update:l2_cache_update|altshift_taps:l2_response.data_rtl_0|shift_taps_qev:auto_generated|dffe6~CLKENA0 with 549 fanout uses global clock CLKCTRL_G11
    Info (11162): fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_s0:s0|rw_manager_ddr3:sequencer_rw_mgr_inst|rw_manager_generic:rw_mgr_inst|rw_manager_core:rw_mgr_core_inst|rw_soft_reset_n~CLKENA0 with 241 fanout uses global clock CLKCTRL_G10
    Info (11162): fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_dmaster:dmaster|altera_reset_controller:rst_controller|altera_reset_synchronizer:alt_rst_sync_uq1|altera_reset_synchronizer_int_chain_out~CLKENA0 with 228 fanout uses global clock CLKCTRL_G15
Warning (177007): PLL(s) placed in location FRACTIONALPLL_X89_Y1_N0 do not have a PLL clock to compensate specified - the Fitter will attempt to compensate all PLL clocks
    Info (177008): PLL fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_pll0:pll0|pll1~FRACTIONAL_PLL
Info (184021): Fitter periphery placement operations ending: elapsed time is 00:00:17
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity altera_avalon_st_clock_crosser
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
        Info (332166): set_false_path -from [get_registers *altera_avalon_st_clock_crosser:*|in_data_buffer*] -to [get_registers *altera_avalon_st_clock_crosser:*|out_data_buffer*]
    Info (332165): Entity altera_std_synchronizer
        Info (332166): set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info (332165): Entity sld_jtag_hub
        Info (332166): create_clock -name altera_reserved_tck [get_ports {altera_reserved_tck}] -period 30MHz   
        Info (332166): if { [string equal quartus_fit $::TimeQuestInfo(nameofexecutable)] } { set_max_delay -to [get_ports { altera_reserved_tdo } ] 0 }
        Info (332166): set_clock_groups -asynchronous -group {altera_reserved_tck}
Info (332104): Reading SDC File: 'HPS/synthesis/submodules/hps_sdram_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (114001): Time value "2.14275 ns" truncated to "2.142 ns"
Warning (114001): Time value "2.14275 ns" truncated to "2.142 ns"
Warning (114001): Time value "3.57125 ns" truncated to "3.571 ns"
Warning (114001): Time value "3.57125 ns" truncated to "3.571 ns"
Warning (114001): Time value "1.4285 ns" truncated to "1.428 ns"
Warning (114001): Time value "1.4285 ns" truncated to "1.428 ns"
Warning (332174): Ignored filter at hps_sdram_p0.sdc(526): *:u1|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|* could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(526): Argument <from> is not an object ID
    Info (332050): set_false_path -from ${prefix}|*s0|* -to [get_clocks $local_pll_write_clk]
Warning (332174): Ignored filter at hps_sdram_p0.sdc(527): *:u1|*:hps_0|*:hps_io|*:border|*:hps_sdram_inst|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*] could not be matched with a clock or keeper or register or port or pin or cell or partition
Warning (332049): Ignored set_false_path at hps_sdram_p0.sdc(527): Argument <to> is not an object ID
    Info (332050): set_false_path -from [get_clocks $local_pll_write_clk] -to ${prefix}|*s0|*hphy_bridge_s0_translator|av_readdata_pre[*]
Info (332104): Reading SDC File: 'fpga_sdram_controller/synthesis/submodules/altera_reset_controller.sdc'
Info (332104): Reading SDC File: 'fpga_sdram_controller/synthesis/submodules/altera_avalon_st_jtag_interface.sdc'
Info (332104): Reading SDC File: 'fpga_sdram_controller/synthesis/submodules/fpga_sdram_controller_mem_if_ddr3_emif_0_p0.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Warning (332174): Ignored filter at fpga_sdram_controller_mem_if_ddr3_emif_0_p0_pin_map.tcl(2006): u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1|o could not be matched with a keeper or register or port or pin or cell or partition
Warning (332049): Ignored get_fanouts at fpga_sdram_controller_mem_if_ddr3_emif_0_p0_pin_map.tcl(2006): Argument with value u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1|o could not match any element of the following types: ( kpr reg port pin cell partition )
    Info (332050): get_fanouts $dm_string 
Warning (332174): Ignored filter at fpga_sdram_controller_mem_if_ddr3_emif_0_p0_pin_map.tcl(2006): u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1|o could not be matched with a keeper or register or port or pin or cell or partition
Warning (332049): Ignored get_fanouts at fpga_sdram_controller_mem_if_ddr3_emif_0_p0_pin_map.tcl(2006): Argument with value u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1|o could not match any element of the following types: ( kpr reg port pin cell partition )
    Info (332050): get_fanouts $dm_string 
Warning (332174): Ignored filter at fpga_sdram_controller_mem_if_ddr3_emif_0_p0_pin_map.tcl(2006): u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1|o could not be matched with a keeper or register or port or pin or cell or partition
Warning (332049): Ignored get_fanouts at fpga_sdram_controller_mem_if_ddr3_emif_0_p0_pin_map.tcl(2006): Argument with value u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1|o could not match any element of the following types: ( kpr reg port pin cell partition )
    Info (332050): get_fanouts $dm_string 
Warning (332174): Ignored filter at fpga_sdram_controller_mem_if_ddr3_emif_0_p0_pin_map.tcl(2006): u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1|o could not be matched with a keeper or register or port or pin or cell or partition
Warning (332049): Ignored get_fanouts at fpga_sdram_controller_mem_if_ddr3_emif_0_p0_pin_map.tcl(2006): Argument with value u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|extra_output_pad_gen[0].obuf_1|o could not match any element of the following types: ( kpr reg port pin cell partition )
    Info (332050): get_fanouts $dm_string 
Info (332097): The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network.
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll1_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll1~FRACTIONAL_PLL  from: refclkin  to: fbclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll1~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll1~PLL_REFCLK_SELECT  from: clkin[2]  to: clkout
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[0]  to: lvdsclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll2_phy~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll2_phy~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll3~PLL_LVDS_OUTPUT  from: ccout[1]  to: loaden
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll3~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll4~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll6~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): Cell: u0|mem_if_ddr3_emif_0|pll0|pll7~PLL_OUTPUT_COUNTER  from: vco0ph[0]  to: divclk
    Info (332098): From: u1|hps_0|fpga_interfaces|hps2fpga|clk  to: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_fpga_interfaces:fpga_interfaces|hps2fpga~FF_3459
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_delay_chain  from: dqsin  to: dqsbusout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_in_delay_1  from: datain  to: dataout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|dqs_out_delay_1  from: datain  to: dataout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_inst|phase_align_os  from: muxsel  to: dataout
    Info (332098): Cell: u1|hps_0|hps_io|border|hps_sdram_inst|p0|umemphy|uio_pads|uaddr_cmd_pads|clock_gen[0].umem_ck_pad|auto_generated|ddio_outa[0]  from: muxsel  to: dataout
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info (332152): The following assignments are ignored by the derive_clock_uncertainty command
Warning (332056): PLL cross checking found inconsistent PLL clock settings:
    Warning (332056): Node: u0|mem_if_ddr3_emif_0|pll0|pll1~FRACTIONAL_PLL|vcoph[1] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|mem_if_ddr3_emif_0|pll0|pll1~FRACTIONAL_PLL|vcoph[2] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|mem_if_ddr3_emif_0|pll0|pll1~FRACTIONAL_PLL|vcoph[3] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|mem_if_ddr3_emif_0|pll0|pll1~FRACTIONAL_PLL|vcoph[4] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|mem_if_ddr3_emif_0|pll0|pll1~FRACTIONAL_PLL|vcoph[5] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|mem_if_ddr3_emif_0|pll0|pll1~FRACTIONAL_PLL|vcoph[6] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
    Warning (332056): Node: u0|mem_if_ddr3_emif_0|pll0|pll1~FRACTIONAL_PLL|vcoph[7] was found missing 1 generated clock that corresponds to a base clock with a period of: 20.000
Info (332171): The following clock uncertainty values are less than the recommended values that would be applied by the derive_clock_uncertainty command
    Info (332172): Setup clock transfer from dram_dqs_p[0]_IN (Rise) to dram_dqs_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from dram_dqs_p[0]_IN (Rise) to dram_dqs_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from dram_dqs_p[1]_IN (Rise) to dram_dqs_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from dram_dqs_p[1]_IN (Rise) to dram_dqs_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from dram_dqs_p[2]_IN (Rise) to dram_dqs_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from dram_dqs_p[2]_IN (Rise) to dram_dqs_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from dram_dqs_p[3]_IN (Rise) to dram_dqs_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from dram_dqs_p[3]_IN (Rise) to dram_dqs_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to dram_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to dram_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from u1|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to dram_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u1|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Rise) to dram_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from u1|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to dram_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Hold clock transfer from u1|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock (Fall) to dram_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.190
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to dram_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to dram_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to dram_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to dram_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to dram_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk (Rise) to dram_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Rise) to dram_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Hold clock transfer from HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk (Fall) to dram_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.110
    Info (332172): Setup clock transfer from DRAM_dqs_p[0]_IN (Rise) to DRAM_dqs_p[0]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DRAM_dqs_p[0]_IN (Rise) to DRAM_dqs_p[0]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DRAM_dqs_p[1]_IN (Rise) to DRAM_dqs_p[1]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DRAM_dqs_p[1]_IN (Rise) to DRAM_dqs_p[1]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DRAM_dqs_p[2]_IN (Rise) to DRAM_dqs_p[2]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DRAM_dqs_p[2]_IN (Rise) to DRAM_dqs_p[2]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DRAM_dqs_p[3]_IN (Rise) to DRAM_dqs_p[3]_IN (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from DRAM_dqs_p[3]_IN (Rise) to DRAM_dqs_p[3]_IN (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.080
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_p[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk (Rise) to DRAM_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk (Rise) to DRAM_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DRAM_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_sampling_clock (Rise) to DRAM_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DRAM_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_sampling_clock (Fall) to DRAM_dqs_p[0]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_p[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk (Rise) to DRAM_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk (Rise) to DRAM_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_write_clk (Rise) to DRAM_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_write_clk (Rise) to DRAM_dqs_p[1]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_p[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk (Rise) to DRAM_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk (Rise) to DRAM_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_write_clk (Rise) to DRAM_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_write_clk (Rise) to DRAM_dqs_p[2]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_p[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk (Rise) to DRAM_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.140
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk (Rise) to DRAM_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_write_clk (Rise) to DRAM_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_write_clk (Rise) to DRAM_dqs_p[3]_OUT (Fall) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_n[0]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_n[1]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_n[2]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Rise) to DRAM_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
    Info (332172): Setup clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.130
    Info (332172): Hold clock transfer from u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk (Fall) to DRAM_dqs_n[3]_OUT (Rise) has uncertainty 0.000 that is less than the recommended uncertainty 0.120
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 41 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   33.333 altera_reserved_tck
    Info (332111):   20.000        clk50
    Info (332111):    2.857   dram_clk_n
    Info (332111):    3.333   DRAM_clk_n
    Info (332111):    2.857   dram_clk_p
    Info (332111):    3.333   DRAM_clk_p
    Info (332111):    2.857 dram_dqs_n[0]_OUT
    Info (332111):    3.333 DRAM_dqs_n[0]_OUT
    Info (332111):    2.857 dram_dqs_n[1]_OUT
    Info (332111):    3.333 DRAM_dqs_n[1]_OUT
    Info (332111):    2.857 dram_dqs_n[2]_OUT
    Info (332111):    3.333 DRAM_dqs_n[2]_OUT
    Info (332111):    2.857 dram_dqs_n[3]_OUT
    Info (332111):    3.333 DRAM_dqs_n[3]_OUT
    Info (332111):    2.857 dram_dqs_p[0]_IN
    Info (332111):    3.333 DRAM_dqs_p[0]_IN
    Info (332111):    2.857 dram_dqs_p[0]_OUT
    Info (332111):    3.333 DRAM_dqs_p[0]_OUT
    Info (332111):    2.857 dram_dqs_p[1]_IN
    Info (332111):    3.333 DRAM_dqs_p[1]_IN
    Info (332111):    2.857 dram_dqs_p[1]_OUT
    Info (332111):    3.333 DRAM_dqs_p[1]_OUT
    Info (332111):    2.857 dram_dqs_p[2]_IN
    Info (332111):    3.333 DRAM_dqs_p[2]_IN
    Info (332111):    2.857 dram_dqs_p[2]_OUT
    Info (332111):    3.333 DRAM_dqs_p[2]_OUT
    Info (332111):    2.857 dram_dqs_p[3]_IN
    Info (332111):    3.333 DRAM_dqs_p[3]_IN
    Info (332111):    2.857 dram_dqs_p[3]_OUT
    Info (332111):    3.333 DRAM_dqs_p[3]_OUT
    Info (332111):    2.857 HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|afi_clk_write_clk
    Info (332111):    2.857 HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_pll:pll|pll_write_clk_dq_write_clk
    Info (332111):    3.333 u0|mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_sampling_clock
    Info (332111):    6.666 u0|mem_if_ddr3_emif_0|pll0|pll_addr_cmd_clk
    Info (332111):    6.666 u0|mem_if_ddr3_emif_0|pll0|pll_afi_clk
    Info (332111):    6.666 u0|mem_if_ddr3_emif_0|pll0|pll_afi_phy_clk
    Info (332111):   20.000 u0|mem_if_ddr3_emif_0|pll0|pll_avl_clk
    Info (332111):   40.000 u0|mem_if_ddr3_emif_0|pll0|pll_config_clk
    Info (332111):    3.333 u0|mem_if_ddr3_emif_0|pll0|pll_dq_write_clk
    Info (332111):    3.333 u0|mem_if_ddr3_emif_0|pll0|pll_write_clk
    Info (332111):    2.857 u1|hps_0|hps_io|border|hps_sdram_inst|hps_sdram_p0_sampling_clock
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176218): Packed 266 registers into blocks of type EC
    Extra Info (176218): Packed 32 registers into blocks of type MLAB cell
Info (11798): Fitter preparation operations ending: elapsed time is 00:02:39
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:01:18
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:11:00
Info (170193): Fitter routing operations beginning
Info (170089): 2e+03 ns of routing delay (approximately 1.0% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report.
Info (170195): Router estimated average interconnect usage is 41% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 77% of the available device resources in the region that extends from location X33_Y35 to location X44_Y45
Info (170131): Fitter routing phase terminated due to predicted failure from congestion on column routing resources
    Info (170132): Routing phase ended with 17697 interconnect resources used by multiple signals
    Info (170196): Router estimated peak interconnect usage is 114% of the available device resources in the region that extends from location X48_Y39 to location X59_Y40
    Info (170133): The likelihood of this design fitting with aggressive routability optimizations is high
Info (170194): Fitter routing operations ending: elapsed time is 00:02:40
Critical Warning (188026): The Fitter failed to successfully route the design.  You may be able get this design to route by making design modifications, changing the fitter seed or by enabling the Fitter Aggressive Routability Optimizations logic option.
    Info (188027): The highest placement effort tried by the fitter during this compile was:  1
Error (170143): Final fitting attempt was unsuccessful
Info (11888): Total time spent on timing analysis during the Fitter is 287.17 seconds.
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Error (11802): Can't fit design in device
Warning (169069): Following 9 pins have nothing, GND, or VCC driving datain port -- changes to this connectivity may change fitting results
    Info (169070): Pin DRAM_a[13] has GND driving its datain port
    Info (169070): Pin DRAM_a[14] has GND driving its datain port
    Info (169070): Pin DRAM_dqm[0] has GND driving its datain port
    Info (169070): Pin DRAM_dqm[1] has GND driving its datain port
    Info (169070): Pin DRAM_dqm[2] has GND driving its datain port
    Info (169070): Pin DRAM_dqm[3] has GND driving its datain port
    Info (169070): Pin dram_a[13] has GND driving its datain port
    Info (169070): Pin dram_a[14] has GND driving its datain port
    Info (169070): Pin vga_sync_n has GND driving its datain port
Info (169186): Following groups of pins have the same dynamic on-chip termination control
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[9] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin dram_dqs_p[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DRAM_dqs_p[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[24] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[23] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin dram_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[21] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DRAM_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[29] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[28] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[20] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin dram_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[19] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DRAM_dqs_p[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[27] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[26] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[18] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin dram_dqs_p[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[1] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[17] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DRAM_dqs_p[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[9] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[25] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[24] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[0] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[16] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin dram_dqs_p[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[15] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[31] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[23] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin dram_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[6] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[22] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DRAM_dqs_n[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[14] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[30] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[13] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[29] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[5] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[21] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin dram_dqs_n[1] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[4] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[20] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DRAM_dqs_n[0] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[12] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[28] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[11] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[27] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[3] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[19] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin dram_dqs_p[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[2] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[18] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc
        Info (169066): Type bi-directional pin DRAM_dqs_p[2] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[10] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[26] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[25] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[17] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[16] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[1].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[8] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[0].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[7] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|diff_dtc_bar
        Info (169066): Type bi-directional pin DRAM_dqs_n[3] uses the Differential 1.5-V SSTL Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[31] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: fpga_sdram_controller:u0|fpga_sdram_controller_mem_if_ddr3_emif_0:mem_if_ddr3_emif_0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0:p0|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_memphy:umemphy|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_new_io_pads:uio_pads|fpga_sdram_controller_mem_if_ddr3_emif_0_p0_altdqdqs:dq_ddio[3].ubidir_dq_dqs|altdq_dqs2_acv_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin DRAM_dq[30] uses the SSTL-15 Class I I/O standard
    Info (169185): Following pins have the same dynamic on-chip termination control: HPS:u1|HPS_hps_0:hps_0|HPS_hps_0_hps_io:hps_io|HPS_hps_0_hps_io_border:border|hps_sdram:hps_sdram_inst|hps_sdram_p0:p0|hps_sdram_p0_acv_hard_memphy:umemphy|hps_sdram_p0_acv_hard_io_pads:uio_pads|hps_sdram_p0_altdqdqs:dq_ddio[2].ubidir_dq_dqs|altdq_dqs2_acv_connect_to_hard_phy_cyclonev:altdq_dqs2_inst|delayed_oct
        Info (169066): Type bi-directional pin dram_dq[22] uses the SSTL-15 Class I I/O standard
Info (144001): Generated suppressed messages file C:/Users/Administrator/Documents/Quartus II/NyuziHPS/output_files/NyuziHPS.fit.smsg
Error: Quartus II 64-Bit Fitter was unsuccessful. 2 errors, 33 warnings
    Error: Peak virtual memory: 4525 megabytes
    Error: Processing ended: Tue Aug 11 17:55:00 2015
    Error: Elapsed time: 00:20:03
    Error: Total CPU time (on all processors): 00:37:27


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Administrator/Documents/Quartus II/NyuziHPS/output_files/NyuziHPS.fit.smsg.


