module top_module(
	output reg zero);
	
	// Output declaration
	assign zero = 0;
	
endmodule
