<dec f='llvm/llvm/include/llvm/CodeGen/MachineSSAUpdater.h' l='57' type='void llvm::MachineSSAUpdater::MachineSSAUpdater(llvm::MachineFunction &amp; MF, SmallVectorImpl&lt;llvm::MachineInstr *&gt; * NewPHI = nullptr)'/>
<def f='llvm/llvm/lib/CodeGen/MachineSSAUpdater.cpp' l='43' ll='46' type='void llvm::MachineSSAUpdater::MachineSSAUpdater(llvm::MachineFunction &amp; MF, SmallVectorImpl&lt;llvm::MachineInstr *&gt; * NewPHI = nullptr)'/>
<doc f='llvm/llvm/include/llvm/CodeGen/MachineSSAUpdater.h' l='55'>/// MachineSSAUpdater constructor.  If InsertedPHIs is specified, it will be
  /// filled in with all PHI Nodes created by rewriting.</doc>
<use f='llvm/llvm/lib/CodeGen/TailDuplicator.cpp' l='168' u='c' c='_ZN4llvm14TailDuplicator22tailDuplicateAndUpdateEbPNS_17MachineBasicBlockES2_PNS_15SmallVectorImplIS2_EEPNS_12function_refIFvS2_EEE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='500' u='c' c='_ZN12_GLOBAL__N_115SILowerI1Copies9lowerPhisEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SILowerI1Copies.cpp' l='627' u='c' c='_ZN12_GLOBAL__N_115SILowerI1Copies15lowerCopiesToI1Ev'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='158' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass9PredStateC1ERN4llvm15MachineFunctionEPKNS2_19TargetRegisterClassE'/>
<use f='llvm/llvm/lib/Target/X86/X86SpeculativeLoadHardening.cpp' l='962' u='c' c='_ZN12_GLOBAL__N_131X86SpeculativeLoadHardeningPass37tracePredStateThroughIndirectBranchesERN4llvm15MachineFunctionE'/>
