

================================================================
== Vitis HLS Report for 'process_data_Pipeline_frame_chan_loop'
================================================================
* Date:           Mon Aug  7 11:49:37 2023

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        processapa
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      258|      258|  2.580 us|  2.580 us|  258|  258|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- frame_chan_loop  |      256|      256|         2|          1|          1|   256|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%iChan = alloca i32 1"   --->   Operation 5 'alloca' 'iChan' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%phi_mul_read = read i18 @_ssdm_op_Read.ap_auto.i18, i18 %phi_mul"   --->   Operation 6 'read' 'phi_mul_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%adc_words = alloca i64 1" [./WIB2Frame.hpp:97->kernel.cpp:70]   --->   Operation 7 'alloca' 'adc_words' <Predicate = true> <Delay = 0.00> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 8 [1/1] (0.46ns)   --->   "%store_ln0 = store i9 0, i9 %iChan"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%iChan_1 = load i9 %iChan" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 10 'load' 'iChan_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.90ns)   --->   "%icmp_ln66 = icmp_eq  i9 %iChan_1, i9 256" [kernel.cpp:66]   --->   Operation 12 'icmp' 'icmp_ln66' <Predicate = true> <Delay = 0.90> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.90ns)   --->   "%iChan_2 = add i9 %iChan_1, i9 1" [kernel.cpp:66]   --->   Operation 13 'add' 'iChan_2' <Predicate = true> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln66 = br i1 %icmp_ln66, void %for.inc.split_ifconv, void %for.inc29.exitStub" [kernel.cpp:66]   --->   Operation 14 'br' 'br_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%empty = trunc i9 %iChan_1" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 15 'trunc' 'empty' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%lshr_ln1 = partselect i5 @_ssdm_op_PartSelect.i5.i9.i32.i32, i9 %iChan_1, i32 3, i32 7" [kernel.cpp:66]   --->   Operation 16 'partselect' 'lshr_ln1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns) (grouped into LUT with out node sub_ln102)   --->   "%trunc_ln102 = trunc i9 %iChan_1" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 17 'trunc' 'trunc_ln102' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns) (grouped into LUT with out node sub_ln102)   --->   "%shl_ln2 = bitconcatenate i12 @_ssdm_op_BitConcatenate.i12.i8.i4, i8 %trunc_ln102, i4 0" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 18 'bitconcatenate' 'shl_ln2' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns) (grouped into LUT with out node sub_ln102)   --->   "%zext_ln102 = zext i12 %shl_ln2" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 19 'zext' 'zext_ln102' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns) (grouped into LUT with out node sub_ln102)   --->   "%shl_ln102 = shl i9 %iChan_1, i9 1" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 20 'shl' 'shl_ln102' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns) (grouped into LUT with out node sub_ln102)   --->   "%zext_ln102_1 = zext i9 %shl_ln102" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 21 'zext' 'zext_ln102_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.99ns) (out node of the LUT)   --->   "%sub_ln102 = sub i13 %zext_ln102, i13 %zext_ln102_1" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 22 'sub' 'sub_ln102' <Predicate = (!icmp_ln66)> <Delay = 0.99> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%first_bit_position = trunc i13 %sub_ln102" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 23 'trunc' 'first_bit_position' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%word_index = partselect i8 @_ssdm_op_PartSelect.i8.i13.i32.i32, i13 %sub_ln102, i32 5, i32 12" [./WIB2Frame.hpp:102->kernel.cpp:70]   --->   Operation 24 'partselect' 'word_index' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln108 = zext i8 %word_index" [./WIB2Frame.hpp:108->kernel.cpp:70]   --->   Operation 25 'zext' 'zext_ln108' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%adc_words_addr = getelementptr i32 %adc_words, i64 0, i64 %zext_ln108" [./WIB2Frame.hpp:108->kernel.cpp:70]   --->   Operation 26 'getelementptr' 'adc_words_addr' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 27 [2/2] (1.29ns)   --->   "%adc_words_load = load i8 %adc_words_addr" [./WIB2Frame.hpp:108->kernel.cpp:70]   --->   Operation 27 'load' 'adc_words_load' <Predicate = (!icmp_ln66)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 28 [1/1] (0.87ns)   --->   "%add_ln111 = add i8 %word_index, i8 1" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 28 'add' 'add_ln111' <Predicate = (!icmp_ln66)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%zext_ln111 = zext i8 %add_ln111" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 29 'zext' 'zext_ln111' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%adc_words_addr_1 = getelementptr i32 %adc_words, i64 0, i64 %zext_ln111" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 30 'getelementptr' 'adc_words_addr_1' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 31 [2/2] (1.29ns)   --->   "%adc_words_load_1 = load i8 %adc_words_addr_1" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 31 'load' 'adc_words_load_1' <Predicate = (!icmp_ln66)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_1 : Operation 32 [1/1] (0.88ns)   --->   "%switch_ln73 = switch i3 %empty, void %arrayidx288.case.7, i3 0, void %arrayidx288.case.0, i3 1, void %arrayidx288.case.1, i3 2, void %arrayidx288.case.2, i3 3, void %arrayidx288.case.3, i3 4, void %arrayidx288.case.4, i3 5, void %arrayidx288.case.5, i3 6, void %arrayidx288.case.6" [kernel.cpp:73]   --->   Operation 32 'switch' 'switch_ln73' <Predicate = (!icmp_ln66)> <Delay = 0.88>
ST_1 : Operation 33 [1/1] (0.46ns)   --->   "%store_ln66 = store i9 %iChan_2, i9 %iChan" [kernel.cpp:66]   --->   Operation 33 'store' 'store_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.46>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln66 = br void %for.inc" [kernel.cpp:66]   --->   Operation 34 'br' 'br_ln66' <Predicate = (!icmp_ln66)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 80 'ret' 'ret_ln0' <Predicate = (icmp_ln66)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%speclooptripcount_ln66 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 256, i64 256, i64 256" [kernel.cpp:66]   --->   Operation 35 'speclooptripcount' 'speclooptripcount_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%specloopname_ln66 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [kernel.cpp:66]   --->   Operation 36 'specloopname' 'specloopname_ln66' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%zext_ln73 = zext i5 %lshr_ln1" [kernel.cpp:73]   --->   Operation 37 'zext' 'zext_ln73' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (1.12ns)   --->   "%add_ln73 = add i18 %phi_mul_read, i18 %zext_ln73" [kernel.cpp:73]   --->   Operation 38 'add' 'add_ln73' <Predicate = true> <Delay = 1.12> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln73_1 = zext i18 %add_ln73" [kernel.cpp:73]   --->   Operation 39 'zext' 'zext_ln73_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 40 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 41 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 42 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 43 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 44 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 45 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 46 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr = getelementptr i14 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8, i64 0, i64 %zext_ln73_1" [kernel.cpp:73]   --->   Operation 47 'getelementptr' 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i5 %first_bit_position" [./WIB2Frame.hpp:104->kernel.cpp:70]   --->   Operation 48 'zext' 'zext_ln104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%zext_ln104_1 = zext i5 %first_bit_position" [./WIB2Frame.hpp:104->kernel.cpp:70]   --->   Operation 49 'zext' 'zext_ln104_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [1/1] (0.84ns)   --->   "%sub_ln106 = sub i6 32, i6 %zext_ln104_1" [./WIB2Frame.hpp:106->kernel.cpp:70]   --->   Operation 50 'sub' 'sub_ln106' <Predicate = true> <Delay = 0.84> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln106 = trunc i6 %sub_ln106" [./WIB2Frame.hpp:106->kernel.cpp:70]   --->   Operation 51 'trunc' 'trunc_ln106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.84ns)   --->   "%icmp_ln106 = icmp_ugt  i6 %sub_ln106, i6 14" [./WIB2Frame.hpp:106->kernel.cpp:70]   --->   Operation 52 'icmp' 'icmp_ln106' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.84> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.18ns)   --->   "%bits_from_first_word = select i1 %icmp_ln106, i4 14, i4 %trunc_ln106" [./WIB2Frame.hpp:106->kernel.cpp:70]   --->   Operation 53 'select' 'bits_from_first_word' <Predicate = true> <Delay = 0.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 54 [1/2] (1.29ns)   --->   "%adc_words_load = load i8 %adc_words_addr" [./WIB2Frame.hpp:108->kernel.cpp:70]   --->   Operation 54 'load' 'adc_words_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 55 [1/1] (1.27ns)   --->   "%adc = lshr i32 %adc_words_load, i32 %zext_ln104" [./WIB2Frame.hpp:108->kernel.cpp:70]   --->   Operation 55 'lshr' 'adc' <Predicate = true> <Delay = 1.27> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node adc_1)   --->   "%trunc_ln108 = trunc i32 %adc" [./WIB2Frame.hpp:108->kernel.cpp:70]   --->   Operation 56 'trunc' 'trunc_ln108' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 57 [1/1] (0.80ns)   --->   "%icmp_ln110 = icmp_ult  i4 %bits_from_first_word, i4 14" [./WIB2Frame.hpp:110->kernel.cpp:70]   --->   Operation 57 'icmp' 'icmp_ln110' <Predicate = true> <Delay = 0.80> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/2] (1.29ns)   --->   "%adc_words_load_1 = load i8 %adc_words_addr_1" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 58 'load' 'adc_words_load_1' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%empty_102 = trunc i32 %adc_words_load_1" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 59 'trunc' 'empty_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%bits_from_first_wordcast = zext i4 %bits_from_first_word" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 60 'zext' 'bits_from_first_wordcast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.95ns)   --->   "%shl_ln111 = shl i14 %empty_102, i14 %bits_from_first_wordcast" [./WIB2Frame.hpp:111->kernel.cpp:70]   --->   Operation 61 'shl' 'shl_ln111' <Predicate = true> <Delay = 0.95> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 0.95> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 62 [1/1] (0.00ns) (grouped into LUT with out node adc_1)   --->   "%select_ln110 = select i1 %icmp_ln110, i14 %shl_ln111, i14 0" [./WIB2Frame.hpp:110->kernel.cpp:70]   --->   Operation 62 'select' 'select_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 63 [1/1] (0.41ns) (out node of the LUT)   --->   "%adc_1 = or i14 %trunc_ln108, i14 %select_ln110" [./WIB2Frame.hpp:110->kernel.cpp:70]   --->   Operation 63 'or' 'adc_1' <Predicate = true> <Delay = 0.41> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 64 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7_addr" [kernel.cpp:73]   --->   Operation 64 'store' 'store_ln73' <Predicate = (empty == 6)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 65 'br' 'br_ln73' <Predicate = (empty == 6)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_6_addr" [kernel.cpp:73]   --->   Operation 66 'store' 'store_ln73' <Predicate = (empty == 5)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 67 'br' 'br_ln73' <Predicate = (empty == 5)> <Delay = 0.00>
ST_2 : Operation 68 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_5_addr" [kernel.cpp:73]   --->   Operation 68 'store' 'store_ln73' <Predicate = (empty == 4)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 69 'br' 'br_ln73' <Predicate = (empty == 4)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_4_addr" [kernel.cpp:73]   --->   Operation 70 'store' 'store_ln73' <Predicate = (empty == 3)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 71 'br' 'br_ln73' <Predicate = (empty == 3)> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_3_addr" [kernel.cpp:73]   --->   Operation 72 'store' 'store_ln73' <Predicate = (empty == 2)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 73 'br' 'br_ln73' <Predicate = (empty == 2)> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_2_addr" [kernel.cpp:73]   --->   Operation 74 'store' 'store_ln73' <Predicate = (empty == 1)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 75 'br' 'br_ln73' <Predicate = (empty == 1)> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_addr" [kernel.cpp:73]   --->   Operation 76 'store' 'store_ln73' <Predicate = (empty == 0)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 77 'br' 'br_ln73' <Predicate = (empty == 0)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (1.29ns)   --->   "%store_ln73 = store i14 %adc_1, i18 %process_data_int_char_FDHDChannelMapSP_int_adc_vectors_8_addr" [kernel.cpp:73]   --->   Operation 78 'store' 'store_ln73' <Predicate = (empty == 7)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 14> <Depth = 192000> <RAM>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln73 = br void %arrayidx288.exit" [kernel.cpp:73]   --->   Operation 79 'br' 'br_ln73' <Predicate = (empty == 7)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 3.164ns
The critical path consists of the following:
	'alloca' operation ('iChan') [10]  (0.000 ns)
	'load' operation ('iChan', ./WIB2Frame.hpp:102->kernel.cpp:70) on local variable 'iChan' [16]  (0.000 ns)
	'shl' operation ('shl_ln102', ./WIB2Frame.hpp:102->kernel.cpp:70) [40]  (0.000 ns)
	'sub' operation ('sub_ln102', ./WIB2Frame.hpp:102->kernel.cpp:70) [42]  (0.996 ns)
	'add' operation ('add_ln111', ./WIB2Frame.hpp:111->kernel.cpp:70) [57]  (0.871 ns)
	'getelementptr' operation ('adc_words_addr_1', ./WIB2Frame.hpp:111->kernel.cpp:70) [59]  (0.000 ns)
	'load' operation ('adc_words_load_1', ./WIB2Frame.hpp:111->kernel.cpp:70) on array 'adc_words', ./WIB2Frame.hpp:97->kernel.cpp:70 [60]  (1.297 ns)

 <State 2>: 4.536ns
The critical path consists of the following:
	'sub' operation ('sub_ln106', ./WIB2Frame.hpp:106->kernel.cpp:70) [47]  (0.840 ns)
	'icmp' operation ('icmp_ln106', ./WIB2Frame.hpp:106->kernel.cpp:70) [49]  (0.840 ns)
	'select' operation ('bits_from_first_word', ./WIB2Frame.hpp:106->kernel.cpp:70) [50]  (0.187 ns)
	'shl' operation ('shl_ln111', ./WIB2Frame.hpp:111->kernel.cpp:70) [63]  (0.954 ns)
	'select' operation ('select_ln110', ./WIB2Frame.hpp:110->kernel.cpp:70) [64]  (0.000 ns)
	'or' operation ('adc', ./WIB2Frame.hpp:110->kernel.cpp:70) [65]  (0.418 ns)
	'store' operation ('store_ln73', kernel.cpp:73) of variable 'adc', ./WIB2Frame.hpp:110->kernel.cpp:70 on array 'process_data_int_char_FDHDChannelMapSP_int_adc_vectors_7' [68]  (1.297 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
