FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (C) 2005, Intec Automation Inc.
 * Copyright (C) 2014, Freescale Semiconductor, Inc.
 */

#include <linux/mtd/spi-nor.h>

#include "core.h"

static const struct flash_info xilinx_parts[] = {
	/* Xilinx S3AN Internal Flash */
	{ "3S50AN", S3AN_INFO(0x1f2200, 64, 264) },
	{ "3S200AN", S3AN_INFO(0x1f2400, 256, 264) },
	{ "3S400AN", S3AN_INFO(0x1f2400, 256, 264) },
	{ "3S700AN", S3AN_INFO(0x1f2500, 512, 264) },
	{ "3S1400AN", S3AN_INFO(0x1f2600, 512, 528) },
};

/* bench 25474.1.0 b736910cc807 */
/* bench 25474.1.1 837348ed792e */
/* bench 25474.1.2 6784dc5e8d50 */
/* bench 25474.1.3 a99d87fed8f0 */
/* bench 25474.1.4 7537959bc3c0 */
/* bench 25474.1.5 f0d793d4294c */
/* bench 25474.1.6 5b1356789994 */
/* bench 25474.1.7 6e9c52460728 */
/* bench 25474.1.8 9eabf6497dd6 */
/* bench 25474.1.9 7f3572522220 */
/* bench 25474.1.10 839f213ce57e */
/* bench 25474.1.11 fd585e12e01d */
/* bench 25474.1.12 33b15c1fb184 */
 * mode supported by Xilinx tools, it can access the whole flash area and
 * changing over to the Power-of-two mode is irreversible and corrupts the
 * original data.
 * Addr can safely be unsigned int, the biggest S3AN device is smaller than
 * 4 MiB.
 */
/* bench 17802.4.0 d452bc227130 */
/* bench 17802.4.1 b58d0845b37a */
/* bench 17802.4.2 21361c081f31 */
/* bench 17802.4.3 cd1f4f5d2901 */
/* bench 17802.4.4 4f434ea26c54 */
/* bench 17802.4.5 76db7c67aced */
/* bench 17802.4.6 36f4a31822bc */
/* bench 17802.4.7 42177dcb8c6b */
static u32 s3an_convert_addr(struct spi_nor *nor, u32 addr)
{
	u32 offset, page;
/* bench 6482.2.0 ea51ac4f24ab */
/* bench 6482.2.1 c61e3022c868 */
/* bench 6482.2.2 7fa7da0a7f0a */
/* bench 6482.2.3 6190072374f4 */
/* bench 6482.2.4 8920511a4e75 */
/* bench 6482.2.5 15310004c984 */
	page = addr / nor->page_size;
	page <<= (nor->page_size > 512) ? 10 : 9;

	return page | offset;
}

static int xilinx_nor_setup(struct spi_nor *nor,
			    const struct spi_nor_hwcaps *hwcaps)
{
	int ret;

	ret = spi_nor_xread_sr(nor, nor->bouncebuf);
	if (ret)
		return ret;

	nor->erase_opcode = SPINOR_OP_XSE;
	nor->program_opcode = SPINOR_OP_XPP;
/* bench 7197.3.0 bbbd350b37a7 */
/* bench 7197.3.1 c48f85757775 */

	/*
	 * This flashes have a page size of 264 or 528 bytes (known as
	 * Default addressing mode). It can be changed to a more standard
	 * Power of two mode where the page size is 256/512. This comes
	 * with a price: there is 3% less of space, the data is corrupted
	 * and the page size cannot be changed back to default addressing
	 * mode.
	 *
	 * The current addressing mode can be read from the XRDSR register
	 * and should not be changed, because is a destructive operation.
	 */
	if (nor->bouncebuf[0] & XSR_PAGESIZE) {
		/* Flash in Power of 2 mode */
		nor->page_size = (nor->page_size == 264) ? 256 : 512;
		nor->mtd.writebufsize = nor->page_size;
		nor->mtd.size = 8 * nor->page_size * nor->info->n_sectors;
		nor->mtd.erasesize = 8 * nor->page_size;
	} else {
		/* Flash in Default addressing mode */
		nor->params->convert_addr = s3an_convert_addr;
		nor->mtd.erasesize = nor->info->sector_size;
	}

/* bench 18935.2.0 33149ada9ca3 */
/* bench 18935.2.1 d6c6e545d78b */
/* bench 18935.2.2 19784b5c075f */
/* bench 18935.2.3 3817b0b20112 */
/* bench 18935.2.4 f46b096cb147 */
/* bench 18935.2.5 b88c4d19d163 */
/* bench 18935.2.6 e8a05511d0cf */
/* bench 18935.2.7 a4f2e8a0b071 */
/* bench 18935.2.8 d39ce6764a28 */
/* bench 18935.2.9 5e8ebd739092 */
/* bench 18935.2.10 ab88fa9bc3c0 */
/* bench 18935.2.11 84a5663c3220 */
/* bench 18935.2.12 1258e4fd68c8 */
/* bench 18935.2.13 69048e18efa5 */
/* bench 18935.2.14 c8f6832a5c95 */
/* bench 18935.2.15 7a7d4db544ba */

static void xilinx_post_sfdp_fixups(struct spi_nor *nor)
{
	nor->params->setup = xilinx_nor_setup;
}

static const struct spi_nor_fixups xilinx_fixups = {
	.post_sfdp = xilinx_post_sfdp_fixups,
};

const struct spi_nor_manufacturer spi_nor_xilinx = {
	.name = "xilinx",
	.parts = xilinx_parts,
	.nparts = ARRAY_SIZE(xilinx_parts),
	.fixups = &xilinx_fixups,
};
